// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Mon Jun 12 15:25:52 2023
// Host        : simtool-5 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_1_cmac_usplus_0_0 -prefix
//               design_1_cmac_usplus_0_0_ design_1_cmac_usplus_0_0_sim_netlist.v
// Design      : design_1_cmac_usplus_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu19eg-ffvc1760-2-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module design_1_cmac_usplus_0_0
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_inst_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_inst_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y1" *) 
  (* C_ENABLE_PIPELINE_REG = "0" *) 
  (* C_GT_DRP_CLK = "100.00" *) 
  (* C_GT_REF_CLK_FREQ = "322.265625" *) 
  (* C_GT_RX_BUFFER_BYPASS = "0" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "20" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X0Y12" *) 
  (* C_LANE2_GT_LOC = "X0Y13" *) 
  (* C_LANE3_GT_LOC = "X0Y14" *) 
  (* C_LANE4_GT_LOC = "X0Y15" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "1" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(NLW_inst_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_inst_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_inst_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_inst_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic i_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_design_1_cmac_usplus_0_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo
   (Q,
    D,
    \rot_reg[0] ,
    sel,
    rx_clk_0,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_1 ,
    dout,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rd_ptr[2]_i_4__1 ,
    \rd_ptr[2]_i_4__1_0 ,
    \rot[1]_i_5 ,
    \axis_tkeep[63]_i_21 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rot_reg[0]_8 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \axis_tkeep[63]_i_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3_0 ,
    \rot[1]_i_5_1 ,
    \rot[1]_i_6_0 ,
    \rot[1]_i_6_1 ,
    \rot[1]_i_6_2 ,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [0:0]D;
  output \rot_reg[0] ;
  output sel;
  output rx_clk_0;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[0]_0 ;
  input \rot_reg[0]_3 ;
  input \rot_reg[0]_4 ;
  input \rot_reg[0]_5 ;
  input [1:0]\rd_ptr_reg[2]_1 ;
  input [1:0]dout;
  input \rot_reg[0]_6 ;
  input \rot_reg[0]_7 ;
  input [1:0]\rd_ptr[2]_i_4__1 ;
  input \rd_ptr[2]_i_4__1_0 ;
  input [1:0]\rot[1]_i_5 ;
  input [1:0]\axis_tkeep[63]_i_21 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rot_reg[0]_8 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \axis_tkeep[63]_i_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \rot[1]_i_5_1 ;
  input \rot[1]_i_6_0 ;
  input \rot[1]_i_6_1 ;
  input \rot[1]_i_6_2 ;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]\axis_tkeep[63]_i_21 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire [1:0]\rd_ptr[2]_i_4__1 ;
  wire \rd_ptr[2]_i_4__1_0 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [1:0]\rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rot[1]_i_10_n_0 ;
  wire [1:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot[1]_i_5_1 ;
  wire \rot[1]_i_6_0 ;
  wire \rot[1]_i_6_1 ;
  wire \rot[1]_i_6_2 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[1] ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__2_n_0 ;

  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \axis_tkeep[63]_i_13 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(dout[0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\rot[1]_i_5_1 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_18 
       (.I0(\axis_tkeep[63]_i_6 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rot[1]_i_10_n_0 ),
        .I3(\axis_tkeep[63]_i_6_0 ),
        .I4(\axis_tkeep[63]_i_6_1 ),
        .I5(\axis_tkeep[63]_i_6_2 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot[1]_i_5_0 ),
        .I1(dout[1]),
        .I2(\axis_tkeep[63]_i_3_0 ),
        .I3(\rot[1]_i_5_1 ),
        .I4(\rot[1]_i_5 [1]),
        .I5(\rot[1]_i_10_n_0 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_38 
       (.I0(\rd_ptr_reg[2]_1 [0]),
        .I1(\rd_ptr_reg[2]_1 [1]),
        .I2(\rot[1]_i_5 [1]),
        .I3(\axis_tkeep[63]_i_21 [1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__0 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_2 ),
        .I2(\rd_ptr[2]_i_4__2_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(dout[1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rd_ptr_reg[2]_0 [2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0C8C808C0C545154)) 
    \rd_ptr[2]_i_4__2 
       (.I0(\rd_ptr_reg[2]_1 [0]),
        .I1(rx_clk_0),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_1 [1]),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000D0DD)) 
    \rd_ptr[2]_i_5 
       (.I0(dout[1]),
        .I1(\rot_reg[0]_6 ),
        .I2(\rot_reg[0]_7 ),
        .I3(\rd_ptr[2]_i_4__1 [1]),
        .I4(\rot_reg[0]_0 ),
        .I5(\rd_ptr[2]_i_4__1_0 ),
        .O(rx_clk_0));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_3 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[0]_5 ),
        .I4(\rd_ptr_reg[2]_1 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rot[1]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rot[1]_i_6_0 ),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(\rot[1]_i_6_1 ),
        .I4(\rd_ptr_reg[2]_1 [1]),
        .I5(\rot[1]_i_6_2 ),
        .O(\rot[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[0]_5 ),
        .I3(\rot_reg[0]_3 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \rot[1]_i_6 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\axis_tkeep[63]_i_21 [0]),
        .I3(\rot_reg[0]_7 ),
        .I4(\rot_reg[0]_6 ),
        .I5(\rd_ptr[2]_i_4__1 [0]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_6 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_16
   (Q,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0] ,
    SR,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    p_0_in,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[2]_1 ,
    sel,
    \rd_ptr_reg[2]_2 ,
    \rot_reg[1]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rot_reg[1]_1 ,
    dout,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6 ,
    \axis_tkeep_reg[15] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[15]_1 ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[63] ,
    \axis_tkeep_reg[63]_0 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rot_reg[1]_6 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \axis_tkeep[63]_i_17 ,
    \axis_tkeep[63]_i_17_0 ,
    \axis_tkeep[63]_i_17_1 ,
    rx_clk,
    E);
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output \wr_ptr_reg[2]_0 ;
  output \rot_reg[0] ;
  output [0:0]SR;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output p_0_in;
  output [3:0]\rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output \rd_ptr_reg[0]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input sel;
  input [0:0]\rd_ptr_reg[2]_2 ;
  input \rot_reg[1]_0 ;
  input [0:0]\rd_ptr_reg[0]_1 ;
  input \rot_reg[1]_1 ;
  input [0:0]dout;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input [1:0]\axis_tkeep[63]_i_6 ;
  input \axis_tkeep_reg[15] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[15]_1 ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[63] ;
  input \axis_tkeep_reg[63]_0 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \rot_reg[1]_6 ;
  input [1:0]\rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input [0:0]\axis_tkeep[63]_i_6_2 ;
  input \axis_tkeep[63]_i_17 ;
  input \axis_tkeep[63]_i_17_0 ;
  input \axis_tkeep[63]_i_17_1 ;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17 ;
  wire \axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_17_1 ;
  wire [1:0]\axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire [0:0]\axis_tkeep[63]_i_6_2 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[15]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[63] ;
  wire \axis_tkeep_reg[63]_0 ;
  wire [0:0]dout;
  wire p_0_in;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire \rd_ptr[2]_i_4__1_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire [0:0]\rd_ptr_reg[0]_1 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [0:0]\rd_ptr_reg[2]_2 ;
  wire [1:0]\rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot[1]_i_5_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire [3:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire rx_clk;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__1_n_0 ;
  wire \wr_ptr_reg[2]_0 ;

  LUT5 #(
    .INIT(32'hFF08FFFF)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[15]_0 ),
        .I3(\axis_tkeep_reg[15]_1 ),
        .I4(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[31]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[31] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[15]_0 ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [2]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[63] ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_10 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_17 ),
        .I2(\rd_ptr_reg[2]_3 [0]),
        .I3(\axis_tkeep[63]_i_17_0 ),
        .I4(\rd_ptr_reg[2]_3 [1]),
        .I5(\axis_tkeep[63]_i_17_1 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep[63]_i_6_0 ),
        .I2(\axis_tkeep[63]_i_6 [1]),
        .I3(\rot_reg[1]_3 ),
        .I4(\axis_tkeep[63]_i_6_1 ),
        .I5(\axis_tkeep[63]_i_6_2 ),
        .O(\rot_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF222F)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rot_reg[1]_4 ),
        .I3(\rd_ptr_reg[2]_9 ),
        .I4(\rd_ptr_reg[2]_10 ),
        .I5(\rd_ptr_reg[2]_11 ),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tvalid_i_1
       (.I0(\rot_reg[1] [2]),
        .I1(\rot_reg[1] [3]),
        .I2(\rot_reg[1] [0]),
        .I3(\rot_reg[1] [1]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__1_n_0 ),
        .I3(sel),
        .I4(\rot_reg[0] ),
        .I5(\rd_ptr_reg[2]_2 ),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__0 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__0 
       (.I0(Q[2]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(Q[1]),
        .I3(\rd_ptr_reg[2]_0 [1]),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0032F0023232B0B0)) 
    \rd_ptr[2]_i_4__1 
       (.I0(\rd_ptr_reg[2]_3 [0]),
        .I1(\rd_ptr_reg[2]_3 [1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(\rd_ptr_reg[0]_1 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(\rd_ptr_reg[0]_1 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(\rd_ptr_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rot[1]_i_1 
       (.I0(\rot_reg[1]_0 ),
        .I1(sel),
        .I2(\rot_reg[0] ),
        .I3(\rot[1]_i_5_n_0 ),
        .I4(\rd_ptr_reg[0]_1 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \rot[1]_i_5 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep_reg[47] ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(\rot_reg[1]_6 ),
        .O(\rot[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[1]_1 ),
        .I2(dout),
        .I3(\rot_reg[1]_2 ),
        .I4(\rot_reg[1]_3 ),
        .I5(\axis_tkeep[63]_i_6 [0]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_4 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\rd_ptr_reg[0]_1 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(\rd_ptr_reg[0]_1 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(\rd_ptr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_17
   (Q,
    \rd_ptr_reg[1]_0 ,
    \axis_tkeep[63]_i_22 ,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[1] ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_0 ,
    rx_clk_0,
    sel,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rot_reg[1]_0 ,
    dout,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    axis_tuser_reg,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr_reg[2]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \axis_tkeep[63]_i_6_3 ,
    \axis_tkeep[63]_i_6_4 ,
    \axis_tkeep[63]_i_6_5 ,
    \axis_tkeep[63]_i_6_6 ,
    \axis_tkeep[63]_i_6_7 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output \rd_ptr_reg[1]_0 ;
  output \axis_tkeep[63]_i_22 ;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[1] ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output rx_clk_0;
  input sel;
  input \rd_ptr_reg[2]_1 ;
  input [1:0]\rd_ptr_reg[2]_2 ;
  input \rot_reg[1]_0 ;
  input [1:0]dout;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input [1:0]axis_tuser_reg;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [1:0]\rd_ptr_reg[2]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input [1:0]\axis_tkeep[63]_i_6_3 ;
  input \axis_tkeep[63]_i_6_4 ;
  input \axis_tkeep[63]_i_6_5 ;
  input \axis_tkeep[63]_i_6_6 ;
  input \axis_tkeep[63]_i_6_7 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_22 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire [1:0]\axis_tkeep[63]_i_6_3 ;
  wire \axis_tkeep[63]_i_6_4 ;
  wire \axis_tkeep[63]_i_6_5 ;
  wire \axis_tkeep[63]_i_6_6 ;
  wire \axis_tkeep[63]_i_6_7 ;
  wire [1:0]axis_tuser_reg;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rd_ptr[2]_i_4__0_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [1:0]\rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire [1:0]\rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axis_tkeep[63]_i_11 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rd_ptr_reg[2]_7 [0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\rd_ptr_reg[2]_7 [1]),
        .I5(\axis_tkeep[63]_i_3_1 ),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_6_4 ),
        .I1(\axis_tkeep[63]_i_6_5 ),
        .I2(\rot_reg[0]_0 ),
        .I3(\axis_tkeep[63]_i_6_6 ),
        .I4(\axis_tkeep[63]_i_6_7 ),
        .I5(\rot_reg[1]_4 ),
        .O(\axis_tkeep[63]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_19 
       (.I0(\axis_tkeep[63]_i_6_0 ),
        .I1(\rd_ptr_reg[2]_2 [1]),
        .I2(\axis_tkeep[63]_i_6_1 ),
        .I3(\axis_tkeep[63]_i_6_2 ),
        .I4(\axis_tkeep[63]_i_6_3 [1]),
        .I5(\rot_reg[0]_0 ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEFEE)) 
    \axis_tkeep[63]_i_6 
       (.I0(\axis_tkeep[63]_i_17_n_0 ),
        .I1(\rd_ptr_reg[2]_3 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\axis_tkeep[63]_i_22 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser_i_1
       (.I0(\rd_ptr_reg[2]_2 [0]),
        .I1(\axis_tkeep[63]_i_6_3 [0]),
        .I2(dout[1]),
        .I3(axis_tuser_reg[1]),
        .O(rx_clk_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__1 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_22 ),
        .I2(\rd_ptr[2]_i_4__0_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_1 ),
        .I5(\rd_ptr_reg[2]_2 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__1 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0C5451540C8C808C)) 
    \rd_ptr[2]_i_4__0 
       (.I0(\rd_ptr_reg[2]_7 [0]),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rd_ptr_reg[2]_9 ),
        .I3(\rd_ptr_reg[2]_10 ),
        .I4(\rd_ptr_reg[2]_11 ),
        .I5(\rd_ptr_reg[2]_7 [1]),
        .O(\rd_ptr[2]_i_4__0_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[1]_3 ),
        .I1(\rot_reg[0]_0 ),
        .I2(\rot_reg[1]_4 ),
        .I3(\rot_reg[1]_5 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[1]_0 ),
        .I2(dout[0]),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(axis_tuser_reg[0]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h4104001000204104)) 
    \wr_ptr[2]_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\rd_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_18
   (Q,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    D,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    E,
    \rot_reg[1] ,
    \rd_ptr_reg[2]_1 ,
    dout,
    \rot[1]_i_5 ,
    \axis_tkeep[63]_i_3 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    sel,
    \rd_ptr_reg[2]_3 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot[1]_i_5_0 ,
    \rot[1]_i_5_1 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_18 ,
    \axis_tkeep[63]_i_18_0 ,
    \axis_tkeep[63]_i_18_1 ,
    rx_enaout0,
    \wr_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_1 ,
    \wr_ptr_reg[2]_2 ,
    SR,
    rx_clk);
  output [2:0]Q;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output [0:0]D;
  output \rot_reg[0]_2 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [0:0]E;
  input [1:0]\rot_reg[1] ;
  input [1:0]\rd_ptr_reg[2]_1 ;
  input [1:0]dout;
  input [2:0]\rot[1]_i_5 ;
  input [1:0]\axis_tkeep[63]_i_3 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input sel;
  input \rd_ptr_reg[2]_3 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot[1]_i_5_0 ;
  input \rot[1]_i_5_1 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_18 ;
  input \axis_tkeep[63]_i_18_0 ;
  input \axis_tkeep[63]_i_18_1 ;
  input rx_enaout0;
  input \wr_ptr_reg[2]_0 ;
  input \wr_ptr_reg[2]_1 ;
  input \wr_ptr_reg[2]_2 ;
  input [0:0]SR;
  input rx_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_18 ;
  wire \axis_tkeep[63]_i_18_0 ;
  wire \axis_tkeep[63]_i_18_1 ;
  wire [1:0]\axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire \rd_ptr[2]_i_4_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [1:0]\rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rot[1]_i_13_n_0 ;
  wire [2:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot[1]_i_5_1 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire [1:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire rx_enaout0;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire \wr_ptr_reg[2]_0 ;
  wire \wr_ptr_reg[2]_1 ;
  wire \wr_ptr_reg[2]_2 ;

  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_12 
       (.I0(\rot_reg[0]_3 ),
        .I1(\axis_tkeep[63]_i_3_0 ),
        .I2(\axis_tkeep[63]_i_3 [1]),
        .I3(\rot_reg[1]_3 ),
        .I4(\rot_reg[1]_4 ),
        .I5(\rot[1]_i_5 [1]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot[1]_i_5_0 ),
        .I1(\rot[1]_i_5 [2]),
        .I2(\rot_reg[1]_4 ),
        .I3(\rot[1]_i_5_1 ),
        .I4(dout[1]),
        .I5(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__3 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_2 ),
        .I2(\rd_ptr[2]_i_4_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_1 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rd_ptr_reg[2]_0 [2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0C08CC88F008EE00)) 
    \rd_ptr[2]_i_4 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[1] [1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC840)) 
    \rot[1]_i_11 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[1] [1]),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(dout[0]),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_12 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_18 ),
        .I2(\rot_reg[1] [0]),
        .I3(\axis_tkeep[63]_i_18_0 ),
        .I4(\rot_reg[1] [1]),
        .I5(\axis_tkeep[63]_i_18_1 ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_13 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[1] [1]),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(dout[0]),
        .O(\rot[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_14 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[1] [1]),
        .I2(\rot[1]_i_5 [0]),
        .I3(\axis_tkeep[63]_i_3 [0]),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_15 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[1] [1]),
        .I2(\axis_tkeep[63]_i_3 [0]),
        .I3(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(\rot_reg[1] [0]),
        .I1(\rot_reg[0]_2 ),
        .I2(\rot_reg[1]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[1] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot[1]_i_13_n_0 ),
        .I2(\axis_tkeep[63]_i_3 [0]),
        .I3(\rot_reg[1]_3 ),
        .I4(\rot_reg[1]_4 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3_n_0 ),
        .I1(rx_enaout0),
        .I2(\wr_ptr_reg[2]_0 ),
        .I3(\wr_ptr_reg[2]_1 ),
        .I4(\wr_ptr_reg[2]_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h4104001000204104)) 
    \wr_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\rd_ptr_reg[2]_0 [1]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo__parameterized0
   (dout,
    din,
    \rd_ptr_reg[1]_0 ,
    rx_enaout0,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[1]_1 ,
    SR,
    rx_clk,
    rx_preambleout_i);
  output [55:0]dout;
  input [2:0]din;
  input [1:0]\rd_ptr_reg[1]_0 ;
  input rx_enaout0;
  input [2:0]\wr_ptr_reg[1]_0 ;
  input [2:0]\wr_ptr_reg[1]_1 ;
  input [0:0]SR;
  input rx_clk;
  input [55:0]rx_preambleout_i;

  wire [0:0]SR;
  wire [2:0]din;
  wire [55:0]dout;
  wire [1:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_2_n_0 ;
  wire \rd_ptr[1]_i_3_n_0 ;
  wire \rd_ptr[1]_i_4_n_0 ;
  wire [1:0]\rd_ptr_reg[1]_0 ;
  wire rx_clk;
  wire rx_enaout0;
  wire [55:0]rx_preambleout_i;
  wire [1:0]wr_ptr;
  wire wr_ptr0;
  wire \wr_ptr[0]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_2_n_0 ;
  wire \wr_ptr[1]_i_3_n_0 ;
  wire \wr_ptr[1]_i_4_n_0 ;
  wire [2:0]\wr_ptr_reg[1]_0 ;
  wire [2:0]\wr_ptr_reg[1]_1 ;
  wire [1:0]NLW_buffer_reg_0_3_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_3_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_3_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_3_42_55_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "fifo_preamble_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_3_0_13
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(rx_preambleout_i[1:0]),
        .DIB(rx_preambleout_i[3:2]),
        .DIC(rx_preambleout_i[5:4]),
        .DID(rx_preambleout_i[7:6]),
        .DIE(rx_preambleout_i[9:8]),
        .DIF(rx_preambleout_i[11:10]),
        .DIG(rx_preambleout_i[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_3_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "fifo_preamble_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_3_14_27
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(rx_preambleout_i[15:14]),
        .DIB(rx_preambleout_i[17:16]),
        .DIC(rx_preambleout_i[19:18]),
        .DID(rx_preambleout_i[21:20]),
        .DIE(rx_preambleout_i[23:22]),
        .DIF(rx_preambleout_i[25:24]),
        .DIG(rx_preambleout_i[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_3_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "fifo_preamble_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_3_28_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(rx_preambleout_i[29:28]),
        .DIB(rx_preambleout_i[31:30]),
        .DIC(rx_preambleout_i[33:32]),
        .DID(rx_preambleout_i[35:34]),
        .DIE(rx_preambleout_i[37:36]),
        .DIF(rx_preambleout_i[39:38]),
        .DIG(rx_preambleout_i[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_3_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "fifo_preamble_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_3_42_55
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(rx_preambleout_i[43:42]),
        .DIB(rx_preambleout_i[45:44]),
        .DIC(rx_preambleout_i[47:46]),
        .DID(rx_preambleout_i[49:48]),
        .DIE(rx_preambleout_i[51:50]),
        .DIF(rx_preambleout_i[53:52]),
        .DIG(rx_preambleout_i[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_3_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1__1 
       (.I0(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \rd_ptr[1]_i_1 
       (.I0(\rd_ptr[1]_i_3_n_0 ),
        .I1(din[1]),
        .I2(din[2]),
        .I3(\rd_ptr_reg[1]_0 [1]),
        .I4(rx_enaout0),
        .I5(\rd_ptr[1]_i_4_n_0 ),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(\rd_ptr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rd_ptr[1]_i_3 
       (.I0(\wr_ptr_reg[1]_0 [1]),
        .I1(\wr_ptr_reg[1]_0 [2]),
        .I2(\wr_ptr_reg[1]_1 [1]),
        .I3(\wr_ptr_reg[1]_1 [2]),
        .O(\rd_ptr[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \rd_ptr[1]_i_4 
       (.I0(rd_ptr[0]),
        .I1(wr_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(wr_ptr[1]),
        .O(\rd_ptr[1]_i_4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_2_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1__0 
       (.I0(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBDDB0000BDDBBDDB)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[0]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(wr_ptr[1]),
        .I4(\wr_ptr[1]_i_3_n_0 ),
        .I5(\wr_ptr[1]_i_4_n_0 ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(\wr_ptr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[1]_i_3 
       (.I0(\wr_ptr_reg[1]_0 [0]),
        .I1(\wr_ptr_reg[1]_0 [2]),
        .I2(\wr_ptr_reg[1]_1 [0]),
        .I3(\wr_ptr_reg[1]_1 [2]),
        .O(\wr_ptr[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \wr_ptr[1]_i_4 
       (.I0(din[0]),
        .I1(din[2]),
        .I2(\rd_ptr_reg[1]_0 [0]),
        .I3(rx_enaout0),
        .O(\wr_ptr[1]_i_4_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(wr_ptr0),
        .D(\wr_ptr[0]_i_1__0_n_0 ),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(wr_ptr0),
        .D(\wr_ptr[1]_i_2_n_0 ),
        .Q(wr_ptr[1]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2021.1" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "12" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "12" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .\gtye4_common_gen.GTYE4_COMMON_PRIM_INST (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_19 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_20 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_21 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_22 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_23 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_24 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_25 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_26 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_27 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_28 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "12" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "322.265625" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "12" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "322.265625" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper
   (\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST ,
    GTYE4_CHANNEL_GTPOWERGOOD,
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST ,
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST ,
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST ,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST ;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST ;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST ;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST ;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0 (\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_0 (\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_0 (\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST ),
        .\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_0 (\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST );
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input \gtye4_common_gen.GTYE4_COMMON_PRIM_INST ;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST ;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_0 (\gtye4_common_gen.GTYE4_COMMON_PRIM_INST ),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[1]_5 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[1]_6 ,
    \rot_reg[0]_14 ,
    \rot_reg[1]_7 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    rx_clk_0,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preambleout,
    p_0_in,
    rx_clk,
    axis_tuser_reg_0,
    Q,
    \axis_tkeep_reg[47]_0 ,
    dout,
    \axis_tkeep_reg[47]_1 ,
    \axis_tkeep_reg[47]_2 ,
    SR,
    D);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[1]_2 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[1]_3 ;
  output \rot_reg[1]_4 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[1]_5 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[1]_6 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[1]_7 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output rx_clk_0;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  output [55:0]rx_preambleout;
  input p_0_in;
  input rx_clk;
  input axis_tuser_reg_0;
  input [1:0]Q;
  input [133:0]\axis_tkeep_reg[47]_0 ;
  input [133:0]dout;
  input [133:0]\axis_tkeep_reg[47]_1 ;
  input [133:0]\axis_tkeep_reg[47]_2 ;
  input [3:0]SR;
  input [55:0]D;

  wire [55:0]D;
  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata[0]_i_2_n_0 ;
  wire \axis_tdata[100]_i_2_n_0 ;
  wire \axis_tdata[101]_i_2_n_0 ;
  wire \axis_tdata[102]_i_2_n_0 ;
  wire \axis_tdata[103]_i_2_n_0 ;
  wire \axis_tdata[104]_i_2_n_0 ;
  wire \axis_tdata[105]_i_2_n_0 ;
  wire \axis_tdata[106]_i_2_n_0 ;
  wire \axis_tdata[107]_i_2_n_0 ;
  wire \axis_tdata[108]_i_2_n_0 ;
  wire \axis_tdata[109]_i_2_n_0 ;
  wire \axis_tdata[10]_i_2_n_0 ;
  wire \axis_tdata[110]_i_2_n_0 ;
  wire \axis_tdata[111]_i_2_n_0 ;
  wire \axis_tdata[112]_i_2_n_0 ;
  wire \axis_tdata[113]_i_2_n_0 ;
  wire \axis_tdata[114]_i_2_n_0 ;
  wire \axis_tdata[115]_i_2_n_0 ;
  wire \axis_tdata[116]_i_2_n_0 ;
  wire \axis_tdata[117]_i_2_n_0 ;
  wire \axis_tdata[118]_i_2_n_0 ;
  wire \axis_tdata[119]_i_2_n_0 ;
  wire \axis_tdata[11]_i_2_n_0 ;
  wire \axis_tdata[120]_i_2_n_0 ;
  wire \axis_tdata[121]_i_2_n_0 ;
  wire \axis_tdata[122]_i_2_n_0 ;
  wire \axis_tdata[123]_i_2_n_0 ;
  wire \axis_tdata[124]_i_2_n_0 ;
  wire \axis_tdata[125]_i_2_n_0 ;
  wire \axis_tdata[126]_i_2_n_0 ;
  wire \axis_tdata[127]_i_2_n_0 ;
  wire \axis_tdata[128]_i_2_n_0 ;
  wire \axis_tdata[129]_i_2_n_0 ;
  wire \axis_tdata[12]_i_2_n_0 ;
  wire \axis_tdata[130]_i_2_n_0 ;
  wire \axis_tdata[131]_i_2_n_0 ;
  wire \axis_tdata[132]_i_2_n_0 ;
  wire \axis_tdata[133]_i_2_n_0 ;
  wire \axis_tdata[134]_i_2_n_0 ;
  wire \axis_tdata[135]_i_2_n_0 ;
  wire \axis_tdata[136]_i_2_n_0 ;
  wire \axis_tdata[137]_i_2_n_0 ;
  wire \axis_tdata[138]_i_2_n_0 ;
  wire \axis_tdata[139]_i_2_n_0 ;
  wire \axis_tdata[13]_i_2_n_0 ;
  wire \axis_tdata[140]_i_2_n_0 ;
  wire \axis_tdata[141]_i_2_n_0 ;
  wire \axis_tdata[142]_i_2_n_0 ;
  wire \axis_tdata[143]_i_2_n_0 ;
  wire \axis_tdata[144]_i_2_n_0 ;
  wire \axis_tdata[145]_i_2_n_0 ;
  wire \axis_tdata[146]_i_2_n_0 ;
  wire \axis_tdata[147]_i_2_n_0 ;
  wire \axis_tdata[148]_i_2_n_0 ;
  wire \axis_tdata[149]_i_2_n_0 ;
  wire \axis_tdata[14]_i_2_n_0 ;
  wire \axis_tdata[150]_i_2_n_0 ;
  wire \axis_tdata[151]_i_2_n_0 ;
  wire \axis_tdata[152]_i_2_n_0 ;
  wire \axis_tdata[153]_i_2_n_0 ;
  wire \axis_tdata[154]_i_2_n_0 ;
  wire \axis_tdata[155]_i_2_n_0 ;
  wire \axis_tdata[156]_i_2_n_0 ;
  wire \axis_tdata[157]_i_2_n_0 ;
  wire \axis_tdata[158]_i_2_n_0 ;
  wire \axis_tdata[159]_i_2_n_0 ;
  wire \axis_tdata[15]_i_2_n_0 ;
  wire \axis_tdata[160]_i_2_n_0 ;
  wire \axis_tdata[161]_i_2_n_0 ;
  wire \axis_tdata[162]_i_2_n_0 ;
  wire \axis_tdata[163]_i_2_n_0 ;
  wire \axis_tdata[164]_i_2_n_0 ;
  wire \axis_tdata[165]_i_2_n_0 ;
  wire \axis_tdata[166]_i_2_n_0 ;
  wire \axis_tdata[167]_i_2_n_0 ;
  wire \axis_tdata[168]_i_2_n_0 ;
  wire \axis_tdata[169]_i_2_n_0 ;
  wire \axis_tdata[16]_i_2_n_0 ;
  wire \axis_tdata[170]_i_2_n_0 ;
  wire \axis_tdata[171]_i_2_n_0 ;
  wire \axis_tdata[172]_i_2_n_0 ;
  wire \axis_tdata[173]_i_2_n_0 ;
  wire \axis_tdata[174]_i_2_n_0 ;
  wire \axis_tdata[175]_i_2_n_0 ;
  wire \axis_tdata[176]_i_2_n_0 ;
  wire \axis_tdata[177]_i_2_n_0 ;
  wire \axis_tdata[178]_i_2_n_0 ;
  wire \axis_tdata[179]_i_2_n_0 ;
  wire \axis_tdata[17]_i_2_n_0 ;
  wire \axis_tdata[180]_i_2_n_0 ;
  wire \axis_tdata[181]_i_2_n_0 ;
  wire \axis_tdata[182]_i_2_n_0 ;
  wire \axis_tdata[183]_i_2_n_0 ;
  wire \axis_tdata[184]_i_2_n_0 ;
  wire \axis_tdata[185]_i_2_n_0 ;
  wire \axis_tdata[186]_i_2_n_0 ;
  wire \axis_tdata[187]_i_2_n_0 ;
  wire \axis_tdata[188]_i_2_n_0 ;
  wire \axis_tdata[189]_i_2_n_0 ;
  wire \axis_tdata[18]_i_2_n_0 ;
  wire \axis_tdata[190]_i_2_n_0 ;
  wire \axis_tdata[191]_i_2_n_0 ;
  wire \axis_tdata[192]_i_2_n_0 ;
  wire \axis_tdata[193]_i_2_n_0 ;
  wire \axis_tdata[194]_i_2_n_0 ;
  wire \axis_tdata[195]_i_2_n_0 ;
  wire \axis_tdata[196]_i_2_n_0 ;
  wire \axis_tdata[197]_i_2_n_0 ;
  wire \axis_tdata[198]_i_2_n_0 ;
  wire \axis_tdata[199]_i_2_n_0 ;
  wire \axis_tdata[19]_i_2_n_0 ;
  wire \axis_tdata[1]_i_2_n_0 ;
  wire \axis_tdata[200]_i_2_n_0 ;
  wire \axis_tdata[201]_i_2_n_0 ;
  wire \axis_tdata[202]_i_2_n_0 ;
  wire \axis_tdata[203]_i_2_n_0 ;
  wire \axis_tdata[204]_i_2_n_0 ;
  wire \axis_tdata[205]_i_2_n_0 ;
  wire \axis_tdata[206]_i_2_n_0 ;
  wire \axis_tdata[207]_i_2_n_0 ;
  wire \axis_tdata[208]_i_2_n_0 ;
  wire \axis_tdata[209]_i_2_n_0 ;
  wire \axis_tdata[20]_i_2_n_0 ;
  wire \axis_tdata[210]_i_2_n_0 ;
  wire \axis_tdata[211]_i_2_n_0 ;
  wire \axis_tdata[212]_i_2_n_0 ;
  wire \axis_tdata[213]_i_2_n_0 ;
  wire \axis_tdata[214]_i_2_n_0 ;
  wire \axis_tdata[215]_i_2_n_0 ;
  wire \axis_tdata[216]_i_2_n_0 ;
  wire \axis_tdata[217]_i_2_n_0 ;
  wire \axis_tdata[218]_i_2_n_0 ;
  wire \axis_tdata[219]_i_2_n_0 ;
  wire \axis_tdata[21]_i_2_n_0 ;
  wire \axis_tdata[220]_i_2_n_0 ;
  wire \axis_tdata[221]_i_2_n_0 ;
  wire \axis_tdata[222]_i_2_n_0 ;
  wire \axis_tdata[223]_i_2_n_0 ;
  wire \axis_tdata[224]_i_2_n_0 ;
  wire \axis_tdata[225]_i_2_n_0 ;
  wire \axis_tdata[226]_i_2_n_0 ;
  wire \axis_tdata[227]_i_2_n_0 ;
  wire \axis_tdata[228]_i_2_n_0 ;
  wire \axis_tdata[229]_i_2_n_0 ;
  wire \axis_tdata[22]_i_2_n_0 ;
  wire \axis_tdata[230]_i_2_n_0 ;
  wire \axis_tdata[231]_i_2_n_0 ;
  wire \axis_tdata[232]_i_2_n_0 ;
  wire \axis_tdata[233]_i_2_n_0 ;
  wire \axis_tdata[234]_i_2_n_0 ;
  wire \axis_tdata[235]_i_2_n_0 ;
  wire \axis_tdata[236]_i_2_n_0 ;
  wire \axis_tdata[237]_i_2_n_0 ;
  wire \axis_tdata[238]_i_2_n_0 ;
  wire \axis_tdata[239]_i_2_n_0 ;
  wire \axis_tdata[23]_i_2_n_0 ;
  wire \axis_tdata[240]_i_2_n_0 ;
  wire \axis_tdata[241]_i_2_n_0 ;
  wire \axis_tdata[242]_i_2_n_0 ;
  wire \axis_tdata[243]_i_2_n_0 ;
  wire \axis_tdata[244]_i_2_n_0 ;
  wire \axis_tdata[245]_i_2_n_0 ;
  wire \axis_tdata[246]_i_2_n_0 ;
  wire \axis_tdata[247]_i_2_n_0 ;
  wire \axis_tdata[248]_i_2_n_0 ;
  wire \axis_tdata[249]_i_2_n_0 ;
  wire \axis_tdata[24]_i_2_n_0 ;
  wire \axis_tdata[250]_i_2_n_0 ;
  wire \axis_tdata[251]_i_2_n_0 ;
  wire \axis_tdata[252]_i_2_n_0 ;
  wire \axis_tdata[253]_i_2_n_0 ;
  wire \axis_tdata[254]_i_2_n_0 ;
  wire \axis_tdata[255]_i_2_n_0 ;
  wire \axis_tdata[256]_i_2_n_0 ;
  wire \axis_tdata[257]_i_2_n_0 ;
  wire \axis_tdata[258]_i_2_n_0 ;
  wire \axis_tdata[259]_i_2_n_0 ;
  wire \axis_tdata[25]_i_2_n_0 ;
  wire \axis_tdata[260]_i_2_n_0 ;
  wire \axis_tdata[261]_i_2_n_0 ;
  wire \axis_tdata[262]_i_2_n_0 ;
  wire \axis_tdata[263]_i_2_n_0 ;
  wire \axis_tdata[264]_i_2_n_0 ;
  wire \axis_tdata[265]_i_2_n_0 ;
  wire \axis_tdata[266]_i_2_n_0 ;
  wire \axis_tdata[267]_i_2_n_0 ;
  wire \axis_tdata[268]_i_2_n_0 ;
  wire \axis_tdata[269]_i_2_n_0 ;
  wire \axis_tdata[26]_i_2_n_0 ;
  wire \axis_tdata[270]_i_2_n_0 ;
  wire \axis_tdata[271]_i_2_n_0 ;
  wire \axis_tdata[272]_i_2_n_0 ;
  wire \axis_tdata[273]_i_2_n_0 ;
  wire \axis_tdata[274]_i_2_n_0 ;
  wire \axis_tdata[275]_i_2_n_0 ;
  wire \axis_tdata[276]_i_2_n_0 ;
  wire \axis_tdata[277]_i_2_n_0 ;
  wire \axis_tdata[278]_i_2_n_0 ;
  wire \axis_tdata[279]_i_2_n_0 ;
  wire \axis_tdata[27]_i_2_n_0 ;
  wire \axis_tdata[280]_i_2_n_0 ;
  wire \axis_tdata[281]_i_2_n_0 ;
  wire \axis_tdata[282]_i_2_n_0 ;
  wire \axis_tdata[283]_i_2_n_0 ;
  wire \axis_tdata[284]_i_2_n_0 ;
  wire \axis_tdata[285]_i_2_n_0 ;
  wire \axis_tdata[286]_i_2_n_0 ;
  wire \axis_tdata[287]_i_2_n_0 ;
  wire \axis_tdata[288]_i_2_n_0 ;
  wire \axis_tdata[289]_i_2_n_0 ;
  wire \axis_tdata[28]_i_2_n_0 ;
  wire \axis_tdata[290]_i_2_n_0 ;
  wire \axis_tdata[291]_i_2_n_0 ;
  wire \axis_tdata[292]_i_2_n_0 ;
  wire \axis_tdata[293]_i_2_n_0 ;
  wire \axis_tdata[294]_i_2_n_0 ;
  wire \axis_tdata[295]_i_2_n_0 ;
  wire \axis_tdata[296]_i_2_n_0 ;
  wire \axis_tdata[297]_i_2_n_0 ;
  wire \axis_tdata[298]_i_2_n_0 ;
  wire \axis_tdata[299]_i_2_n_0 ;
  wire \axis_tdata[29]_i_2_n_0 ;
  wire \axis_tdata[2]_i_2_n_0 ;
  wire \axis_tdata[300]_i_2_n_0 ;
  wire \axis_tdata[301]_i_2_n_0 ;
  wire \axis_tdata[302]_i_2_n_0 ;
  wire \axis_tdata[303]_i_2_n_0 ;
  wire \axis_tdata[304]_i_2_n_0 ;
  wire \axis_tdata[304]_i_3_n_0 ;
  wire \axis_tdata[305]_i_2_n_0 ;
  wire \axis_tdata[306]_i_2_n_0 ;
  wire \axis_tdata[307]_i_2_n_0 ;
  wire \axis_tdata[308]_i_2_n_0 ;
  wire \axis_tdata[309]_i_2_n_0 ;
  wire \axis_tdata[30]_i_2_n_0 ;
  wire \axis_tdata[310]_i_2_n_0 ;
  wire \axis_tdata[311]_i_2_n_0 ;
  wire \axis_tdata[312]_i_2_n_0 ;
  wire \axis_tdata[313]_i_2_n_0 ;
  wire \axis_tdata[314]_i_2_n_0 ;
  wire \axis_tdata[315]_i_2_n_0 ;
  wire \axis_tdata[316]_i_2_n_0 ;
  wire \axis_tdata[317]_i_2_n_0 ;
  wire \axis_tdata[318]_i_2_n_0 ;
  wire \axis_tdata[319]_i_2_n_0 ;
  wire \axis_tdata[31]_i_2_n_0 ;
  wire \axis_tdata[320]_i_2_n_0 ;
  wire \axis_tdata[321]_i_2_n_0 ;
  wire \axis_tdata[322]_i_2_n_0 ;
  wire \axis_tdata[323]_i_2_n_0 ;
  wire \axis_tdata[324]_i_2_n_0 ;
  wire \axis_tdata[325]_i_2_n_0 ;
  wire \axis_tdata[326]_i_2_n_0 ;
  wire \axis_tdata[327]_i_2_n_0 ;
  wire \axis_tdata[328]_i_2_n_0 ;
  wire \axis_tdata[329]_i_2_n_0 ;
  wire \axis_tdata[32]_i_2_n_0 ;
  wire \axis_tdata[330]_i_2_n_0 ;
  wire \axis_tdata[331]_i_2_n_0 ;
  wire \axis_tdata[332]_i_2_n_0 ;
  wire \axis_tdata[333]_i_2_n_0 ;
  wire \axis_tdata[334]_i_2_n_0 ;
  wire \axis_tdata[335]_i_2_n_0 ;
  wire \axis_tdata[336]_i_2_n_0 ;
  wire \axis_tdata[337]_i_2_n_0 ;
  wire \axis_tdata[338]_i_2_n_0 ;
  wire \axis_tdata[339]_i_2_n_0 ;
  wire \axis_tdata[33]_i_2_n_0 ;
  wire \axis_tdata[340]_i_2_n_0 ;
  wire \axis_tdata[341]_i_2_n_0 ;
  wire \axis_tdata[342]_i_2_n_0 ;
  wire \axis_tdata[343]_i_2_n_0 ;
  wire \axis_tdata[344]_i_2_n_0 ;
  wire \axis_tdata[345]_i_2_n_0 ;
  wire \axis_tdata[346]_i_2_n_0 ;
  wire \axis_tdata[347]_i_2_n_0 ;
  wire \axis_tdata[348]_i_2_n_0 ;
  wire \axis_tdata[349]_i_2_n_0 ;
  wire \axis_tdata[34]_i_2_n_0 ;
  wire \axis_tdata[350]_i_2_n_0 ;
  wire \axis_tdata[351]_i_2_n_0 ;
  wire \axis_tdata[352]_i_2_n_0 ;
  wire \axis_tdata[353]_i_2_n_0 ;
  wire \axis_tdata[354]_i_2_n_0 ;
  wire \axis_tdata[355]_i_2_n_0 ;
  wire \axis_tdata[356]_i_2_n_0 ;
  wire \axis_tdata[357]_i_2_n_0 ;
  wire \axis_tdata[358]_i_2_n_0 ;
  wire \axis_tdata[359]_i_2_n_0 ;
  wire \axis_tdata[35]_i_2_n_0 ;
  wire \axis_tdata[360]_i_2_n_0 ;
  wire \axis_tdata[361]_i_2_n_0 ;
  wire \axis_tdata[362]_i_2_n_0 ;
  wire \axis_tdata[363]_i_2_n_0 ;
  wire \axis_tdata[364]_i_2_n_0 ;
  wire \axis_tdata[365]_i_2_n_0 ;
  wire \axis_tdata[366]_i_2_n_0 ;
  wire \axis_tdata[367]_i_2_n_0 ;
  wire \axis_tdata[368]_i_2_n_0 ;
  wire \axis_tdata[369]_i_2_n_0 ;
  wire \axis_tdata[36]_i_2_n_0 ;
  wire \axis_tdata[370]_i_2_n_0 ;
  wire \axis_tdata[371]_i_2_n_0 ;
  wire \axis_tdata[372]_i_2_n_0 ;
  wire \axis_tdata[373]_i_2_n_0 ;
  wire \axis_tdata[374]_i_2_n_0 ;
  wire \axis_tdata[375]_i_2_n_0 ;
  wire \axis_tdata[376]_i_2_n_0 ;
  wire \axis_tdata[377]_i_2_n_0 ;
  wire \axis_tdata[378]_i_2_n_0 ;
  wire \axis_tdata[379]_i_2_n_0 ;
  wire \axis_tdata[37]_i_2_n_0 ;
  wire \axis_tdata[380]_i_2_n_0 ;
  wire \axis_tdata[381]_i_2_n_0 ;
  wire \axis_tdata[382]_i_2_n_0 ;
  wire \axis_tdata[383]_i_2_n_0 ;
  wire \axis_tdata[384]_i_2_n_0 ;
  wire \axis_tdata[385]_i_2_n_0 ;
  wire \axis_tdata[386]_i_2_n_0 ;
  wire \axis_tdata[387]_i_2_n_0 ;
  wire \axis_tdata[388]_i_2_n_0 ;
  wire \axis_tdata[389]_i_2_n_0 ;
  wire \axis_tdata[38]_i_2_n_0 ;
  wire \axis_tdata[390]_i_2_n_0 ;
  wire \axis_tdata[391]_i_2_n_0 ;
  wire \axis_tdata[392]_i_2_n_0 ;
  wire \axis_tdata[393]_i_2_n_0 ;
  wire \axis_tdata[394]_i_2_n_0 ;
  wire \axis_tdata[395]_i_2_n_0 ;
  wire \axis_tdata[396]_i_2_n_0 ;
  wire \axis_tdata[397]_i_2_n_0 ;
  wire \axis_tdata[398]_i_2_n_0 ;
  wire \axis_tdata[399]_i_2_n_0 ;
  wire \axis_tdata[39]_i_2_n_0 ;
  wire \axis_tdata[3]_i_2_n_0 ;
  wire \axis_tdata[400]_i_2_n_0 ;
  wire \axis_tdata[401]_i_2_n_0 ;
  wire \axis_tdata[402]_i_2_n_0 ;
  wire \axis_tdata[403]_i_2_n_0 ;
  wire \axis_tdata[404]_i_2_n_0 ;
  wire \axis_tdata[405]_i_2_n_0 ;
  wire \axis_tdata[406]_i_2_n_0 ;
  wire \axis_tdata[407]_i_2_n_0 ;
  wire \axis_tdata[408]_i_2_n_0 ;
  wire \axis_tdata[409]_i_2_n_0 ;
  wire \axis_tdata[40]_i_2_n_0 ;
  wire \axis_tdata[410]_i_2_n_0 ;
  wire \axis_tdata[411]_i_2_n_0 ;
  wire \axis_tdata[412]_i_2_n_0 ;
  wire \axis_tdata[413]_i_2_n_0 ;
  wire \axis_tdata[414]_i_2_n_0 ;
  wire \axis_tdata[415]_i_2_n_0 ;
  wire \axis_tdata[416]_i_2_n_0 ;
  wire \axis_tdata[417]_i_2_n_0 ;
  wire \axis_tdata[418]_i_2_n_0 ;
  wire \axis_tdata[419]_i_2_n_0 ;
  wire \axis_tdata[41]_i_2_n_0 ;
  wire \axis_tdata[420]_i_2_n_0 ;
  wire \axis_tdata[421]_i_2_n_0 ;
  wire \axis_tdata[422]_i_2_n_0 ;
  wire \axis_tdata[423]_i_2_n_0 ;
  wire \axis_tdata[424]_i_2_n_0 ;
  wire \axis_tdata[425]_i_2_n_0 ;
  wire \axis_tdata[426]_i_2_n_0 ;
  wire \axis_tdata[427]_i_2_n_0 ;
  wire \axis_tdata[428]_i_2_n_0 ;
  wire \axis_tdata[429]_i_2_n_0 ;
  wire \axis_tdata[42]_i_2_n_0 ;
  wire \axis_tdata[430]_i_2_n_0 ;
  wire \axis_tdata[431]_i_2_n_0 ;
  wire \axis_tdata[432]_i_2_n_0 ;
  wire \axis_tdata[433]_i_2_n_0 ;
  wire \axis_tdata[434]_i_2_n_0 ;
  wire \axis_tdata[435]_i_2_n_0 ;
  wire \axis_tdata[436]_i_2_n_0 ;
  wire \axis_tdata[437]_i_2_n_0 ;
  wire \axis_tdata[438]_i_2_n_0 ;
  wire \axis_tdata[439]_i_2_n_0 ;
  wire \axis_tdata[43]_i_2_n_0 ;
  wire \axis_tdata[440]_i_2_n_0 ;
  wire \axis_tdata[441]_i_2_n_0 ;
  wire \axis_tdata[442]_i_2_n_0 ;
  wire \axis_tdata[443]_i_2_n_0 ;
  wire \axis_tdata[444]_i_2_n_0 ;
  wire \axis_tdata[445]_i_2_n_0 ;
  wire \axis_tdata[446]_i_2_n_0 ;
  wire \axis_tdata[447]_i_2_n_0 ;
  wire \axis_tdata[448]_i_2_n_0 ;
  wire \axis_tdata[449]_i_2_n_0 ;
  wire \axis_tdata[44]_i_2_n_0 ;
  wire \axis_tdata[450]_i_2_n_0 ;
  wire \axis_tdata[451]_i_2_n_0 ;
  wire \axis_tdata[452]_i_2_n_0 ;
  wire \axis_tdata[453]_i_2_n_0 ;
  wire \axis_tdata[454]_i_2_n_0 ;
  wire \axis_tdata[455]_i_2_n_0 ;
  wire \axis_tdata[456]_i_2_n_0 ;
  wire \axis_tdata[457]_i_2_n_0 ;
  wire \axis_tdata[458]_i_2_n_0 ;
  wire \axis_tdata[459]_i_2_n_0 ;
  wire \axis_tdata[45]_i_2_n_0 ;
  wire \axis_tdata[460]_i_2_n_0 ;
  wire \axis_tdata[461]_i_2_n_0 ;
  wire \axis_tdata[462]_i_2_n_0 ;
  wire \axis_tdata[463]_i_2_n_0 ;
  wire \axis_tdata[464]_i_2_n_0 ;
  wire \axis_tdata[465]_i_2_n_0 ;
  wire \axis_tdata[466]_i_2_n_0 ;
  wire \axis_tdata[467]_i_2_n_0 ;
  wire \axis_tdata[468]_i_2_n_0 ;
  wire \axis_tdata[469]_i_2_n_0 ;
  wire \axis_tdata[46]_i_2_n_0 ;
  wire \axis_tdata[470]_i_2_n_0 ;
  wire \axis_tdata[471]_i_2_n_0 ;
  wire \axis_tdata[472]_i_2_n_0 ;
  wire \axis_tdata[473]_i_2_n_0 ;
  wire \axis_tdata[474]_i_2_n_0 ;
  wire \axis_tdata[475]_i_2_n_0 ;
  wire \axis_tdata[476]_i_2_n_0 ;
  wire \axis_tdata[477]_i_2_n_0 ;
  wire \axis_tdata[478]_i_2_n_0 ;
  wire \axis_tdata[479]_i_2_n_0 ;
  wire \axis_tdata[47]_i_2_n_0 ;
  wire \axis_tdata[480]_i_2_n_0 ;
  wire \axis_tdata[481]_i_2_n_0 ;
  wire \axis_tdata[482]_i_2_n_0 ;
  wire \axis_tdata[483]_i_2_n_0 ;
  wire \axis_tdata[484]_i_2_n_0 ;
  wire \axis_tdata[485]_i_2_n_0 ;
  wire \axis_tdata[486]_i_2_n_0 ;
  wire \axis_tdata[487]_i_2_n_0 ;
  wire \axis_tdata[488]_i_2_n_0 ;
  wire \axis_tdata[489]_i_2_n_0 ;
  wire \axis_tdata[48]_i_2_n_0 ;
  wire \axis_tdata[490]_i_2_n_0 ;
  wire \axis_tdata[491]_i_2_n_0 ;
  wire \axis_tdata[492]_i_2_n_0 ;
  wire \axis_tdata[493]_i_2_n_0 ;
  wire \axis_tdata[494]_i_2_n_0 ;
  wire \axis_tdata[495]_i_2_n_0 ;
  wire \axis_tdata[496]_i_2_n_0 ;
  wire \axis_tdata[497]_i_2_n_0 ;
  wire \axis_tdata[498]_i_2_n_0 ;
  wire \axis_tdata[499]_i_2_n_0 ;
  wire \axis_tdata[49]_i_2_n_0 ;
  wire \axis_tdata[4]_i_2_n_0 ;
  wire \axis_tdata[500]_i_2_n_0 ;
  wire \axis_tdata[501]_i_2_n_0 ;
  wire \axis_tdata[502]_i_2_n_0 ;
  wire \axis_tdata[503]_i_2_n_0 ;
  wire \axis_tdata[504]_i_2_n_0 ;
  wire \axis_tdata[505]_i_2_n_0 ;
  wire \axis_tdata[505]_i_3_n_0 ;
  wire \axis_tdata[505]_i_4_n_0 ;
  wire \axis_tdata[506]_i_2_n_0 ;
  wire \axis_tdata[507]_i_2_n_0 ;
  wire \axis_tdata[508]_i_2_n_0 ;
  wire \axis_tdata[509]_i_3_n_0 ;
  wire \axis_tdata[509]_i_4_n_0 ;
  wire \axis_tdata[50]_i_2_n_0 ;
  wire \axis_tdata[510]_i_2_n_0 ;
  wire \axis_tdata[511]_i_2_n_0 ;
  wire \axis_tdata[511]_i_3_n_0 ;
  wire \axis_tdata[511]_i_4_n_0 ;
  wire \axis_tdata[511]_i_5_n_0 ;
  wire \axis_tdata[51]_i_2_n_0 ;
  wire \axis_tdata[52]_i_2_n_0 ;
  wire \axis_tdata[53]_i_2_n_0 ;
  wire \axis_tdata[54]_i_2_n_0 ;
  wire \axis_tdata[55]_i_2_n_0 ;
  wire \axis_tdata[56]_i_2_n_0 ;
  wire \axis_tdata[57]_i_2_n_0 ;
  wire \axis_tdata[58]_i_2_n_0 ;
  wire \axis_tdata[59]_i_2_n_0 ;
  wire \axis_tdata[5]_i_2_n_0 ;
  wire \axis_tdata[60]_i_2_n_0 ;
  wire \axis_tdata[61]_i_2_n_0 ;
  wire \axis_tdata[62]_i_2_n_0 ;
  wire \axis_tdata[63]_i_2_n_0 ;
  wire \axis_tdata[64]_i_2_n_0 ;
  wire \axis_tdata[65]_i_2_n_0 ;
  wire \axis_tdata[66]_i_2_n_0 ;
  wire \axis_tdata[67]_i_2_n_0 ;
  wire \axis_tdata[68]_i_2_n_0 ;
  wire \axis_tdata[69]_i_2_n_0 ;
  wire \axis_tdata[6]_i_2_n_0 ;
  wire \axis_tdata[70]_i_2_n_0 ;
  wire \axis_tdata[71]_i_2_n_0 ;
  wire \axis_tdata[72]_i_2_n_0 ;
  wire \axis_tdata[73]_i_2_n_0 ;
  wire \axis_tdata[74]_i_2_n_0 ;
  wire \axis_tdata[75]_i_2_n_0 ;
  wire \axis_tdata[76]_i_2_n_0 ;
  wire \axis_tdata[77]_i_2_n_0 ;
  wire \axis_tdata[78]_i_2_n_0 ;
  wire \axis_tdata[79]_i_2_n_0 ;
  wire \axis_tdata[7]_i_2_n_0 ;
  wire \axis_tdata[80]_i_2_n_0 ;
  wire \axis_tdata[81]_i_2_n_0 ;
  wire \axis_tdata[82]_i_2_n_0 ;
  wire \axis_tdata[83]_i_2_n_0 ;
  wire \axis_tdata[84]_i_2_n_0 ;
  wire \axis_tdata[85]_i_2_n_0 ;
  wire \axis_tdata[86]_i_2_n_0 ;
  wire \axis_tdata[87]_i_2_n_0 ;
  wire \axis_tdata[88]_i_2_n_0 ;
  wire \axis_tdata[89]_i_2_n_0 ;
  wire \axis_tdata[8]_i_2_n_0 ;
  wire \axis_tdata[90]_i_2_n_0 ;
  wire \axis_tdata[91]_i_2_n_0 ;
  wire \axis_tdata[92]_i_2_n_0 ;
  wire \axis_tdata[93]_i_2_n_0 ;
  wire \axis_tdata[94]_i_2_n_0 ;
  wire \axis_tdata[95]_i_2_n_0 ;
  wire \axis_tdata[96]_i_2_n_0 ;
  wire \axis_tdata[97]_i_2_n_0 ;
  wire \axis_tdata[98]_i_2_n_0 ;
  wire \axis_tdata[99]_i_2_n_0 ;
  wire \axis_tdata[9]_i_2_n_0 ;
  wire \axis_tkeep[15]_i_10_n_0 ;
  wire \axis_tkeep[15]_i_5_n_0 ;
  wire \axis_tkeep[15]_i_6_n_0 ;
  wire \axis_tkeep[15]_i_7_n_0 ;
  wire \axis_tkeep[15]_i_8_n_0 ;
  wire \axis_tkeep[15]_i_9_n_0 ;
  wire \axis_tkeep[24]_i_2_n_0 ;
  wire \axis_tkeep[31]_i_10_n_0 ;
  wire \axis_tkeep[31]_i_11_n_0 ;
  wire \axis_tkeep[31]_i_5_n_0 ;
  wire \axis_tkeep[31]_i_6_n_0 ;
  wire \axis_tkeep[31]_i_7_n_0 ;
  wire \axis_tkeep[31]_i_9_n_0 ;
  wire \axis_tkeep[40]_i_2_n_0 ;
  wire \axis_tkeep[47]_i_10_n_0 ;
  wire \axis_tkeep[47]_i_5_n_0 ;
  wire \axis_tkeep[47]_i_6_n_0 ;
  wire \axis_tkeep[47]_i_7_n_0 ;
  wire \axis_tkeep[47]_i_8_n_0 ;
  wire \axis_tkeep[47]_i_9_n_0 ;
  wire \axis_tkeep[56]_i_3_n_0 ;
  wire \axis_tkeep[63]_i_23_n_0 ;
  wire \axis_tkeep[63]_i_24_n_0 ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_28_n_0 ;
  wire \axis_tkeep[63]_i_32_n_0 ;
  wire \axis_tkeep[63]_i_35_n_0 ;
  wire \axis_tkeep[63]_i_7_n_0 ;
  wire \axis_tkeep[63]_i_8_n_0 ;
  wire \axis_tkeep[63]_i_9_n_0 ;
  wire \axis_tkeep[8]_i_2_n_0 ;
  wire [133:0]\axis_tkeep_reg[47]_0 ;
  wire [133:0]\axis_tkeep_reg[47]_1 ;
  wire [133:0]\axis_tkeep_reg[47]_2 ;
  wire axis_tlast_i_1_n_0;
  wire axis_tlast_i_2_n_0;
  wire axis_tuser_reg_0;
  wire [133:0]dout;
  wire [511:0]lbus_data;
  wire [15:1]mty_to_tkeep0_return;
  wire [15:1]mty_to_tkeep1_return;
  wire [15:1]mty_to_tkeep2_return;
  wire [15:1]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire \rot_reg[1]_7 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_clk_0;
  wire [55:0]rx_preambleout;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[0]_i_2_n_0 ),
        .O(lbus_data[120]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [120]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [120]),
        .O(\axis_tdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[100]_i_2_n_0 ),
        .O(lbus_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [28]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [28]),
        .O(\axis_tdata[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [29]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [29]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[101]_i_2_n_0 ),
        .O(lbus_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [29]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[29]),
        .O(\axis_tdata[101]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[102]_i_2_n_0 ),
        .O(lbus_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [30]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [30]),
        .O(\axis_tdata[102]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[103]_i_2_n_0 ),
        .O(lbus_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [31]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [31]),
        .O(\axis_tdata[103]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[104]_i_2_n_0 ),
        .O(lbus_data[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [16]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [16]),
        .O(\axis_tdata[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [17]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[105]_i_2_n_0 ),
        .O(lbus_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [17]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[17]),
        .O(\axis_tdata[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[106]_i_2_n_0 ),
        .O(lbus_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[107]_i_2_n_0 ),
        .O(lbus_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [19]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [19]),
        .O(\axis_tdata[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[108]_i_2_n_0 ),
        .O(lbus_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [20]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [20]),
        .O(\axis_tdata[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [21]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [21]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[109]_i_2_n_0 ),
        .O(lbus_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [21]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[21]),
        .O(\axis_tdata[109]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[10]_i_2_n_0 ),
        .O(lbus_data[114]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[110]_i_2_n_0 ),
        .O(lbus_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [22]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\axis_tdata[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[111]_i_2_n_0 ),
        .O(lbus_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [23]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [23]),
        .O(\axis_tdata[111]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[112]_i_2_n_0 ),
        .O(lbus_data[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [8]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [8]),
        .O(\axis_tdata[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [9]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[113]_i_2_n_0 ),
        .O(lbus_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [9]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[9]),
        .O(\axis_tdata[113]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[114]_i_2_n_0 ),
        .O(lbus_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[114]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[115]_i_2_n_0 ),
        .O(lbus_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [11]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [11]),
        .O(\axis_tdata[115]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[116]_i_2_n_0 ),
        .O(lbus_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [12]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [12]),
        .O(\axis_tdata[116]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [13]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [13]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[117]_i_2_n_0 ),
        .O(lbus_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [13]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[13]),
        .O(\axis_tdata[117]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[118]_i_2_n_0 ),
        .O(lbus_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [14]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\axis_tdata[118]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[119]_i_2_n_0 ),
        .O(lbus_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [15]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [15]),
        .O(\axis_tdata[119]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[11]_i_2_n_0 ),
        .O(lbus_data[115]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [115]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [115]),
        .O(\axis_tdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[120]_i_2_n_0 ),
        .O(lbus_data[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [0]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [0]),
        .O(\axis_tdata[120]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [1]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[121]_i_2_n_0 ),
        .O(lbus_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [1]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[1]),
        .O(\axis_tdata[121]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[122]_i_2_n_0 ),
        .O(lbus_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[122]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[123]_i_2_n_0 ),
        .O(lbus_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [3]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [3]),
        .O(\axis_tdata[123]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[124]_i_2_n_0 ),
        .O(lbus_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [4]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [4]),
        .O(\axis_tdata[124]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [5]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [5]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[125]_i_2_n_0 ),
        .O(lbus_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [5]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[5]),
        .O(\axis_tdata[125]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[126]_i_2_n_0 ),
        .O(lbus_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [6]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [6]),
        .O(\axis_tdata[126]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[127]_i_2_n_0 ),
        .O(lbus_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [7]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [7]),
        .O(\axis_tdata[127]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [120]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[120]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[128]_i_2_n_0 ),
        .O(lbus_data[248]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [120]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [120]),
        .O(\axis_tdata[128]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [121]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[121]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[129]_i_2_n_0 ),
        .O(lbus_data[249]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [121]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [121]),
        .O(\axis_tdata[129]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[12]_i_2_n_0 ),
        .O(lbus_data[116]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [116]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [116]),
        .O(\axis_tdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[130]_i_2_n_0 ),
        .O(lbus_data[250]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [122]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[122]),
        .O(\axis_tdata[130]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[131]_i_2_n_0 ),
        .O(lbus_data[251]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[123]),
        .O(\axis_tdata[131]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[132]_i_2_n_0 ),
        .O(lbus_data[252]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[124]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [124]),
        .O(\axis_tdata[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [125]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [125]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[133]_i_2_n_0 ),
        .O(lbus_data[253]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[125]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [125]),
        .O(\axis_tdata[133]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[134]_i_2_n_0 ),
        .O(lbus_data[254]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [126]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[126]),
        .O(\axis_tdata[134]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[135]_i_2_n_0 ),
        .O(lbus_data[255]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[127]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[135]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [112]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[112]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[136]_i_2_n_0 ),
        .O(lbus_data[240]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [112]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [112]),
        .O(\axis_tdata[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [113]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[113]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[137]_i_2_n_0 ),
        .O(lbus_data[241]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [113]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [113]),
        .O(\axis_tdata[137]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[138]_i_2_n_0 ),
        .O(lbus_data[242]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [114]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[114]),
        .O(\axis_tdata[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[139]_i_2_n_0 ),
        .O(lbus_data[243]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[115]),
        .O(\axis_tdata[139]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [117]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [117]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[13]_i_2_n_0 ),
        .O(lbus_data[117]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [117]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[117]),
        .O(\axis_tdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[140]_i_2_n_0 ),
        .O(lbus_data[244]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[116]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [116]),
        .O(\axis_tdata[140]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [117]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [117]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[141]_i_2_n_0 ),
        .O(lbus_data[245]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[117]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [117]),
        .O(\axis_tdata[141]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[142]_i_2_n_0 ),
        .O(lbus_data[246]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [118]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[118]),
        .O(\axis_tdata[142]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[143]_i_2_n_0 ),
        .O(lbus_data[247]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[119]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[143]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [104]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[104]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[144]_i_2_n_0 ),
        .O(lbus_data[232]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [104]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [104]),
        .O(\axis_tdata[144]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [105]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[105]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[145]_i_2_n_0 ),
        .O(lbus_data[233]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [105]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [105]),
        .O(\axis_tdata[145]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[146]_i_2_n_0 ),
        .O(lbus_data[234]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [106]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[106]),
        .O(\axis_tdata[146]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[147]_i_2_n_0 ),
        .O(lbus_data[235]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[107]),
        .O(\axis_tdata[147]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[148]_i_2_n_0 ),
        .O(lbus_data[236]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[108]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [108]),
        .O(\axis_tdata[148]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [109]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [109]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[149]_i_2_n_0 ),
        .O(lbus_data[237]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[109]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [109]),
        .O(\axis_tdata[149]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[14]_i_2_n_0 ),
        .O(lbus_data[118]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [118]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [118]),
        .O(\axis_tdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[150]_i_2_n_0 ),
        .O(lbus_data[238]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [110]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[110]),
        .O(\axis_tdata[150]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[151]_i_2_n_0 ),
        .O(lbus_data[239]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[111]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[151]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [96]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[96]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[152]_i_2_n_0 ),
        .O(lbus_data[224]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [96]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [96]),
        .O(\axis_tdata[152]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [97]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[97]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[153]_i_2_n_0 ),
        .O(lbus_data[225]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [97]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [97]),
        .O(\axis_tdata[153]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[154]_i_2_n_0 ),
        .O(lbus_data[226]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [98]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[98]),
        .O(\axis_tdata[154]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[155]_i_2_n_0 ),
        .O(lbus_data[227]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[99]),
        .O(\axis_tdata[155]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[156]_i_2_n_0 ),
        .O(lbus_data[228]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[100]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [100]),
        .O(\axis_tdata[156]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [101]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[157]_i_2_n_0 ),
        .O(lbus_data[229]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[101]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [101]),
        .O(\axis_tdata[157]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[158]_i_2_n_0 ),
        .O(lbus_data[230]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [102]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[102]),
        .O(\axis_tdata[158]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[159]_i_2_n_0 ),
        .O(lbus_data[231]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[103]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[159]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[15]_i_2_n_0 ),
        .O(lbus_data[119]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [119]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [119]),
        .O(\axis_tdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [88]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[88]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[160]_i_2_n_0 ),
        .O(lbus_data[216]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [88]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [88]),
        .O(\axis_tdata[160]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [89]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[89]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[161]_i_2_n_0 ),
        .O(lbus_data[217]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [89]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [89]),
        .O(\axis_tdata[161]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[162]_i_2_n_0 ),
        .O(lbus_data[218]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [90]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[90]),
        .O(\axis_tdata[162]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[163]_i_2_n_0 ),
        .O(lbus_data[219]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[91]),
        .O(\axis_tdata[163]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[164]_i_2_n_0 ),
        .O(lbus_data[220]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[92]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\axis_tdata[164]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [93]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[165]_i_2_n_0 ),
        .O(lbus_data[221]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[93]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [93]),
        .O(\axis_tdata[165]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[166]_i_2_n_0 ),
        .O(lbus_data[222]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [94]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[94]),
        .O(\axis_tdata[166]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[167]_i_2_n_0 ),
        .O(lbus_data[223]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[95]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[167]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [80]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[80]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[168]_i_2_n_0 ),
        .O(lbus_data[208]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [80]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [80]),
        .O(\axis_tdata[168]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [81]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[81]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[169]_i_2_n_0 ),
        .O(lbus_data[209]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [81]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [81]),
        .O(\axis_tdata[169]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[16]_i_2_n_0 ),
        .O(lbus_data[104]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [104]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [104]),
        .O(\axis_tdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[170]_i_2_n_0 ),
        .O(lbus_data[210]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [82]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[82]),
        .O(\axis_tdata[170]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[171]_i_2_n_0 ),
        .O(lbus_data[211]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[83]),
        .O(\axis_tdata[171]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[172]_i_2_n_0 ),
        .O(lbus_data[212]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[84]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [84]),
        .O(\axis_tdata[172]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [85]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[173]_i_2_n_0 ),
        .O(lbus_data[213]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[85]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [85]),
        .O(\axis_tdata[173]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[174]_i_2_n_0 ),
        .O(lbus_data[214]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [86]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[86]),
        .O(\axis_tdata[174]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[175]_i_2_n_0 ),
        .O(lbus_data[215]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[87]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[175]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [72]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[72]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[176]_i_2_n_0 ),
        .O(lbus_data[200]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [72]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [72]),
        .O(\axis_tdata[176]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [73]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[73]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[177]_i_2_n_0 ),
        .O(lbus_data[201]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [73]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [73]),
        .O(\axis_tdata[177]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[178]_i_2_n_0 ),
        .O(lbus_data[202]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [74]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[74]),
        .O(\axis_tdata[178]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[179]_i_2_n_0 ),
        .O(lbus_data[203]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[75]),
        .O(\axis_tdata[179]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [105]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [105]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[17]_i_2_n_0 ),
        .O(lbus_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [105]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[105]),
        .O(\axis_tdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[180]_i_2_n_0 ),
        .O(lbus_data[204]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[76]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\axis_tdata[180]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [77]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[181]_i_2_n_0 ),
        .O(lbus_data[205]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[77]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [77]),
        .O(\axis_tdata[181]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[182]_i_2_n_0 ),
        .O(lbus_data[206]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [78]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[78]),
        .O(\axis_tdata[182]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[183]_i_2_n_0 ),
        .O(lbus_data[207]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[79]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[183]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [64]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[64]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[184]_i_2_n_0 ),
        .O(lbus_data[192]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [64]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [64]),
        .O(\axis_tdata[184]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [65]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[65]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[185]_i_2_n_0 ),
        .O(lbus_data[193]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [65]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [65]),
        .O(\axis_tdata[185]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[186]_i_2_n_0 ),
        .O(lbus_data[194]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [66]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[66]),
        .O(\axis_tdata[186]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[187]_i_2_n_0 ),
        .O(lbus_data[195]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[67]),
        .O(\axis_tdata[187]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[188]_i_2_n_0 ),
        .O(lbus_data[196]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[68]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\axis_tdata[188]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [69]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[189]_i_2_n_0 ),
        .O(lbus_data[197]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[69]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [69]),
        .O(\axis_tdata[189]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[18]_i_2_n_0 ),
        .O(lbus_data[106]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[190]_i_2_n_0 ),
        .O(lbus_data[198]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [70]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[70]),
        .O(\axis_tdata[190]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[191]_i_2_n_0 ),
        .O(lbus_data[199]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[71]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[191]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [56]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[56]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[192]_i_2_n_0 ),
        .O(lbus_data[184]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [56]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [56]),
        .O(\axis_tdata[192]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [57]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[57]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[193]_i_2_n_0 ),
        .O(lbus_data[185]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [57]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [57]),
        .O(\axis_tdata[193]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[194]_i_2_n_0 ),
        .O(lbus_data[186]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [58]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[58]),
        .O(\axis_tdata[194]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[195]_i_2_n_0 ),
        .O(lbus_data[187]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[59]),
        .O(\axis_tdata[195]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[196]_i_2_n_0 ),
        .O(lbus_data[188]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[60]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [60]),
        .O(\axis_tdata[196]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [61]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[197]_i_2_n_0 ),
        .O(lbus_data[189]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[61]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [61]),
        .O(\axis_tdata[197]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[198]_i_2_n_0 ),
        .O(lbus_data[190]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [62]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[62]),
        .O(\axis_tdata[198]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[199]_i_2_n_0 ),
        .O(lbus_data[191]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[63]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[199]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[19]_i_2_n_0 ),
        .O(lbus_data[107]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [107]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [107]),
        .O(\axis_tdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [121]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [121]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[1]_i_2_n_0 ),
        .O(lbus_data[121]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [121]),
        .I2(\axis_tdata[511]_i_2_n_0 ),
        .I3(dout[121]),
        .O(\axis_tdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [48]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[48]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[200]_i_2_n_0 ),
        .O(lbus_data[176]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [48]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [48]),
        .O(\axis_tdata[200]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [49]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[49]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[201]_i_2_n_0 ),
        .O(lbus_data[177]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [49]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [49]),
        .O(\axis_tdata[201]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[202]_i_2_n_0 ),
        .O(lbus_data[178]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [50]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[50]),
        .O(\axis_tdata[202]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[203]_i_2_n_0 ),
        .O(lbus_data[179]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[51]),
        .O(\axis_tdata[203]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[204]_i_2_n_0 ),
        .O(lbus_data[180]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[52]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\axis_tdata[204]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [53]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[205]_i_2_n_0 ),
        .O(lbus_data[181]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[53]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [53]),
        .O(\axis_tdata[205]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[206]_i_2_n_0 ),
        .O(lbus_data[182]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [54]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[54]),
        .O(\axis_tdata[206]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[207]_i_2_n_0 ),
        .O(lbus_data[183]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[55]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[207]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [40]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[40]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[208]_i_2_n_0 ),
        .O(lbus_data[168]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [40]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [40]),
        .O(\axis_tdata[208]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [41]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[41]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[209]_i_2_n_0 ),
        .O(lbus_data[169]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [41]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [41]),
        .O(\axis_tdata[209]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[20]_i_2_n_0 ),
        .O(lbus_data[108]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [108]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [108]),
        .O(\axis_tdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[210]_i_2_n_0 ),
        .O(lbus_data[170]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [42]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[42]),
        .O(\axis_tdata[210]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[211]_i_2_n_0 ),
        .O(lbus_data[171]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[43]),
        .O(\axis_tdata[211]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[212]_i_2_n_0 ),
        .O(lbus_data[172]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[44]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\axis_tdata[212]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [45]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[213]_i_2_n_0 ),
        .O(lbus_data[173]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[45]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [45]),
        .O(\axis_tdata[213]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[214]_i_2_n_0 ),
        .O(lbus_data[174]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [46]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[46]),
        .O(\axis_tdata[214]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[215]_i_2_n_0 ),
        .O(lbus_data[175]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[47]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[215]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [32]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[32]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[216]_i_2_n_0 ),
        .O(lbus_data[160]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [32]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [32]),
        .O(\axis_tdata[216]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [33]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[33]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[217]_i_2_n_0 ),
        .O(lbus_data[161]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [33]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [33]),
        .O(\axis_tdata[217]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[218]_i_2_n_0 ),
        .O(lbus_data[162]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [34]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[34]),
        .O(\axis_tdata[218]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[219]_i_2_n_0 ),
        .O(lbus_data[163]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[35]),
        .O(\axis_tdata[219]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [109]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [109]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[21]_i_2_n_0 ),
        .O(lbus_data[109]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [109]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[109]),
        .O(\axis_tdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[220]_i_2_n_0 ),
        .O(lbus_data[164]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[36]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [36]),
        .O(\axis_tdata[220]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [37]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[221]_i_2_n_0 ),
        .O(lbus_data[165]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[37]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [37]),
        .O(\axis_tdata[221]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[222]_i_2_n_0 ),
        .O(lbus_data[166]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [38]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[38]),
        .O(\axis_tdata[222]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[223]_i_2_n_0 ),
        .O(lbus_data[167]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[39]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[223]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [24]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[24]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[224]_i_2_n_0 ),
        .O(lbus_data[152]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [24]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [24]),
        .O(\axis_tdata[224]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [25]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[25]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[225]_i_2_n_0 ),
        .O(lbus_data[153]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [25]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\axis_tdata[225]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[226]_i_2_n_0 ),
        .O(lbus_data[154]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [26]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[26]),
        .O(\axis_tdata[226]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[227]_i_2_n_0 ),
        .O(lbus_data[155]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[27]),
        .O(\axis_tdata[227]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[228]_i_2_n_0 ),
        .O(lbus_data[156]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[28]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\axis_tdata[228]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [29]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[229]_i_2_n_0 ),
        .O(lbus_data[157]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[29]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\axis_tdata[229]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[22]_i_2_n_0 ),
        .O(lbus_data[110]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [110]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [110]),
        .O(\axis_tdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[230]_i_2_n_0 ),
        .O(lbus_data[158]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [30]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[30]),
        .O(\axis_tdata[230]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[231]_i_2_n_0 ),
        .O(lbus_data[159]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[31]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[231]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [16]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[232]_i_2_n_0 ),
        .O(lbus_data[144]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [16]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [16]),
        .O(\axis_tdata[232]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [17]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[17]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[233]_i_2_n_0 ),
        .O(lbus_data[145]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [17]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\axis_tdata[233]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[234]_i_2_n_0 ),
        .O(lbus_data[146]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [18]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[18]),
        .O(\axis_tdata[234]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[235]_i_2_n_0 ),
        .O(lbus_data[147]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[19]),
        .O(\axis_tdata[235]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[236]_i_2_n_0 ),
        .O(lbus_data[148]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[20]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\axis_tdata[236]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [21]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[237]_i_2_n_0 ),
        .O(lbus_data[149]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[21]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\axis_tdata[237]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[238]_i_2_n_0 ),
        .O(lbus_data[150]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [22]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[22]),
        .O(\axis_tdata[238]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[239]_i_2_n_0 ),
        .O(lbus_data[151]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[23]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[239]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[23]_i_2_n_0 ),
        .O(lbus_data[111]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [111]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [111]),
        .O(\axis_tdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [8]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[240]_i_2_n_0 ),
        .O(lbus_data[136]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [8]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [8]),
        .O(\axis_tdata[240]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [9]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[9]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[241]_i_2_n_0 ),
        .O(lbus_data[137]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [9]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\axis_tdata[241]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[242]_i_2_n_0 ),
        .O(lbus_data[138]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [10]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[10]),
        .O(\axis_tdata[242]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[243]_i_2_n_0 ),
        .O(lbus_data[139]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[11]),
        .O(\axis_tdata[243]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[244]_i_2_n_0 ),
        .O(lbus_data[140]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[12]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [12]),
        .O(\axis_tdata[244]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [13]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[245]_i_2_n_0 ),
        .O(lbus_data[141]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[13]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\axis_tdata[245]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[246]_i_2_n_0 ),
        .O(lbus_data[142]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [14]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[14]),
        .O(\axis_tdata[246]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[247]_i_2_n_0 ),
        .O(lbus_data[143]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[15]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[247]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [0]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[0]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[248]_i_2_n_0 ),
        .O(lbus_data[128]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [0]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [0]),
        .O(\axis_tdata[248]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [1]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(dout[1]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[249]_i_2_n_0 ),
        .O(lbus_data[129]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [1]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\axis_tdata[249]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[24]_i_2_n_0 ),
        .O(lbus_data[96]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [96]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [96]),
        .O(\axis_tdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[250]_i_2_n_0 ),
        .O(lbus_data[130]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [2]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[2]),
        .O(\axis_tdata[250]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[251]_i_2_n_0 ),
        .O(lbus_data[131]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[3]),
        .O(\axis_tdata[251]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[252]_i_2_n_0 ),
        .O(lbus_data[132]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[4]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\axis_tdata[252]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [5]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[253]_i_2_n_0 ),
        .O(lbus_data[133]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[5]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\axis_tdata[253]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[254]_i_2_n_0 ),
        .O(lbus_data[134]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [6]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[6]),
        .O(\axis_tdata[254]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[255]_i_2_n_0 ),
        .O(lbus_data[135]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(dout[7]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[255]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [120]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[120]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[256]_i_2_n_0 ),
        .O(lbus_data[376]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [120]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [120]),
        .O(\axis_tdata[256]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [121]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [121]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[257]_i_2_n_0 ),
        .O(lbus_data[377]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[121]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [121]),
        .O(\axis_tdata[257]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[258]_i_2_n_0 ),
        .O(lbus_data[378]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[122]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [122]),
        .O(\axis_tdata[258]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[259]_i_2_n_0 ),
        .O(lbus_data[379]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[123]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [123]),
        .O(\axis_tdata[259]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [97]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[25]_i_2_n_0 ),
        .O(lbus_data[97]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [97]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[97]),
        .O(\axis_tdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[260]_i_2_n_0 ),
        .O(lbus_data[380]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[124]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[260]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [125]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[125]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[261]_i_2_n_0 ),
        .O(lbus_data[381]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [125]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [125]),
        .O(\axis_tdata[261]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[262]_i_2_n_0 ),
        .O(lbus_data[382]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[126]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [126]),
        .O(\axis_tdata[262]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[263]_i_2_n_0 ),
        .O(lbus_data[383]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [127]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[127]),
        .O(\axis_tdata[263]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [112]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[112]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[264]_i_2_n_0 ),
        .O(lbus_data[368]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [112]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [112]),
        .O(\axis_tdata[264]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [113]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [113]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[265]_i_2_n_0 ),
        .O(lbus_data[369]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[113]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [113]),
        .O(\axis_tdata[265]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[266]_i_2_n_0 ),
        .O(lbus_data[370]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[114]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [114]),
        .O(\axis_tdata[266]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[267]_i_2_n_0 ),
        .O(lbus_data[371]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[115]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [115]),
        .O(\axis_tdata[267]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[268]_i_2_n_0 ),
        .O(lbus_data[372]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[116]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[268]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [117]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[117]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[269]_i_2_n_0 ),
        .O(lbus_data[373]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [117]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [117]),
        .O(\axis_tdata[269]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[26]_i_2_n_0 ),
        .O(lbus_data[98]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[270]_i_2_n_0 ),
        .O(lbus_data[374]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[118]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [118]),
        .O(\axis_tdata[270]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[271]_i_2_n_0 ),
        .O(lbus_data[375]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [119]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[119]),
        .O(\axis_tdata[271]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [104]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[104]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[272]_i_2_n_0 ),
        .O(lbus_data[360]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [104]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [104]),
        .O(\axis_tdata[272]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [105]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [105]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[273]_i_2_n_0 ),
        .O(lbus_data[361]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[105]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [105]),
        .O(\axis_tdata[273]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[274]_i_2_n_0 ),
        .O(lbus_data[362]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[106]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [106]),
        .O(\axis_tdata[274]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[275]_i_2_n_0 ),
        .O(lbus_data[363]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[107]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [107]),
        .O(\axis_tdata[275]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[276]_i_2_n_0 ),
        .O(lbus_data[364]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[108]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[276]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [109]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[109]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[277]_i_2_n_0 ),
        .O(lbus_data[365]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [109]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [109]),
        .O(\axis_tdata[277]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[278]_i_2_n_0 ),
        .O(lbus_data[366]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[110]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [110]),
        .O(\axis_tdata[278]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[279]_i_2_n_0 ),
        .O(lbus_data[367]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [111]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[111]),
        .O(\axis_tdata[279]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[27]_i_2_n_0 ),
        .O(lbus_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [99]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [99]),
        .O(\axis_tdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [96]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[96]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[280]_i_2_n_0 ),
        .O(lbus_data[352]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [96]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [96]),
        .O(\axis_tdata[280]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [97]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [97]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[281]_i_2_n_0 ),
        .O(lbus_data[353]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[97]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [97]),
        .O(\axis_tdata[281]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[282]_i_2_n_0 ),
        .O(lbus_data[354]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[98]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [98]),
        .O(\axis_tdata[282]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[283]_i_2_n_0 ),
        .O(lbus_data[355]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[99]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [99]),
        .O(\axis_tdata[283]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[284]_i_2_n_0 ),
        .O(lbus_data[356]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[100]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[284]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [101]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[101]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[285]_i_2_n_0 ),
        .O(lbus_data[357]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [101]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [101]),
        .O(\axis_tdata[285]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[286]_i_2_n_0 ),
        .O(lbus_data[358]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[102]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [102]),
        .O(\axis_tdata[286]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[287]_i_2_n_0 ),
        .O(lbus_data[359]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [103]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[103]),
        .O(\axis_tdata[287]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [88]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[88]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[288]_i_2_n_0 ),
        .O(lbus_data[344]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [88]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [88]),
        .O(\axis_tdata[288]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [89]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [89]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[289]_i_2_n_0 ),
        .O(lbus_data[345]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[89]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [89]),
        .O(\axis_tdata[289]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[28]_i_2_n_0 ),
        .O(lbus_data[100]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [100]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [100]),
        .O(\axis_tdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[290]_i_2_n_0 ),
        .O(lbus_data[346]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[90]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [90]),
        .O(\axis_tdata[290]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[291]_i_2_n_0 ),
        .O(lbus_data[347]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[91]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [91]),
        .O(\axis_tdata[291]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[292]_i_2_n_0 ),
        .O(lbus_data[348]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[92]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[292]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [93]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[93]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[293]_i_2_n_0 ),
        .O(lbus_data[349]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [93]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [93]),
        .O(\axis_tdata[293]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[294]_i_2_n_0 ),
        .O(lbus_data[350]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[94]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [94]),
        .O(\axis_tdata[294]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[295]_i_2_n_0 ),
        .O(lbus_data[351]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [95]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[95]),
        .O(\axis_tdata[295]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [80]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[80]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[296]_i_2_n_0 ),
        .O(lbus_data[336]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [80]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [80]),
        .O(\axis_tdata[296]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [81]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [81]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[297]_i_2_n_0 ),
        .O(lbus_data[337]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[81]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [81]),
        .O(\axis_tdata[297]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[298]_i_2_n_0 ),
        .O(lbus_data[338]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[82]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [82]),
        .O(\axis_tdata[298]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[299]_i_2_n_0 ),
        .O(lbus_data[339]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[83]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [83]),
        .O(\axis_tdata[299]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [101]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [101]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[29]_i_2_n_0 ),
        .O(lbus_data[101]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [101]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[101]),
        .O(\axis_tdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[2]_i_2_n_0 ),
        .O(lbus_data[122]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[300]_i_2_n_0 ),
        .O(lbus_data[340]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[84]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[300]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [85]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[85]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[301]_i_2_n_0 ),
        .O(lbus_data[341]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [85]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [85]),
        .O(\axis_tdata[301]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[302]_i_2_n_0 ),
        .O(lbus_data[342]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[86]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [86]),
        .O(\axis_tdata[302]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[303]_i_2_n_0 ),
        .O(lbus_data[343]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [87]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[87]),
        .O(\axis_tdata[303]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [72]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[72]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[304]_i_2_n_0 ),
        .O(lbus_data[328]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [72]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [72]),
        .O(\axis_tdata[304]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[304]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[304]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [73]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [73]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[305]_i_2_n_0 ),
        .O(lbus_data[329]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [73]),
        .O(\axis_tdata[305]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[306]_i_2_n_0 ),
        .O(lbus_data[330]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[74]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [74]),
        .O(\axis_tdata[306]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[307]_i_2_n_0 ),
        .O(lbus_data[331]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[75]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [75]),
        .O(\axis_tdata[307]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[308]_i_2_n_0 ),
        .O(lbus_data[332]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[76]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[308]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [77]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[77]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[309]_i_2_n_0 ),
        .O(lbus_data[333]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [77]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [77]),
        .O(\axis_tdata[309]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[30]_i_2_n_0 ),
        .O(lbus_data[102]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [102]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [102]),
        .O(\axis_tdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[310]_i_2_n_0 ),
        .O(lbus_data[334]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[78]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [78]),
        .O(\axis_tdata[310]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[311]_i_2_n_0 ),
        .O(lbus_data[335]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [79]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[79]),
        .O(\axis_tdata[311]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [64]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[64]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[312]_i_2_n_0 ),
        .O(lbus_data[320]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [64]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [64]),
        .O(\axis_tdata[312]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [65]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [65]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[313]_i_2_n_0 ),
        .O(lbus_data[321]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [65]),
        .O(\axis_tdata[313]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[314]_i_2_n_0 ),
        .O(lbus_data[322]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[66]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [66]),
        .O(\axis_tdata[314]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[315]_i_2_n_0 ),
        .O(lbus_data[323]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[67]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [67]),
        .O(\axis_tdata[315]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[316]_i_2_n_0 ),
        .O(lbus_data[324]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[68]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[316]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [69]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[69]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[317]_i_2_n_0 ),
        .O(lbus_data[325]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [69]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [69]),
        .O(\axis_tdata[317]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[318]_i_2_n_0 ),
        .O(lbus_data[326]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[70]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [70]),
        .O(\axis_tdata[318]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[319]_i_2_n_0 ),
        .O(lbus_data[327]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [71]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[71]),
        .O(\axis_tdata[319]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[31]_i_2_n_0 ),
        .O(lbus_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [103]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [103]),
        .O(\axis_tdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [56]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[56]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[320]_i_2_n_0 ),
        .O(lbus_data[312]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [56]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [56]),
        .O(\axis_tdata[320]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [57]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [57]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[321]_i_2_n_0 ),
        .O(lbus_data[313]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [57]),
        .O(\axis_tdata[321]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[322]_i_2_n_0 ),
        .O(lbus_data[314]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[58]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [58]),
        .O(\axis_tdata[322]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[323]_i_2_n_0 ),
        .O(lbus_data[315]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[59]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [59]),
        .O(\axis_tdata[323]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[324]_i_2_n_0 ),
        .O(lbus_data[316]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[60]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[324]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [61]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[61]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[325]_i_2_n_0 ),
        .O(lbus_data[317]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [61]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [61]),
        .O(\axis_tdata[325]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[326]_i_2_n_0 ),
        .O(lbus_data[318]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[62]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [62]),
        .O(\axis_tdata[326]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[327]_i_2_n_0 ),
        .O(lbus_data[319]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [63]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[63]),
        .O(\axis_tdata[327]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [48]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[48]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[328]_i_2_n_0 ),
        .O(lbus_data[304]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [48]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [48]),
        .O(\axis_tdata[328]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [49]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [49]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[329]_i_2_n_0 ),
        .O(lbus_data[305]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [49]),
        .O(\axis_tdata[329]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[32]_i_2_n_0 ),
        .O(lbus_data[88]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [88]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [88]),
        .O(\axis_tdata[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[330]_i_2_n_0 ),
        .O(lbus_data[306]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[50]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [50]),
        .O(\axis_tdata[330]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[331]_i_2_n_0 ),
        .O(lbus_data[307]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[51]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [51]),
        .O(\axis_tdata[331]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[332]_i_2_n_0 ),
        .O(lbus_data[308]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[52]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[332]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [53]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[53]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[333]_i_2_n_0 ),
        .O(lbus_data[309]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [53]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [53]),
        .O(\axis_tdata[333]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[334]_i_2_n_0 ),
        .O(lbus_data[310]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[54]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [54]),
        .O(\axis_tdata[334]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[335]_i_2_n_0 ),
        .O(lbus_data[311]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [55]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[55]),
        .O(\axis_tdata[335]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [40]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[40]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[336]_i_2_n_0 ),
        .O(lbus_data[296]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [40]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [40]),
        .O(\axis_tdata[336]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [41]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [41]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[337]_i_2_n_0 ),
        .O(lbus_data[297]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [41]),
        .O(\axis_tdata[337]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[338]_i_2_n_0 ),
        .O(lbus_data[298]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[42]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [42]),
        .O(\axis_tdata[338]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[339]_i_2_n_0 ),
        .O(lbus_data[299]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[43]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [43]),
        .O(\axis_tdata[339]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [89]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[33]_i_2_n_0 ),
        .O(lbus_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [89]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[89]),
        .O(\axis_tdata[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[340]_i_2_n_0 ),
        .O(lbus_data[300]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[44]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[340]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [45]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[45]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[341]_i_2_n_0 ),
        .O(lbus_data[301]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [45]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [45]),
        .O(\axis_tdata[341]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[342]_i_2_n_0 ),
        .O(lbus_data[302]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[46]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [46]),
        .O(\axis_tdata[342]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[343]_i_2_n_0 ),
        .O(lbus_data[303]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [47]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[47]),
        .O(\axis_tdata[343]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [32]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[32]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[344]_i_2_n_0 ),
        .O(lbus_data[288]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [32]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [32]),
        .O(\axis_tdata[344]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [33]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[345]_i_2_n_0 ),
        .O(lbus_data[289]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [33]),
        .O(\axis_tdata[345]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[346]_i_2_n_0 ),
        .O(lbus_data[290]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[34]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [34]),
        .O(\axis_tdata[346]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[347]_i_2_n_0 ),
        .O(lbus_data[291]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[35]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [35]),
        .O(\axis_tdata[347]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[348]_i_2_n_0 ),
        .O(lbus_data[292]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[36]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[348]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [37]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[37]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[349]_i_2_n_0 ),
        .O(lbus_data[293]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [37]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [37]),
        .O(\axis_tdata[349]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[34]_i_2_n_0 ),
        .O(lbus_data[90]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[350]_i_2_n_0 ),
        .O(lbus_data[294]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[38]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [38]),
        .O(\axis_tdata[350]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[351]_i_2_n_0 ),
        .O(lbus_data[295]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [39]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[39]),
        .O(\axis_tdata[351]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [24]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[24]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[352]_i_2_n_0 ),
        .O(lbus_data[280]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [24]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [24]),
        .O(\axis_tdata[352]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [25]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [25]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[353]_i_2_n_0 ),
        .O(lbus_data[281]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [25]),
        .O(\axis_tdata[353]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[354]_i_2_n_0 ),
        .O(lbus_data[282]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[26]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [26]),
        .O(\axis_tdata[354]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[355]_i_2_n_0 ),
        .O(lbus_data[283]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[27]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\axis_tdata[355]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[356]_i_2_n_0 ),
        .O(lbus_data[284]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[28]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[356]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [29]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[29]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[357]_i_2_n_0 ),
        .O(lbus_data[285]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [29]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [29]),
        .O(\axis_tdata[357]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[358]_i_2_n_0 ),
        .O(lbus_data[286]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[30]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [30]),
        .O(\axis_tdata[358]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[359]_i_2_n_0 ),
        .O(lbus_data[287]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [31]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[31]),
        .O(\axis_tdata[359]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[35]_i_2_n_0 ),
        .O(lbus_data[91]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [91]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [91]),
        .O(\axis_tdata[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [16]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[16]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[360]_i_2_n_0 ),
        .O(lbus_data[272]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [16]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [16]),
        .O(\axis_tdata[360]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [17]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [17]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[361]_i_2_n_0 ),
        .O(lbus_data[273]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [17]),
        .O(\axis_tdata[361]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[362]_i_2_n_0 ),
        .O(lbus_data[274]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[18]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [18]),
        .O(\axis_tdata[362]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[363]_i_2_n_0 ),
        .O(lbus_data[275]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[19]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\axis_tdata[363]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[364]_i_2_n_0 ),
        .O(lbus_data[276]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[20]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[364]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [21]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[21]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[365]_i_2_n_0 ),
        .O(lbus_data[277]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [21]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [21]),
        .O(\axis_tdata[365]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[366]_i_2_n_0 ),
        .O(lbus_data[278]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[22]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [22]),
        .O(\axis_tdata[366]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[367]_i_2_n_0 ),
        .O(lbus_data[279]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [23]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[23]),
        .O(\axis_tdata[367]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [8]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[8]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[368]_i_2_n_0 ),
        .O(lbus_data[264]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [8]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [8]),
        .O(\axis_tdata[368]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [9]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [9]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[369]_i_2_n_0 ),
        .O(lbus_data[265]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [9]),
        .O(\axis_tdata[369]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[36]_i_2_n_0 ),
        .O(lbus_data[92]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [92]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [92]),
        .O(\axis_tdata[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[370]_i_2_n_0 ),
        .O(lbus_data[266]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[10]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [10]),
        .O(\axis_tdata[370]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[371]_i_2_n_0 ),
        .O(lbus_data[267]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[11]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\axis_tdata[371]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[372]_i_2_n_0 ),
        .O(lbus_data[268]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[12]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[372]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [13]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[13]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[373]_i_2_n_0 ),
        .O(lbus_data[269]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [13]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [13]),
        .O(\axis_tdata[373]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[374]_i_2_n_0 ),
        .O(lbus_data[270]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[14]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [14]),
        .O(\axis_tdata[374]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[375]_i_2_n_0 ),
        .O(lbus_data[271]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [15]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[15]),
        .O(\axis_tdata[375]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [0]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[0]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[376]_i_2_n_0 ),
        .O(lbus_data[256]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [0]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [0]),
        .O(\axis_tdata[376]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [1]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [1]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[377]_i_2_n_0 ),
        .O(lbus_data[257]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [1]),
        .O(\axis_tdata[377]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[378]_i_2_n_0 ),
        .O(lbus_data[258]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[2]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [2]),
        .O(\axis_tdata[378]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[379]_i_2_n_0 ),
        .O(lbus_data[259]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[3]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\axis_tdata[379]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [93]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [93]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[37]_i_2_n_0 ),
        .O(lbus_data[93]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [93]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[93]),
        .O(\axis_tdata[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[380]_i_2_n_0 ),
        .O(lbus_data[260]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[4]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[380]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [5]),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[5]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[381]_i_2_n_0 ),
        .O(lbus_data[261]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [5]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [5]),
        .O(\axis_tdata[381]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[382]_i_2_n_0 ),
        .O(lbus_data[262]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(dout[6]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [6]),
        .O(\axis_tdata[382]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[383]_i_2_n_0 ),
        .O(lbus_data[263]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [7]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(dout[7]),
        .O(\axis_tdata[383]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [120]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[384]_i_2_n_0 ),
        .O(lbus_data[504]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [120]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [120]),
        .O(\axis_tdata[384]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(dout[121]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [121]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[385]_i_2_n_0 ),
        .O(lbus_data[505]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [121]),
        .O(\axis_tdata[385]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[386]_i_2_n_0 ),
        .O(lbus_data[506]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [122]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [122]),
        .O(\axis_tdata[386]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[387]_i_2_n_0 ),
        .O(lbus_data[507]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [123]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [123]),
        .O(\axis_tdata[387]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[388]_i_2_n_0 ),
        .O(lbus_data[508]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [124]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [124]),
        .O(\axis_tdata[388]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(dout[125]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [125]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[389]_i_2_n_0 ),
        .O(lbus_data[509]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [125]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [125]),
        .O(\axis_tdata[389]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[38]_i_2_n_0 ),
        .O(lbus_data[94]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [94]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\axis_tdata[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[390]_i_2_n_0 ),
        .O(lbus_data[510]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [126]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [126]),
        .O(\axis_tdata[390]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[391]_i_2_n_0 ),
        .O(lbus_data[511]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [127]),
        .O(\axis_tdata[391]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [112]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[392]_i_2_n_0 ),
        .O(lbus_data[496]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [112]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [112]),
        .O(\axis_tdata[392]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(dout[113]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [113]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[393]_i_2_n_0 ),
        .O(lbus_data[497]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [113]),
        .O(\axis_tdata[393]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[394]_i_2_n_0 ),
        .O(lbus_data[498]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [114]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [114]),
        .O(\axis_tdata[394]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[395]_i_2_n_0 ),
        .O(lbus_data[499]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [115]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [115]),
        .O(\axis_tdata[395]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[396]_i_2_n_0 ),
        .O(lbus_data[500]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [116]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [116]),
        .O(\axis_tdata[396]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(dout[117]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [117]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[397]_i_2_n_0 ),
        .O(lbus_data[501]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [117]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [117]),
        .O(\axis_tdata[397]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[398]_i_2_n_0 ),
        .O(lbus_data[502]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [118]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [118]),
        .O(\axis_tdata[398]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[399]_i_2_n_0 ),
        .O(lbus_data[503]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [119]),
        .O(\axis_tdata[399]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[39]_i_2_n_0 ),
        .O(lbus_data[95]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [95]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [95]),
        .O(\axis_tdata[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[3]_i_2_n_0 ),
        .O(lbus_data[123]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [123]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [123]),
        .O(\axis_tdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [104]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[400]_i_2_n_0 ),
        .O(lbus_data[488]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [104]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [104]),
        .O(\axis_tdata[400]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [105]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[401]_i_2_n_0 ),
        .O(lbus_data[489]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [105]),
        .O(\axis_tdata[401]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[402]_i_2_n_0 ),
        .O(lbus_data[490]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [106]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [106]),
        .O(\axis_tdata[402]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[403]_i_2_n_0 ),
        .O(lbus_data[491]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [107]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [107]),
        .O(\axis_tdata[403]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[404]_i_2_n_0 ),
        .O(lbus_data[492]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [108]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [108]),
        .O(\axis_tdata[404]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(dout[109]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [109]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[405]_i_2_n_0 ),
        .O(lbus_data[493]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [109]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [109]),
        .O(\axis_tdata[405]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[406]_i_2_n_0 ),
        .O(lbus_data[494]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [110]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [110]),
        .O(\axis_tdata[406]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[407]_i_2_n_0 ),
        .O(lbus_data[495]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [111]),
        .O(\axis_tdata[407]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [96]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[408]_i_2_n_0 ),
        .O(lbus_data[480]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [96]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [96]),
        .O(\axis_tdata[408]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(dout[97]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [97]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[409]_i_2_n_0 ),
        .O(lbus_data[481]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [97]),
        .O(\axis_tdata[409]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[40]_i_2_n_0 ),
        .O(lbus_data[80]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [80]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [80]),
        .O(\axis_tdata[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[410]_i_2_n_0 ),
        .O(lbus_data[482]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [98]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [98]),
        .O(\axis_tdata[410]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[411]_i_2_n_0 ),
        .O(lbus_data[483]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [99]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [99]),
        .O(\axis_tdata[411]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[412]_i_2_n_0 ),
        .O(lbus_data[484]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [100]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [100]),
        .O(\axis_tdata[412]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(dout[101]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [101]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[413]_i_2_n_0 ),
        .O(lbus_data[485]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [101]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\axis_tdata[413]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[414]_i_2_n_0 ),
        .O(lbus_data[486]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [102]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [102]),
        .O(\axis_tdata[414]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[415]_i_2_n_0 ),
        .O(lbus_data[487]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [103]),
        .O(\axis_tdata[415]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [88]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[416]_i_2_n_0 ),
        .O(lbus_data[472]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [88]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\axis_tdata[416]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(dout[89]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [89]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[417]_i_2_n_0 ),
        .O(lbus_data[473]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\axis_tdata[417]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[418]_i_2_n_0 ),
        .O(lbus_data[474]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [90]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [90]),
        .O(\axis_tdata[418]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[419]_i_2_n_0 ),
        .O(lbus_data[475]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [91]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [91]),
        .O(\axis_tdata[419]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [81]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[41]_i_2_n_0 ),
        .O(lbus_data[81]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [81]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[81]),
        .O(\axis_tdata[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[420]_i_2_n_0 ),
        .O(lbus_data[476]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [92]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [92]),
        .O(\axis_tdata[420]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(dout[93]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [93]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[421]_i_2_n_0 ),
        .O(lbus_data[477]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [93]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [93]),
        .O(\axis_tdata[421]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[422]_i_2_n_0 ),
        .O(lbus_data[478]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [94]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [94]),
        .O(\axis_tdata[422]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[423]_i_2_n_0 ),
        .O(lbus_data[479]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [95]),
        .O(\axis_tdata[423]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [80]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[424]_i_2_n_0 ),
        .O(lbus_data[464]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [80]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\axis_tdata[424]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [81]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[425]_i_2_n_0 ),
        .O(lbus_data[465]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [81]),
        .O(\axis_tdata[425]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[426]_i_2_n_0 ),
        .O(lbus_data[466]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [82]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [82]),
        .O(\axis_tdata[426]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[427]_i_2_n_0 ),
        .O(lbus_data[467]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [83]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [83]),
        .O(\axis_tdata[427]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[428]_i_2_n_0 ),
        .O(lbus_data[468]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [84]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [84]),
        .O(\axis_tdata[428]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(dout[85]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [85]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[429]_i_2_n_0 ),
        .O(lbus_data[469]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [85]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [85]),
        .O(\axis_tdata[429]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[42]_i_2_n_0 ),
        .O(lbus_data[82]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[430]_i_2_n_0 ),
        .O(lbus_data[470]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [86]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [86]),
        .O(\axis_tdata[430]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[431]_i_2_n_0 ),
        .O(lbus_data[471]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [87]),
        .O(\axis_tdata[431]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [72]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[432]_i_2_n_0 ),
        .O(lbus_data[456]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [72]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [72]),
        .O(\axis_tdata[432]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[432]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(dout[73]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [73]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[433]_i_2_n_0 ),
        .O(lbus_data[457]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [73]),
        .O(\axis_tdata[433]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[434]_i_2_n_0 ),
        .O(lbus_data[458]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [74]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [74]),
        .O(\axis_tdata[434]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[435]_i_2_n_0 ),
        .O(lbus_data[459]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [75]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [75]),
        .O(\axis_tdata[435]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[436]_i_2_n_0 ),
        .O(lbus_data[460]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [76]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [76]),
        .O(\axis_tdata[436]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(dout[77]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [77]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[437]_i_2_n_0 ),
        .O(lbus_data[461]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [77]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\axis_tdata[437]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[438]_i_2_n_0 ),
        .O(lbus_data[462]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [78]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [78]),
        .O(\axis_tdata[438]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[439]_i_2_n_0 ),
        .O(lbus_data[463]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [79]),
        .O(\axis_tdata[439]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[43]_i_2_n_0 ),
        .O(lbus_data[83]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [83]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [83]),
        .O(\axis_tdata[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [64]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[440]_i_2_n_0 ),
        .O(lbus_data[448]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [64]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\axis_tdata[440]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(dout[65]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [65]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[441]_i_2_n_0 ),
        .O(lbus_data[449]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\axis_tdata[441]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[442]_i_2_n_0 ),
        .O(lbus_data[450]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [66]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [66]),
        .O(\axis_tdata[442]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[443]_i_2_n_0 ),
        .O(lbus_data[451]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [67]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [67]),
        .O(\axis_tdata[443]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[444]_i_2_n_0 ),
        .O(lbus_data[452]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [68]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [68]),
        .O(\axis_tdata[444]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(dout[69]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [69]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[445]_i_2_n_0 ),
        .O(lbus_data[453]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [69]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [69]),
        .O(\axis_tdata[445]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[446]_i_2_n_0 ),
        .O(lbus_data[454]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [70]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [70]),
        .O(\axis_tdata[446]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[447]_i_2_n_0 ),
        .O(lbus_data[455]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [71]),
        .O(\axis_tdata[447]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [56]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[448]_i_2_n_0 ),
        .O(lbus_data[440]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [56]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\axis_tdata[448]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(dout[57]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [57]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[449]_i_2_n_0 ),
        .O(lbus_data[441]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [57]),
        .O(\axis_tdata[449]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[44]_i_2_n_0 ),
        .O(lbus_data[84]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [84]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [84]),
        .O(\axis_tdata[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[450]_i_2_n_0 ),
        .O(lbus_data[442]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [58]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [58]),
        .O(\axis_tdata[450]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[451]_i_2_n_0 ),
        .O(lbus_data[443]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [59]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [59]),
        .O(\axis_tdata[451]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[452]_i_2_n_0 ),
        .O(lbus_data[444]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [60]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [60]),
        .O(\axis_tdata[452]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(dout[61]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [61]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[453]_i_2_n_0 ),
        .O(lbus_data[445]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [61]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [61]),
        .O(\axis_tdata[453]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[454]_i_2_n_0 ),
        .O(lbus_data[446]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [62]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [62]),
        .O(\axis_tdata[454]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[455]_i_2_n_0 ),
        .O(lbus_data[447]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [63]),
        .O(\axis_tdata[455]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [48]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[456]_i_2_n_0 ),
        .O(lbus_data[432]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [48]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [48]),
        .O(\axis_tdata[456]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [49]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[457]_i_2_n_0 ),
        .O(lbus_data[433]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [49]),
        .O(\axis_tdata[457]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[458]_i_2_n_0 ),
        .O(lbus_data[434]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [50]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [50]),
        .O(\axis_tdata[458]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[459]_i_2_n_0 ),
        .O(lbus_data[435]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [51]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [51]),
        .O(\axis_tdata[459]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [85]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [85]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[45]_i_2_n_0 ),
        .O(lbus_data[85]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [85]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[85]),
        .O(\axis_tdata[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[460]_i_2_n_0 ),
        .O(lbus_data[436]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [52]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [52]),
        .O(\axis_tdata[460]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(dout[53]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [53]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[461]_i_2_n_0 ),
        .O(lbus_data[437]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [53]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\axis_tdata[461]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[462]_i_2_n_0 ),
        .O(lbus_data[438]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [54]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [54]),
        .O(\axis_tdata[462]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[463]_i_2_n_0 ),
        .O(lbus_data[439]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [55]),
        .O(\axis_tdata[463]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [40]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[464]_i_2_n_0 ),
        .O(lbus_data[424]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [40]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\axis_tdata[464]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(dout[41]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [41]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[465]_i_2_n_0 ),
        .O(lbus_data[425]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\axis_tdata[465]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[466]_i_2_n_0 ),
        .O(lbus_data[426]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [42]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [42]),
        .O(\axis_tdata[466]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[467]_i_2_n_0 ),
        .O(lbus_data[427]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [43]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [43]),
        .O(\axis_tdata[467]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[468]_i_2_n_0 ),
        .O(lbus_data[428]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [44]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [44]),
        .O(\axis_tdata[468]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(dout[45]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [45]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[469]_i_2_n_0 ),
        .O(lbus_data[429]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [45]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [45]),
        .O(\axis_tdata[469]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[46]_i_2_n_0 ),
        .O(lbus_data[86]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [86]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\axis_tdata[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[470]_i_2_n_0 ),
        .O(lbus_data[430]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [46]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [46]),
        .O(\axis_tdata[470]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[471]_i_2_n_0 ),
        .O(lbus_data[431]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [47]),
        .O(\axis_tdata[471]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [32]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[472]_i_2_n_0 ),
        .O(lbus_data[416]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [32]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\axis_tdata[472]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(dout[33]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [33]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[473]_i_2_n_0 ),
        .O(lbus_data[417]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [33]),
        .O(\axis_tdata[473]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[474]_i_2_n_0 ),
        .O(lbus_data[418]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [34]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [34]),
        .O(\axis_tdata[474]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[475]_i_2_n_0 ),
        .O(lbus_data[419]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [35]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [35]),
        .O(\axis_tdata[475]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[476]_i_2_n_0 ),
        .O(lbus_data[420]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [36]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [36]),
        .O(\axis_tdata[476]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(dout[37]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [37]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[477]_i_2_n_0 ),
        .O(lbus_data[421]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [37]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [37]),
        .O(\axis_tdata[477]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[478]_i_2_n_0 ),
        .O(lbus_data[422]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [38]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [38]),
        .O(\axis_tdata[478]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[479]_i_2_n_0 ),
        .O(lbus_data[423]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [39]),
        .O(\axis_tdata[479]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[47]_i_2_n_0 ),
        .O(lbus_data[87]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [87]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [87]),
        .O(\axis_tdata[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [24]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[480]_i_2_n_0 ),
        .O(lbus_data[408]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [24]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [24]),
        .O(\axis_tdata[480]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [25]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[481]_i_2_n_0 ),
        .O(lbus_data[409]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [25]),
        .O(\axis_tdata[481]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[482]_i_2_n_0 ),
        .O(lbus_data[410]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [26]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [26]),
        .O(\axis_tdata[482]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[483]_i_2_n_0 ),
        .O(lbus_data[411]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [27]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\axis_tdata[483]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[484]_i_2_n_0 ),
        .O(lbus_data[412]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [28]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [28]),
        .O(\axis_tdata[484]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(dout[29]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [29]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[485]_i_2_n_0 ),
        .O(lbus_data[413]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [29]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\axis_tdata[485]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[486]_i_2_n_0 ),
        .O(lbus_data[414]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [30]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [30]),
        .O(\axis_tdata[486]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[487]_i_2_n_0 ),
        .O(lbus_data[415]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\axis_tdata[487]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [16]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[488]_i_2_n_0 ),
        .O(lbus_data[400]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [16]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\axis_tdata[488]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(dout[17]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [17]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[489]_i_2_n_0 ),
        .O(lbus_data[401]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\axis_tdata[489]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[48]_i_2_n_0 ),
        .O(lbus_data[72]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [72]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [72]),
        .O(\axis_tdata[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[490]_i_2_n_0 ),
        .O(lbus_data[402]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [18]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [18]),
        .O(\axis_tdata[490]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[491]_i_2_n_0 ),
        .O(lbus_data[403]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [19]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\axis_tdata[491]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[492]_i_2_n_0 ),
        .O(lbus_data[404]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [20]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [20]),
        .O(\axis_tdata[492]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(dout[21]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [21]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[493]_i_2_n_0 ),
        .O(lbus_data[405]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [21]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [21]),
        .O(\axis_tdata[493]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[494]_i_2_n_0 ),
        .O(lbus_data[406]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [22]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [22]),
        .O(\axis_tdata[494]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[495]_i_2_n_0 ),
        .O(lbus_data[407]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\axis_tdata[495]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [8]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[496]_i_2_n_0 ),
        .O(lbus_data[392]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [8]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\axis_tdata[496]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(dout[9]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [9]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[497]_i_2_n_0 ),
        .O(lbus_data[393]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [9]),
        .O(\axis_tdata[497]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[498]_i_2_n_0 ),
        .O(lbus_data[394]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [10]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [10]),
        .O(\axis_tdata[498]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[499]_i_2_n_0 ),
        .O(lbus_data[395]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [11]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\axis_tdata[499]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [73]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[49]_i_2_n_0 ),
        .O(lbus_data[73]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [73]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[73]),
        .O(\axis_tdata[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[4]_i_2_n_0 ),
        .O(lbus_data[124]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [124]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [124]),
        .O(\axis_tdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[500]_i_2_n_0 ),
        .O(lbus_data[396]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [12]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [12]),
        .O(\axis_tdata[500]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(dout[13]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [13]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[501]_i_2_n_0 ),
        .O(lbus_data[397]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [13]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [13]),
        .O(\axis_tdata[501]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[502]_i_2_n_0 ),
        .O(lbus_data[398]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [14]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [14]),
        .O(\axis_tdata[502]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[503]_i_2_n_0 ),
        .O(lbus_data[399]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\axis_tdata[503]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [0]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[504]_i_2_n_0 ),
        .O(lbus_data[384]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [0]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [0]),
        .O(\axis_tdata[504]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(dout[1]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [1]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[505]_i_4_n_0 ),
        .O(lbus_data[385]));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\axis_tdata[505]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[505]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[505]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_4 
       (.I0(\axis_tdata[509]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [1]),
        .O(\axis_tdata[505]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[506]_i_2_n_0 ),
        .O(lbus_data[386]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [2]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [2]),
        .O(\axis_tdata[506]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[507]_i_2_n_0 ),
        .O(lbus_data[387]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [3]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\axis_tdata[507]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[508]_i_2_n_0 ),
        .O(lbus_data[388]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [4]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [4]),
        .O(\axis_tdata[508]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(dout[5]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [5]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[509]_i_4_n_0 ),
        .O(lbus_data[389]));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[509]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_4 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [5]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\axis_tdata[509]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[50]_i_2_n_0 ),
        .O(lbus_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[510]_i_2_n_0 ),
        .O(lbus_data[390]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [6]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [6]),
        .O(\axis_tdata[510]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[511]_i_4_n_0 ),
        .O(lbus_data[391]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[511]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\axis_tdata[511]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\axis_tdata[511]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[511]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[51]_i_2_n_0 ),
        .O(lbus_data[75]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [75]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [75]),
        .O(\axis_tdata[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[52]_i_2_n_0 ),
        .O(lbus_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [76]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [76]),
        .O(\axis_tdata[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [77]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [77]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[53]_i_2_n_0 ),
        .O(lbus_data[77]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [77]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[77]),
        .O(\axis_tdata[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[54]_i_2_n_0 ),
        .O(lbus_data[78]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [78]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [78]),
        .O(\axis_tdata[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[55]_i_2_n_0 ),
        .O(lbus_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [79]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [79]),
        .O(\axis_tdata[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[56]_i_2_n_0 ),
        .O(lbus_data[64]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [64]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [64]),
        .O(\axis_tdata[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [65]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[57]_i_2_n_0 ),
        .O(lbus_data[65]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [65]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[65]),
        .O(\axis_tdata[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[58]_i_2_n_0 ),
        .O(lbus_data[66]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[59]_i_2_n_0 ),
        .O(lbus_data[67]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [67]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [67]),
        .O(\axis_tdata[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [125]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [125]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[5]_i_2_n_0 ),
        .O(lbus_data[125]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [125]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[125]),
        .O(\axis_tdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[60]_i_2_n_0 ),
        .O(lbus_data[68]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [68]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [68]),
        .O(\axis_tdata[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [69]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [69]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[61]_i_2_n_0 ),
        .O(lbus_data[69]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [69]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[69]),
        .O(\axis_tdata[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[62]_i_2_n_0 ),
        .O(lbus_data[70]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [70]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\axis_tdata[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[63]_i_2_n_0 ),
        .O(lbus_data[71]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [71]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [71]),
        .O(\axis_tdata[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[64]_i_2_n_0 ),
        .O(lbus_data[56]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [56]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [56]),
        .O(\axis_tdata[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [57]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[65]_i_2_n_0 ),
        .O(lbus_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [57]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[57]),
        .O(\axis_tdata[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[66]_i_2_n_0 ),
        .O(lbus_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[67]_i_2_n_0 ),
        .O(lbus_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [59]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [59]),
        .O(\axis_tdata[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[68]_i_2_n_0 ),
        .O(lbus_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [60]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [60]),
        .O(\axis_tdata[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [61]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [61]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[69]_i_2_n_0 ),
        .O(lbus_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [61]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[61]),
        .O(\axis_tdata[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[6]_i_2_n_0 ),
        .O(lbus_data[126]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [126]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [126]),
        .O(\axis_tdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[70]_i_2_n_0 ),
        .O(lbus_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [62]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\axis_tdata[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[71]_i_2_n_0 ),
        .O(lbus_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [63]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [63]),
        .O(\axis_tdata[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[72]_i_2_n_0 ),
        .O(lbus_data[48]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [48]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [48]),
        .O(\axis_tdata[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [49]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[73]_i_2_n_0 ),
        .O(lbus_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [49]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[49]),
        .O(\axis_tdata[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[74]_i_2_n_0 ),
        .O(lbus_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[75]_i_2_n_0 ),
        .O(lbus_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [51]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [51]),
        .O(\axis_tdata[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[76]_i_2_n_0 ),
        .O(lbus_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [52]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [52]),
        .O(\axis_tdata[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [53]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [53]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[77]_i_2_n_0 ),
        .O(lbus_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [53]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[53]),
        .O(\axis_tdata[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[78]_i_2_n_0 ),
        .O(lbus_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [54]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [54]),
        .O(\axis_tdata[78]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[79]_i_2_n_0 ),
        .O(lbus_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [55]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [55]),
        .O(\axis_tdata[79]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[7]_i_2_n_0 ),
        .O(lbus_data[127]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [127]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [127]),
        .O(\axis_tdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[80]_i_2_n_0 ),
        .O(lbus_data[40]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [40]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [40]),
        .O(\axis_tdata[80]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [41]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[81]_i_2_n_0 ),
        .O(lbus_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [41]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[41]),
        .O(\axis_tdata[81]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[82]_i_2_n_0 ),
        .O(lbus_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[82]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[83]_i_2_n_0 ),
        .O(lbus_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [43]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [43]),
        .O(\axis_tdata[83]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[84]_i_2_n_0 ),
        .O(lbus_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [44]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [44]),
        .O(\axis_tdata[84]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [45]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [45]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[85]_i_2_n_0 ),
        .O(lbus_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [45]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[45]),
        .O(\axis_tdata[85]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[86]_i_2_n_0 ),
        .O(lbus_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [46]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\axis_tdata[86]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[87]_i_2_n_0 ),
        .O(lbus_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [47]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [47]),
        .O(\axis_tdata[87]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[88]_i_2_n_0 ),
        .O(lbus_data[32]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [32]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [32]),
        .O(\axis_tdata[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [33]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[89]_i_2_n_0 ),
        .O(lbus_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [33]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[33]),
        .O(\axis_tdata[89]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[8]_i_2_n_0 ),
        .O(lbus_data[112]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [112]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [112]),
        .O(\axis_tdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[90]_i_2_n_0 ),
        .O(lbus_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[91]_i_2_n_0 ),
        .O(lbus_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [35]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [35]),
        .O(\axis_tdata[91]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[92]_i_2_n_0 ),
        .O(lbus_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [36]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [36]),
        .O(\axis_tdata[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [37]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_2 [37]),
        .I3(\axis_tdata[509]_i_3_n_0 ),
        .I4(\axis_tdata[93]_i_2_n_0 ),
        .O(lbus_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [37]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[37]),
        .O(\axis_tdata[93]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[94]_i_2_n_0 ),
        .O(lbus_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [38]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\axis_tdata[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[95]_i_2_n_0 ),
        .O(lbus_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [39]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [39]),
        .O(\axis_tdata[95]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[96]_i_2_n_0 ),
        .O(lbus_data[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata[505]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [24]),
        .I2(\axis_tdata[511]_i_5_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [24]),
        .O(\axis_tdata[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [25]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[97]_i_2_n_0 ),
        .O(lbus_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [25]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[25]),
        .O(\axis_tdata[97]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[98]_i_2_n_0 ),
        .O(lbus_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[99]_i_2_n_0 ),
        .O(lbus_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\axis_tdata[511]_i_5_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [27]),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [27]),
        .O(\axis_tdata[99]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [113]),
        .I1(\axis_tdata[505]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [113]),
        .I3(\axis_tdata[505]_i_3_n_0 ),
        .I4(\axis_tdata[9]_i_2_n_0 ),
        .O(lbus_data[113]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [113]),
        .I2(\axis_tdata[304]_i_3_n_0 ),
        .I3(dout[113]),
        .O(\axis_tdata[9]_i_2_n_0 ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[120]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[28]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[29]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[30]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[31]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[16]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[17]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[18]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[19]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[20]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[21]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[114]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[22]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[23]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[8]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[9]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[10]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[11]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[12]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[13]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[14]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[15]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[115]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[0]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[1]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[2]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[3]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[4]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[5]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[6]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[7]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[248]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[249]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[116]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[250]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[251]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[252]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[253]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[254]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[255]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[240]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[241]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[242]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[243]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[117]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[244]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[245]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[246]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[247]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[232]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[233]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[234]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[235]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[236]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[237]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[118]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[238]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[239]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[224]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[225]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[226]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[227]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[228]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[229]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[230]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[231]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[119]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[216]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[217]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[218]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[219]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[220]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[221]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[222]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[223]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[208]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[209]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[104]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[210]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[211]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[212]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[213]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[214]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[215]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[200]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[201]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[202]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[203]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[105]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[204]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[205]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[206]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[207]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[192]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[193]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[194]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[195]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[196]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[197]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[106]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[198]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[199]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[184]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[185]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[186]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[187]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[188]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[189]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[190]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[191]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[107]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[121]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[176]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[177]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[178]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[179]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[180]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[181]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[182]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[183]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[168]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[169]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[108]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[170]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[171]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[172]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[173]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[174]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[175]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[160]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[161]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[162]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[163]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[109]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[164]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[165]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[166]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[167]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[152]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[153]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[154]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[155]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[156]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[157]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[110]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[158]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[159]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[144]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[145]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[146]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[147]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[148]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[149]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[150]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[151]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[111]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[136]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[137]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[138]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[139]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[140]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[141]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[142]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[143]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[128]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[129]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[96]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[130]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[131]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[132]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[133]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[134]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[135]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[376]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[377]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[378]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[379]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[97]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[380]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[381]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[382]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[383]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[368]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[369]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[370]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[371]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[372]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[373]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[98]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[374]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[375]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[360]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[361]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[362]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[363]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[364]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[365]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[366]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[367]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[99]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[352]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[353]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[354]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[355]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[356]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[357]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[358]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[359]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[344]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[345]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[100]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[346]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[347]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[348]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[349]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[350]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[351]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[336]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[337]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[338]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[339]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[101]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[122]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[340]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[341]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[342]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[343]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[328]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[329]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[330]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[331]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[332]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[333]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[102]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[334]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[335]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[320]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[321]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[322]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[323]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[324]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[325]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[326]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[327]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[103]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[312]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[313]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[314]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[315]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[316]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[317]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[318]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[319]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[304]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[305]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[88]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[306]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[307]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[308]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[309]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[310]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[311]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[296]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[297]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[298]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[299]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[89]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[300]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[301]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[302]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[303]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[288]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[289]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[290]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[291]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[292]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[293]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[90]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[294]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[295]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[280]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[281]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[282]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[283]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[284]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[285]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[286]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[287]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[91]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[272]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[273]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[274]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[275]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[276]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[277]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[278]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[279]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[264]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[265]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[92]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[266]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[267]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[268]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[269]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[270]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[271]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[256]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[257]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[258]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[259]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[93]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[260]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[261]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[262]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[263]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[504]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[505]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[506]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[507]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[508]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[509]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[94]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[510]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[511]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[496]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[497]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[498]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[499]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[500]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[501]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[502]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[503]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[95]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[123]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[488]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[489]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[490]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[491]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[492]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[493]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[494]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[495]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[480]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[481]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[80]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[482]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[483]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[484]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[485]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[486]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[487]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[472]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[473]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[474]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[475]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[81]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[476]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[477]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[478]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[479]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[464]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[465]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[466]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[467]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[468]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[469]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[82]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[470]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[471]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[456]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[457]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[458]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[459]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[460]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[461]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[462]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[463]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[83]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[448]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[449]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[450]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[451]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[452]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[453]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[454]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[455]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[440]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[441]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[84]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[442]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[443]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[444]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[445]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[446]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[447]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[432]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[433]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[434]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[435]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[85]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[436]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[437]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[438]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[439]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[424]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[425]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[426]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[427]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[428]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[429]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[86]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[430]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[431]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[416]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[417]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[418]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[419]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[420]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[421]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[422]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[423]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[87]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[408]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[409]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[410]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[411]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[412]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[413]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[414]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[415]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[400]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[401]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[72]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[402]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[403]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[404]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[405]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[406]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[407]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[392]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[393]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[394]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[395]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[73]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[124]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[396]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[397]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[398]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[399]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[384]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[385]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[386]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[387]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[388]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[389]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[74]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[390]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[391]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[75]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[76]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[77]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[78]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[79]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[64]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[65]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[66]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[67]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[125]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[68]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[69]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[70]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[71]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[56]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[57]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[58]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[59]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[60]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[61]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[126]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[62]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[63]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[48]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[49]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[50]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[51]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[52]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[53]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[54]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[55]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[127]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[40]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[41]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[42]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[43]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[44]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[45]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[46]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[47]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[32]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[33]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[112]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[34]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[35]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[36]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[37]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[38]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[39]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[24]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[25]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[26]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[27]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[113]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[12]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[13]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[14]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[129]),
        .O(\axis_tkeep[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[15]_i_2 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[15]));
  LUT5 #(
    .INIT(32'hFF0F0E0F)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rot_reg[0]_8 ),
        .I1(\rot_reg[0]_6 ),
        .I2(\rot_reg[1]_7 ),
        .I3(\rot_reg[0]_14 ),
        .I4(\rot_reg[1]_6 ),
        .O(\rot_reg[0]_17 ));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    \axis_tkeep[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .I4(dout[133]),
        .I5(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\rot_reg[1]_5 ),
        .I3(\axis_tkeep_reg[47]_1 [130]),
        .I4(\axis_tkeep[15]_i_8_n_0 ),
        .O(\axis_tkeep[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [128]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[15]_i_9_n_0 ),
        .O(\axis_tkeep[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_7 
       (.I0(\axis_tkeep_reg[47]_1 [129]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_0 [129]),
        .I3(\rot_reg[0]_12 ),
        .I4(\axis_tkeep[15]_i_10_n_0 ),
        .O(\axis_tkeep[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_8 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [130]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_9 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [128]),
        .O(\axis_tkeep[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[17]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[18]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[19]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[1]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[20]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[21]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_5_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[22]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[23]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[24]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [131]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[24]_i_2_n_0 ),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[24]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[131]),
        .O(\axis_tkeep[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[25]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[26]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[27]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_5_n_0 ),
        .O(mty_to_tkeep0_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[28]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[29]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[2]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[30]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [129]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[129]),
        .O(\axis_tkeep[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rot_reg[0]_12 ),
        .I1(dout[130]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [130]),
        .O(\axis_tkeep[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[31]_i_2 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[15]));
  LUT5 #(
    .INIT(32'h0EE0EEEE)) 
    \axis_tkeep[31]_i_3 
       (.I0(\rot_reg[0]_6 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\rot_reg[1]_6 ),
        .I3(\rot_reg[1]_7 ),
        .I4(\rot_reg[0]_14 ),
        .O(\rot_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep_reg[47]_0 [133]),
        .I1(\rot_reg[0]_10 ),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[133]),
        .I4(\rot_reg[1]_1 ),
        .O(rx_clk_0));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_5 
       (.I0(\axis_tkeep_reg[47]_1 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[31]_i_9_n_0 ),
        .O(\axis_tkeep[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_6 
       (.I0(\axis_tkeep_reg[47]_1 [129]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [129]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[31]_i_10_n_0 ),
        .O(\axis_tkeep[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[31]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [130]),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .I4(\axis_tkeep[31]_i_11_n_0 ),
        .O(\axis_tkeep[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\rot_reg[0]_12 ),
        .I1(dout[128]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [128]),
        .O(\axis_tkeep[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[33]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[34]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[35]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[36]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[37]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_5_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[38]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[39]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[3]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[40]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [131]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[40]_i_2_n_0 ),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[40]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [131]),
        .O(\axis_tkeep[40]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[41]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[42]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[43]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_5_n_0 ),
        .O(mty_to_tkeep1_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[44]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[45]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[46]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[47]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[47]_i_2 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[15]));
  LUT5 #(
    .INIT(32'h54005454)) 
    \axis_tkeep[47]_i_3 
       (.I0(\rot_reg[1]_7 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\rot_reg[0]_6 ),
        .I3(\rot_reg[1]_6 ),
        .I4(\rot_reg[0]_14 ),
        .O(\rot_reg[0]_16 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    \axis_tkeep[47]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_2 [133]),
        .I5(\axis_tkeep_reg[47]_0 [133]),
        .O(\rot_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_5 
       (.I0(\axis_tkeep_reg[47]_2 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [128]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[47]_i_8_n_0 ),
        .O(\axis_tkeep[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_6 
       (.I0(\axis_tkeep_reg[47]_0 [129]),
        .I1(\rot_reg[1]_5 ),
        .I2(\axis_tkeep_reg[47]_1 [129]),
        .I3(\rot_reg[0]_12 ),
        .I4(\axis_tkeep[47]_i_9_n_0 ),
        .O(\axis_tkeep[47]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[47]_i_7 
       (.I0(\axis_tkeep_reg[47]_0 [130]),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[130]),
        .I4(\axis_tkeep[47]_i_10_n_0 ),
        .O(\axis_tkeep[47]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_8 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [128]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[128]),
        .O(\axis_tkeep[47]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [129]),
        .O(\axis_tkeep[47]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[49]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[4]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[50]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[51]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[52]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[53]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_7_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[54]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[55]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[56]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[131]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[56]_i_3_n_0 ),
        .O(mty_to_tkeep2_return[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[56]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[56]_i_3 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_2 [131]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [131]),
        .O(\axis_tkeep[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[56]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[57]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[58]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[59]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_7_n_0 ),
        .O(mty_to_tkeep2_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEEEC)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(mty_to_tkeep_return[8]),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[60]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[61]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[62]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[14]));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep[63]_i_28_n_0 ),
        .I2(\rot_reg[1]_0 ),
        .I3(\rot_reg[0]_3 ),
        .O(\rot_reg[1]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[0]_5 ),
        .I1(\axis_tkeep[63]_i_32_n_0 ),
        .I2(\rot_reg[0]_0 ),
        .I3(\rot_reg[0]_2 ),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1]_1 ),
        .I1(\axis_tkeep[63]_i_35_n_0 ),
        .I2(\rot_reg[1]_2 ),
        .I3(\rot_reg[0]_4 ),
        .O(\rot_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[63]_i_2 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [128]),
        .O(\axis_tkeep[63]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_24 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_2 [129]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [129]),
        .O(\axis_tkeep[63]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_25 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(dout[132]),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\axis_tkeep[63]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\axis_tkeep[63]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_1 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_34 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .O(\axis_tkeep[63]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_36 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_37 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rot_reg[1]_6 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\rot_reg[0]_6 ),
        .I3(\rot_reg[0]_14 ),
        .I4(\rot_reg[1]_7 ),
        .O(\rot_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .I4(\axis_tkeep_reg[47]_1 [133]),
        .I5(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_7 
       (.I0(\axis_tkeep_reg[47]_0 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[128]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[63]_i_23_n_0 ),
        .O(\axis_tkeep[63]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_8 
       (.I0(\axis_tkeep_reg[47]_0 [129]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[129]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[63]_i_24_n_0 ),
        .O(\axis_tkeep[63]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_9 
       (.I0(\axis_tkeep_reg[47]_0 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[130]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[63]_i_25_n_0 ),
        .O(\axis_tkeep[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[6]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axis_tkeep[7]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[8]_i_1 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [131]),
        .I3(\rot_reg[1]_5 ),
        .I4(\axis_tkeep[8]_i_2_n_0 ),
        .O(mty_to_tkeep_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[8]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_0 [131]),
        .O(\axis_tkeep[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[9]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[10]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[11]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[13]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[14]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[15]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[1]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[2]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[3]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[1]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[5]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[6]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[7]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[9]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[10]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[11]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[13]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[2]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[14]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[15]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[1]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[2]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[3]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[5]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[6]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[7]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[3]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[9]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[10]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[11]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[13]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[14]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[15]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[1]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[2]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[3]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[5]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[6]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[7]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[9]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[10]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[11]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[5]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[13]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[14]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[15]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[6]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[7]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[9]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(\rot_reg[0]_7 ),
        .I2(\rot_reg[0]_6 ),
        .I3(\rot_reg[1]_4 ),
        .O(axis_tlast_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_2
       (.I0(\axis_tkeep_reg[47]_0 [132]),
        .I1(\axis_tdata[509]_i_3_n_0 ),
        .I2(\axis_tdata[505]_i_3_n_0 ),
        .I3(dout[132]),
        .I4(\rot_reg[1]_2 ),
        .O(axis_tlast_i_2_n_0));
  LUT6 #(
    .INIT(64'h08192A3B4C5D6E7F)) 
    axis_tlast_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_1 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .I4(\axis_tkeep_reg[47]_0 [132]),
        .I5(dout[132]),
        .O(\rot_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h08192A3B4C5D6E7F)) 
    axis_tlast_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(dout[132]),
        .I4(\axis_tkeep_reg[47]_1 [132]),
        .I5(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .I4(\axis_tkeep_reg[47]_1 [132]),
        .I5(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[1]_2 ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_i_1_n_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser_reg_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_top
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    Q,
    \rd_ptr_reg[2] ,
    \wr_ptr_reg[2] ,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \wr_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preambleout,
    rx_clk,
    dout,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    SR,
    rx_preambleout_i,
    rx_enaout0,
    din,
    \rd_ptr_reg[1] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[1]_0 );
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2] ;
  output [2:0]\wr_ptr_reg[2] ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_1 ;
  output [2:0]\wr_ptr_reg[2]_1 ;
  output [2:0]\rd_ptr_reg[2]_2 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  output [55:0]rx_preambleout;
  input rx_clk;
  input [135:0]dout;
  input [135:0]\rd_ptr_reg[2]_3 ;
  input [135:0]\rd_ptr_reg[2]_4 ;
  input [135:0]\rd_ptr_reg[2]_5 ;
  input [0:0]SR;
  input [55:0]rx_preambleout_i;
  input rx_enaout0;
  input [2:0]din;
  input [1:0]\rd_ptr_reg[1] ;
  input [2:0]\wr_ptr_reg[1] ;
  input [2:0]\wr_ptr_reg[1]_0 ;

  wire [2:0]Q;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_13 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_14 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_16 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_9 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [2:0]din;
  wire [135:0]dout;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_10;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_11;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_12;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_13;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_14;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_15;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_16;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_17;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_18;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_19;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_23;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_24;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_28;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_29;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_3;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_30;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_31;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_4;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_5;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_6;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_7;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_8;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_9;
  wire [1:1]p_0_in;
  wire p_0_in_0;
  wire [1:0]\rd_ptr_reg[1] ;
  wire [2:0]\rd_ptr_reg[2] ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [2:0]\rd_ptr_reg[2]_1 ;
  wire [2:0]\rd_ptr_reg[2]_2 ;
  wire [135:0]\rd_ptr_reg[2]_3 ;
  wire [135:0]\rd_ptr_reg[2]_4 ;
  wire [135:0]\rd_ptr_reg[2]_5 ;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_enaout0;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_fifo_out;
  wire [55:0]rx_preambleout_i;
  wire sel;
  wire [2:0]\wr_ptr_reg[1] ;
  wire [2:0]\wr_ptr_reg[1]_0 ;
  wire [2:0]\wr_ptr_reg[2] ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire [2:0]\wr_ptr_reg[2]_1 ;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\wr_ptr_reg[2] ),
        .SR(SR),
        .\axis_tkeep[63]_i_21 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [132]}),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_8),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_23),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_12),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_9),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_3),
        .\axis_tkeep[63]_i_6_2 (\SEG_LOOP3[3].fifo_sync_inst_n_9 ),
        .dout({dout[135],dout[133]}),
        .\rd_ptr[2]_i_4__1 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [132]}),
        .\rd_ptr[2]_i_4__1_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_14),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_1 (rot_reg),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133]}),
        .\rot[1]_i_5_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_7),
        .\rot[1]_i_5_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20),
        .\rot[1]_i_6_0 (\SEG_LOOP3[2].fifo_sync_inst_n_3 ),
        .\rot[1]_i_6_1 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rot[1]_i_6_2 (\SEG_LOOP3[1].fifo_sync_inst_n_6 ),
        .\rot_reg[0] (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_5 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .sel(sel));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_16 \SEG_LOOP3[1].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(Q),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17_1 (\SEG_LOOP3[2].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_6 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [132]}),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_13),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22),
        .\axis_tkeep[63]_i_6_2 (\rd_ptr_reg[2]_5 [135]),
        .\axis_tkeep_reg[15] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_30),
        .\axis_tkeep_reg[15]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_29),
        .\axis_tkeep_reg[15]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_18),
        .\axis_tkeep_reg[31] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_28),
        .\axis_tkeep_reg[31]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_31),
        .\axis_tkeep_reg[47] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_19),
        .\axis_tkeep_reg[63] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_24),
        .\axis_tkeep_reg[63]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_16),
        .dout(dout[132]),
        .p_0_in(p_0_in_0),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rd_ptr_reg[0]_1 (SR),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_3 [135]),
        .\rd_ptr_reg[2]_3 (rot_reg),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27),
        .\rd_ptr_reg[2]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26),
        .\rd_ptr_reg[2]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_15),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_17),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_10 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_16 ),
        .\rot_reg[1] ({\SEG_LOOP3[1].fifo_sync_inst_n_12 ,\SEG_LOOP3[1].fifo_sync_inst_n_13 ,\SEG_LOOP3[1].fifo_sync_inst_n_14 ,axis_tkeep_w0}),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_3 ),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21),
        .\rot_reg[1]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_6 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_17 \SEG_LOOP3[2].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2]_0 ),
        .SR(SR),
        .\axis_tkeep[63]_i_22 (\SEG_LOOP3[2].fifo_sync_inst_n_4 ),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3_0 (\SEG_LOOP3[1].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_3_1 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_5),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_23),
        .\axis_tkeep[63]_i_6_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20),
        .\axis_tkeep[63]_i_6_3 (\rd_ptr_reg[2]_3 [135:134]),
        .\axis_tkeep[63]_i_6_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_11),
        .\axis_tkeep[63]_i_6_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_6),
        .\axis_tkeep[63]_i_6_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_10),
        .\axis_tkeep[63]_i_6_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_4),
        .axis_tuser_reg({\rd_ptr_reg[2]_4 [134],\rd_ptr_reg[2]_4 [132]}),
        .dout({dout[134],dout[132]}),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_3 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26),
        .\rd_ptr_reg[2]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_5 [135:134]),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_16 ),
        .\rd_ptr_reg[2]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_10 ),
        .\rd_ptr_reg[2]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rd_ptr_reg[2]_7 (rot_reg),
        .\rd_ptr_reg[2]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_5 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rot_reg[1]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_16),
        .\rot_reg[1]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_19),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_1 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_18 \SEG_LOOP3[3].fifo_sync_inst 
       (.D(p_0_in),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\wr_ptr_reg[2]_0 ),
        .SR(SR),
        .\axis_tkeep[63]_i_18 (\SEG_LOOP3[1].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_18_0 (\SEG_LOOP3[2].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_18_1 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3 (\rd_ptr_reg[2]_5 [133:132]),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_3),
        .dout({dout[135],dout[132]}),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [132]}),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25),
        .\rd_ptr_reg[2]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26),
        .\rd_ptr_reg[2]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133:132]}),
        .\rot[1]_i_5_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot[1]_i_5_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_3 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_10 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_11 ),
        .\rot_reg[1] (rot_reg),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_9 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_5 ),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\wr_ptr_reg[2]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo__parameterized0 fifo_preamble_sync_inst
       (.SR(SR),
        .din(din),
        .dout(rx_preambleout_fifo_out),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .rx_preambleout_i(rx_preambleout_i),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_0 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
       (.D(rx_preambleout_fifo_out),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[1].fifo_sync_inst_n_12 ,\SEG_LOOP3[1].fifo_sync_inst_n_13 ,\SEG_LOOP3[1].fifo_sync_inst_n_14 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[47]_0 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133],\rd_ptr_reg[2]_4 [131:0]}),
        .\axis_tkeep_reg[47]_1 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133],\rd_ptr_reg[2]_3 [131:0]}),
        .\axis_tkeep_reg[47]_2 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [133],\rd_ptr_reg[2]_5 [131:0]}),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .dout({dout[135],dout[133],dout[131:0]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_3),
        .\rot_reg[0]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_4),
        .\rot_reg[0]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_9),
        .\rot_reg[0]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_20),
        .\rot_reg[0]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_22),
        .\rot_reg[0]_12 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_23),
        .\rot_reg[0]_13 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_24),
        .\rot_reg[0]_14 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_26),
        .\rot_reg[0]_15 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_28),
        .\rot_reg[0]_16 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_29),
        .\rot_reg[0]_17 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_30),
        .\rot_reg[0]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_10),
        .\rot_reg[0]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_11),
        .\rot_reg[0]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_12),
        .\rot_reg[0]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_13),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_14),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_15),
        .\rot_reg[0]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_18),
        .\rot_reg[0]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_19),
        .\rot_reg[1] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_5),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_6),
        .\rot_reg[1]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_7),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_8),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_16),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_17),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_21),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_25),
        .\rot_reg[1]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_27),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_clk_0(i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_31),
        .rx_preambleout(rx_preambleout));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_8 ));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_10
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_13
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_14
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_15
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_out_reg[55]_1 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_0 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_out_reg[55]_1 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_0 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire [31:0]\ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire \ctrl1_out_reg[55]_1 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_tx_userclk
   (\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  wire \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 ),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y1" *) (* C_ENABLE_PIPELINE_REG = "0" *) (* C_GT_DRP_CLK = "100.00" *) 
(* C_GT_REF_CLK_FREQ = "322.265625" *) (* C_GT_RX_BUFFER_BYPASS = "0" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "20" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X0Y12" *) (* C_LANE2_GT_LOC = "X0Y13" *) (* C_LANE3_GT_LOC = "X0Y14" *) 
(* C_LANE4_GT_LOC = "X0Y15" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "1" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_6;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_7;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_8;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_9;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in_int_2d;
  wire [55:0]txctrl1_in_int_2d;
  wire [447:0]txdata_in_int_2d;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign rx_lane_aligner_fill_0[6] = \<const0> ;
  assign rx_lane_aligner_fill_0[5] = \<const0> ;
  assign rx_lane_aligner_fill_0[4] = \<const0> ;
  assign rx_lane_aligner_fill_0[3] = \<const0> ;
  assign rx_lane_aligner_fill_0[2] = \<const0> ;
  assign rx_lane_aligner_fill_0[1] = \<const0> ;
  assign rx_lane_aligner_fill_0[0] = \<const0> ;
  assign rx_lane_aligner_fill_1[6] = \<const0> ;
  assign rx_lane_aligner_fill_1[5] = \<const0> ;
  assign rx_lane_aligner_fill_1[4] = \<const0> ;
  assign rx_lane_aligner_fill_1[3] = \<const0> ;
  assign rx_lane_aligner_fill_1[2] = \<const0> ;
  assign rx_lane_aligner_fill_1[1] = \<const0> ;
  assign rx_lane_aligner_fill_1[0] = \<const0> ;
  assign rx_lane_aligner_fill_10[6] = \<const0> ;
  assign rx_lane_aligner_fill_10[5] = \<const0> ;
  assign rx_lane_aligner_fill_10[4] = \<const0> ;
  assign rx_lane_aligner_fill_10[3] = \<const0> ;
  assign rx_lane_aligner_fill_10[2] = \<const0> ;
  assign rx_lane_aligner_fill_10[1] = \<const0> ;
  assign rx_lane_aligner_fill_10[0] = \<const0> ;
  assign rx_lane_aligner_fill_11[6] = \<const0> ;
  assign rx_lane_aligner_fill_11[5] = \<const0> ;
  assign rx_lane_aligner_fill_11[4] = \<const0> ;
  assign rx_lane_aligner_fill_11[3] = \<const0> ;
  assign rx_lane_aligner_fill_11[2] = \<const0> ;
  assign rx_lane_aligner_fill_11[1] = \<const0> ;
  assign rx_lane_aligner_fill_11[0] = \<const0> ;
  assign rx_lane_aligner_fill_12[6] = \<const0> ;
  assign rx_lane_aligner_fill_12[5] = \<const0> ;
  assign rx_lane_aligner_fill_12[4] = \<const0> ;
  assign rx_lane_aligner_fill_12[3] = \<const0> ;
  assign rx_lane_aligner_fill_12[2] = \<const0> ;
  assign rx_lane_aligner_fill_12[1] = \<const0> ;
  assign rx_lane_aligner_fill_12[0] = \<const0> ;
  assign rx_lane_aligner_fill_13[6] = \<const0> ;
  assign rx_lane_aligner_fill_13[5] = \<const0> ;
  assign rx_lane_aligner_fill_13[4] = \<const0> ;
  assign rx_lane_aligner_fill_13[3] = \<const0> ;
  assign rx_lane_aligner_fill_13[2] = \<const0> ;
  assign rx_lane_aligner_fill_13[1] = \<const0> ;
  assign rx_lane_aligner_fill_13[0] = \<const0> ;
  assign rx_lane_aligner_fill_14[6] = \<const0> ;
  assign rx_lane_aligner_fill_14[5] = \<const0> ;
  assign rx_lane_aligner_fill_14[4] = \<const0> ;
  assign rx_lane_aligner_fill_14[3] = \<const0> ;
  assign rx_lane_aligner_fill_14[2] = \<const0> ;
  assign rx_lane_aligner_fill_14[1] = \<const0> ;
  assign rx_lane_aligner_fill_14[0] = \<const0> ;
  assign rx_lane_aligner_fill_15[6] = \<const0> ;
  assign rx_lane_aligner_fill_15[5] = \<const0> ;
  assign rx_lane_aligner_fill_15[4] = \<const0> ;
  assign rx_lane_aligner_fill_15[3] = \<const0> ;
  assign rx_lane_aligner_fill_15[2] = \<const0> ;
  assign rx_lane_aligner_fill_15[1] = \<const0> ;
  assign rx_lane_aligner_fill_15[0] = \<const0> ;
  assign rx_lane_aligner_fill_16[6] = \<const0> ;
  assign rx_lane_aligner_fill_16[5] = \<const0> ;
  assign rx_lane_aligner_fill_16[4] = \<const0> ;
  assign rx_lane_aligner_fill_16[3] = \<const0> ;
  assign rx_lane_aligner_fill_16[2] = \<const0> ;
  assign rx_lane_aligner_fill_16[1] = \<const0> ;
  assign rx_lane_aligner_fill_16[0] = \<const0> ;
  assign rx_lane_aligner_fill_17[6] = \<const0> ;
  assign rx_lane_aligner_fill_17[5] = \<const0> ;
  assign rx_lane_aligner_fill_17[4] = \<const0> ;
  assign rx_lane_aligner_fill_17[3] = \<const0> ;
  assign rx_lane_aligner_fill_17[2] = \<const0> ;
  assign rx_lane_aligner_fill_17[1] = \<const0> ;
  assign rx_lane_aligner_fill_17[0] = \<const0> ;
  assign rx_lane_aligner_fill_18[6] = \<const0> ;
  assign rx_lane_aligner_fill_18[5] = \<const0> ;
  assign rx_lane_aligner_fill_18[4] = \<const0> ;
  assign rx_lane_aligner_fill_18[3] = \<const0> ;
  assign rx_lane_aligner_fill_18[2] = \<const0> ;
  assign rx_lane_aligner_fill_18[1] = \<const0> ;
  assign rx_lane_aligner_fill_18[0] = \<const0> ;
  assign rx_lane_aligner_fill_19[6] = \<const0> ;
  assign rx_lane_aligner_fill_19[5] = \<const0> ;
  assign rx_lane_aligner_fill_19[4] = \<const0> ;
  assign rx_lane_aligner_fill_19[3] = \<const0> ;
  assign rx_lane_aligner_fill_19[2] = \<const0> ;
  assign rx_lane_aligner_fill_19[1] = \<const0> ;
  assign rx_lane_aligner_fill_19[0] = \<const0> ;
  assign rx_lane_aligner_fill_2[6] = \<const0> ;
  assign rx_lane_aligner_fill_2[5] = \<const0> ;
  assign rx_lane_aligner_fill_2[4] = \<const0> ;
  assign rx_lane_aligner_fill_2[3] = \<const0> ;
  assign rx_lane_aligner_fill_2[2] = \<const0> ;
  assign rx_lane_aligner_fill_2[1] = \<const0> ;
  assign rx_lane_aligner_fill_2[0] = \<const0> ;
  assign rx_lane_aligner_fill_3[6] = \<const0> ;
  assign rx_lane_aligner_fill_3[5] = \<const0> ;
  assign rx_lane_aligner_fill_3[4] = \<const0> ;
  assign rx_lane_aligner_fill_3[3] = \<const0> ;
  assign rx_lane_aligner_fill_3[2] = \<const0> ;
  assign rx_lane_aligner_fill_3[1] = \<const0> ;
  assign rx_lane_aligner_fill_3[0] = \<const0> ;
  assign rx_lane_aligner_fill_4[6] = \<const0> ;
  assign rx_lane_aligner_fill_4[5] = \<const0> ;
  assign rx_lane_aligner_fill_4[4] = \<const0> ;
  assign rx_lane_aligner_fill_4[3] = \<const0> ;
  assign rx_lane_aligner_fill_4[2] = \<const0> ;
  assign rx_lane_aligner_fill_4[1] = \<const0> ;
  assign rx_lane_aligner_fill_4[0] = \<const0> ;
  assign rx_lane_aligner_fill_5[6] = \<const0> ;
  assign rx_lane_aligner_fill_5[5] = \<const0> ;
  assign rx_lane_aligner_fill_5[4] = \<const0> ;
  assign rx_lane_aligner_fill_5[3] = \<const0> ;
  assign rx_lane_aligner_fill_5[2] = \<const0> ;
  assign rx_lane_aligner_fill_5[1] = \<const0> ;
  assign rx_lane_aligner_fill_5[0] = \<const0> ;
  assign rx_lane_aligner_fill_6[6] = \<const0> ;
  assign rx_lane_aligner_fill_6[5] = \<const0> ;
  assign rx_lane_aligner_fill_6[4] = \<const0> ;
  assign rx_lane_aligner_fill_6[3] = \<const0> ;
  assign rx_lane_aligner_fill_6[2] = \<const0> ;
  assign rx_lane_aligner_fill_6[1] = \<const0> ;
  assign rx_lane_aligner_fill_6[0] = \<const0> ;
  assign rx_lane_aligner_fill_7[6] = \<const0> ;
  assign rx_lane_aligner_fill_7[5] = \<const0> ;
  assign rx_lane_aligner_fill_7[4] = \<const0> ;
  assign rx_lane_aligner_fill_7[3] = \<const0> ;
  assign rx_lane_aligner_fill_7[2] = \<const0> ;
  assign rx_lane_aligner_fill_7[1] = \<const0> ;
  assign rx_lane_aligner_fill_7[0] = \<const0> ;
  assign rx_lane_aligner_fill_8[6] = \<const0> ;
  assign rx_lane_aligner_fill_8[5] = \<const0> ;
  assign rx_lane_aligner_fill_8[4] = \<const0> ;
  assign rx_lane_aligner_fill_8[3] = \<const0> ;
  assign rx_lane_aligner_fill_8[2] = \<const0> ;
  assign rx_lane_aligner_fill_8[1] = \<const0> ;
  assign rx_lane_aligner_fill_8[0] = \<const0> ;
  assign rx_lane_aligner_fill_9[6] = \<const0> ;
  assign rx_lane_aligner_fill_9[5] = \<const0> ;
  assign rx_lane_aligner_fill_9[4] = \<const0> ;
  assign rx_lane_aligner_fill_9[3] = \<const0> ;
  assign rx_lane_aligner_fill_9[2] = \<const0> ;
  assign rx_lane_aligner_fill_9[1] = \<const0> ;
  assign rx_lane_aligner_fill_9[0] = \<const0> ;
  assign rx_ptp_pcslane_out[4] = \<const0> ;
  assign rx_ptp_pcslane_out[3] = \<const0> ;
  assign rx_ptp_pcslane_out[2] = \<const0> ;
  assign rx_ptp_pcslane_out[1] = \<const0> ;
  assign rx_ptp_pcslane_out[0] = \<const0> ;
  assign rx_ptp_tstamp_out[79] = \<const0> ;
  assign rx_ptp_tstamp_out[78] = \<const0> ;
  assign rx_ptp_tstamp_out[77] = \<const0> ;
  assign rx_ptp_tstamp_out[76] = \<const0> ;
  assign rx_ptp_tstamp_out[75] = \<const0> ;
  assign rx_ptp_tstamp_out[74] = \<const0> ;
  assign rx_ptp_tstamp_out[73] = \<const0> ;
  assign rx_ptp_tstamp_out[72] = \<const0> ;
  assign rx_ptp_tstamp_out[71] = \<const0> ;
  assign rx_ptp_tstamp_out[70] = \<const0> ;
  assign rx_ptp_tstamp_out[69] = \<const0> ;
  assign rx_ptp_tstamp_out[68] = \<const0> ;
  assign rx_ptp_tstamp_out[67] = \<const0> ;
  assign rx_ptp_tstamp_out[66] = \<const0> ;
  assign rx_ptp_tstamp_out[65] = \<const0> ;
  assign rx_ptp_tstamp_out[64] = \<const0> ;
  assign rx_ptp_tstamp_out[63] = \<const0> ;
  assign rx_ptp_tstamp_out[62] = \<const0> ;
  assign rx_ptp_tstamp_out[61] = \<const0> ;
  assign rx_ptp_tstamp_out[60] = \<const0> ;
  assign rx_ptp_tstamp_out[59] = \<const0> ;
  assign rx_ptp_tstamp_out[58] = \<const0> ;
  assign rx_ptp_tstamp_out[57] = \<const0> ;
  assign rx_ptp_tstamp_out[56] = \<const0> ;
  assign rx_ptp_tstamp_out[55] = \<const0> ;
  assign rx_ptp_tstamp_out[54] = \<const0> ;
  assign rx_ptp_tstamp_out[53] = \<const0> ;
  assign rx_ptp_tstamp_out[52] = \<const0> ;
  assign rx_ptp_tstamp_out[51] = \<const0> ;
  assign rx_ptp_tstamp_out[50] = \<const0> ;
  assign rx_ptp_tstamp_out[49] = \<const0> ;
  assign rx_ptp_tstamp_out[48] = \<const0> ;
  assign rx_ptp_tstamp_out[47] = \<const0> ;
  assign rx_ptp_tstamp_out[46] = \<const0> ;
  assign rx_ptp_tstamp_out[45] = \<const0> ;
  assign rx_ptp_tstamp_out[44] = \<const0> ;
  assign rx_ptp_tstamp_out[43] = \<const0> ;
  assign rx_ptp_tstamp_out[42] = \<const0> ;
  assign rx_ptp_tstamp_out[41] = \<const0> ;
  assign rx_ptp_tstamp_out[40] = \<const0> ;
  assign rx_ptp_tstamp_out[39] = \<const0> ;
  assign rx_ptp_tstamp_out[38] = \<const0> ;
  assign rx_ptp_tstamp_out[37] = \<const0> ;
  assign rx_ptp_tstamp_out[36] = \<const0> ;
  assign rx_ptp_tstamp_out[35] = \<const0> ;
  assign rx_ptp_tstamp_out[34] = \<const0> ;
  assign rx_ptp_tstamp_out[33] = \<const0> ;
  assign rx_ptp_tstamp_out[32] = \<const0> ;
  assign rx_ptp_tstamp_out[31] = \<const0> ;
  assign rx_ptp_tstamp_out[30] = \<const0> ;
  assign rx_ptp_tstamp_out[29] = \<const0> ;
  assign rx_ptp_tstamp_out[28] = \<const0> ;
  assign rx_ptp_tstamp_out[27] = \<const0> ;
  assign rx_ptp_tstamp_out[26] = \<const0> ;
  assign rx_ptp_tstamp_out[25] = \<const0> ;
  assign rx_ptp_tstamp_out[24] = \<const0> ;
  assign rx_ptp_tstamp_out[23] = \<const0> ;
  assign rx_ptp_tstamp_out[22] = \<const0> ;
  assign rx_ptp_tstamp_out[21] = \<const0> ;
  assign rx_ptp_tstamp_out[20] = \<const0> ;
  assign rx_ptp_tstamp_out[19] = \<const0> ;
  assign rx_ptp_tstamp_out[18] = \<const0> ;
  assign rx_ptp_tstamp_out[17] = \<const0> ;
  assign rx_ptp_tstamp_out[16] = \<const0> ;
  assign rx_ptp_tstamp_out[15] = \<const0> ;
  assign rx_ptp_tstamp_out[14] = \<const0> ;
  assign rx_ptp_tstamp_out[13] = \<const0> ;
  assign rx_ptp_tstamp_out[12] = \<const0> ;
  assign rx_ptp_tstamp_out[11] = \<const0> ;
  assign rx_ptp_tstamp_out[10] = \<const0> ;
  assign rx_ptp_tstamp_out[9] = \<const0> ;
  assign rx_ptp_tstamp_out[8] = \<const0> ;
  assign rx_ptp_tstamp_out[7] = \<const0> ;
  assign rx_ptp_tstamp_out[6] = \<const0> ;
  assign rx_ptp_tstamp_out[5] = \<const0> ;
  assign rx_ptp_tstamp_out[4] = \<const0> ;
  assign rx_ptp_tstamp_out[3] = \<const0> ;
  assign rx_ptp_tstamp_out[2] = \<const0> ;
  assign rx_ptp_tstamp_out[1] = \<const0> ;
  assign rx_ptp_tstamp_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_ptp_fifo_read_error = \<const0> ;
  assign stat_tx_ptp_fifo_write_error = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  assign tx_ptp_pcslane_out[4] = \<const0> ;
  assign tx_ptp_pcslane_out[3] = \<const0> ;
  assign tx_ptp_pcslane_out[2] = \<const0> ;
  assign tx_ptp_pcslane_out[1] = \<const0> ;
  assign tx_ptp_pcslane_out[0] = \<const0> ;
  assign tx_ptp_tstamp_out[79] = \<const0> ;
  assign tx_ptp_tstamp_out[78] = \<const0> ;
  assign tx_ptp_tstamp_out[77] = \<const0> ;
  assign tx_ptp_tstamp_out[76] = \<const0> ;
  assign tx_ptp_tstamp_out[75] = \<const0> ;
  assign tx_ptp_tstamp_out[74] = \<const0> ;
  assign tx_ptp_tstamp_out[73] = \<const0> ;
  assign tx_ptp_tstamp_out[72] = \<const0> ;
  assign tx_ptp_tstamp_out[71] = \<const0> ;
  assign tx_ptp_tstamp_out[70] = \<const0> ;
  assign tx_ptp_tstamp_out[69] = \<const0> ;
  assign tx_ptp_tstamp_out[68] = \<const0> ;
  assign tx_ptp_tstamp_out[67] = \<const0> ;
  assign tx_ptp_tstamp_out[66] = \<const0> ;
  assign tx_ptp_tstamp_out[65] = \<const0> ;
  assign tx_ptp_tstamp_out[64] = \<const0> ;
  assign tx_ptp_tstamp_out[63] = \<const0> ;
  assign tx_ptp_tstamp_out[62] = \<const0> ;
  assign tx_ptp_tstamp_out[61] = \<const0> ;
  assign tx_ptp_tstamp_out[60] = \<const0> ;
  assign tx_ptp_tstamp_out[59] = \<const0> ;
  assign tx_ptp_tstamp_out[58] = \<const0> ;
  assign tx_ptp_tstamp_out[57] = \<const0> ;
  assign tx_ptp_tstamp_out[56] = \<const0> ;
  assign tx_ptp_tstamp_out[55] = \<const0> ;
  assign tx_ptp_tstamp_out[54] = \<const0> ;
  assign tx_ptp_tstamp_out[53] = \<const0> ;
  assign tx_ptp_tstamp_out[52] = \<const0> ;
  assign tx_ptp_tstamp_out[51] = \<const0> ;
  assign tx_ptp_tstamp_out[50] = \<const0> ;
  assign tx_ptp_tstamp_out[49] = \<const0> ;
  assign tx_ptp_tstamp_out[48] = \<const0> ;
  assign tx_ptp_tstamp_out[47] = \<const0> ;
  assign tx_ptp_tstamp_out[46] = \<const0> ;
  assign tx_ptp_tstamp_out[45] = \<const0> ;
  assign tx_ptp_tstamp_out[44] = \<const0> ;
  assign tx_ptp_tstamp_out[43] = \<const0> ;
  assign tx_ptp_tstamp_out[42] = \<const0> ;
  assign tx_ptp_tstamp_out[41] = \<const0> ;
  assign tx_ptp_tstamp_out[40] = \<const0> ;
  assign tx_ptp_tstamp_out[39] = \<const0> ;
  assign tx_ptp_tstamp_out[38] = \<const0> ;
  assign tx_ptp_tstamp_out[37] = \<const0> ;
  assign tx_ptp_tstamp_out[36] = \<const0> ;
  assign tx_ptp_tstamp_out[35] = \<const0> ;
  assign tx_ptp_tstamp_out[34] = \<const0> ;
  assign tx_ptp_tstamp_out[33] = \<const0> ;
  assign tx_ptp_tstamp_out[32] = \<const0> ;
  assign tx_ptp_tstamp_out[31] = \<const0> ;
  assign tx_ptp_tstamp_out[30] = \<const0> ;
  assign tx_ptp_tstamp_out[29] = \<const0> ;
  assign tx_ptp_tstamp_out[28] = \<const0> ;
  assign tx_ptp_tstamp_out[27] = \<const0> ;
  assign tx_ptp_tstamp_out[26] = \<const0> ;
  assign tx_ptp_tstamp_out[25] = \<const0> ;
  assign tx_ptp_tstamp_out[24] = \<const0> ;
  assign tx_ptp_tstamp_out[23] = \<const0> ;
  assign tx_ptp_tstamp_out[22] = \<const0> ;
  assign tx_ptp_tstamp_out[21] = \<const0> ;
  assign tx_ptp_tstamp_out[20] = \<const0> ;
  assign tx_ptp_tstamp_out[19] = \<const0> ;
  assign tx_ptp_tstamp_out[18] = \<const0> ;
  assign tx_ptp_tstamp_out[17] = \<const0> ;
  assign tx_ptp_tstamp_out[16] = \<const0> ;
  assign tx_ptp_tstamp_out[15] = \<const0> ;
  assign tx_ptp_tstamp_out[14] = \<const0> ;
  assign tx_ptp_tstamp_out[13] = \<const0> ;
  assign tx_ptp_tstamp_out[12] = \<const0> ;
  assign tx_ptp_tstamp_out[11] = \<const0> ;
  assign tx_ptp_tstamp_out[10] = \<const0> ;
  assign tx_ptp_tstamp_out[9] = \<const0> ;
  assign tx_ptp_tstamp_out[8] = \<const0> ;
  assign tx_ptp_tstamp_out[7] = \<const0> ;
  assign tx_ptp_tstamp_out[6] = \<const0> ;
  assign tx_ptp_tstamp_out[5] = \<const0> ;
  assign tx_ptp_tstamp_out[4] = \<const0> ;
  assign tx_ptp_tstamp_out[3] = \<const0> ;
  assign tx_ptp_tstamp_out[2] = \<const0> ;
  assign tx_ptp_tstamp_out[1] = \<const0> ;
  assign tx_ptp_tstamp_out[0] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[15] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[14] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[13] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[12] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[11] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[10] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[9] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[8] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[7] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[6] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[5] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[4] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[3] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[2] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[1] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[0] = \<const0> ;
  assign tx_ptp_tstamp_valid_out = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[1:0]),
        .DIB(rx_dataout0[3:2]),
        .DIC(rx_dataout0[5:4]),
        .DID(rx_dataout0[7:6]),
        .DIE(rx_dataout0[9:8]),
        .DIF(rx_dataout0[11:10]),
        .DIG(rx_dataout0[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [1:0]),
        .DOB(\dout[0]_0 [3:2]),
        .DOC(\dout[0]_0 [5:4]),
        .DOD(\dout[0]_0 [7:6]),
        .DOE(\dout[0]_0 [9:8]),
        .DOF(\dout[0]_0 [11:10]),
        .DOG(\dout[0]_0 [13:12]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[113:112]),
        .DIB(rx_dataout0[115:114]),
        .DIC(rx_dataout0[117:116]),
        .DID(rx_dataout0[119:118]),
        .DIE(rx_dataout0[121:120]),
        .DIF(rx_dataout0[123:122]),
        .DIG(rx_dataout0[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [113:112]),
        .DOB(\dout[0]_0 [115:114]),
        .DOC(\dout[0]_0 [117:116]),
        .DOD(\dout[0]_0 [119:118]),
        .DOE(\dout[0]_0 [121:120]),
        .DOF(\dout[0]_0 [123:122]),
        .DOG(\dout[0]_0 [125:124]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[127:126]),
        .DIB(rx_mtyout0[1:0]),
        .DIC(rx_mtyout0[3:2]),
        .DID({rx_eopout0,rx_sopout0}),
        .DIE({rx_enaout0,rx_errout0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [127:126]),
        .DOB(\dout[0]_0 [129:128]),
        .DOC(\dout[0]_0 [131:130]),
        .DOD(\dout[0]_0 [133:132]),
        .DOE(\dout[0]_0 [135:134]),
        .DOF(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[15:14]),
        .DIB(rx_dataout0[17:16]),
        .DIC(rx_dataout0[19:18]),
        .DID(rx_dataout0[21:20]),
        .DIE(rx_dataout0[23:22]),
        .DIF(rx_dataout0[25:24]),
        .DIG(rx_dataout0[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [15:14]),
        .DOB(\dout[0]_0 [17:16]),
        .DOC(\dout[0]_0 [19:18]),
        .DOD(\dout[0]_0 [21:20]),
        .DOE(\dout[0]_0 [23:22]),
        .DOF(\dout[0]_0 [25:24]),
        .DOG(\dout[0]_0 [27:26]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[29:28]),
        .DIB(rx_dataout0[31:30]),
        .DIC(rx_dataout0[33:32]),
        .DID(rx_dataout0[35:34]),
        .DIE(rx_dataout0[37:36]),
        .DIF(rx_dataout0[39:38]),
        .DIG(rx_dataout0[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [29:28]),
        .DOB(\dout[0]_0 [31:30]),
        .DOC(\dout[0]_0 [33:32]),
        .DOD(\dout[0]_0 [35:34]),
        .DOE(\dout[0]_0 [37:36]),
        .DOF(\dout[0]_0 [39:38]),
        .DOG(\dout[0]_0 [41:40]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[43:42]),
        .DIB(rx_dataout0[45:44]),
        .DIC(rx_dataout0[47:46]),
        .DID(rx_dataout0[49:48]),
        .DIE(rx_dataout0[51:50]),
        .DIF(rx_dataout0[53:52]),
        .DIG(rx_dataout0[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [43:42]),
        .DOB(\dout[0]_0 [45:44]),
        .DOC(\dout[0]_0 [47:46]),
        .DOD(\dout[0]_0 [49:48]),
        .DOE(\dout[0]_0 [51:50]),
        .DOF(\dout[0]_0 [53:52]),
        .DOG(\dout[0]_0 [55:54]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[57:56]),
        .DIB(rx_dataout0[59:58]),
        .DIC(rx_dataout0[61:60]),
        .DID(rx_dataout0[63:62]),
        .DIE(rx_dataout0[65:64]),
        .DIF(rx_dataout0[67:66]),
        .DIG(rx_dataout0[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [57:56]),
        .DOB(\dout[0]_0 [59:58]),
        .DOC(\dout[0]_0 [61:60]),
        .DOD(\dout[0]_0 [63:62]),
        .DOE(\dout[0]_0 [65:64]),
        .DOF(\dout[0]_0 [67:66]),
        .DOG(\dout[0]_0 [69:68]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[71:70]),
        .DIB(rx_dataout0[73:72]),
        .DIC(rx_dataout0[75:74]),
        .DID(rx_dataout0[77:76]),
        .DIE(rx_dataout0[79:78]),
        .DIF(rx_dataout0[81:80]),
        .DIG(rx_dataout0[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [71:70]),
        .DOB(\dout[0]_0 [73:72]),
        .DOC(\dout[0]_0 [75:74]),
        .DOD(\dout[0]_0 [77:76]),
        .DOE(\dout[0]_0 [79:78]),
        .DOF(\dout[0]_0 [81:80]),
        .DOG(\dout[0]_0 [83:82]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[85:84]),
        .DIB(rx_dataout0[87:86]),
        .DIC(rx_dataout0[89:88]),
        .DID(rx_dataout0[91:90]),
        .DIE(rx_dataout0[93:92]),
        .DIF(rx_dataout0[95:94]),
        .DIG(rx_dataout0[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [85:84]),
        .DOB(\dout[0]_0 [87:86]),
        .DOC(\dout[0]_0 [89:88]),
        .DOD(\dout[0]_0 [91:90]),
        .DOE(\dout[0]_0 [93:92]),
        .DOF(\dout[0]_0 [95:94]),
        .DOG(\dout[0]_0 [97:96]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[99:98]),
        .DIB(rx_dataout0[101:100]),
        .DIC(rx_dataout0[103:102]),
        .DID(rx_dataout0[105:104]),
        .DIE(rx_dataout0[107:106]),
        .DIF(rx_dataout0[109:108]),
        .DIG(rx_dataout0[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [99:98]),
        .DOB(\dout[0]_0 [101:100]),
        .DOC(\dout[0]_0 [103:102]),
        .DOD(\dout[0]_0 [105:104]),
        .DOE(\dout[0]_0 [107:106]),
        .DOF(\dout[0]_0 [109:108]),
        .DOG(\dout[0]_0 [111:110]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[1:0]),
        .DIB(rx_dataout1[3:2]),
        .DIC(rx_dataout1[5:4]),
        .DID(rx_dataout1[7:6]),
        .DIE(rx_dataout1[9:8]),
        .DIF(rx_dataout1[11:10]),
        .DIG(rx_dataout1[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [1:0]),
        .DOB(\dout[1]_1 [3:2]),
        .DOC(\dout[1]_1 [5:4]),
        .DOD(\dout[1]_1 [7:6]),
        .DOE(\dout[1]_1 [9:8]),
        .DOF(\dout[1]_1 [11:10]),
        .DOG(\dout[1]_1 [13:12]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[113:112]),
        .DIB(rx_dataout1[115:114]),
        .DIC(rx_dataout1[117:116]),
        .DID(rx_dataout1[119:118]),
        .DIE(rx_dataout1[121:120]),
        .DIF(rx_dataout1[123:122]),
        .DIG(rx_dataout1[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [113:112]),
        .DOB(\dout[1]_1 [115:114]),
        .DOC(\dout[1]_1 [117:116]),
        .DOD(\dout[1]_1 [119:118]),
        .DOE(\dout[1]_1 [121:120]),
        .DOF(\dout[1]_1 [123:122]),
        .DOG(\dout[1]_1 [125:124]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[127:126]),
        .DIB(rx_mtyout1[1:0]),
        .DIC(rx_mtyout1[3:2]),
        .DID({rx_eopout1,rx_sopout1}),
        .DIE({rx_enaout1,rx_errout1}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [127:126]),
        .DOB(\dout[1]_1 [129:128]),
        .DOC(\dout[1]_1 [131:130]),
        .DOD(\dout[1]_1 [133:132]),
        .DOE(\dout[1]_1 [135:134]),
        .DOF(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[15:14]),
        .DIB(rx_dataout1[17:16]),
        .DIC(rx_dataout1[19:18]),
        .DID(rx_dataout1[21:20]),
        .DIE(rx_dataout1[23:22]),
        .DIF(rx_dataout1[25:24]),
        .DIG(rx_dataout1[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [15:14]),
        .DOB(\dout[1]_1 [17:16]),
        .DOC(\dout[1]_1 [19:18]),
        .DOD(\dout[1]_1 [21:20]),
        .DOE(\dout[1]_1 [23:22]),
        .DOF(\dout[1]_1 [25:24]),
        .DOG(\dout[1]_1 [27:26]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[29:28]),
        .DIB(rx_dataout1[31:30]),
        .DIC(rx_dataout1[33:32]),
        .DID(rx_dataout1[35:34]),
        .DIE(rx_dataout1[37:36]),
        .DIF(rx_dataout1[39:38]),
        .DIG(rx_dataout1[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [29:28]),
        .DOB(\dout[1]_1 [31:30]),
        .DOC(\dout[1]_1 [33:32]),
        .DOD(\dout[1]_1 [35:34]),
        .DOE(\dout[1]_1 [37:36]),
        .DOF(\dout[1]_1 [39:38]),
        .DOG(\dout[1]_1 [41:40]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[43:42]),
        .DIB(rx_dataout1[45:44]),
        .DIC(rx_dataout1[47:46]),
        .DID(rx_dataout1[49:48]),
        .DIE(rx_dataout1[51:50]),
        .DIF(rx_dataout1[53:52]),
        .DIG(rx_dataout1[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [43:42]),
        .DOB(\dout[1]_1 [45:44]),
        .DOC(\dout[1]_1 [47:46]),
        .DOD(\dout[1]_1 [49:48]),
        .DOE(\dout[1]_1 [51:50]),
        .DOF(\dout[1]_1 [53:52]),
        .DOG(\dout[1]_1 [55:54]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[57:56]),
        .DIB(rx_dataout1[59:58]),
        .DIC(rx_dataout1[61:60]),
        .DID(rx_dataout1[63:62]),
        .DIE(rx_dataout1[65:64]),
        .DIF(rx_dataout1[67:66]),
        .DIG(rx_dataout1[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [57:56]),
        .DOB(\dout[1]_1 [59:58]),
        .DOC(\dout[1]_1 [61:60]),
        .DOD(\dout[1]_1 [63:62]),
        .DOE(\dout[1]_1 [65:64]),
        .DOF(\dout[1]_1 [67:66]),
        .DOG(\dout[1]_1 [69:68]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[71:70]),
        .DIB(rx_dataout1[73:72]),
        .DIC(rx_dataout1[75:74]),
        .DID(rx_dataout1[77:76]),
        .DIE(rx_dataout1[79:78]),
        .DIF(rx_dataout1[81:80]),
        .DIG(rx_dataout1[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [71:70]),
        .DOB(\dout[1]_1 [73:72]),
        .DOC(\dout[1]_1 [75:74]),
        .DOD(\dout[1]_1 [77:76]),
        .DOE(\dout[1]_1 [79:78]),
        .DOF(\dout[1]_1 [81:80]),
        .DOG(\dout[1]_1 [83:82]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[85:84]),
        .DIB(rx_dataout1[87:86]),
        .DIC(rx_dataout1[89:88]),
        .DID(rx_dataout1[91:90]),
        .DIE(rx_dataout1[93:92]),
        .DIF(rx_dataout1[95:94]),
        .DIG(rx_dataout1[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [85:84]),
        .DOB(\dout[1]_1 [87:86]),
        .DOC(\dout[1]_1 [89:88]),
        .DOD(\dout[1]_1 [91:90]),
        .DOE(\dout[1]_1 [93:92]),
        .DOF(\dout[1]_1 [95:94]),
        .DOG(\dout[1]_1 [97:96]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[99:98]),
        .DIB(rx_dataout1[101:100]),
        .DIC(rx_dataout1[103:102]),
        .DID(rx_dataout1[105:104]),
        .DIE(rx_dataout1[107:106]),
        .DIF(rx_dataout1[109:108]),
        .DIG(rx_dataout1[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [99:98]),
        .DOB(\dout[1]_1 [101:100]),
        .DOC(\dout[1]_1 [103:102]),
        .DOD(\dout[1]_1 [105:104]),
        .DOE(\dout[1]_1 [107:106]),
        .DOF(\dout[1]_1 [109:108]),
        .DOG(\dout[1]_1 [111:110]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[1:0]),
        .DIB(rx_dataout2[3:2]),
        .DIC(rx_dataout2[5:4]),
        .DID(rx_dataout2[7:6]),
        .DIE(rx_dataout2[9:8]),
        .DIF(rx_dataout2[11:10]),
        .DIG(rx_dataout2[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [1:0]),
        .DOB(\dout[2]_2 [3:2]),
        .DOC(\dout[2]_2 [5:4]),
        .DOD(\dout[2]_2 [7:6]),
        .DOE(\dout[2]_2 [9:8]),
        .DOF(\dout[2]_2 [11:10]),
        .DOG(\dout[2]_2 [13:12]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[113:112]),
        .DIB(rx_dataout2[115:114]),
        .DIC(rx_dataout2[117:116]),
        .DID(rx_dataout2[119:118]),
        .DIE(rx_dataout2[121:120]),
        .DIF(rx_dataout2[123:122]),
        .DIG(rx_dataout2[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [113:112]),
        .DOB(\dout[2]_2 [115:114]),
        .DOC(\dout[2]_2 [117:116]),
        .DOD(\dout[2]_2 [119:118]),
        .DOE(\dout[2]_2 [121:120]),
        .DOF(\dout[2]_2 [123:122]),
        .DOG(\dout[2]_2 [125:124]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[127:126]),
        .DIB(rx_mtyout2[1:0]),
        .DIC(rx_mtyout2[3:2]),
        .DID({rx_eopout2,rx_sopout2}),
        .DIE({rx_enaout2,rx_errout2}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [127:126]),
        .DOB(\dout[2]_2 [129:128]),
        .DOC(\dout[2]_2 [131:130]),
        .DOD(\dout[2]_2 [133:132]),
        .DOE(\dout[2]_2 [135:134]),
        .DOF(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[15:14]),
        .DIB(rx_dataout2[17:16]),
        .DIC(rx_dataout2[19:18]),
        .DID(rx_dataout2[21:20]),
        .DIE(rx_dataout2[23:22]),
        .DIF(rx_dataout2[25:24]),
        .DIG(rx_dataout2[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [15:14]),
        .DOB(\dout[2]_2 [17:16]),
        .DOC(\dout[2]_2 [19:18]),
        .DOD(\dout[2]_2 [21:20]),
        .DOE(\dout[2]_2 [23:22]),
        .DOF(\dout[2]_2 [25:24]),
        .DOG(\dout[2]_2 [27:26]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[29:28]),
        .DIB(rx_dataout2[31:30]),
        .DIC(rx_dataout2[33:32]),
        .DID(rx_dataout2[35:34]),
        .DIE(rx_dataout2[37:36]),
        .DIF(rx_dataout2[39:38]),
        .DIG(rx_dataout2[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [29:28]),
        .DOB(\dout[2]_2 [31:30]),
        .DOC(\dout[2]_2 [33:32]),
        .DOD(\dout[2]_2 [35:34]),
        .DOE(\dout[2]_2 [37:36]),
        .DOF(\dout[2]_2 [39:38]),
        .DOG(\dout[2]_2 [41:40]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[43:42]),
        .DIB(rx_dataout2[45:44]),
        .DIC(rx_dataout2[47:46]),
        .DID(rx_dataout2[49:48]),
        .DIE(rx_dataout2[51:50]),
        .DIF(rx_dataout2[53:52]),
        .DIG(rx_dataout2[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [43:42]),
        .DOB(\dout[2]_2 [45:44]),
        .DOC(\dout[2]_2 [47:46]),
        .DOD(\dout[2]_2 [49:48]),
        .DOE(\dout[2]_2 [51:50]),
        .DOF(\dout[2]_2 [53:52]),
        .DOG(\dout[2]_2 [55:54]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[57:56]),
        .DIB(rx_dataout2[59:58]),
        .DIC(rx_dataout2[61:60]),
        .DID(rx_dataout2[63:62]),
        .DIE(rx_dataout2[65:64]),
        .DIF(rx_dataout2[67:66]),
        .DIG(rx_dataout2[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [57:56]),
        .DOB(\dout[2]_2 [59:58]),
        .DOC(\dout[2]_2 [61:60]),
        .DOD(\dout[2]_2 [63:62]),
        .DOE(\dout[2]_2 [65:64]),
        .DOF(\dout[2]_2 [67:66]),
        .DOG(\dout[2]_2 [69:68]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[71:70]),
        .DIB(rx_dataout2[73:72]),
        .DIC(rx_dataout2[75:74]),
        .DID(rx_dataout2[77:76]),
        .DIE(rx_dataout2[79:78]),
        .DIF(rx_dataout2[81:80]),
        .DIG(rx_dataout2[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [71:70]),
        .DOB(\dout[2]_2 [73:72]),
        .DOC(\dout[2]_2 [75:74]),
        .DOD(\dout[2]_2 [77:76]),
        .DOE(\dout[2]_2 [79:78]),
        .DOF(\dout[2]_2 [81:80]),
        .DOG(\dout[2]_2 [83:82]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[85:84]),
        .DIB(rx_dataout2[87:86]),
        .DIC(rx_dataout2[89:88]),
        .DID(rx_dataout2[91:90]),
        .DIE(rx_dataout2[93:92]),
        .DIF(rx_dataout2[95:94]),
        .DIG(rx_dataout2[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [85:84]),
        .DOB(\dout[2]_2 [87:86]),
        .DOC(\dout[2]_2 [89:88]),
        .DOD(\dout[2]_2 [91:90]),
        .DOE(\dout[2]_2 [93:92]),
        .DOF(\dout[2]_2 [95:94]),
        .DOG(\dout[2]_2 [97:96]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[99:98]),
        .DIB(rx_dataout2[101:100]),
        .DIC(rx_dataout2[103:102]),
        .DID(rx_dataout2[105:104]),
        .DIE(rx_dataout2[107:106]),
        .DIF(rx_dataout2[109:108]),
        .DIG(rx_dataout2[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [99:98]),
        .DOB(\dout[2]_2 [101:100]),
        .DOC(\dout[2]_2 [103:102]),
        .DOD(\dout[2]_2 [105:104]),
        .DOE(\dout[2]_2 [107:106]),
        .DOF(\dout[2]_2 [109:108]),
        .DOG(\dout[2]_2 [111:110]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[1:0]),
        .DIB(rx_dataout3[3:2]),
        .DIC(rx_dataout3[5:4]),
        .DID(rx_dataout3[7:6]),
        .DIE(rx_dataout3[9:8]),
        .DIF(rx_dataout3[11:10]),
        .DIG(rx_dataout3[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [1:0]),
        .DOB(\dout[3]_3 [3:2]),
        .DOC(\dout[3]_3 [5:4]),
        .DOD(\dout[3]_3 [7:6]),
        .DOE(\dout[3]_3 [9:8]),
        .DOF(\dout[3]_3 [11:10]),
        .DOG(\dout[3]_3 [13:12]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[113:112]),
        .DIB(rx_dataout3[115:114]),
        .DIC(rx_dataout3[117:116]),
        .DID(rx_dataout3[119:118]),
        .DIE(rx_dataout3[121:120]),
        .DIF(rx_dataout3[123:122]),
        .DIG(rx_dataout3[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [113:112]),
        .DOB(\dout[3]_3 [115:114]),
        .DOC(\dout[3]_3 [117:116]),
        .DOD(\dout[3]_3 [119:118]),
        .DOE(\dout[3]_3 [121:120]),
        .DOF(\dout[3]_3 [123:122]),
        .DOG(\dout[3]_3 [125:124]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[127:126]),
        .DIB(rx_mtyout3[1:0]),
        .DIC(rx_mtyout3[3:2]),
        .DID({rx_eopout3,rx_sopout3}),
        .DIE({rx_enaout3,rx_errout3}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [127:126]),
        .DOB(\dout[3]_3 [129:128]),
        .DOC(\dout[3]_3 [131:130]),
        .DOD(\dout[3]_3 [133:132]),
        .DOE(\dout[3]_3 [135:134]),
        .DOF(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[15:14]),
        .DIB(rx_dataout3[17:16]),
        .DIC(rx_dataout3[19:18]),
        .DID(rx_dataout3[21:20]),
        .DIE(rx_dataout3[23:22]),
        .DIF(rx_dataout3[25:24]),
        .DIG(rx_dataout3[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [15:14]),
        .DOB(\dout[3]_3 [17:16]),
        .DOC(\dout[3]_3 [19:18]),
        .DOD(\dout[3]_3 [21:20]),
        .DOE(\dout[3]_3 [23:22]),
        .DOF(\dout[3]_3 [25:24]),
        .DOG(\dout[3]_3 [27:26]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[29:28]),
        .DIB(rx_dataout3[31:30]),
        .DIC(rx_dataout3[33:32]),
        .DID(rx_dataout3[35:34]),
        .DIE(rx_dataout3[37:36]),
        .DIF(rx_dataout3[39:38]),
        .DIG(rx_dataout3[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [29:28]),
        .DOB(\dout[3]_3 [31:30]),
        .DOC(\dout[3]_3 [33:32]),
        .DOD(\dout[3]_3 [35:34]),
        .DOE(\dout[3]_3 [37:36]),
        .DOF(\dout[3]_3 [39:38]),
        .DOG(\dout[3]_3 [41:40]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[43:42]),
        .DIB(rx_dataout3[45:44]),
        .DIC(rx_dataout3[47:46]),
        .DID(rx_dataout3[49:48]),
        .DIE(rx_dataout3[51:50]),
        .DIF(rx_dataout3[53:52]),
        .DIG(rx_dataout3[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [43:42]),
        .DOB(\dout[3]_3 [45:44]),
        .DOC(\dout[3]_3 [47:46]),
        .DOD(\dout[3]_3 [49:48]),
        .DOE(\dout[3]_3 [51:50]),
        .DOF(\dout[3]_3 [53:52]),
        .DOG(\dout[3]_3 [55:54]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[57:56]),
        .DIB(rx_dataout3[59:58]),
        .DIC(rx_dataout3[61:60]),
        .DID(rx_dataout3[63:62]),
        .DIE(rx_dataout3[65:64]),
        .DIF(rx_dataout3[67:66]),
        .DIG(rx_dataout3[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [57:56]),
        .DOB(\dout[3]_3 [59:58]),
        .DOC(\dout[3]_3 [61:60]),
        .DOD(\dout[3]_3 [63:62]),
        .DOE(\dout[3]_3 [65:64]),
        .DOF(\dout[3]_3 [67:66]),
        .DOG(\dout[3]_3 [69:68]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[71:70]),
        .DIB(rx_dataout3[73:72]),
        .DIC(rx_dataout3[75:74]),
        .DID(rx_dataout3[77:76]),
        .DIE(rx_dataout3[79:78]),
        .DIF(rx_dataout3[81:80]),
        .DIG(rx_dataout3[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [71:70]),
        .DOB(\dout[3]_3 [73:72]),
        .DOC(\dout[3]_3 [75:74]),
        .DOD(\dout[3]_3 [77:76]),
        .DOE(\dout[3]_3 [79:78]),
        .DOF(\dout[3]_3 [81:80]),
        .DOG(\dout[3]_3 [83:82]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[85:84]),
        .DIB(rx_dataout3[87:86]),
        .DIC(rx_dataout3[89:88]),
        .DID(rx_dataout3[91:90]),
        .DIE(rx_dataout3[93:92]),
        .DIF(rx_dataout3[95:94]),
        .DIG(rx_dataout3[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [85:84]),
        .DOB(\dout[3]_3 [87:86]),
        .DOC(\dout[3]_3 [89:88]),
        .DOD(\dout[3]_3 [91:90]),
        .DOE(\dout[3]_3 [93:92]),
        .DOF(\dout[3]_3 [95:94]),
        .DOG(\dout[3]_3 [97:96]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[99:98]),
        .DIB(rx_dataout3[101:100]),
        .DIC(rx_dataout3[103:102]),
        .DID(rx_dataout3[105:104]),
        .DIE(rx_dataout3[107:106]),
        .DIF(rx_dataout3[109:108]),
        .DIG(rx_dataout3[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [99:98]),
        .DOB(\dout[3]_3 [101:100]),
        .DOC(\dout[3]_3 [103:102]),
        .DOD(\dout[3]_3 [105:104]),
        .DOE(\dout[3]_3 [107:106]),
        .DOF(\dout[3]_3 [109:108]),
        .DOG(\dout[3]_3 [111:110]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_0 (gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2021.1" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt design_1_cmac_usplus_0_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(sys_reset),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[63:0]}),
        .txoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    design_1_cmac_usplus_0_0_gt_i_i_1
       (.I0(gtwiz_reset_rx_datapath),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_rx_datapath_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_top i_design_1_cmac_usplus_0_0_axis2lbus
       (.Q(tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_5));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_0 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_4),
        .s_out_d4_0(s_out_d4_6),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_1 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_2 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_4));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_3 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_5));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_4 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_5 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_6));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_6 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_7 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_8));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_8 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_9),
        .stat_rx_aligned(stat_rx_aligned));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_9 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_9),
        .s_out_d4_0(s_out_d4_8),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_top i_design_1_cmac_usplus_0_0_lbus2axis
       (.Q(\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ),
        .SR(usr_rx_reset),
        .din({rx_enaout2,rx_eopout2,rx_sopout2}),
        .dout(\dout[0]_0 ),
        .\rd_ptr_reg[1] ({rx_eopout0,rx_sopout0}),
        .\rd_ptr_reg[2] (\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_3 (\dout[1]_1 ),
        .\rd_ptr_reg[2]_4 (\dout[3]_3 ),
        .\rd_ptr_reg[2]_5 (\dout[2]_2 ),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .rx_preambleout(rx_preambleout),
        .rx_preambleout_i(rx_preambleout_int),
        .\wr_ptr_reg[1] ({rx_enaout3,rx_eopout3,rx_sopout3}),
        .\wr_ptr_reg[1]_0 ({rx_enaout1,rx_eopout1,rx_sopout1}),
        .\wr_ptr_reg[2] (\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q(rx_serdes_alt_data0_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_10 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q(rx_serdes_alt_data1_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_11 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q(rx_serdes_alt_data2_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_12 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q(rx_serdes_alt_data3_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q(rx_serdes_data0_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_13 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q(rx_serdes_data1_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_14 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q(rx_serdes_data2_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_15 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_cmac_usplus_0_0_cmac_usplus_v3_1_4_top i_design_1_cmac_usplus_0_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_tx_sync i_design_1_cmac_usplus_0_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({txdata_in_int_2d[447:384],txdata_in_int_2d[319:256],txdata_in_int_2d[191:128],txdata_in_int_2d[63:0]}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({txctrl0_in_int_2d[55:48],txctrl0_in_int_2d[39:32],txctrl0_in_int_2d[23:16],txctrl0_in_int_2d[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({txctrl1_in_int_2d[55:48],txctrl1_in_int_2d[39:32],txctrl1_in_int_2d[23:16],txctrl1_in_int_2d[7:0]}),
        .\ctrl1_out_reg[55]_1 (gt_txusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_22
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_23
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_24
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_25
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_26
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_27
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_28
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_29
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_30
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_31
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_32
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_33
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_34
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_35
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_36
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_37
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_38
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_29 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_30 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_31 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_32 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_33 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_36 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_37 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_38 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_39 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_40 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_41 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_42 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_45 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_46 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_channel
   (\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0 ,
    GTYE4_CHANNEL_GTPOWERGOOD,
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_0 ,
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_0 ,
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_0 ,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0 ;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_0 ;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_0 ;
  output \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_0 ;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(13),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(13),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(13),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(13),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(13),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(13),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(13),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(13),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_0 );
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_0 ;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0524),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h87C1),
    .QPLL0_CFG2_G3(16'h87C1),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(40),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1101111111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_0 ),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_19
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_20
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_21
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_45
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_39
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_40
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_41
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_42
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_43
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_44
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_10_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_46
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
tpQEzKe23HlKx4rdmaMLWe1xw/QRnkBD/SG/WBh7gXutgt3NqL1Y//yBHQqd70i1N5jnT7+s54zI
PH94e+6ADpDtMR8lCLCZ3B7pwS3Cfb21Q5b+dp7v3Thtu0ZdgrH2JeHizdBcB8y2frMbniwinw53
7pfsaZbxfKpA9jI4WKU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
z4AjLgK6hAHlIYu6J8aWF5utOoTdVfXfLeBfW5wrYfkrt6DWJQwzhZpViJ+RhKATUV9j3d0h3StP
Mc6VJNzNKBvLlbIr/FEwHGgtarJaS1BbgD0nerYWeOJTvxH2ag1jgf/hK+b6uy7iOl0pQ/d1cVeD
NX7YerDe3pisnlD4N6+ryaw57PIaZoabaJX8PJ1zLXgpqBukDavW9DDILuwCIoFEBMJMedfXkkG9
NfaZu++h7PgCuN24fqXucmSfP2ghCHD6xO/K6hZiCkFQdNuEtjDmQk4bJFlXAIWsVyeSaFb5IpDp
slNMPFIKpZwPr35QIxqKCY69n1eAJqeN4mn+xg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
DbSacDf239cwgqew20A5CUyv/C71cxBo2xIGNPuKtrkM/zt3/BBf77XjuXdqcidRf/mBeo2ZFd9f
rQhyLZj0GGakfEzimrEmZpw0Xks2nivwkFAjvnyuuZY2S5ioMFNWQVarvHbF6eR9eR5IZUsIvejy
/5ec/fUlHniJOlaAWSg=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fCMht4uFBPoqiH89kWMAM7Q0wInGMSInmpPEKAUCnGBaHVJGxlM7fUCN9H7gul6zAg1PoFIav1q8
IxdMOQb5vwSIflpJ20tMYFS7gtVQuuB6R55TpktwVDEf2yD86bYlfX7OccsKs4lzP61Whs4bnfj5
Hhvnc6v5Vkkx1GUODO/Gg7GmJ69+VGcKIlOBU5kCy2oh5YTqfZwqkghJ3gKeUMDWWdtMudGgw4ir
AVEgHzIo7RUhxyRZyRT8Fwe0i/R2EVJVGTYckYn842I1qbKY2ozU9Rmbw69pMO1Li4j9lZqc/ifd
cgkienSVCnmSOj4Vaofj2SvD9rGK0zE+JwsUiw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
O2VvzWg6S2h6WckRbbnt7BVkYo7kxI749nlGhofUlhjoz6gBzNuHhbU5nV/ZgqmpSaIotkuW09C4
LwExCwEeSePRR+jICexmW1/r1NFRnt+QiSWkOKM0sz6SJP13XgAZ5Xespzp/Zz4kuoSHVF4VHkRh
aMzeyw0L+CR4BEirH8xXwt0e/BrphivvAZUX3eoPxJDsGkL8IQARJnS6EbU9iuuscrG0PsJKNT5w
AAYcRzMN8TnhflzxMd6KOqiBezDZs6cfH3ndmODVBvtNni6P0uqbfFn3ONlszpU0Cb4gE2qYGcR/
jmkr+KwPqP1ctz4Ezq4QgHPgB5oTEt9JChYWUA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dIfarB1q68L4t9iYCZCHhqnVxz1KPOPWh3+4sGjihAtWRl22Y4slwBsMosyWPY/pBCI5OHummMxQ
ON/N5iANK3jjrYzxQwG7RhelVQz0mOpsYBjiFKOTTxb8C1XPFXayQpePBrqBEq0xjno3ZGqhrKeL
D+1VX6AHw88TGNpWro9hlxcF1eJv5dDg0LVAUpn2m7WzPCqvdDZIbVGE4TcP0s+Sur8f8TsO+XXM
widAybWMeLQeMcjV4rpJHt2RbVmXPqOGsb8QV3mMOwoVjWVyuYFgCSDUGGxavTiRJAn0UulnytDp
KP6DB8+sgkLzeUJvLaL4EgwN2pT0/QW1ZzyAlw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
m6efGcnlwJQv23ckTz3yBYFlRSvw5hFHvWjaBv1k82jjZfIYI8ecKfruPyn3UcPY7A44qu7nrceK
bHzwYpYd78lRGEbsZSuUZ0Ek/uAxJU1Y/7UDCN7/wLs9rutinKy4FVezSBMtTgzitfoP4NVZxdIE
/TMaggyScyP833OgCZZPCXvcaENcInwfcDHh+B4kzpdRl+cbaA2o3rHcRK3tk6Ees81UnNVo9Pd3
LL/f14u+rbQxWu1LS+temGmr4eLi1RAz3qT2dIT7N+V5peE5fga0qWxlSScwPl3CMEPqdfN2uyKQ
boiukgFESpJOAFRJ8XFFEpak2ajCkjs22W+2bg==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
coSjrQBfXqt+0IpC0ohXRk2NkBMVwwblvFKovJ3MYjHggwULPvQ5tXzbuEozXypO+svfcqirXXD5
S62aYtwsRvyHrhrh8CYq9TsACWPrFqC9d+BOJTnYcSioT1LXiyMo43FmYD9tOV/6oqu87CFCNH7M
MgFeBRTyMOo5zmWvxB8kSDPq8c6ElAL/pQWIWwSHrqKXiztLtSp//vSpP+xOBBJR0B3ytaUJdgmJ
+UB7ttQFlpqOvpWS2mNb3ZLiMUgWNSaxlsCLsulPZ8XTCWNR4GVwyfmDYuTHSEE0TO3uTAYnqs5H
jtmJiEQSUsZN1xkpD8Q2Ay/339rsDuW8geqf55YocphzH+ib+2VUvrgkF50LKlGLzlcGEzoUmlEy
Y+MaA/4ldsPOkOA9MMR75uemjA28yvgbSzzxNEGWuKIzY1VPdLpABt+rOhqx4gveI3jpNCfwxAka
/PMLOAx3oFTQb05wpX1haM0Vl4Hq/ENOF2ISNrv3XqVn24a0zqT2E0+y

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HEUv2qVNiMtljZJcYuJo3WBTxZfH5rIjUTfHPZnWREYT2voEloYIEzF+o2RSkIZkLm+3wyNezS/L
fTV6kSlc9OGu0DgHdu6TOETajRnRhimVnJKGD+UPF3oDkkWgaHt7eyTH4eg87weV4+MRdQ/Te1TM
gnEPjel0xaQ3hoj0Wp8PEbFmK6NEiTNKo97NDwRB8H63Dka08t0dd2UtxYI1nDgkKrsAA3sh8UEG
NaWVC2YqR5DbhKv1t51AwTT0TKByzjpqWM1oCeSCn38rB4cxvabY+481dv/pm0HOc6KTpGC6Jh9M
xmdIpBNV9/h+kmEPOPpCL0bZnGvKR6+1D9vCJg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L/sRsk7Tx+zVLsOqtu9blCuvGJoW7lO4AA3U/UQUxx84Quf5G5RO/XvHjq4HkqTzRg8+d+s7slI0
gYpV6lf8koePjVGYPks2BsP2OAlP6lCCBucm39O/2TBTHVu56sHMS+QcQCyU816+JtYv0gBVFoo/
FO53ZVGbAZNmYNb55QvkTkNFEXrO4dCzTFkl1vxPHOKAhARPzI2QPjILR1x2tD0z/CsBtEZI3/2f
YZU5/srA3jwpGi8u61cbjSZzE8RuTHDhc275MgSyp+wOOpbtlIdasU8hiC7q85fpsfMXQMTpYlHI
XJ7KlKew9wCHLkAiljRfIRaHGuLV0kk+SSJQiQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ZanBC80BjVib7Slq5K4dcKFtI60/FeHsXM9XN5Yv72i9MOmpd96M3bDifXn5wjNCvXnTemJaPwH9
DWDemO3FnvQbDLsdH5gtt9rwhYMWz3UQ4aOwW7Oz44DzHnvElZdARGucw0sNz5g/4X6ziM1KOONC
Ul//VkYpxMumOB8PQxciKp5BW3jXjr2D7cDFd4dCkkGTOXOZvolT97bk+6RrY3LU0vdZi96TqD7q
WOD7228Q533qwWtU1iOdaT5HWvO4zYOzVTAq5Eeh6t2o4DO1BpjQKOfd/7afkt8NY/smJ/hEPOWG
PG4DL+XcVrMniaSi90z0FoUTivLbmywstoFz3g==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 250912)
`pragma protect data_block
ljeAyWBW3kLw6nMjb4dpVrRvB4eQN/37faydje4TNDwNiWcBBlhpj95suyFWpzugVs9qrcskWYCN
8Jo8tLrA2LwfwrmOMsG15QLOocwdqlfVWBFJpFja/7t0DlElRUDIfmwcrtMDE0m8zGJZpfzo4gK5
xykJC9ilsnZFDawhNT9ZF4oA/bYY3u+IyJL1qe+ytqKjDTUJzQQq0uJiujSZZEKjAQ2VJP8RgdDh
FvCCS6bH2sbWjpM+OXD64CynKM+QaV2j4dRT9GOXQ+grCuzSkj0jDgqAyYj/71Bj2yrcIs8ByaRG
0Cq/ApQxk5ld8eZAfs5+zLlb8JXzBH3dfFVPtkMC7HxgZlKmXUYvd6Vax7cToSG14oOSfIwv9AxL
ePz1zx3dMsRZHl138Zc73JkgKLv15CiXPw/+Cjl1wgoOJvgXFhwgpsxJ1RLNeLveN34ySFTNOYjU
QrMcu5+dBHd3BvDSf+kscHRP3hJU0z9pOJMeKt/+kg1sRCMOxGjQFIGegyMjl+InUgBPj4eWr1z3
a5pbdM2sp4dX8ZMZT8dYgVT0ld+gb5zt4y3BjBWf0TPzMz66CfsvfHAXit8wIS3xEb04LdAaLbuT
BifBB54VDebEwYWyk4y9uk4d7j92805vT4cOaE3lW1vXKmnnbdnaOHYfPSKZqOKZlTg9RLCRXcRI
HFkI36i1Ba8Vy8bLUAZcuHUJj3B7m6bGqfOU89Dw37OTuBTbRaLvwilYCtNwq47VDhcnQvxrYtpp
6W3oKQFFdMd8N/vhlwbBKfUX76U4gyC3UArzoVVruaCgAWVtVoupQEIG1VTa6/SxkQiybZe8ozbD
y/eEN4bwjHoeRyGBc3y+JeDC5g3DScFyqwbPS2rdRyTwZsB3uyMNkiYfa4hgA3WfdNAP75Tsqp1v
YLp6qZdsoTV/bmCmaxugUIhNanoTZDB9eE7LicHIix0S8BGkFJK2rPbaBrKHDti1tvtu2wSGse+0
xELdaC4sjzGFDPKTZAQfB/t5LYv5+o+gSfmVQGDDjxokzoDoE/AZLkZw/lkBaB6wLVqN98f9V83i
UwBnaq1nUVmeQK46xUDNPDxQMXnPbfDsDGNNLRRRU3seNIHBouqqp3QWO3SoMz9SjsCGhlunJtw9
pPcmSG+KsTNz8roCEWTpjtbcAdNmwgiLodtHm8Kc6EzkXxa9b2LmdzlHFvIJjqoNXrHBDiAAE5ka
1wAHhh7DDCqUNP8dQb+vN4Q2hxTJbtD8Xwken2qyPc2C92MoWlVlOeNRgBcmhegCC4TaTo3r8S85
t1z18ZqAAhrt5nQfkuSoJZINzGbwMlwPt9xUYbMG/6u7tD9OhvewsDOUvpC9JELaCmeyeJcHn4NR
a6jrNDLiDvtt5McEc831U/rneEbHVNcQe4NFFyplws8TozmM4ABoLLHWR78mMQ+TH5DEe7KJWwmU
VJeZ1sj7n0oDJz2kHWJOBVXeMcLgxY/rK1+L7s4ShSy7w2Bl+72iXWnw3aQXOZGi3qiTeg1umioB
hlkaYN6JBAJwx9RSX4YXGa6IaKd++YyzP5Jsm6qNMYC/PnUN44XbrejB6F+/piMbzxWl27d+PfAZ
dT3ZtZwUwG2GdsU26weXVDtgR5YV7vmRLA7g/CkYSZQNRQavqGMMs7R/5MJ3vegtQtrFFF7WhcUq
zyiMrSrPHYir0ufVVmTL3XdwUoqBWCJhZ3jn2+VOoYrEhmYQ00f5EQmF6T5hoTlbBEODR1KcXdzH
QS9ppOB0ofUhJV4x0OrqsmVJEFZqPSd4KEfAUOGu8hcWo+kVIOUUvu8L+M+E7h1Mo9oXPPNllLYG
AjWqmC6nIU4ztfL4Bt5T3IC/x6a2ckcMS7p/oHQlKoAOIUlwUZfn5CY6rn08KYYV0AHuoMNlj3+c
TCINvh4N32xjV0s48wHUggPaPbZ7XC3ccz7ZQwiwJFB2vfbqqUxy57U9ElPb1BTwmZo9muxWHyN1
xQam/LT2ZGsXB3WTE6A+Lumj5hEeXhN+IMkpGCIhP8YMpOCsyEKDB5cOWq213KMxi+BcG8+SOZzd
7XckCehbShEJEQNYniV3rKdDKcxpeM6/UgUiyIRI6QsHHes3cq3xUwMa7qUTg6saNVHEwHvp2Eq9
4ASKZEHueWN9A+ASqYYaG36vp8TJKu3YyjGf9ikUHkukrDsqOOJb6XSxrBWPTtgCRd1qyLKB930s
e2Yo8bl2v5uCy8pCzce3lGF9lcYfctO7kU9YHvSJ2DJTMpLnLW7dhblpiFG3N1xFwT537aKucoI/
RnD+HjiXhH1xnU1jSSW6MEYRkbNKyITwrvp7fS3v28b57SEk+cEecMNYyYAJ+b9LVHNW1lbVEzG3
kycqKiBZJyNs+YiB3hC+QE0ZuYvW5FTJ5Zgqg5zxD3keN0irNw4kXpy9q6OLYvUOfg3AHPTuMaJb
/K15PJgEJL+viyfR//dzRQOLwIZ2rCC/dMOImGSN9K9suk0O09fiHz5oiCwIJoEdwJfL1yUhJFYn
YO5zgctVMKk8CVbyQdqEgE1ooVUUInUuVM+l0KehaePu5F2DjKmT4mJQMp7P/sDmJvEeckZXXSU0
DTecUC4j0JFjB0jrHHBi/GrXPRx/GEgokCffxgrt4Mmjn5bLgnQV6fEIetTr+Qsh/c6DPUSPS8Vc
VPFp4KeQ7x5WCn5LYpY/8n0xlSllT1tZPblwz02GTrLU4fhy1MOrElgKKA5fVlAIhxTYSDD0+Qzo
Z8zvPSrV8yf+kXftI8h7wsjMmev4DQAeAVrOeOm+rDU+5wX3AqI63+4bWmt+4DQ6B0EDwr15vO36
Q4KRCdpvUYqfprw36aX1dXUXChj++Q+AEVl7kixY03jj5EzuoOcb9zfcqUTES145iuJxgqCsH7CG
KWn6K5MqdUCizDLLmoQDN2bATWIp6o9L4K3uCTSlR2LlKL0E8pBeui3IYklYxUu717fSufV9TBGc
WalezSG5M/5cEgAPlaU/LUyIwdJWB9W0Rn5CMBOQwYktWpwIgO3gwRJ+Ujxtls2TyfU5D9G8CMyE
JQ/kfCO6VZpR1RtmGLwXBuKEjdQ/hdagcnBLV9bqwD4dDuNlOeCXkf6ogHTadMgs3A2GnOdQnjyu
lpLLWuVOpQL8udZPj8Y+koqnxqo2YuFB6FC6Df07dDwIdqh/TRSQUCt13yPqBIUm7YPwy7a8Jmkk
5Uza58NsVEJ+QQpluTf+5nIyYfHx7HallSwNtEIzlZ+6mcSGkYUhjK+53Rb7qOnYa2k0iuhPaoV3
qnlLozRga5305de78FgviBS9XSQx7V7vH/T1omvZS2OszL77N6pVZAOoHfPOIS+wuAwITRTQjKFv
KrtjYPG5OzmR/SN5i9cvZRasa3INeYMjb5nt8tYhFZV7OfBHDF9Z7b8V1/AJrHqudfussN6WMogh
vKGwVr9HiM91aZTxbWW892XmhUyjJ/OFr2IzMjZJKnKgpfaAJcCfHS40KEQSTnd1NhHb4dzdfvZe
X25oFiduKZzPVYGv6qPXezrxkbLRgTrQoD3H6x3HyIvrTyKZFgDbGjgj38zHO5A8D6R7OEvj2e2n
7aYgpFw8sUsj/HkUV1tFixXKbh2+c8yHGmsYOUU8mEaThAiyiJAOzoZUAFOkHZhvg7Hn9KAN/FPX
W+Jgn0OWughutzP9bm3Iq21SfHn/iF7Tl7LQdMPWOgWel9wtcZSEo27eHPah8v6okayLxSaCs4K/
Eo9EG4Om7Nk+ATiS+L2ppnXzzvtJvmpzEricx4MDH1PXu+C5FNzQrBfWTdD3e/mJbh6z+3143fJH
CxPq/bR5EN0diHiut58UDEsooS5y1zDonO0LPj8qCQoDhU6E0w3SEmp3PggFvNbIYbprUI5D3rs+
lvwJsGYng5d5iqC79VQW8SXJgg/3YZvnzaSnk2DucpfG6+8y24Dc9K0PLQqFjtp+vqPncAb22TVT
+TaSHPr7WVqC/jDjt/ISsRpIIwJt6p8QrqCV0jk1e0OlABPpR7p7cw2whS6FUL1EQI3ZoAwk3Zi2
ZE2a4pXNxQxmxhu4EcfgLndJ8ju89Y/oPuMTB5/L4kzs8KDwuAIHqGelfMxjty4D2MRnHjxFtdf7
0MSP0Ljimu8dV7JNyZbkdKb3Gm4OQDEBCg+V1kVn8VQaehJUTiOR2S5Yn/eH0iovPxHoKsjbkJSP
eLSGovwcc8EslQzBq+WD47x2EGoHu5arJAPpEyF+5dH3SIT4YkJtQk8BmFumYjfGeEUHXHlHeyfw
KIs+SNw7DfyqTx6kq/3a/f1EAoKn98cwrGVEK6AR05l6cR8GVW5HP4AHK0Q6NFdi/SsEgps6qJoN
MmAyqA8sG5Ye9dUSVlcSck89tDUF4tGkU+ekx+v0E5LcRR+2Z7xasfSgYWUlPgl0KXCxcgBgyOco
xCkc2pLpbJd+lUcnpOCNXQBjlGMSf+iFtBlLRJmy13NT7G2MqX0bhIxRymQh4+sqfkMggwu0A1+z
e2MAr5qnRlJC26/5bvXRfqYhuoFfq+D+STnk9uHFsgXNbb05mIbA4Y/xOHhCAN7F7oHCJ0NAHa57
AErIRHPuauFWgLK022l2dzLs/U7m7fVVaebyIoDF2MOQq7dExAEPV2LXijQRYFUZ22uZutPrpOh4
BJ5Wqeoc76XQXvTQ1lCqEFvs+Hy9Q0DRF5oGKp58SmhjROHcjAExLDy/s4YES7iDtiscIlwOCE7N
KrJYu90MwRX9mZQK7kVn5aLR2zkDnoMuGqndN3o0J70NmJkYEpUkObNhwVHhkFc91rLhtN5DwUr/
bYw0zJmmCZLwLAIrohBAazTLd2ADHSkzkqv+w9FwDKhNV3hx1Efiur3yN07eKL/lAtnKzFGeMZ4p
k9eQXLO49RIiu/VAhxqFf0MMgWMCpL7rTlEFR6NycWqeY4S5EwUxn+XmDrDk8IOzz+EFc3glXEnM
6qdxPaB9Vqx3h3oYfXD3mid++VzhkNF461qvM31nMZ34a+4ZxFBL8JSE2jMsfd9rfoLaiWSi9Mbm
3CeJWzC2Ta78zg7f7kF8I6mkt4opVEJybO3cDeDqz7ajQGNDJgfwZ+IWQyS22DvMmn0lubFSuUNU
Qesz+4czOLoA2GMs54U1NNVAzgAWLvN80+H9oGeCt0TRYNwGYy2/mQ+0CSjBJBZndB0Zqc7LuKP7
BnMudQG4SVthj6hkIgS7SpJwFPnPYTrIfa7a6ezrzuHbx+EaTVsWUMjjwxX6vwsIpKeaqw1+fnvd
hpdwGyjlrDZN/giWsqHFBOUxNTm5MD/Z/q2tOaT8SQKbOAbxBQEh5AtDYD3n7eZFUyq+fi0e5ETP
nrnh0Cg8yoAm1nkAW6oz0rVpFxIx46c69MmSq7Yuzpv1QLkTaKFilA98eMcWv+HqFFLOo7hYF07h
/DstCekvLjJeetYa3xroUh9BP181zwPc2hGFR48YhDeljFKhlqyg2mahhBkCjl1+dHkbTEmM1zRb
RZcKk4c/EJys6kS6Ia3Tox+SA3LUDhmAU5IwB2Jj/dVcneO9Xi+3p8xul7ASpQ/xcbMwvm0Uz50W
EY5PsiekeX2kQVpTuT7vR3vGHFUZDbDGXDZxkLo/wVqkcMqzKZduq3T3Bzl6OywGrS1c6+qYwFLO
KJzdVsZ4TWvidPRhGnklREj3nnPBvggqR7G0iDsG00UeAj4OFHLeaKw8UewQn0LQgaNWCnjJ6vpT
ytpoDLPFVBOwJTHkUTITQOECU22zDTDV719J3P5ioShlj/MIR664CIabhvNRcbuTZuEQYhItkzmT
DfwSBoM1fyZm+DB+fmxdk9nX5Rdd2qPyYJHhShWXyutu3WJAx2oNwO2kVAB+plHJoQPfJpMzo2kH
IH8KkXjTM7OLK2/XRNdhtz6YmKR9c+1ZdVCyKt0aOZvNzj271gpVOGyBEmk8yMR1lAn1oBlg6bOd
nuxW6RHyZcsX0uI2VkXaq7HNokLPJUc50CzksLvqvCkpGzR9geMND3mINtG78TEdWBG2ssC/Wi3+
OLAhyORFFCyd7Pv6J0wZL/N821CQvk+c2AkpKLSaHjAAbGvYO7IE1AJ4x8lt5KnIGDcZiIjVF19Y
6irduWv2EWXfqREtyE64XMKrRPlQPrk6/07lDnnGiHiBLIsuElR1LTKS06/4j7DK7Vz/XkOcxuPr
tTJVtmGmXQcjn0zYb34240RDLuFDZoxtW4MgmlnhvkpxX1dnMgd4Vv3OzBLcu8+lXfwp/33/AJ9z
xNIrpsdaLP5oisQJbWRr7Lbt/o+QeKql/wHSO/q3QtX5aZgzDRiXCYAIyHjpWs3Y+KNlICdsNHKg
NGQRc6EQRhEQnzcUD6E+y8EG7+fcu4CXWtYo7dttfjXMn1C0d9Vk2Cug1fHHK0vvOfEg7zLh24o4
ZQ0jY4Lu3CU5gwaibEaWvOEdIWG1NVc1bWjydj+hnqTj896QlsoJARyKRjKrVxzDQojMgRXdza1y
SofKr8UQt2p3CJKUXyhW1ca6lkq3V5/YB50IugbS24EIauexIdit2W3WfwfTvk4ZOE7BktRJVyLO
TxjW5jhI/6fd3+fRwCm3IxhFeWtka7OKfI2/yoHxBjP2Ayr0F+nhCxj06/OE5MhQySKtls57PqkQ
4tAevv1+8MPMj7RP2BXHY50NDq/Z5XWe+Ejzv0igPsTAsNBpxiFwjxteeOWIvGbkf/OK18yaTZJI
6rOhQ2H2TAY1ie/ZzIchldWOl1wd4oJiUeQrGaaBMnN5upgTe2infALSoe55ePUBnjsGwHSOYN3D
aMbe2k4kHp0kGcu3kPKzj0As1DgW7RG/IL5zn8jFu9QUqRb19xTWdmQPHPfM6wREumMWIGA4nOmM
F8DuYuX1Upn+WJHuJlQsGsShRQqyjn4MHtYlvOQGXZwOGo6KGEjJtga0C9u2k269q1lhsME5Buds
ohIlHGASKWjl9blvkCtUBwJg5fI8AE6jbw+Ssloaifjsw5FK8EnYvdQT7bUMfjpUNHgRt3e/yJcj
4BsfDUQv9sxNOSsUOM6sMONZMvCyBrdf7WYyQxi+tz/Sr/2i9Aq/yS6othwzzBsEmGilyGujYWnv
fp+V3KdOx9CwxueRjXngffJXhJ9NzY1XN2vz4bGxuk0N1ue3L0zovg4VD0Zt+T2bEDc0Gi/foGt0
S8MSIeWbsBdjn/d6BSHoRQJEn1BLqU5V8WRKR+1Kpoqe6XqfrNmV9qIus8rhxpAm+H3QaTphV43Q
aSQgUawY64APtDvp9T0GxQ7gzlrq8M3/m9grg81zxP7vttbjk4s3XYUrpU76xLhMaeyfbTwiYWDu
RDIQrreD+NbxGLeF7ngGri4k6a5GDeZgTEeu/I8SaS7nkRaVUTV8A/x/at+lfFrUdMN3C2aJAedw
ClMbyCXxNu32RAOCQX0Wf6qiQv9D0R/I0udERia8AzeTLu+QIyEDajxJ9vEZHyvWSV955rOhgXvM
ZDj+oupIVfcBDcmE9nEvyw14jY60lDbmxsR6yVdmuF6LzuTnG7Pkz4QvVwtOxFu74kawimqsQvNZ
0/clRt6jsHKHiMEchh4gt1aq9in8hsq6vXyx9+oiGACRukQvTFEuHanUef/egSACegBUmI8cp8ey
Q/lt0tchdFN5inC1yZH6FwewgdOCYgBXhLroI8SuHcvhtUuKW6BgO4rBcflr6HNSBBC3BlMQumFg
QUOuDZZAd4Ur+Yl0Fh3fXXYyfP7lQkTLkiTS/B57P2Ik+Gx0PAx+0m4d+hXj/NkTQ6IyPczYrDt1
XBjIMvgsFq4Rwlcve5opZI6PqEwX+7minvvag/12eUcr66tqQOkOLDvFw7w1tnVJFA2LwNHWBwIL
zMXtRWcvnPLAHsMjcij/BPwJrj3G07NHZJWltLs3wikPICi31A0f/ihmbHCzyqNdumR7StZk/pvg
LqnV/ecVTNk+TQXV9ycbYm7iHwK7mrQbStEDs4FfJc1gEzLsRwjMnkcWTTwidCbRResGFWzZrNEg
tuI8z+FQK2wwfat7prbajVMHDE+sN9703og/+HN/MdgpSwFohXKqIUVGPUtmb36m2QZw9tw7q8UV
kFeuq4UcI/qQHebBblFDaKZPPY/VN0lYpIj7LEOJQRw1MT5vcGG//XG/rp5si9ck3ZqQcIKwCI2l
iKr+PvxW3q1zlUSqrvEi6lLzAeFapKS/tRE+4txkvADymVHqa5/KDvIz9xSeDS5h6OGCOkijHL1Q
BFJW8n1k8AKpzk/Gnt9DhSicZpZ3NrBlTDyzcpBnvMsoPWKXApqj/ndHfm1oPvOoX0gns7k2X72i
E5UEfiyRstSTwOmkcOQUcUkXuhGo6mItsJzz82SW5mjBaarcCS9D6lXdSqE9MCKCSeH3ErulOwUd
fe4eEwpImzQD6AMhou9zx/YiMeTp0xQDDlWyyHw7OXGnM9xBXiEtM9sbp6XT8TFRBAIXqtaJsZ3N
G98LDQ2yfOtMo8UA+TGBJCh7swtXRUM0pzd4163yQvoe3GGNS071AM7R19Dd+n3gGTZRaCwHiQf2
MWwyIEs5kGFHxUfUdCyd9fcJbuN6yxoYP97rDWmWcCw4OFOnP56hgg37OQoedT5TFdaxZuQ0aWNV
BuTkUQB+pFmmADTSUb4SXpzMDokBn4Cz+bdqFJVtmrNyXT94iYfFByOHFvTmIXGmMNPMbs0+zmzh
cQLj1yvNMAR/cVOkQzjpsITpc0Ql5KVIBx0qksXXeSpXlI9HvLSqwKRsEZAo1AuW59NM1EXOMEBA
68gfqy+D6/JH9eKfT8XJHbb6Bbl4kJY67brSBtDFzjNrMZ7qyouOLsOlszXMLpzZZP9xBOerJGY0
2HzSP4sfIz8l4EGDcWl11qLha2ZIqKcjvt9/AfgrsGR3UrlxO6e8SBvBbD0AdPbFaWjjB3ClsKvd
RtGxw+DNP8KSmxv0OHph0EmCE/1CzRrFiO+eiBfuJf6eftEVgHmrvnoGuawBSyXfWJLHyK8/Y5IK
NkM0vMVTpTFKjaWVJAH3qil7pn5mjRWUQZJW+a4rGQM4Defl8G53YlL+kB9oYwN84uJFb13yomGf
AzOtspo16KS04O2rP9lM9kQ3gXmI0SS+HzEnYfsTI2480VlqB4g13lf2ldNWVx4kljVmLFwIKFoT
pjwkBC4zc/ivSTvdTuCmZw8t9DiQDWz5UpoXg1eWbjK7lrIqN4LTEM42/P8IXzfAly68lUhDYcWv
uTAMxn8nzTO2pP6GIhKGmAgo4twAnGNXvfBTsmFXe/iIxxP706smbfL6jAYUBuLsjZicZhF1DKFO
kOkx7XQ8fRtnUmZrEJKoQxVB7vrDUZOuWVDbuDGCnosWrU/pALuGpBUr9sKGoibv+LIKnzo+8KHM
EIZgaG0NVA8Pc1gvph5gMjRyxB9EoRgrQkhyanvaBxHLSIWXvW1jS0vSBtLneUVoIjrW7wjEAfs3
FkltRWA+RDs/55nTVnYFiPetSUnsZ3Fm8NlkX99rbQ98PwGDm26yZOep7txNQCuxkMFTJiwGaeg1
Q0gbt95VPJhe2i9ih4hS4DolNLzwxUWRYjciE+ig7lgzeDlwp3VEIwQI50BXg+tjdJRpM8+v+mt0
UBznbSqZnPpz6YiV09UUBgwrvJVUBTOmKn2k+6mPPo7+zb3v35A9YU3WxCmZjn03yUDZ4HOuj2Ic
L0ccBRcSRGOzZuO6jsRwuJd2GKSz2HIOdXeLec9eFsBKA4ivEqzyn4m5Y1kqonVwDUJEmJeJKOiH
7a2YViIl1/FTbbp8DvJVWQGm7aJxQ1zcO35I3VIVNj2n2lqsCuZIwogkM4mia1+5XKu6a/HPEdNc
BRA+BhoEddsFNMWlsTUTFlDNVjIWDfpiJxH2OyFFYLRlqfp2cYwbgQQ4iX8zHlCZqUimhDWimVYR
FxRjpvj4bmcqa4W3mm9xY378XFtAF7KBDtGRv1ECSayaTPOtp+Wqnz0Ac++9lVwSV2CV/WrjkFRM
yotJGKwqRkh9rL03CblR9OOvrb4M7lKTGJRhm8Ur5lgugVNlnJhv1AIlbv04TPgCIBVeaHad1/P+
058L9gfBkvtSuXzC9FusdnNK5CWEsHQRNEGfvHP/JafH8zc14idj3/86D2i6Z4VJHQYFcM64zAYr
+tSr3M5ePljVWFnwZtfxNb8rRpMfiWNsQWEwGskGrTCzWEV5eIbNI/AD7nOizByxh18l2HUKjVxV
tNQcSRDADzTYiXviZ98jA4f5MozujSXnQWwxTF5jsO7V+Dgtc55a/AVQyLS86PJtZKeT3fCPGKjh
zjTI1aXpY8yrAWAFpeWOZbyZD5HcHBEdhuvDPgrzHvA/0TUynrMH/plehJ9YBgwyCktEGTLBm5vl
V95m4idmydjRqUc/Fb8FNpeuWKNXMX59uTU8H7nph6Ct4X9HP6pX+ngC2J4KN9xL4UIchr/VPVQI
GU7ESJZ3To9JcRW3/DNvgxLsf2R9aELxX7lxHgbGpn6kAhSOKuL1dEYyyfsolgYKWS96/2Xmvjr3
418mPGjDgujGcs1c8aWpyMvK3LpE58jhslfaMZ5GP2YMGYldCmnGQ5jqU3o3kzhXYzay0VquB/O9
1vNxRAEEz9ep6XWh1X4rLHKcmxOs/tGDoFb8ZPfrnta9fM0nh2KcWK+3eE6km9ddfH415n9kHhpB
lur5uKrKOnqhrF8byuv2CQ9elt3YMmVxiYCoSzP78xWSMXv+DF2AiKz5BcuqOetPGu6ipxcLIYaI
Ks8Nc4s0OB0JxMuGncuu5gkiF7ocTNwUPDBuwv46YV5IjQWzE5D7pfh2IyzsnW1abhVZwcMc5iHU
qMvOGbLkbyGJ7MBuE1sytg1gzChc8MoUcJKQHtfqGXbQYo5OlYHCIIpG8sPphQeexKYHREFbrsbO
R/bYbkZxK/43BRNyRq7gtSIidqwVtuv7oXkv9jz/LInTCNtoc8z1Wbs3aZTvOImp71MCe/+geytS
I7AkjjUpIa4NAUsA+zyYgRa4DIXAtcq7cJUhJe1BKxuLTdDJMN0XA8rz+9nxVC7vDyRAQbYewGh9
rUmdjdqmj89CVc0JbcBrNvJKh90hAZ2d2H5PNodMlx5TID0kLgsrDVTiAqyY59mh7OP+Cycwn5Nz
yDb049BRFaFXBv6laMsRci3tY8QkzZ7+cTI4wQ1M4HuH3gmnINUKAfdE0iJf5+tModo+GgPbqMT4
3jS9ZcUJOqumkYj2hrpNRU77a6KP1TzrRFxKlH0+diqI4hnV/9lv/zaM7ZwFU5w0qqHi4sIwr1d+
oNZejt1I4kcgf4U43sJk+o0DjXfj9JkOKr27SKKRSY02swBBaEOxMvu8++PPS2WAl6+xb+KfRtjb
Gyvn/5R9I9U2ulxFmueF7zZtXai90KfRqpKcT+yBt3jBWzwo8jsuLyRcNO+GsoBkW2NcN985nuA0
/0vq7MnY27TiLHeHVST5b9IMpBHM3ELAY8Qi6VlUHjkvC0ic8Qhpe4+QXNdAWqzT7qqX0SeApsRO
WC0BCcGoF42AnVeEztIYgsdRR6PXvjqdnULqxc7qeYpF9evfI/jyHrwWuGhqBc1/vThbBE1iSBdr
/yXyimc3rpavz+UCTMOFxdUeeJfrzH92o+6ieURt6YsORcYSFUjiTh3IK4TRp0q1jZnzTOu79WkJ
2sBQPaIks28oYPygZInCo32qQgFPvW5puWXUIe2Bt5sP9CLb1EHKpcnDEQCgce37ey2l9WeaCGz3
+TAshRR4Yux1aslcakHyFUKu/K+zh/bshEOyCssEu4hidVxGVO26eit43lZ905fQKd3JcRsalXrw
5hgtZyIJxDnHY4cLcttIPkNpBonHzPSuzD6gmKZrD5WPHsa7ZsryBFjD3sDEFXHc4BC516snPqFG
JXlhZdwmlnMRzx9lFnLab9uw9Dj+ZAHNdTEMaBaDPUKynpayel4eodbkSizZpTJdNHBxHsV86QBd
fNbERfKpUVhkOnQQHUq+g+acyQG3li1kbFtgylKA0MxvbanelVnOphESX1+sgWcYk0Kzq+UFz8HM
b+oR9WF426LhP1ZMg6H0RoX4EI7EbDrAddAbvQTEecOELskyYDNy3hsWFNuH20S0D9Ju32dGsRkq
7ioKgZ/klH4Un4d2Ws0KGTlXmmnDvAGNCqp9ZMLt1s+Z3sIIOzWlXqWb/Z40XNMT5nOyONbjfY6q
4mEsPtuedqxgYSULg0++owJS0HicAyZOKhaJIti4sQVYgdV19w0Nf3pKQWHX8qtPDKDriFJ+/KMi
ZOAL3zvyMMx+x7lpVXio8odH2uTNaViBElUT9twh3McRaK+zkaQuC+tfoxVejIuhXhugwpNOEmgo
mXP6fPPTb0iLNWeXTBDIq4DAx4Ghel+bz6ztz2rdLBba16iJjAqVyEglBe+plsggOuR7jyLgpkKu
ucbs8BsrQvJLU6eE5Z4aktHL0XpBjJrZ7qgnBbsGIObhKnFo2LbUGyMCjivUHiDlbXMliRb6ymlp
rpcaoQU7QxEvsiWae0rr2U7t1Nwf8e1wtsEow1FVOnmnYr0Bh1Rck/CR2tP434+plUR+rJCKVs0F
m/hXMb4tMNphS5c0vNLDZYdeenlz9c9pBYzjGRJKXXOOsjJw+24kMt7a4QNHd8KJEtO121Suvn9m
SoZpPfU9zP+Li5c4thRZ/Vl+HV46/j+vc2vEr8XxasXAyd04KNJvaKKRBFYmnQ5r6k20L8zdZBEg
LxPqJRpDqzaDs66wouEpryQg+1/M4zQqNl/k5kWI58w+xsn1cGNblD9ot/j3QEVZ+EqEU7ibfaqQ
oJ+GfeB3wOeMdyYzmfLAySrE0WtvQXWb8PLOexy6+fsJLh721rI9xYOkgyr0oNJAgVT3GFCVHarK
3/pbmT5sehxtjoslyVDsp/Qj+53gJv4dsmU47aTLALv/uhxr446uL3/uJiUAVNndDeoxTXAAYfZ5
X6A5qH3YoYSnhmBtqT/PHUv/zerkAtzx6tIUVL9uorC+wVt8g3tLpWafMkdEx2QNA+n2mXPwMycw
x/RAZaU+9DKmxGeKq9AyFEHzvx3dE7aMNckfH+boT0j38wI64UzlRg3UqS1Vpy4K7RQQbW8FpaUn
Xur8J0SMKUWUia2WEpODqyTJCc6+9uIDMTgK07W8IiFx8fFuPHvk3oNgnaNH02UJXeG6LJtqAux4
rGeN0IqGURTZcwjIQqbAfNMAJHWV3h2+RTVoWoLTgHx9oDZf95CuMx2jyP6zUP4wKdAIAwjY0mfs
uRuko1OD6UEPzESSzyxBktyfcygCe9e+i/zE9Q+XVO0sbnIXvcIJMKKNWDmz5E0fFpbBxNpNTjYQ
hI+FXAzuVN/xB4UFmmFW6RAkSaOCVieJxxBkhsG+gB5C+m9+cbisTQ8RZl+ee5vRvvsTRmGKnPM9
myqvvHAF0KCTgl6muxx8ICwPOTAa/F8pcWHZYGCg/ILKIHm03fg6Rawt7C6peCeoax/Xj5xMhjB3
C6/9mOS8h+YmTnfzL2E2WV77dc+n4Rh/i6LRdwikSuzMqKloSHSxk/6n8yBS9c4WxCzbbjkQsn32
jcLV2aT9b+y0O2NIsnxtIZ+I8VFG/WwazXNsiMfdr5pAhj69SC6w7elR+cSEAsRQ4IMrii4TZSv0
nRAb4VHBQkhhK4gUC8sVgohwcABJGUjZrmLRthU1iMGmSlfAJn7l/+/qvhj87O0t66nxH1ky6RmC
ARwM1tN97Ay4JPvYLBTYI3oV9uR5Yi9FKv9e9OMwt79lsvPzx4zV/kCBFBMcEoknVPZTNAZPnCxR
SsH1NuL7IPZqdyMYpuIXYsHZBRoSi3vrRC9THZ/p75cOijqkgqXNygfhr2EOqU4VDToSL9YOA2zn
oB+i0Pwi39O8+hpKFB2uXQxiECNc+0r/G1SaJD4FkJOJs6AoLW6ye+utzFx4uNQFCbLEByoYBGJW
if/spnjEL5PVkYWQk9uu4n1eWJwvNLnrmIrhSiKMT1BpD4kLWqGIIOITR0Kh9ogLmxkS8PbGT5aS
YiOwIuLO0ZaSRxq2TRoX65TIZu2fjNHehoolcWIYIjXkBbTLqaMUpGfix8Mh7gzo/68uMm6I1l/E
uwigcvPfhEy5b3Ek1B69ETC8GC+wg9WgBJrUvfKLXNPSBiOSj4v1COLnkQPRN+19fEDk89b2jvih
oWgfn9OmzYQFNW581Nk6BRv70qrgBkqQXF6hVrbiFJBhnFgPhxHBm6ncggvNvASxOI+NDJr29OAq
tQkzP9m13tAif7Ji2j7Xr5wZKihtmCCJfFlII77ApzD5Ny47CEFrGMIAKQDtr37W7rCmOVLPLrF3
ZkcAARB0LoKjjIbcSjLPwhoJ7zNk6+rtz9svSSZDH343yopwE4y7b0C1+SNXXESQ28/FIu4yO2Pr
lmRkyBj+N8U4/Ka784Idmvx3AYHRYfkdpzM0rJkzbFWlMhBTjpQxEm3iiyTZBxUsEGHm8ilLuAo7
+VMLwB5ISnjcNJqd+OtW8W5SVxbKaK3jE3yLnKKSCUj6sQkWjy1s+L257CfylscROymAcyxPO71F
8Ww+Aukf92aYVzXkHXbAL35jVcGu+FmwBT77UQNDzLyAekgURwWVHSxBSUDIwf7MnT1fN5S2nd5m
x/DRQgrI1TUF3LNXEBFAoBAKfKYJ/QWN+mHj96V+YWJc2oTx/HH95bcg6dEKkSzeOI9+saj6gySU
ftAkQeY6aApXu0kOenhSW2N6nFR0aQe06uGVfRsJWwT8XJYM1PsdrDAKblIevDo314IagZ7iFwcB
GSOIe+B2ZDF63EQzxuxG9+mElvSc9jCIdunBPiq9zGqH1s5IgbmNf1cJYQ2tK7OGVW/cjaInfdHC
uTBjBoElXlxPh+1nnPAeNCvyujpOKz8+SabtQTOanq0cjYg8aQTw5QWq9UQLjICxIt7Fgg36MbSn
V/I1ZuSUsWPxeWdCqBhjCxDFixclk8Cj4p4iiTK/Ga67OphzoiG0Hhi5u2/S6kkYGRMgGE41kD5N
QnNMAX0bdCzKmCCA6h2LsDbLw9cOhiBShpLjgkC5eD3tRy3B3fujMIpSuGgPaHccAiOOvtuEcRI/
bD+jN28jfiMB+355hSGl373Iq5zHJFeli1WmdPOzf2VCqV0dNvKxw8/pjYXOjkHbgGJ/8kRxHKHU
SnpqUVZkGGZ2+OYn14QzeCgP0BynYgqGDt56Ka9ThjMOh6+Fd4x/4gK2uLId+wweYdmZjvlkCuLV
lrP5C3ab635d36Kr2uXyIUsixbtaSa63C/ZQMJzKf/0gGMvWZy7X2YsS+UhSUzNMGcoDy9d2d1tj
kZkM8t2AEg4Y4thpHYrBWjDH8pQZqWsvuxk+Oqa9Rh/kFaxr3PUlKpQk+N5k0RXdEbAm9wOFG1qC
Fh/U6D1Wzq2fLSp/caJP4H+x8iyIOzEp8+QtprGPHYiNe9wYYDzuKpQ46UN+SzamLbunEykGpdDc
fo/oeJhu6H1Jx7nhFveMqTMvLWi80nHtsCcsKNqFe2Hd9fi9hAsx3Ih3VU9YQmx96e2lgP1rck8G
TuLQcnfi+ZRJZJFfWUy5ZbnREvnF4LR1rFtHvy++PW0jXMJvp1r6amBehht0ddFaJny+zAYooNnN
jvAQMZmju54f6xSOvJU4Bn4X/z5YEz5+m07jp/p75GRaQTo0vKeeNmNXQxaA8kOe4jeqfB1yVT9i
9fznPXk811bJReUe+xLbFth9MMeCBvtqVN50niBwRMs+c8p5+gMZet9ouQK20+xs0duvZmgdyFYZ
4qTtcnGr9GhiwGlnOScDI26XN2f66KVDfu7oYmQAHWmEym/SRbyPfeViWd/qzs2hYfpseJoFV5jh
qFBtvKVuGwQu6BocAIBsSLA7ht4GsLv3GpeyRZ+R3Dp3pPREdBaRvil5aI/Y8i6tcYEMt+o6OX7T
tzCVSu4YyNElq5mo7eJ+IxZKzvoOaXgOd+Q9/JYorPJLWilDCID3E7SQCPONi8BqcSNIXqMt+UIf
5Asw0g4ZbDBZoU1Bt3f+MSqDLWNcsvf8kAGc12hlZiA7wARtQT/qvZXoa8Rk4BWrfASTU3ZeByz3
CJTcK1jgPjaxxhySL4mS/XRdASErs3x8xFLsmOTGD0ZnoRAooW6qw5iw09ENMamh455eaN0Jx2HS
UNjifu0AWxHFhWgHiNWLQiNOZZOKXwkH9t3u6Po5FN+L8zGuB9mVceMPI+IDw9t4s6jHhiC22ZWD
93yttdCe1aMo4+1xFwJxxXk1qyB/tobTAUv9fQf/9K1UmbMGOu0nxi7MVZejiI54Ywn5b2M0tdKp
ilu07HTIg16NiMPDGMm5aL5ZTPZiSrdcMqpczN+21qxfFWcALQEHT/3G1ySCWTzGjNX1Afd5jxGA
D3wQL7Jy047uVSSA01lmaSjRl+L0I2eYf70sA4LWrQrPnSAY2f2qBfCBB2wDnGbwhfqVC2odBPWA
PV8qwdu3eusfQkwkCAy0EgAPJJZhmCIJ61ZCK3eViDVV/yqwd10qASjuLrb34B0tzGn2Ylqy4ssv
FYTU09GWO6Nu0qSf3Wcwd0rsVNJeDrVel4fFAETc0MeJGE3/mQpH9KHB25RZowgvq3ZaXyYtL+V5
5H8IwvkDbEAoCG1wNr5rt4k0MO8vb0xddSBhvQ5GjP38XG3pnKH2+IAQyfJjwVQFcFyqi3TnXT1J
atyf62bJrv8R1lazKZ1qbfXf09WvO88PjY1E3Gr+CQEzVShf4yhoJMzxdt9yliomHecJ6IqDyNww
22n6GfmGa/T2SfGH5QJbsS5bjwtd23vn0Y8rSE+Ob8frTORmYt4riX4nm4CsZwQA+g/DXUGR5DvI
JvEsiAO7fRFhHpA/fIm6KiQ/fN9+nMQC3Au+WHcAltBX9y/sfpiBguOd/71l4mqwmrZ1DEeojVBq
EJhwbXL3TInLs/SenI18cFNlujtUGBX0bZnKXXXyt7D34cHVh0azW+VAu/KO+EtEL0WXRKCsu5Mt
9xkljEiY7l/55cJNourBYgniDWqblrOdZDjyolJw4xPIhRRW+HjQ5SfvSdZP+gC1XaFsTVpvsvGe
0Ml3c+s3n4VPtFecKtceBFDn49HueIlaXN0ta7AJE4Dqwpqx88QKIpep/9tlpiXzrY4n7KF3OXeC
kvU71OPyR/u0TdvQbcuSqvbXAXuHC1uKq8/ffD1Nh9+EfCVKSufqbuwixgzEENGkSFfZj1Z0WEyA
uMAh+GM4Fmh82LnB5i49tml7H6FeqfZw+SDOjRdle3ZUgg6EsVejv/hoBxKb5d7iffjYXJzOg4oy
kWmL9gmLd/inBqZ+9XpCeeMUN7tyuF+JSnEEEzOra5pAlgJCpPX2uUY8kgP353YSMqcZjcUoVV5D
mEJkn7CBMIlAuGuSrbi6v+QiLKSgfcDQUkMfslCMI3urhM6vElDI8DUvoACJchdGVGhXoCxCFN6G
3fGrJxsCGfB0Y16Kd3eTdtXr4IvejP5cHitCSzmm5VJpCdKjP8gby/JGqUwi6C9uaTpjRCczj/vA
F/6Ly5S1J42a6ZBmRWiD+aDo2bxJf+CKjqcYmIUZC7eBn1jYE3QrT1YZxplYESSEy+3gfH2fF0R/
M2REuZk9OYPZ+yX4UuA73h0d4fagPCbrKgFCmLS7+9O1CY/8vOgUTue2MiDbdE6pMtUDLi089YJL
csEMSyPemgSe+qg8pzm5/Fw74pJdo3aUnw5aujkwHvRUofkatr5qBKc+u9gPGwzY5eEno2rZFFFC
GoV5bQgH9zoroxADF1QheCOPR6sTKhMNuhUukfmKLSjQTSEq509Prs1rhLC6vORxOeVqFpzPVQa9
GW7S0cClBYnnnMUnbUHkukD7WTQjYWe7LZnoPKtRbLLSUgjzZiix9pzVHtYgGFsrWoYnAt4LZFAa
D4OE6q/XseuAVuiITgP8mV5hOQ1pQXRtsD4QImou8/P1Mu1/GCAyyllu2nEc+IExGWWFIkvWPdHV
3qxXw79CFXqm8SX5V/CbOC7k9dX8EOoGSpZj7Zhwxs1BIh1Wwzsw7/Rhlx37H/nW9M85hxidlzYn
c+c53k1UKd3rxiSbTVHmVOKyyS8NuBLjQluQ4Te18Qk6XjTEkyoa5gil1zh9dF/NLOfnQ/WIgjTl
60/DrFa0x5kroUWr2eY8eeBZxk+97HkDXi78E6lpTSYnQRYE1rXnXwv7Ppq7sE+b9UQgA6DgwKte
QliDmvmMYvCxQXV3BdXPbRR5IQSfzFJdVUyPA74hzGiZ/KhhaOdE9eHYVXtwOBr1XA+JhqVaaQ9S
65BgwHTzYYrgLcviYxqJQ533lM1nUhg36dKaPZuq7A57ngmsvKkftlT6Iu1yh5L5LLQTqKzp1+LG
+mKcVwx1sIJBFldfrQb+juLukAM6Kfvi9pmfBCaWF59oNZ06phR3mmRaYYzDZAhD0Si0gv/TiLdL
0sQKUFP0QDptAnq3OBe/RRV6PnSgecp4uI8htVj15E1qHag6lJYJMdzK7I6eVe3nD7sgKXVk9pTn
N4kozdcxISGlfcDl9kRqqNKCrl0vAOH4QNhq8Gd8duUA1aPEtMyqgo7aCmX6ds6ugBPrbCXuHp5a
F7AZ+H41pIPy9zCSzKMMZBSPOWT6lDFm7Dm+4RlPfE/xsfzKA+dD7R15dgfXtmHckinz5zZ2Ofu7
Q/J1WN6oEcw/9VDnGy7mTW+MMF+eYZbo+NgVLcz3SPUSl8MzbU2lqMRPYYO8WJwmXR5GLGJkGy0U
SreIl/Txb6fxUZJ9gHKUqob1wxklE5wLOYvkYKWnNldZ4kmqwwq6tCpDwAUZxaDVZSZdrqFjB84d
X85UX3RNZYyllI2PH4xdAJ1emQxlgi3X3SUcjCU1Kw+juE3j56kmhuDGyIx3GJM8M4IhdzmFb34Z
LFTXXmISv3g7BGEv2joNnr4PvVGciujpKGOPoJiAOd/EzpoWDcv8lvBKqqUYq+oD2d/hKiRxs+md
cSHN3mXyjIZglwbjC8SFtIGHAjAV63eezqKP0H7TUXtQRC+JONm9lfg4KKMC2yLZqKs3jqyam9dm
SmysqWdMkg9FlywM7gcrWqWCOOHE1oYF18beI6xoJYLHcUPsxD0QUNKB0A6pe6uSxJBfpFBA2JmV
KBMDBRs7S1yPZ1JuJW9xumy4P0tAbSUKN/QyxDBldkpQ2GVUNsroSyjnjSQUgwLqCiUBBQEf/VJA
pVX6/zy0zlenkvNwcrh5w1FOvzsYYgez3HE123U3CN+W8DwDpGPJbo1iqJ2pXb5r7UjH3dHWyWfl
nixf9SSs4I+oV/cT6E639hKcbo4g9+yjGbPQkxN9EGZSGWHXh1SM9e8/hOkAGU1pR5a53T8ylwjJ
q/moeZSQ9LPddOrQfC9Mn9stlUpZesupoagZD0cR2SSSd1FynoLEkKB12lb1v4B56SDYuRQHSiQZ
EtCWTtCrwVaHbcRMqP1yS17wxR/LkZ89IWEO3ck9vMjRGcfroPDsjXIyL219U5urUIMKVXn61N/S
O5kTwIf++rzbghbS+t3OJe096NhDxJf10PyEBiIOUT81OkLM+yyuZbi1AuMS+7v4O3i2gDetzmg0
wDSEwPMUO3CZjLSvsZE+EoVtAr3QQe8ChbTJdXL41EEhRgVrvItAbdKadH3Iq72jU6nBW+akr39b
BfQ5l5t5LX2aic4kXgY6Ui0qXdz2UXb3xEo1ZOYGr4cWysDBT8lBHwgJHhxcE27jj0/OpIRhuN/x
jDrTgsbuckph7OOE2xz2/sFcCoQdx1eDLVwGGYc/HYSp5XtOil0gcK7mMBjB/2hWr3isHfefbGhI
/DI/TbCN+7pFInYV4TKs69gberW9wS8qwliKnjgvN2RUJHma3R1K9ksWY56nLU+ExeUXc/8yrf9F
knPzF39y1la45P6sjKvNi2GeleJ+qLc1qSf0Yrr9Qfuxwswl0oLWfB0EAZg8+mayw/q77IWQ5qUQ
/tw3EjOSfeZsE5MjbqdIfUbgUasIeLk8MqU1hzmXrbRk+xl630x7dFTCkh5HhtkkTO25KmqFK4iz
HopqOAVfQ2tv9dospJQxljYzz4GBzbZXUFf3uio8Uiydv70kkSpsrG01oiqV6f0Pv7GMG71zMxK5
JRhF2E4I6fv/mPQ18s04cUmjt/jJ0oOOKH9FiyC77DR3u3RWzdvUdJN/9IHEMez1LZPjTqms+axZ
E5cM67QUkcFQl3ZSrkbbuPlAh/Nri5ZswDiyJ75smIe1se3NM+ri/kqjPFdOgq3fIBOyeqvSCFX8
PVG1lWcRR/M3MARIswuGgc6xShG64U3EwW8UIEl2j1zkhMVXfVzxlEceksUPMB7dsXXlGSY3Ljvi
EMAj9aOZPMByt7f0cnc1RAwxg1+Ce+VefOhaXzD7KIrYc9GbowdWvBn4xhjAzddFcy3cpP9Ukl0S
VyVR5W3uDwmp5mnuQYe33q23CZaoZJYdwSIX0vRa+Xm+ZiGAsFiDA5JP50ROHxYMkqFgjEPRuFmd
EdBZ85NuLMYfUCKlmrDJa+3Sd/HH9WQj6nSj6ndRP49r0A5O4/MkOTXRSsgnNAe/S1Y9mM+JDV6D
Ij41fV8KiGZFkPThZBv6pvfG3cSnl+4gvoGPxrHgA2q4L30gpmWlYX4Rsbr1dzbwRgepirSAm1HF
jPFnwa39XzyC9sRzzhP3MsgLN3JHG8ZR/fb4aDZXXlcUPr5EZ7yf0LI+YohdiOpUVcjH4tlaSKr6
UqsWjRgIFa4weAsmTFG9jyzzLe2oHzhs0/ArDVx8qqtxSV4he7pLcWfaX3Vx+7GsCnzyqDbGlFza
BezUX2+qO2YGtXy+hPwQ+I5gwYU4m85DZpSuAM9FCZtXIEdON+jAt+TBtb1+HyjA0LpTRnbV+HqV
MxOIqmvAp+rj7DK86113d7ZwvwBEn1xiH/ZQKVsWWTN9yI5Fjak9n1j10Gf4WO5hpRxi0aRInl3Z
Zu1GG5Y3kkP+mxWWPLE4wFVdfAk7VK1f4nm2CAycSQ11DhgfPcCn+/J8McK32/PDKkpK9MxC4IoP
VFQmvlbVGRfWbNzWvRp8cNj2H/rVfs1s4zjPNqz18CxD7lTBGq+LQG0IQrHreeCaxwAbcrATkQgL
csT3bYgy5kLAQJFfINaPxwjmzPhZHPlYNxdTrHETdAq+RLt4V8l6YtLARy6jT/YADzjIUZa5UB+x
rQMUNw4a1oQDAqJ/gEfOvqS9gTwHF6G2rE+Cl/YRNyxdJFc1CS5ShGjZ9T09Vo2WL5JvlpRVBVW1
0wvPMYlou3GEQ4jcx4u0aS/nINxyN5lioXb36eSo0dJ02rac2AdD5nXN9MnFE1U4tPskBjvOybm0
8GxYQ1l+VwfdYUHpC0FckigK4nnl7xZDLlgxutCqNncReQyM/Npffe0dXzop+C/x4GmY09hhsPp7
oSYzFiIjyapx0W2YM8eeBQ5Kqyy1hAYAFo7tOP/yA0ygG1+6QxdPSUxct+gwyb8+zqJv90Nr0Ad7
CoEP2E+4DIMxu3CdfSscVVI0j/g56lM6q2IiUu/k4M8ANwefbhlfULnDCVqQoYQYc5HmSrjCn842
IwwkFQlLUt6Ihz2FIDMQqgLaIMwYlNIfPWC5g+txegXEmWZDyHJG80tYcrtODaacdBvs0IVqFZNX
k8uaEQmdnlK2bcKuWVW5O3LuoaypLChZreyNxv55teEKbebpAzkOerWJ6WgrfHCWXZhKARtuWRFL
/pByCYSXOKfTqjYxLo4+vqAyjrAT+aHDizq/roJwIk/xEk0/JZ8yXhpMjBtY2aykNLShJcti+Z54
A2HSdemXaanG8091a4TI6x1Csr5V4Uz4sTfHz+vyYqHor1cTtGGED+tem4Ob9ylBdu0RtLBg055J
c3h/Ix0JUSwkd9TnWkH7UgdNW+aaG9VZN4FmbzIRDs6s5sh1bsDuYx6Ud15XccLGtuZK6LfP+5aR
M06nZ2mN2zj8UsVafyw+PGJfQSYfJJAiqQEKDzcd+kbWFBQgFNXt/X3wWlDviuwaqJTg2HB8yZUE
diiPJudDmDXiTJEXcgFKs/SyxEiue7wn2z6L+xViZyhTw+4e7n/vO8/ffFNDkcThNiz6xbvTztJ+
hxzFB8SQzp0YxbNzvqw1IcTP89HjOZzLtYFxN7lDh0o4FiaFEbMoF8ueXzktxv/MzEQDa9n9DGl/
qFUWftsDUGmkjLfkFhU0xPDxaJcd6hyHcycXKWOlUNTsOp2YAelTfwb97ZDdUdbfKEt1ucHIdon7
pcc5XHtSBGBh+VJ3lv8ifTwKb63emMRjo6lsxohDqIso+Bmxo9X/+T2GPH5BjiCbzYBuATe2zP7e
hwoErHS9EmGFKbdKG682x2zeiR9Hb2dJvQqGiIhDrbdZ1/zGpl94Teg6qTiF2F/PX+pvLGtbF5mQ
cqBOrjT2ia7oNzfVRE2EnOy108fjKRe45Rkrp+QqNdgA7bzdRzstMF6vu0iRXp7z4uOWJSHP3sRb
8/DJXZ681izzkwY+RptrzwNgnn2pXNVDS5RIYSVa5ijvTX2NknwLornkFWECEF74eVHgxVfCsQt9
MJ7yF8I65wZ0EnJdaQ/zZk9uYIoyqa7FxVsMhSK7tewoBCJQGOdAG9b2rFll0eoNDqQEmM3fV9bI
R+U2r78m4LstZWt6MeVvbbsd+HvqQLCx5yXLnPCVnC+sgBxXJNU3ulggjAhGtSF/qDKtS8QxjM42
+A+/pSsikPlLjghrzua7oEwHluh2T7lMiBnkOC8PEjj93IhKak+3aXcLpK3bA3hVcAx7vbJKG9dT
xcaWKYg7YqrwFUtmaDXT5FeaLDNPYb+j+OKq7QKK9AbTJNu5z99mGHKRNGN5xfIObIY6snCDeW0r
NTMrfjW163reYDPMtEt/42GJKoCOYgXowIiCcXjYUcaqUSc2kuoKnwNArk2ckiZLZQvyam9VOakB
1ToSEenKJrjnJNXmjD+QEzoQ64LhQC6gSTonpfx3TuFmu5GVSLs8XY0OxxYpPCNzasLDTRDMgOuX
8XxImAMhHpd5sbQsZj5AP8gFjB0z19GMWQbAwEUHK5kpz4M9y1XjeF5WglRGLFj9aZs4G0qGVkug
D8a7o5AtQMYfI2l4rhfpb6vZKDmBWUsKOQ6bS+FyDOtxSjtInAKPb8bLLn5LjlmhkJy98oqU/Qk2
kZ8L2dKEAQiOOpUe57YAH3ASPbSKcD3Agr/RwF4drBOkQaK0HdCNlu4DYdIplCRWwlPYrFZEIGZn
OiFe11seNQy/ilz7qJW38MGjJSQUaC6okC1g/BYmdFnUU8hXGWLAP3iPOweqNlYyzrdseKI/3e/k
NQLOGS8dIMf5llal7gWhuNgvzMrKYKlyLgBduU7JNxkkEXrXQfkT3jGSQgUHOT9eU/3SmKlNPLd5
Nq7Ad5Z55hnuvJpAHObiXNmU8cYwie27+Vbh9GOdor3HlG0uo+UG5IZF0gGac96xnwMtUAhkYb43
jtIl4yYynKMWMRS75lzB6uGYAA0dDePfrMUyofDXXhZjLDak0mcukwoRx7WXXHbCrzhjxBruYHHP
gel/0Lq3OqQLGJqeox8m4C5ceve7MAejMtJYzRcGIcswfbp+f6+gpG5K4UQth2SvxByFZLuEiPDe
EMg0+fZX+T5x9bPiVplvjsGDVhma9Fm1RXMEYzGbgwSRCmawlmgHJnb1WgvtSm6ooqgJ+Gc362EG
++uC88NYgi8H/pO8E14sKSTlSGUWr4D1InZSscYc8zSmDSzszBxY5GMvYEErxqF6OxU6+ELomY+6
cNy2fRy/x1RfJzexepcqCy3UzeAVNFV69yWiaqYlRJlq2LTJsUr9G/4MqU1mUMIq8gPtEfz7CbFQ
7igc8DTaVMIKk9yvxMyBvZM9MLmnKJY/QfOPdpkF5WrPDENmLju2ij2lcq4pQMTlpas1nz36h9zp
0pS50o/y+bpB0qWyJZht87LKqbJXVkv1yjRcwV0v1ODn/z/JJYqzVljiLZL4SNJfQPFhd+rUKBFE
eVDwyseFykYqDH5ynhaiFHsGydSPitfZo5od+lyhXfodKMgaclxxe/cGGmH1nemUj1UzW7xk8KVO
XwLR/P53/rJ0VJrGQ3f43Rjp4NjaW5tXwma7LpnNC3e4l12bHibN5a6v8HrKmQs4JPj16qCKb3XU
qFpGO8HzIy2fAJSnYNAaJ0W13K7Fp7cQnsKEPGD8u1ZiM9avO/kvYXpPaHPuDfUHePnqscIMCDyG
VFRlJ+4jIUNaMP6jYq+e5eBFK6kidfeUmWqvbx6MGQAa1+3g2MC5g0pXje3UjoI/WnFpmBS8dxQh
w6gFNhUap4c04Hvpkn4I6GabVwWcn4emVp51slutFYi51nsPFLa63hXK3iNOYE4LoBzVXQwFIMfW
45xypaHkQoV6vYJlkzDa0sgyS7nSisZuzI4zfqbMdBB/YcfujP8xFoua2brLAUiAsNAW/oUJwOki
I+IsO5S+S90IKGJTfsYQMG0O22rdwEQU8VQwaRvXq4ssX9KmcCvRkq81kYp3DffNp6OWnfxegSys
GB4nYe48BFQ9t/4M25u3tyJejC5VJcl98GAZZM6kV/8EoZN+tk6dfls5h/4Z4tAeMZARAwDY9OTC
VwUZhYeJu7zWpsjpOljjAlruCf357Eyx2LMgUvSgw3/G3YAyHTg+4H5VJurUipoG4oL9vED7YFSS
xQAb8i70uXQ87sSaizMSbjKdecpEdpwJWyi0pAxdV/havFDQRVffRVBBAFSsRDIXV3TCfQnZJCQ/
URMUPKog53vEmYDJy+v4+eP460leMzA/7FU3IRGXT5Ap3TZuBPAgCe1eZtU+W//wIFc6VqO8ib7j
E6odRyavRHcBEJnl0GnWKq98UZvD+xeXUhy3L/Y0UA0ExjLR0p0FlAk0OZ0zR6jU2xoP9ZXEc9wl
rhl8VmvXhTLsmqrxgQb9oUltzVgQJ1mxC5eWZkT15MZ0lOGTiZZBeg0b0COnjtBHJiolOJ0Pk1fC
sdwhs5bpAy6lf3xNsEGVZLwS4zoNXFYo/JrQAvn1A0iKRZJO/fgZWx0J6O3IqjcObk3Dkl/Xzpoz
iwFYPPHrCIRefjWJydrgVI/D8emmQsZsAfLiJ0pLSMXFoFwY6XjjrFtNbI2mQDmT3L6+NQ9oGsho
/CNe1hV44BUOMK7aRl98zSURDI5CAjgxm4kcECs6po25xpAHHhkPaRf7n/6yvkp4AwOfNlbPUevP
qwpaxfZNczkkbcTzfCB3nAZvcxXQxRM2wIGO6yyUz4miUtHs1Qx+F+xivOmOjAlOEA7eKLCW27NG
HvtvtPjx76chTUbva4JNv3yw4SruVsaLJWnOZE9Cm5ZqSaK0JEXTknugNT6cJ5eip2zuxgnoqvqd
HUUb5vavYwdmcJKlAY9N8QbZ4CUk9dFCgQwtJ2F4B93p7aw0jke5kZyCzAPJtgK7FUTvOePDOvwM
KD++BbEf+3bfxvmIglio/Oy3COdo8n2frE7x9pTwkAquwGQsSVQS9tSZ7epxqiDXiDenxnik6yPY
erk66ksJvdnrcG+VSGxmXuDxXcCjbqLxH2GjXURq4YTE/MA02/GUPRovfDGEdouBGOmthV9XHKa+
WDsDkV+IIlwkijPoDUOcItn11cMRJxu7PLM7qrRM3v8SEpzDZDI63fwlV6nI2qQHMV6ELJ7izPRd
DarPXwDKJ8OIudslbhkxdGR0JP8Owm1wNSpY7ynDLlCwZUdhGr9vBHiPpVJdxFbufczkq/hDUxpy
2Gr8+d06n0IVvbLHjoemSGby12OsfuGLnWeeqUHd6LBwLvhc59PL7uI7BvF2HjNbFpHnVvvc1YEP
dxhkXOKTi/2tlltb8MitnKNs+LJ520OdmLLCM8oFxxPQpBbHDCbEdNKyIOAD/abn/1suQNZbjEhk
dEPTqIlUohVTjdFYfRZXC+DHgGM188ZDyP07wkDeW3MxiACkNLOHEvWjkgbYNPbQlN4I8al/7BFK
YwcrkQYekHn1OsDgkirYzXPcg2WMqf3vblQwqFCG7BrPRIT9uCZLvl67QqPi31i5p2WY2V/hBW3b
SDHpDFDPg5DD/mz6VfPqIdeYIci6PtdwLEkMQrQJP5Pybr3Lt2O8rDsNWG0uHKoIrXp6WD6o6dNH
jHTGA9SzMehnZ1nGM104nOZyQcp1S45+6qHVudL6+FYmdpjLptIzD1uVh4COimzzAg9TpXH4aIU0
abRG6pG35wD/r0RjYAbqF5G7U6VR3QHJChuZcxIlVKLKavie4lZDB3kmBByx8RFPQBWaIkhlPDX5
WfXbnV0Sx8XNtP9uBD6E0R8YLs4mNie5C14gSfjnp1I+17Dvd0Ajifz+KZlfGR2s2pEud3xShYyH
JTscqBDjC62ZjxQPU8wujy9rFrh0rcLbfUGo5tPPemoV/egq/WKlPjDmcJMOiJebIc+QJHZoq8tp
cDUdk1/zR3dx+B2cY+vZBmEgcNNkzF1/XfFTtDZ4EMDFwlhyt89XqvmMT32CfOd58KXfx44CEdp5
I8O5GKHSYADgWqt/nchQC8A9jGW4kk94XqxzYI7c5rZX05EcETexj0Ht7RJhQbXmWox9N4+FKoeh
ufSbfQZNHSIJjw+pShIOBCW6K4L9lJcpQKftgGUkMaWAaXuVIY+OYqmqK/b0MsJ30nwGmwWnh22m
UbP3ukQgTHsCyPsgeC06DX0T2ge3ZoLzfycufEsgFQdRTRMn7d+NS08V0I26ef4WKMudxmFpbfj4
PY4UWz4M45CPeptNfkESEYCZ1a6wSUkMXFpsyzGbGjLBrRzG32pPxQkARSrTrhr1fzLtrCgnQd4P
PqJXrhPB5vUHOlrFMsJNaDN5/m8Qvvom9S+4v09UzB9OBI3Ede0oXasOZvKtefqpC1mN640Ov4as
ESaEMAGC7Xl+pzw6JeL7RsZdvZoK5fxMVH3FXA0yl6TYpBN5qMNTJ5sx7G8TstQ3kPG8VzDqmQjV
n0zgwKKgIY7G/GE6ARxcoMozD7WXi4tCsefYhSLIRD9UFdzTGlkmo/Fa2urpBGpE9INEQbhpCELI
cVauhbALDjkexHvuY0T6IcbbVhYblIsbbJktor5XNq1Slc1b+jp4ed5pnhavkfkv9KlGpgmBYCSw
UDs9d3RgYtyEQHOL0B1ukDqrypwyZwOtxIvlTuzg9uXsbCUtcOTOHUtSJOMt6IP8ejWvELBqGt5n
IbpQ/oD0WlKwDbB508+jKWi4f1ObDxDdXOSjdn3DoqqzPjgMt9IxbeSEZdEkzf9cZK3OMmfzA5Wo
UuCcxPeNCxpK3zOWOmuy1CYIqP5OfBxvQBJ/9xa2vDrVuXgNHOhQ5zKYxG/Kt6ifvf1WHiYgfB+K
zlLuGillyC9HtcUtCmYbZZskEb7KJX3p7MzC/Jme0IVxtaA28jwpXYnm8+JKXQJrTWNZy6S7/6t5
sRRCPZjWJvfJXtrCRzP3VvnEXnEqC73qXX+bFhwKJfGi9ozwrJXgfiPTelKLG+BRYG+F6ripFVTJ
U+taKZSRK7fBXKt6hB4//mxG/eHC13ScIzMJhlGnRQ6zBaS9nLv+SxPKq4mFlOMuV4Jc9pjC2QUP
QTrkTnj5hKFyYZiLiqFka5zTWDOhueYo24YTkEXlNPRu/AYEQd+f80KZl6dEm036riQCnWUYYo64
V5o7i+NPzBNZiXotf8bbuscyX/RINpid6xFOLyUH/kX/iTndkQ5C2IDrCo1u49W7eZ4FanZh2E3J
exsrAgrYK5qKogcodEQPzIpG08RLBAT/d5SRGKJe2U2oA/Ez5KbZhC9P0TMzHRCRj2n2jQifzFI+
vmitKW2xrR1LgrhrDCfbMfEBwcYjh98zUkPyFdJ8ZO2oMKkR91CdiG8iBM2uqMIZLxZws+NObwwO
Z8OcIaP38qLkhyh/O0gxf0FOF+eHCxEv4PMcSHglGTMSZj9TrI/7MYPbRmqXFs9VCpV4vlCyjkoh
DFmy25sqh5iL9ThdplzT/3eLkVw/K94uOshysZX+ELv6ybBOUlVD1EbtnEF87hnqfJxe7nQBtfnW
MOhFVw+KldsPmh1/eNGOdouF85QVdEo60+J7bckRhG6yccqyqys7glRSx25rzywA2qx4h6hOrgUu
VDuQ1yS/MurBOYVCE2b7kmJ8lqgTxzsZIqoodPwJnI4bb0mkdcAqh1j5NhHHgKck/nIlUgEBTCvf
soABQ6J87L0zes42+i94crQRhvgG2NWxXA9Btlp53zp5BeG8ZaiX6EQdEqU0YHJT79ihSW0tdr/r
G6skIbW0MFZBagMejdEN+pLxwtEMVKmwCqhhYSFOSBblQuAm3VqGKSpvcU0p8hdk4iaXtw3DJUjD
q0U8O+RHP8Tjs2njE7bQTZOF/29xKIS+5QhSZftekbiMMmnwqw/WnF0YRKddFOOKiSk4sb/ovHqc
gckBw7kHqF+cozbsknyyPI3g1knGlbstaYoGc+I1kdi1e3TR0j/mD1JycSrnZdKOFcZ8wE0kdMbb
uCbshEwWtYgDM7Vni9BPO9RANYZefjH/aFe0/MAxR6kUFoVsgyWovHY9XgRu7GdFIljLV22USxoY
T0ECHK5v+DIcinnHDLFooNyaIbRY6TtO1W4aTgtNrNED9udrNhFVlsVHVgF1syxbGQDcmnXuaUR0
jmpQ9C9QuU3w1fJXf06W9su3hs94u1PlzgWTfLInff+CMcmUNUD/JUV3ucFEGEx2/JMS0X1tICqa
3BYOtpVuGeqO2rFsGmWP0ZyYpSfNCYek0jedjzqFuf/ukud6AnoI25sH8yxQbj68/E6gmi/dxdPk
1fqPkGEo9HzTI9NkbK/Wmk2tyZwDRIWZxzshkrfsQeP5Vyqj/VeEj25wLN9zOvsvkmzVDxYj+vI9
b15HA9042U7seAhHcDX7ban4N8k7pA5rajGYuiNwFYCh7KsoDUgbWtSI1dW7Y3ckvbrmzgLoADel
JbaMtQst8aHmB2ct39f5d76VYk6EwimAlMuDLwYHyU/PiCXJI7EjUjYtciNkoNk0wtIYyk0ESzKP
R8bFiYkmooEhH6MjtlTVACZx+kUGabDPR9coymkSWOkAOFzh7TLQW8oPXiHxi2D37gkRsf2f1i3S
TzWTKq6W1UfGbOoN9ejRrlD0CqzWYTW/YR+UmwcTb0+VAmWOb4aWAjL4vWejFxYFpBoDVhbbmO0b
yOw2h6JsVuCaarGeuzjvdzuCAr31xUJrh25Ul8OAigsYQItPVvCbJy+hwBmyyXs4K7gLxU/d2hBC
fH4VzHOpn4Qkwua1+EVQORNAoiH1Ib5vKSJP5tVaik9cWxIjZjkm5J0znoCQQZkmdOwMnHjH0+sb
Jo2xs5B3XZUJSLS+JRy9DDvIJPgOiPeQ3QYed6sfA9yGQRxHcvsIB0uXm7PzrcRFc+ds4M12DxBa
fkWRgFud0AG2pCC0w6rjOTwIo3bXByyPQL5/YLiiHXDfTdJl7JWHEoZvcH/YJGSiWjgRixMebR90
pt/hHXn71BitNWW3imn3PtvfMXM/Lxdn1q5oYfNzPuOSCvWCOBgB/VM5fRMpMuz2p30aVYhQ/6R3
L3XZ3UMGh6J56dvn5tW6EAS1XqugxfJEa1U+v2Zmzw1yRzMh5Wkrh5WF11Bw7RLMx9Otn5+6S61H
VaGh36yE5RUBMNceHCestT7DF7k3imqYL3vAAcuNDHnRoxCHlzxsiNgpyaPJVO3FBmZ2P2xzhd96
rnu3n16xYsuHoeA99APFp2iVhyGRmxHS0cs6Rz01yFBqjEaGbS9B5VtznAMDbXjzL1KWYdaDamJQ
cp7ICtQlGltTx71hLXI45SauOz+GJkw0RbbP5TlhjGvc3qeFqZDY62DH1lQvr1s6ukGYz8Gb/bWR
pAAjBMWhodrpmVaYt3IYyhyYh6gQGigmbYL/kUul+APXNEDYNOVtbkPxrFnhb2C2U2kkUPR8oB75
vNGDKPEqg8/XXgUKVo9x2u/UM3RCA1i6PR6gFw9zsYR4DajRPe+6mmJSe7smAJqkjvGe48HkXOKT
M9Lox7fiWFXzgP9DEr5uwFGBOMkNcY3j+Ifr9uGtba2bOjcL/P24zUjCzEycOpMjstWmQkQzET7v
Efl3zDjFUuh7+XW3DZQrMY4gd6l+rUdQw4W+QtptRHgLDgbNKuNNDMy0SuQkPC5/5Hiv5RBgeFH1
uIeJQK0MkfJBmwvJ0GABSkcBTbGV3WWuBrtOIu2sjMDdqovMe2bHoImgBn2srEwEalec6gz0TeC+
z8Epmadf/pCKuSnFeEPv0fV7Clh9UFZD1MF4TmwRXyxYpW1nAF8PbuiWT81YvgRTcisALuxBRHtH
FT6bQVtBdFZ6/MKR1m+AATGeI6bqjhupRj21dLYk5guZbobRKkeRF0CAzjnS+Ks79pxct32S1eMD
0XvEvM/Fs2nbMoR7XjZdz1Ugci5Dlyqhug98ne/cw8nlZUR7r0iOnr1CfpNQhTkwwTnxTWJyYJgP
j+725UIHhOmvLtZwi6+FAUezJhTvnJS/q+AypUwu050JVOmegaN7vePvVzySsreCCZD2I3dgIAdu
7Ev+Tto6mOyfmKmAnehBXa26i1TIj1CsiRPTFZg6oKslEq2iK3PNwGVnDfkwPQOqKebQBiN8Fu4D
rKLe3Leyt0MdRCOkdXc2G7JTM8/Jg50qn6ZkpIuKDiTg+j6LEQrGRb/48jKAkR6T080WGbBuA7I2
2eD2IzdntLzQW18zUUdrROuuHas27/PcJVdVpti0oaPXPFIX9f9fWy+v+GblosO+jrlGCKP1Cczd
Mz2qyA88BpGOEPYxPprtgHs8bLohZwJ9RVXEV+JPdbLDNcKlTfblp56my2xTonr2m5hDv6qEYoDR
dKCtWyqTI6wGf2+i/vvGdyqf7dqrOWFl5avwJ6rY7Jax8W0tqtv9CPpibiwF17MeT8wkbipP6QlA
8iIUmDchKYvJTtq+slG/Isnm+P+hlEehy5D152ytaw8GeEhxEcTsdjNCbxh5VbB2VjgQgolfMadY
evEnxUl6Cz+MHEnfh/tNPaHVjVct6JjiYkS3tLbB0W2rEkQR9R7gCq0dUrNK/syMuNqBGV4MFHYQ
mxBMHrJrfP+RSmS0fjXGcrWqy/i5hQI7n4cKuqJa1V72iFII9KtrSGIIWpHms0yP6hZt6qAnS1lH
kP522ymB3qGMJRMiYVOz7mA3VZpLVWFCiT6+JmzdTFtH3LPkIYHZeWxj1aOYIwfA5vP+1PknLRni
J7G2SBuWn6VtuVKGstu5byQyf3TaOJ7OZXHTXbc2O5Oqfqn/FL6VyRjKRYT2d/eR10GH4Vpl7Lsw
2tC8XzqMxL0433BbmnW7gH67JV16zMIg1GJoNUE1i7QBvulpaR+/kinj0sPV/tse5OQafT7WkvOC
A1CXlBItel6gPYwaNWrdRg6fOGcS+KeAs9z0igXlSbMBL/Pnx7Zrg62KR06lEa+vZFfk5maOxyOr
iGVHIx/8Wm3UPyvlCUpd31IRmmA1z7z8ZSdkz9h2K0QoXEwlHpvllPFWT0/1xEbQmMIsQLyASybZ
YxqCCXT00wqBp42kS6/HAo3CVftjLdhbMA+TKDXZarb+14YlBX+EkSMdmJfFs0LFD2FBYHNxtpVs
4+bmxTKNpij3SOchBLosUvTfNyi3TR1HDyfD5Pe08wtSPIJLqV8SMLbx6sVKYaEENNUmyjpWpelS
EzE9fyKYLOdUcv4HXx+mtxdCM9jazckuV9mT4jFm3OXf8+rlQgNTebmV46zJ1diRoSNY9Zx5c3jJ
gITEmHKBu1eOJmVQnXqDC1QLwu//4ozSwWRpsocYyGzhwiDjZrarHHHRGDYv94ZeohWKMIHIBhh7
8kGsw0pfiwSuNPsSFlszTQhDJLPiylTLZbEqZNKPMCbpwEoTxfdcOlF47oMIsydI8B3fvbt4X7B8
QRNzCB/SbE2MLZ0blQELT+2V9NrHfBXO6Y1g2x5lKnzJmTIuLPpFSISNJTORLyItVbCooRXu0KY2
FVrATRBK8CX1zWuBWYbRTZqaIpKOOii13wG4HKVkvSwQCTAi6P7kyOQUkl94eBLr8KeHQH4OcdOl
ThVn/B5Uu+F1e4H4JAIkgDnQ6ynPcaRwKhY1A0GRb2Fdm4YyJjEUjNaIpkOFn26ZnaTPp9xFTTgM
8M6Lw2af6T7KfFA4Gaz68zXoyj/ttz6hwrRMax/RR5FNxYwIYb6UTeEkF5nJX8nZ+tTHiQookcXC
mH9y+IY/Hk5f0fEFfF3hP6aLUuON3zpweitpkWu50xctY9TF2gjfZg2iPQZKXid3bVlN01+Coak7
mG5WvT4R+uyV/SNnYMWNLvnyw47XEtyrb9IJA5r/PzuzyN62DCJZGpyFsG62ESLji/lkW1qyiQJq
41wf17VDfq9WBwik02RXys8yz7g1wx1I7sjoT+WmN9HyNjTgtfus8f7v/tipz8K/Tb4No7Z/sVOK
dKfBuc3qEu2KHT/XsZkdP59LFTzyWL3XXQD6hFGVmwXE4DOMJg5Dy/B4JHt3910GMyC/l6JFrPjY
ue+7tFU+aH80K1QJzbLdwfSalLAal4F2juOApi7THUMTErpSSOxAYr56dIXqqio46wb+6dsK1wBz
2RCTEhMO7enEPRU8hXGeSVO3y6SLsAAUQhpD7/ToKsoJUWBoMmu7rb6r5ls7NvP5GG9PLYOXjra0
L+pCBi5d2GsuMg48m1R1v+GnTOQO5m0mp85QT+J+VgxPd/sPWLXTCqmXx4DjTPBBCd+5MYIyFaqO
mFKNJ55Ca0p/2q3N/S3GhtRrE8/aLybwa+Pb9n6T9Yj5ZI4gMVoDbZajMurT7uSQDzAnfObsWyM+
RrYjBlK0gQoi4Qv0po2w2f9Z/40G1gSJlqWEiskrjaAD+4oP/VWJUN10vbnp3/Y8ku0eOlird1ob
/fudeau8pAibHpLZR67qX6qK4lhWNYkeMWzXFZitTWu/DOksfxv0Kq4wS3Vz/3ZHZqunQRP9fR2L
do/jv7yHXI2Ox/Q+KC6vzfNL2hVPaIMTonQVn27DzTTt2TpNIFWZWgEPoCSlPSjdyqayGZ+vPcOl
gXwCmCavP6d7p1+UNAD4qahNNW2pT02ouB6cLf1pJkmpiNiO+0kjkKFLVXnQq4gLdNQweWg/+y4d
mTKSU28NfCmOqvg7Fgyv/rvs7lf3x/bDK6pOR0WLCHsjY1oKap+EB027dlVN5UkmScs/r3o7DSUo
hgdlLNsO0nltUyGjG2rNTQYOKa96GqM3SNstWj9mBdGbCBG1y9WfMMTFKZR/tp6Qt02VoHjE0GtM
V2TrZofkfw658UwE7xyeVWVXDg3Ti6/yLyt/QCwmxNmMSuzTeZ1nK/t4dsCXDWFfp/nXkMmcvJz4
v+0WZjwZwfwZAxTSdBu4xPtGEEOYK70BNw+L7UY66dZlq8iCJB77IMSaMp3lvSrRtKisj6Yqx4rA
wVKbT/g98WF0pZHHFjcXHLYSoIj8jpaH9IhwakEh5bR7R7T4wfZCV/5mK6pQGagFYuEBl+5nDLge
Ar5sZM3jtu7aHGZUnLvllar3faI1iTtUV3lwXr5Dl6Vh0PUUGeRi422uOt5Vapg+DW9/zQWjsWy1
v8ZeEQ8j3R+Bt9wz2nlnZTMStzEJz8krzwszoTEZYCecLF3ZVthdXBhNpFzWb6TyvfqP1slrKmSK
VmG9aCu9diev23HS7LbL/+gV9P59qS+fr/QsqjsEiRWcsNp2jygCKzoIcvRlNiKOITaGIwXvJ93J
VfqGH2OOkcgTegJlG5OaPav2IcY5GAs64xKvCn9oP3ixE4UhLZwIxAIxrkpaGky6RXVrhXm+yb/u
7u25gG1NOWqOk0Cfmtos6tB3SPJCdGUjGGIaWnu0wZncxfyfs2iQvtqSXZD8sqi9xHyUmHLhkDps
BQVGEoxGd7YPtEtIAbYir0Hy9ejOBys99TtknSd30FjlWRymZtjTOHSeX7v5kvOm/QVyKFGRTXw1
142ev5m6yQY5xQLw4DMJRWVtS33FTmzNVG+uR83NvaTVYrPI7uLmp8CHEho7bkjyMYDD2rFD6QJk
We4dNoHvTdi5tUxef+Baul+n+biqv42ieN7WAwOLGpyLEfWDxMctmjLVshF/GCLQy9NjG+wnHLGv
jgoIvWYaTXAcSXv/0XxcSq5XDgqRRZOxw94S1Phd8IZpLd2RCBvujPMqarsJOJdk6V317ScyOy/n
I1m5zyVveLbjcw2teR2P5h6BUv/W5STxekLpVf5FhtOK523hYH/H1PRQADhdRueaExXklbIKXst2
5C62vXpexMUJUU+yrQWcCtsBkcZ1WkOOyYI2gxeSpOIbDWYNWWyvFnBykv/l65+rB9mF7SZc8DXd
pp0MDm2DuAuKXv9/6lS8JCX+BZsD//SEjOSb+W/KHveY7N+FW5l9AODRgu2LA45YjVilM9uBiWrv
hc0vSBr6RrO1woYFA+x4JYDuH1QV6UD6c2Co3a1EYx6+3kSduFveM9jIhPXX9JXkh2FEf6SRT10x
COoqZ3fE9lF6vdXYUs+TVowuJ9eO19sGLXe1Rqr3kWsxNjUBzG3Puc3rYcGMIo0AtM2+n5OAKMQx
O1wCX4+jHh3vVsI0vjdKgxkAq8WwZp6pyYEnvefv8fAUMjHU95ZXIcOlJ9kVcMfdxE/1mRyHI9df
AFplYHHbLauNwUVVnkSUbsBergUbO1t9HwQsTZcSsKxeK/TOPQ08YVtCmLO2YoXOEyeCgEuvHwNl
h+5pZMKhVwbZrykt4Syz06VhkfCsv9Pqf4Mh7tqxAsZpMolwKp+D9MB5Fqa/SJijHes/X2WhH/vc
HF8FUsS46NiReR6BqDgKdGppflavpG5N0GqOqNGTGcHvofpkiDsQpmsBUT3KTP2GSx/ssQISKk+x
aSaGVcapfrATzBXQc+xbP+Qazcb0Nz22VPQqCiusKutt/oXJQFz2Jbwn32mJqjO5W1K4Q0PJcNKM
yVjUkfoAR2YQNZDDtwkdaOG0R9JbhIZYohjG0WUN1LGHpTTiD/3s1pq8eSJ0bzCquWpm3q/3lrYM
Pg1IKq+YWNYNstwo7tE2rEv/kbjCGR+bv4mJKgZx3DBbNearRXz4gsAHON4yITq3HwXSnfVvviYx
9lQpLJgqKqxAV0IeQn30MhDXRQhWMedLnbaHXqTmrXusbxStN0s/1RJQ6NwHdNSpZ2A8KRQzRZrl
bv2uqZAtqlGJ9QpxdODy4vYp5xgjdbO535tLmTh3m6LCpfRfkKhhKMEs1CZHm4ZI5QSrc7NEHIbw
DwaTsO6jp+hb1BUb93pz55wpQNOtwYBbxV/2YKHHJuI5tkXJgLAuRscnSNx5fhVtOF/CDObatZyr
RlQwFk/gt0V//1OHonGrSycfXb/Lez6qrMp2oiGEFlJSx74Jz+mSZxGBhCdAdBwzw9VnwI7Dbx0/
E5lCn7PRJCqXoYcDKgyNxYipcpPa+7iVkpCdtEhbbaGsEBmBatdH4aECS6h4EYXU5dSblaJQcMmh
gl9BjkhT2PkebAd04wbox86/kejWUouAhu8RtXuCiyWbDlnAVF0VsRPu+XoFsQEGp2/ret/9Plvj
tgCht97OvL2ff4GOcy40nskBfRs8uNtGOn6BrSkQOOYwQb3F/192kGiwbv7kU/v3BXoIx79o7XRM
WxgCaUi/LcLtZQuXlYCWKp2cLbPPddpRpK8r/mocdUrCy+iHG6ArzunNnDN41yi9HypyZoT2BVKp
cirMVK4Q0FEcUX9X5OQoFdkSqC1ov716fUrBAR/8sM3OUrBuScorYRVOWuxPwqro48Ow1zMedKRe
4fpSvqo4iRYVgQ8suRurz0uW0LjT+rUiygahkIGt0XrhRiDLcYLAIaBylwPN23oZpniyO90eWyAL
Pz/Fi927kN9BloYT9mPqQ1MuNoGrT32ecIwNIPJ2aw1xdu3LFQtz7aRaRApFvd6pIfG1jncswr72
cM9ZukgArNc1J2iXHjKEQg7wPD6h2GDjdV5a4hvYJftUgABYbBYndP7CJq8T6yWU7hqY7B1eZdV8
g/0fZDzFk9h9Ump/W5H1vbtPaAva7n8pwt2ulKxQ7gZPlgitIUHjjBNhqYWRPFJhAjyNd02G+eN6
7Fdd8yDp0WJh/dHzZE6LMNH7JegdeO++8G+4+b4M5o9HWnYH8GobOSMR6uOtJjRGCQotB+Dfxnm3
SbOy1VfAaUMZFi+hbs+Ng4uHUmtqgrpt+SVDf4eyWTdHV66DeUBPSmTfZmlALOiJFncXVcVRMkvm
1BzasU5EZ2Y1NQnR4IUa7rEzJ5S0yAsG/dCUqgpyTGPFRKllDrbQsx2iFTPno+vX5AAsvNPnhCRP
wyEb5nkxBUbdLVZSRHz05+KSOjcegOSb3qIiLgW7d9txcl/2yBzOlTMF8ze4I7kOKT0lRVlmaOpz
7LUz+0FAR0buzKB3sOsEo7NLCqkd+yNcjbFJ0Fd3zzqwaNnnucR3jxPKTf5DfmUeWC13ImQphSK1
t90H+nFD8eYqGczTAmpBXRCRcgPHTg8cmEoHbKkzF0wJw6nh/1rwIw+/MVOmgv/X3eXMLu+ZsY1T
bNq4L74MqI1DGINbG0/p4PbDB5p5fK+XrnwReKpiBi9uoPIhQO/tXF3ASKeuAcShrUxWiksGVl+N
0ikNz0eyiglaKrsyrLUmN8PzDWavG6DkbST+w1i33LVStnq7E23g9UTLYegKr3Buxpo7xRcnmm1C
9AN2YxWi7k2/63Zb5SJVK6ILrHQKSEJwYpCtLwVDdwfKJIC7PY7gR7gJ9y/U8Vgm+hX+KcJVKr7N
l7TGvHAMiKCcW1TqvPeIy5Thr+VmGjilFA/phmpaqWLzBTWUMn3ch/QJ9lgivnykt5oEvYwGP+bY
h25Zzade/rsH2bvRVoEQTLHjXReyK/IGM4t9nsiafRr/vYMAsRUZuEiXRbhD5j4l/l9DK/LSr8B2
+y51psUlcQw7sNSdX0cmf+fmzVQpc6Q/lRoT051eMw0s9fXgnW+0VHCHmfr87ytv9lxKKoptUniz
1OuQJupy+gNV76ce50uDqHSnHkaS/FMxWdIwdkjAQVQqxjhvHka/PuMSy2+SEUYx/ViFBenTOlky
+aCEojOpEYoMUavddNWrUGuy+hwIDcSHpcF8mwf2chQZ+moA4qsCJMn/kTkZoNbcP+mc8JuOH0c6
eTgE9M+TWzcfY1x/b1MuziJa9YWrrr9GGkiDYvW/E8tQ8Qg83VRaYye4SwnrSATpzui2qnV7Ukul
PpgaITBliQUQdQHIyzdfV+zeitqJ+v8BCXVlAesFrpalZuvqbR84blxnmSDQCMKuw9lSExTnxTWX
5iVICP4SdAGHlacgYRVzDTLsxJmkLjC21YmCPy3o4o0WYByySvUF6exYZYMgQ6hzdcHF3vVg3feU
TUDwqmZDTr9y6G1Y3ePu+DJDJdXcVEEzKvXkGKwIc/Ond9RWLZ3GILLlbLOof4rEc/9nlspkbS4W
AiYONU1sWN6gtaf50SHmDP7YZ+8tDRGHB6+UxEZi07XujYUxOOm/1I+ezxfz8TjfL01kxGBDW08C
B/qqYnUOmwjuJgG/VZCvB+nNO1C1riDCZUn7ceJUWScctKGF5jtqm6vV6ku9hUHy8NWsy+XBtbTt
/n+9z3fPYGrLPUuZuXID0YmjRPpwBc3HFzTFC0PGTv1oKAGZRTjpyx4RVGQo2/e5wMALXhfcsl1H
T1m86ls3Ve3m0RWO+NXQJNBHdkZqm9EVrIYMUG9pFScTY9NBwisrjLvmYXGVeO3oxDOHrFP2aWGB
KRTTL0B2QNmWj++a52GvPnuIhgUhDoe2pEKpZ55aRsQA3eRhZm44S3mnG4m9f4YDViYvLVek9yHL
dz85p40cctNfzB925Z5E9aj21yuqzH8KivD61s3aVeNxmx25kvnM61foTkP9LFe74IcV5DRZ7gSX
60m8DAcsJxCK9CtTEuIoyjIYywctX4ZfceNc/iR0OL8pFtC3NIIGCun4S0ziHyNErFyg3862urQ8
xjWtc1zCheSO0PDACMsq1jvemrnS1kvy6hRaN6ASCKM2pgwfdO9eYeCtSS1UX6jCplRyR7YBlSnI
xhQu+UTDm981HWnrEYlt4XXJ/Wi+/HezvTFQQ8EvVBaaTkhJI32QXyxUlQ4cAZjZp+iRRe7wiOue
So4UPKfLxeF74cF1V4N2MT/lWJ3H0IglcAWpcG4waWQard45LUrxvRZYvr+62lTnbFiggbvKVhZK
2oTU/g7XddCrgA+OsXqS+yJASamUlExIZoY0+0CHPsaZVMfHn1dcJXwFXwitApRzEYkl8caTYs+j
PGWIRdcRzcdZ3COUEXOY3DGVIrdQHokwvtXjxOVrwTtPIT9AzzuFUXhz6evDT84Ogak5sszFpjw6
5m1LmphLW3LkHQHrqt1JmyqbnHuD5jyHvEK3tHgBIO7H97n5qzHNfFKyAQIxDY374AOf77c58jv+
rqDfHFLx+aqDiOrmGsxUxNDgF8e3cnzATCOysDvtESClBs2mEaeTvjdvoW/Frigglzqr7+uC1nO8
Jq0xqmb1YtzAzXp+EOb1yKKCiI+mlmjMuCgz2THUgJsDJFTyDpV5h67luGOw9mlHV/GfARN/Nvhd
qDfov/gt26mRoqAxPbQq+Ny3J9rGVc0knKCdYXq5Pp7C0biSkP48qjpKzuPY7E9Svj8Pqo9TRqZH
JdIsyUAyXa1s9YXZj9S4paDJrP22iAWq9bXzn3Wa9a+tJri7SFSU6DISgNM6NGfSQrxR7uGP1xil
YfqGzWWMgE7qe44+wLPlMhbbroeye7zyLN7esLVoxDFi35mqdaMXLW0skp2qNzJCPaoCQHAi/5op
tcps1rhfsS64Fd/JGQshD6NXSjBjdMY2h9DYObM5OleE6QzyEmDqw+8vER3xEvd6FfZNQE9neQkO
uLHr0yWI5qbios9NjDaF6u3COPgSCqdLR4ekHbAxZFakBTnhayzxc1CtQ1LTQTV2ZxafjWMchmP3
2PtXRUVl8MR7QtjD1sn68DMvs8Poz9VuFqD4/rvp/ST6CAiqiodR3fobzqph2kSjZjEi9wCmIW5N
PsornzkPa9HN74xFJihdyj0D+G7uYW57z5FxLKt3N9BsE898vWFbMNkU7PzyVg+csF8qhRx7zMd4
wilPPd/3+4G8mPKVU+fu8H2nQ964bIAwZ3w3KaA1uKVJPZWT5m76rYTu5Wlc2RBxZ5Pr+MLvozPD
QY+IJuG9jWcCD+2k4JN0bEOKPO+a3pniMy3bXthQMFzrmdbizjPqSzLJe6zqLn3HMUDphsM7hzX5
nxYw1JSaQ7Q5CE7NGybvL0RrvWHvh8CQLr/0m6xadbwkA1M3JxiSIqTmGgHrpdlqKxffZk6iNJV/
+x20ln+VFNUOOmKPS69az/YJrrZEBjljNnMdgd4PVMbs8qa7syrKqtVZ1QBCuABmTPQanUy6ofmu
/sYeal1hoRgh/ig1HFNpBDBgGheeLotRkKTD1EgB1E2ujqDIOj+ZY7GXNgwoFT41Zcwhx+LapA5+
GoQyG9JuZlRoTO5cTXiTmU8zKEfbejeb+vI5/1Xs+kGyDhYIfGtWsOZp28mveu12PZtAdadtDYpF
sjkA8XDytjb5xcWsSM1Bz5LiRfe9MGeddxwxmvGCkJ3evVJw35yPUMqp0ueKIx0IBm1zQyoHl3Oz
F2ESkahNgn/x0CqlqJvzuhLjsIYi5IBLIA+CpB/gbZbAbqLWUMdN72vhXAGCoZII3m+Jjp/4BjxV
7AHRaeczwd4Wrb5hpHpse0jysdJDB0Xs9ziXADygQWGNfdg9Iw6uHUsbtwseyF293J7lDJiQfm3b
aJeS6xQnhdd5zVCAS/wDxepo9bVkplvSTz7Qwk/vrsEs1nbPUJjNKspG7iQjuDKjz6ubp8g/F2hA
eX3NOma7wlfkDLlb9lxHxfwLiZn3oGqxwo7JajbvqYjaK8rpc+vugf5SYbKstaDWen7a5GcV7iBc
vvVS594c3OW31JWHVNBZlCCpEp/11L1OYzqakPNR8oCRIOwS/CRrSI9O5rwKCH3eYFXzWYCrs0/2
wqj8YOn86NqjjugLH0qZH8r19Ir+SgO2ZweMUg+gFRsU/Sgp3yrPQP9xe8Gem1E4ok4U9+KpRDXJ
4dS7zxpDC+tdmuwI0+5G4KmBl5lQd9xI3sm6WqQk1MICopF+dMrCA0FYc+cgOjPRpCPIIOMRr56D
zWPS30mvXShgYytfAWdTznY0iKwAV7EFe9GZXPrCcU2E+71mfS0Vyvcy5hyuMu/V50BSeT16vM44
ZcBMiOc+gAzxclVrqPccgnKWOvK68+H34/EloiuYK595NbhiT8D5musBnwoLr8Z4U1PvS1xuBx/1
NxnEaG6cDH1fyawr1dauHpC3MSowsfK9+DPn2kw6WBgJrHoAUdy00Ozt4Pj0IlL203qR3BR1Ht7z
8V/DeeQ0CWHohUJrRSoDqM+KtbRFoXLz/DGf0J7VEAK0mUq73EUqINRAm/LENEaUM7PLfXJHVuQj
3bk1IMTkczvNdPYq5mHqHgOsrbkWAORS4EtccaOkYYNWQ7awy3HszNTF4NVkBKhe4VzBqAZmMsVy
JJmwSCRv340XJz7AVPz6nSqFSDG2VR3kMlQ/33+ccKamY/HWR/vDU314wnPTC1qU3rkiaYTXQEQJ
XAlOcMoWunrV+y0UFgf4lDOe/2uBwtbPwJ3zdUf3MJxQ+XjLJacNSMRy8wIwZ92VezHfzmp8iaJL
BMa4T8Rmg/7dTf0cwD4Cea1s3S8wt4zbraJDPfJ3oPdiHNoZAY3wEL3bjAr+W1gk7PJhXPYV+rOS
+WCbwTiaYOX4HwC3Id7Ots/WqVZAd/kLEUwfAaFiLyy9fx4PIY4MJywDwxxxHS5lhed2w5BxDcgl
bOHypE9W3GosHN/b13i61XzaXDM4Q5KUOy9QcEQeQdZauGcYcyA68Mygwb2WjoJtg/4OSbY+mnhq
o3FwGbNnzVG/3iUMjvfqVEe33l7SU5eYBh+gSBUkGbV6QSXW9Vxbhx7NHDFGoxS4TJfSeuaNxrfy
LpJLhOuLsvjAQ6L5fZ1f7exdJqQ+vaeaWKp/Pc08muak//ZPsVJYGHRFJ/U1ALHQ5cRmHcu7Csqq
Rk3t4168lcdX9g2HmhKFbcin9eHF1mVhK3U8XjEALQKUMjAcWeuqV4Gz9MdMfgfUIEgKDIAAMqmc
InyOA3BezJLtd7e4h4Yxn4UvPxIyd1QiFgnt0z08+JVuyhQ4n4zFPGwQzt77S6/E1jKfrNEpp7Un
LiUbjpsWCS+gUqTePbbRquCVuG+oytu0rgDB3QSFoJ5p0UlCNMBPMtoRaWpjB5FxEt47jN8QWtFE
1kZXgoZ+85ltj6LJbI+wE4UMz+Husa9oLqHjnHe1lEh3OIvz8cz9iUVj77GELm+WrQaJ4GnVWjiI
MOUSBV3OjsslDLIlzvUATUcmtG8dZhugloaKrucN6TI7SDMM2IHzMISVQ7LM+VGFLdHHA8dFkhSB
P8dM3XM2227uanB7mqai9afBN0lsbnOQgMJB5Mmd0/5rIXuDn8LZoc5sKiFbllcOhdkY3L5MdsFS
La7yTazCWI7MshK7dGa3O+k2gP2sibjFtjo/gctoweTYX8A7JgZjCrmxunSi2eCqRRVasmTSxRKa
qT4Gnye3PMIar2n9VXZLQwsDqjtFz/Sg4HVYQ0xcWJlJGHkhTKzkFqa/GQA5j64e8yhwjyVa5CzI
ow8qczsISMD6lWiIQv0exW6fweyh9qeb+o51ZiKgAuDwXek9qYGTUv9wFBCEynjfEag8xBrOzyZr
gK6/OrkgPrQfTCF4/rrgGLnk+fKDX259EZchz1dM6zTp0Q86CKV/JGtFJyuyaL1xW829IPy4EBcA
Hurmben8xGp5+/+8jNorrmsdCwamgC+5Avupk+RXFPvmb1atDb7K6EFsBWXSx/octA86F907uf9f
yQXLfVd2OTV9uR68yZL2Jc6SVKwDIIXUXyjNfkcmE6Z6kAeaJAPgnXwv/KmZ7jJmj/VPWqOzJvkw
90SRxgfoKhvPEARqhKn6NEDyWO4UutRGCD/mqqC4lisoNKftnh8jUmJlfmiZe8wPSwxoeodpwxrM
RYm6Bv+ZK16DOwcf61SNIDXKIbl8ErqQ8vAZF+M257z1RSP7QHDR5b/0kKUCpQedC/acAoeptFhx
aSRwZcGc0zO3plnHgWYXDq+wYVSKOtUUT9XRjZQ70iMDYgnSxJXrD+MrC/1tvFendUKtaFnxTV2C
neck7Snl+p8yV8HyWdTwfRiaNc9nhmnOFxvgWID9S1wckMMmXrbIdnfIK5FMU/ERmjdUUafPf0Ug
2A46eBXtDjJS2oPhngXEIW9p+RhoscIzSzamyHkPOd7eKqPF6dG2Yvy3oUP+vSKTPdvwiXLnc8WR
cd4raA5B9l40h0m2B5K7NwNwwA+uH1Xj0KDy56ETCPwq3IR2rWlMjMOZMepvD5GQ3ENxnChIlTfY
jUZzKAAgMOtb1M4kqNrUEZOMunyW6fMTwmfyCmIMRUZ0te8omeave79QR1v/HoXJkva2o+p9bww9
uzUcsCDRPcm1bF/EupMZFSLdIw6xQmOSpIvrZV5FHGBKrpS6Sl7K/ZxUw6s9sSQW3wJLvDNzCTpx
5trT5jpn6mVubM+P0kaGl85fMYU+xCNJQvItiJuFygGlG22fGwl8St0o1iFZWyPtl66SswlY+7dW
MOBBWTOnLMhlyedb2XOvOuDBoUL9WCQNG+6x903FCETb8AEE2OJ2ssC3mWmbD9VPKuVWs4uXAcTl
Ggzy4ukjbCQEW+nJUjK0N8IDUYDMUyr3DURnniAZdB9auRfrnvQ14tDxVg6nd3Gks65qW6SBG86E
k8/bqSX7CLh0+lnM4S+IGiFhSA3jjBRD2BBjhmkAhmk+89rf4VdA4Igquou7JHs/46P5NSV+DAY6
rJBHgka0o3h1/AK84vmbtMZgf5GSZa0TZRpBUy2Q14R+DAu4SiWG7p6NZW7qKIiXAN6dm6y6CvUW
tfZkzgXybpb1o4xtjW4soxsG0xNMEv4c3SDXnxJxaqeWmUOb32PeqlDJnt37GgFFLBIvAP8i6fty
j3XTbokXPxYrEpwktlrnLpvT54o4JCIDdYLw1zIBTNJLEFTzkEmWTJ20SL1t/vRWb0OFU/akXyQZ
MPehB4qYxfyJ0OUcK1YQ4XC7VfNGh1WTyFBJk3EbGsK3bK7Qo6ZRSl8j5u3P5oeWMurpFuS0Vz7n
yhsW9NNJ/M/WA/JvW/eaLpU7BRdi/aY9aWsXo1Zp45F4W0RXHE5pfXOF59ixONxHyEjnuNzqpZp/
SfceqFAGtEUPr+c/tstLwNtLMO67R/R55PEtofFQNjtPHIOAMqe26nXbVcuszqXWTkU6pNxKDOka
2ijGCVe6S+adnYi7I/GUGsFxLFJJRQONXeUtzjEfXAR9OumtD8MEUq8LH4TNvEnSjFl+aMTkjoDz
AWL8lToqGioMlcAdTR+m05rAguZ6CmgTpim8dMxVqA4JF3MIjY6G8ry7tzd0nKXwJy97+Hn31Sfg
SihKs9qxAP5Yr3kl7AKviwXshjZhAm610gpfWrjwUq8zCFa7XX37z65i/LxTxv0CemGJ8rLXl54K
5XbxfFH0VZuqKgJpjwV+TbdP2g9a9N0z/ZwNsg132R3gnpPoXf0xgQlLUcRPDHl0Kk1bcU2Gunz6
LWexnL1hMhhpj3hBV+IYprhJ4/K1pfqZM9tK6Vg45v+NCBlVDvX0CK3CQk1U00sJyG++LAXYBuX/
EUYUfPSA3SmYnz6w1ZnkS9VbtyVccSj8/eKKnQ+BqD4k/8LDd+lNc2HJoEHGjXskRustnHm6Nd0E
bElSfmCtLLUwnGmdZKbTavgeJFfLGND0WSk1XoKsmLEroRkjT5aVACyRSYk77tazpbJ3Po/zMXVB
RaX7AW3/+KZe/zIXvXIaJvVRPHrT6ikV4ZhCblGQEIQYFQT0SAORxxZmK3BFssE4mp8HPDkBVvKM
QxMBh/UTNslF/QQwGkePIFHgBronwepfY68ZfnhdA0NW1i0/V65vpKZdHdoqzkL898ASQK1jHfXg
Ua0rPTWIBeQDR72Q0tBvlLIMkDqE0yTpN4Ztl8koKVEtt4dGR1Bz7vM31HU40rVEhzCNZ9mYjAYN
mjQdJwuzvJlU+C5ks5drN3qalsIN6U5I9dR8wILseRrhFp1KXBHNiq7v6ozNuzVLdkgkn/bnPB3F
Rs5cgGm5bTGmGeR2xp/ixVTDKMcLqZuqjgqKYVCHo5aqwEBBmi6Wkv/7YO27S7symMgla9YGJAo+
bP2c2EaIH3jxcvLRMuVmOzGS4Woxr9GqhKduujgbc03C8eg0jI2WlVeIs7nYXYCc6poyGtrgT84I
L7htuyscoNU7spcueosoddpTCKZjWFcgmse3RWrXSqZTYqT1d55UFrWiITmkwT50IXWQA+LloULD
wY1o3OTWhXk9myf/ixbQD3bqPpkEtmIjhVhU6LCcJEYmErj10+zwgCrR+hqxKps54mEGuMKaGxS8
w1I7fxkpjWL3+TvZpv8EY4qShQw5wTVgudOIEF8DaKvLFngqyWlo/0x2B2H6BAr2T7N/SRF1kvZb
XCShX+cOvvRIRrb5Ayl8d5DiE9S7nXPxw59hTVbFwSxFiZaGXo0ApUzMhE9ELZ7kP/KAqrv/VRLp
ZQyK09I4fHNVbZvVxHqUw15dN/bnXzwBpPzf2yZFjmnwhRZJALIA+mVmWHKV2g0NWJPwr5v0w8Ea
xTX0Dn5twYv4saS931nYxDMJpwx3nBZT0BrLCkfPOP/22zVFYl/ZvQVaW4LlgvrzBiD7KBN6oqbW
/w556i492E4fo3fJj/fB4qHU6bIyIBJCuPXiNDsTlaUgT/0cuX/6FFLg8RrngWZgoCugXW2UZRNw
Sv/VG/ODRxl9QHwqvcZvs5zxbM5Df6KMAHKwLPpilws0R/l+b/iuiMnRNMcsPJL+bWy9US8yelF/
7vGAxh5+OSxD0XdoZuDlqa7Qakch9zqoGhBlRJ8CfkhamIue/aL4lN0pfH5CzO3XmP6zbHQguOBz
buKfnJLjtsO6PAQUvbgMzCY5yqSWerAlOx582BK8OjkIs/0+ZSoADeBlTZAm+9z0zqu474GNnE3N
Bsg2vz7Gl+dt61M90YGzCtZ9gN6ZZ/YRbnRl/dOteroLIBHeugfREkgm96yrJ3Hc6Amr1wsvJ4ei
UZymflihWBWJ+h9q4ExRLavMXiYlK7IlFhnNKwkxo7/9xzKa4ahAm0HNtWwuXQwvbAM0xCwPEw8c
pBglrYwLBIY/fbCRsExVdRIGQpOBZMk4TWdgOQS6BsjBTZqRCgAVp+Va9KXs2H/QW4dEgbZgssBp
qWyODVMvkjSY8rjC68jbYoeEdEX4+JDNNI/KlXWUhLgZzD6AqCk9fBizbPenZ7pRvDQ8+Vrjoi4+
2cWcAL8iRf2q0kW/xuaKgwaY6/DjwY2yxINRSp+uL140lyS8RxZN91SOn1iKTQbG1Vbo0vpLvq5N
WlCg5uS0u6Ccl18nT+6TzzvL2trBo03w9Fnw7aoiZ9AU6ivq8mS8XXlvf0sY28+J831y6wt5m3Ye
eAf6ldX00nd6HpUlVHUOgmeGhSewpZcgDs5oBmEj2iAMP9+RzTnsdW/mvvggrtXXHdLCmOJfBbHj
tRggSAIyFRmmppq81hxpBqe76irA9QuLP7lvmELR84NL09aPGZI23EiTrJnMnA5G4DKIUUfbSg/d
mz1UnqrQ3lF7PpUnZQTS99le+jhYxBOr2Agd2cCvi1xZ2iUWUFNloxH0vuIAsFuUFOtybgPfY3Xu
PmrVTY5YXt76zyVFkdpMhTuc7LvaVzsXT0DsTR7218QT9pgLCvkgJbq4JQwz40bnxZZIAZRxGWm5
AAaRAekbxvqCRpaH6FQYBeFeXFv7qT2LhKMstQFmaZi5ZXA1forIBnub+1vbyrN7yEo7pn9/SxJD
YDCj9reiX5Z1q82aOp7st9IDhj//2Xo/CXgufe/bJXwZ5V2rz7vb8Wi3pPnjFxy3++ZAdi2WQVLQ
Z45QoIqj/gxFHGJf/4HraL83lqzR1Vwrq2FlGAV2M1OedsFOREsL5iSZ3gd2zf/huEaazHg/hIBz
3188mlS3hWfpY+3G2F7FuMObJKHDUbKu+0Ya7rSkqb+Zeo/XoyfuXGsBv/ECgaDfpcsxMT5FIWMS
wofj6pI5Nioqi6h0kYo2b2Sc/F7LLb0EtpB3U+yp96U+9Olf/pRwDUW2NI4lbgU9+MuhZBdJS2dg
U7JgCX3ElfRo93+ZRYBtrvQx4kndW2QG0Fghk3q7ioDbBesN929L/FrgSy5u77+NiFGZIXa+4Eyo
Q+0Bo4Vg82q7PzbyZki/GKiA0K3LwUyNqZCbdHtGeJdkCFDwZKryTDiJL3yVvrBO6oWPHNDMJCa7
jeiEWOc/gP26E43vUvNut8ECj0ujDbWVMWpvtH2xcNxvrxO33TqlcXsErCAbCylLLJGMsxNpBRru
kD/Xc7ifLZ82bWtDVGDpNuPkRmUOajW0IVz5+LQwuS6iRi9QTLcDPBL9R34lIBJhumWlX5AYJfvA
FY5pF3CNNQK6l2MGEUcjNX7IGvXvdA5R65d42tOMMgMkL0+qbOKLTmKj2f/aTjwtkd/Pci9WdBlg
0pIPcZ0AEXmPts/yKKaxiH+cQmhuBku28Ctohdzdu+JFMs+6grwJh6FH5lmt3Y5BiUXZsSaIioav
TBO70gHUFY5Wz4jmi+BjMfwIK0qR8bPDJLAdgSTmUxc0TSCXPkzWOY9ukKJRHBTmfIkLk2Uz0oJe
U9U9n2PNY1r9BaWT0+uf0TrFvF8LBzocUj/Q8JkQzTGtA2n5gZ8/RCY8o5ujCYXkL4Irh3phOwnf
MvPM0TgSuGFHBMYkgaSF9pRy71hD7tidCJwhcH9uvBQSjqndulAMoY04Dj6V1aNB8l/4m7BVLypW
qNaPWJyJ081oOboQ7lt106MHhgjvikhgmqa1BcYYVFwJ272CsEb0aNRzqDArM5znEaR5FyfQOEYj
5zykmenK975UEGIeLiqbebJksHlJKPWj5UqM+Km4/UzDuK4+mLZ1ICNw74/hnn4OKjetMvIk+NiQ
CewQLFqOcQMUIcOAlhkbJ0T0coqJ3Q0FcunwwF9uPmzChLn1wrXKMGbAA73dRZTGtzz/2/z4vX68
hXDQqbajoo+T0BaAgaqm0xzIiiXtLwKpJ2+udoyG+63Zs30AoF0tyumSnWJzo7tqnpzzLhJGHUHL
K3oHQCIPOXeSLqheOeI81GK3Vyl0DMx/GlOSIQVAzznIHeNt3pDce1BVGQxrhHfIuooYVXIVBit9
hihLXud8UtMT/fWRxamN6YM6MHu9cVr1s52zKHmyMg6Ca9tqcEHBeKH70S7ov/VGDcPovZUiYhaw
oPwvN2CbEJr8z74OSS9uBLDtat0yJt6fMWkUzb5mF7/KezWnc4MxP9NQ72ubnEwVCv84ES4pBKSb
GQLPbDgoxl8uB9vz3pDqLGHOCcVfu7uvkqi6l4EQTT/pBUWjlM+F8NvloZ0ScCLA2r4N+7BekL6f
KhNDzGbXFaxJzZ4RMyXRyd4R8hNqE2M079r5SZJIQ/OBrRMUkdtBLaMRc/msqClTQIG7W+lRB5zx
BBrHIzOoKL/WCm6vtoBH0JbJq9S74nVxuAia0VTLfBTOK2z1LWKoAoQomIW/1YHWjhCYKJksfrCn
ot8Km23xsBVcNuycnQGNZDV97HWQOAQe1BCJ4uBshuU7RF+6cHrhABpnvrb504QzM81aY4OlE5a+
ralYxRFhTibKBjen3/Jgk/HBNV47ewGSIlkK9xYox3Me2BkqTJ8GtqIDq7nZiRZ+1afV4YViXXYw
UyNtM6IX0/Cb/qzEUuY4ar8h9q5iUYOTqwmKZeRl0Oy6e6GHy38YSKYLt7x/mhJmiqi0zHEL3fpK
3Z4WaIPgPZTo6sWlbAL62O3f1T9TQzGbWk351JM5a/yGEuPKAmsybA44rn9TxvMmVp3Y3xO5DaT/
u5YxOohKyw/eeoGZ4hlHTwEODbrH+jJLe8MVh/Q4k4nysXgeK6vhhOOaSI/RpqjeezYW1XPlTqdM
afC+5K3JNilIIAclrogfZboJ6L+m6uy+LkIDu/L04OZhGWphX/1HjHQd5LQBA9GaEv9QNTEqL43S
oKGukJabd+iLlb1OUmjxkreOHyfxwwI5eD9ewLZzNHRixzd6kPhlxxBRdqIBipe+YXKFmGFTUcJU
ootiF+vxTJ7+TZEHIOqbsUPNaoLKSVo8sguNzYJh8lrESv1w1OmDoVexz3SrjjnXc/GK7/Bv+0uc
AIhB63zI0x4PZpGbErrWgt9so1KFQASu3P4NChXLJxEm7Op2orRqYlFexke2Jq3wrpoj/qCqtMl+
iXtPadWbg8+wJySzYr2tnNM597fHCWY4fBXyFN9e3DVV+gJTK7/3KeKXo0ve7EgRwPMwLJpuZmu9
o65K+0yuSfmX9CHpczLX9Ozw2u+wnqKGUdNwOm/RTappnV9dh7G4xdEqFLJZHWljuUKMsF9Dwid8
ETUwo3s0pJuTxYApKhgoEGP9IveaCOZBVsvRIsr5ci6si/WPnKfvIf2H4Mw5Uw68BsCDp2pT7X/g
fY2jhGcHT6FPFgt3flfy4wJMkU3FfeF2L8sBajPjxmFLRBN4J3jmVxbYbfHqf43KP+i9njjV+JhA
HrBkyUwPU0yYbl8MTbJ7YkPjrqd21/KTsuvF+f/Hm02ELRpOwj1zrreMRFGgGVgHUamUP46jJyPR
NGWFbmo7JL0jyS97ICKXfz0nQbGAQA1XRsWOqkmbkhp/9zh+JKCLMqZuDR7atXfRhrhVkdw30d36
aTtahKL2gXson1tgOJC1YHFtqwpQU4BNX96QGEUhqN+jQr3IUQhUPAO9crvhrrH/yVWm2l7VZTBb
qCb318GLmbTD4p8pdPGhqg99SJAhP6C4oPYfPvKsBSPc45jcdtoaJJaYmlY1lonN13KNKwLt3JU/
CL1lFGM8SoHRQBZtnVsnDU+c296g1vz5a5b6izZUF7W2t+VvqFHq0TMq3A33p27dyyZpOPqA7tWP
3vHCyTCbDRxL8FRI2fB/sejcD0DGFGDZjttrYG+lPCsnuu8tzDfp3xZHn1fR0E/79cSwkz+4kn3n
ioIxXdgNFSAbgMqilAkTQ3+SH4lKOMQp5ZDmjU8pGcr83316pMSCnaefGWStHI5E7UPwuV/448PB
l992r4t1XozHWU0ews+SagqP9WFgZ3PgLTvt3E1RRsIufBUImFKq5iWqg64fXHk+T7VsYMVouvMi
gTw+K03zkZBz+2Ssu+Gr6gF4iHUTLRi/AVOgnXgPGPb3mOn6SoEFC8ysXXbHMsOIGT+tu7Q11dms
l3uD8+ttreXB05FZBJgO1nC1DPkhx+4RciHkRRK1Q+/Q+vZhDpXEdAW28/nDQIwpPgYpB3GZbuCi
7QIsk8U3YITDcq36BvzFj0fqsCS/SqTD2k/nGN5DCuTT0COlYEiOPoTybxnTtc927HuccS71XUgf
mM1Mwjk5hXlRsetKalUZc/9wrn3MF3k3BKf30D9EQrrFHKOK9M0dVRfvQN/DLBfoD4A7zlRjPKEs
0BPtC6GHJOEZn775knOrV5Mk0k1IlqHY6e4bhPxY0SfnwxClO4/5gku2pcVKCdH1fqc4XNjFDkGp
S5rl+Q3Z++Iy7eMZDljNB8ZRb5w23CPOn2ktzTybcfH1pliOdDIC/KtoxUmnN0CWtKX6dZaLyy3J
3fc63RIw9aWdDCqKFuAQGUNVYA4vL+FWaa3Xtxg6LCSOOLq8/ti3MQxOGjyTioqAl7LNwgubqTGc
k9ToPgjrNxevxj1XS7wFx+q/UHnwiidWgcHksOPy0GtN+mIbCmGZXIiZCtYdRguhsUhje2KT5VQi
ytqUhFmJgzDzJdQzShXR2pOkPw7o6j1cE7YUU/9kOQbRmilHp66mfL5KWHYr1fIPk9P2vT/cZS1A
EzIf1nQsmxQE/lu/gW/SNh1or4llncqLGxSvwOLR2FgsK0bzC2FLZc/QqGeYTdgcL/GK8vT6VhZz
j83BVtkUq47+4yspKClNosTsyZ7NIQHFxaA2fXf5VSAtPgrdBFnnxGIORCS6CU/uSWmLU0oF3ikV
iNvND8bVZYP1CiQ+OSO62QD9x15fwWZJnil9VSmxfBOeRyjv5V+FEZOlc8VXurLGXsEN6oE7kYGX
n//knZ+5ikoCIg96D2q36g3P+M9wsQ9iCeU9SSY4BmjVw30uJYAVrZWJ16sA0DE52lgtrTjcQw/p
bfA+JOCmdIGWX+X/9DD/uFo6v9v+8YzxteN36Nc+SlCX5I9F3iCFQlCIIJ4MCX573OphcxXM9n6x
ynBLwEdi1nP99tMQlNoAGpN98KE919b0CYsMD0psb9AvrtIA0D+uJOAr5A9+awhrb1kdGvb+G8I3
n0dI00AbQqUrW5ogKUDLIfD2DXMkL0l+cmgvII175Z/AMhEgDMNqUGdTwGaRpyyWDvcExWJA49Dn
OHvMSyS5wOKLIzFZBg96ytYtNEs3x5TEF22Yt9rqEjWUhiw2Tl6Kyg9Ok/UZXW2JGLJojj5KaHsm
FD5fbw1AOVGbW0nMaqL25HcG/isiiErz0Lx5nA0S+Dta4dO2UB4MkWgeb5EkO3K9qtBJn/GBUnpq
KjLmYcSRzzMgCD6DzX2e+0uvGl8A6Sa8Ww9UItfNKPVB5t0ufcyDxF0U6lJwL2aez16Xc8nM4bg8
Nu1Y3mbGguY8IhB0p4nV/yMzA6MZ13A6SVHNKnk4+GK9vqyUTlGjxx3LM1J7/vNQlpbcs5TYD8tU
WVbQCl8hw0zMRwLqQKfw/wGk3ccvSZ3JCcj/Xm6et8HkPEMGuqEN6x8xzZNPWZ67+liCkvUqSjHW
4Vj3a0QAB6ceVEhQtlXU29k4esTmfxxTYwr0AxF4SqH/uxfDpdtf5pqxpceL1VFJvSNczK4jc080
jNqcWCHyoQkeD9yMwyj8HG0GHhHNz8I/Chd+pLD60IazI13Q7svKVKa+qSsE4e3fXq2Yj6VZWdgC
dAWgV2Iz726Z8ciahfXTmfJhSM0IgIQwloZmZO9AYjkf/HyuoO3lsg6SsuCT1RhXL5Xe+xenyqF4
65vP+FNGx0d+9ciHKTEXlZntp1yqoOPGJxS+nD1QoOnIRwskhdU8LH6sSdAiXeFy+iC2eSlOFIBv
262Nc4J0SMpS9kixPB3F4GUPnbBKWKTPUR5NOnLUm8eKJ9aYWQTlzaG7aX5TWxMr/Vq+uxJPx1MY
IoYj/XtV1w2KJFmwOhlu5GloNUwvF5pNwqNGuFG73NHjppr19p4Rhcl07QnzuoFnRF0+/ZhuraB3
rUUDhx4/fPJzeqIaqv326EUghsCg9TyBMUGf2b26Qh1LagR2Q/7GZVSERHIuyOkSS0EN5l8qTQrg
JignnugxapwzBGDBG+68oOXtNRI2xbNW+yCsiBNrk+4MLihFgxQ6/MGi3iFkRLcDpjEot9p/ujXx
kMf6ovUEsZLG4R9mCsLDmk4fbX8uVc485UIANzOnyFM+sVoWdiE68Q1HCwUUcG3I8jc5fX0WSGhT
ejVI18DXZu5aEXh4to1YcM7V7+815yVERvwsAGYo90apJn9QrjMRnT1kZ6LXWVAx+qvGSwK74/Y3
f/DUBF4hdL5poZ5uadqAGiw3T4lbv87RlunjixsP0NTqAmyQDQugnZXQAMNiUYJ+35M7aFnQLKN/
r672HuyKs54CqL2tXiMB97GV42JD/Se29p/ssVD5Wcg2RlrtYs7YsuA8eQ1dbBAU8691hi+4uxi9
llqAEYut8IXSoQidIl16XFrPcsHvLnpl6eCyldcoJuakYgQFeL4kwvUheNBWEhanfPkLBb+NAD14
6KLV/F4tOlwrcTfc7jExSzSOr4eUC9eYPtYNjWLNJ5IWFs9CahMEHl4cVYkxiUK6Dl2zied0hfxg
kC8F48/NJcgyP5BLqnGNoxLmCBHHE4DAGOfpYUbqd289vfjc7Sw068aIpkdXwZXSc5hN2XeJvIBR
gtl6hyR07x8QRwHh8P9QhA4NJMkeiMlyWnutitx2DR8NTxTXs9FUHBb8M7Z+aTq/1xEkboU7dCnP
pp7Qv0vxt1OdCAu/wwgaz04ffEXY8xZ1/XEQfVD9taVipDpd/REIbQNApQJiDJVIyYDhVuvkO1jw
34sEvKidwCaXCZPUOjZDsvk8JPufjFiHYepNJHUBeJII3qzVpEqyDEaKb2ZQda+nNx3+lt9qLgvv
KxXVjcvZ0W5YDK3qHOsnggzK3ychAMhW2r+JNUyiWRxLxvqB0pU6xsTYKN+85TLPlMA6QkceVr+N
/A6lYhvP7WtYDMPMN2Zx2WB3mTZ8LEGCA90u7MNS4dTKOotpYcODcmmDyUCl5GEHAvtL9XJM/wmF
fgXPWhB4hzn8qRyhXGC6G3YXmczgZqZhmBzVYr4ULk5DKLiGD5yCU/cZpGsRYegAzj9tDayFN554
wBNxxkYw5uIkVIV7i1UOaEAOZlQjUFVPCC40+9TUH4rjpVyANKVWpxLX9dAreRGcrI5gpq0IQ8nG
0+H1DvYChxeNSnlsPZDk91N0AhNt0hKQIw9U+JVNbbLBJi+2xTWwadTUAFgzHZEC8TsrhKRfguxJ
Dfacm6spHrSGrnixD0DFi5nQzjlV7U4T0ZrW09Nr5OC9BO0A5iv4AHDuvREUkitj8SDuZbW8X9Hu
v6taEjbUYlVkGfzCi4JQzblyaKvfFyJ/uxPMDb5IDYMi5oZBUlD2k2bLooR4LB+0na699fVsk19c
zR2YJoe29iTdxf29pHY55QgdBY2xeq1pcGq4lFT6MBKMQkC+LPIv1GU7SY7tvVEU1fc2XgvJFCh+
omCBteY5AlPxYQ4o9lZd3iQaOofmElQ26mH/GTAfqlcSScu7SzRKWpdH6Y5tFcE5Cw/fQhZanyMC
XEyxjrB+NaBl+RNcPiiRq/60Fe3tY0s9HyYLjK88gCwAyyWmLpIzbLFzAMWQXpZ+UOnf5y3hyyKi
hCmIEbMSuKHbR6A21y1UAbQYL4ZhTO3BCOuLPQy0LketYPbKb0td6OQ8ysLXIQRzmh+KTjbl1JaF
dQl/V0AQzeds/BORkXcSXVd2gwojpPsDmEiW9eBPGA4g3tQ66TphPjuN4LuFcjBek4E7npROCIHz
0hYGj8WTWXJOad7x2f6OoUBB5hWHxkmuHQljHg8nuPkf+7Ed689etOrWg2i/8mT3yVtoKrn+vUe5
U7+u8c4godXUijljkwWKgmlxbUl6fW0Ys8XpP0yFOffo/0C9cwVYo1a0u4x4hZ15o8jLMUH+aI7U
G+VAxreV5nQWI+TN3qMVpwuc1aKIkFYKdvdrc0MWf8X2FtQK20MVfb65vEVxLiB7gKT1vkWpTl1X
SetkwzAkmSLy4NqmsVAmOrMWX306NA0LY8rOcnMDUJeHFC4reWBzQoeXsLD7rVTkDrfqJR1IJ0AI
zSnV0QL94ZKc3BakcXAR+xdN1qKUF0aMGeAEZPAGx4EZhgiqqTM3WPSWbujSKZKs9WtMbgUqHmXD
dLYhpkb2bG6RhPWjcry3tmEdvV1E3+zUJjN8cXkDKn7l7aq3wcqSlQLSyTDTKFcJkCrN+79RPlXb
3wYrVfRIwqchP5ksWtro6JAG73LzLalASK1xd+Kg074MKw3cgKu1F1RjUn49IGYG17Q4W2celdiP
baE9MFyn8iirL/Lc+SB52jFhBj5ThdWn8Uwk6sSnHfVbxP5ruegJYufyA35o+3dEYsQG8UyMa8aj
YerCJoKB+7FHqOvaQNo+iNf4EYzCbz9DE6vwXdi227TVPXK9A1QmuZ4FhqN+MpMY5ezTgicH0oEn
8cOqZcovM44DbYJUV2dJtniuQKrtukwrW+Zz5kOkaKDPpJnMhfa9iNGO6UG7UUZjau01nQAyWFsm
Lcj3oVNEsdNGrT6tDMeIyJKDXkrs8f0g+4b7vutNrNocLZ1wg6tfK4CB7cWXGOJXZFKcrwBqYV8d
KmeLzs3oIp+a8JaDAFXus4StwYZWSggmooR7kQZmc548nSQjAP08QwNH3O6dK4h8f6DTr2peWQil
6z22CRiBgRmVLPHr+M6BYaoQdzbgJoEZKAPaII5/gtC1GUj6xCdcWOoxyM6XNyRRX0MMsK8NbHT4
pXI2WP34MQsPcKj2p0NYtlmOznnLNEsuORSXp4d9yui3sf/yXQ3LLWP7ktf7TUiJtXqF4TClcRLh
DZmO8xEsiV5dcIqN6iozQ1qQOEGuIkXjHNMiRpOUt4MYUwPMbT5CRCxgnWrL7RkjsYnEaRRei7l6
2HDOaVA9wll/gSMrlawZwg2BWcjnenMkfXS1s54c2JgCbPHq1aWczR0DyyM8ezpXFVdRuLSlwd+B
pyQO2v1V5uFztsosa96nZ5qz2snnV2AxInMUM/wS/VfKXppL8DiNzAA/yFBRr7fAOf+tYSwas3Go
V5GsBVv3tkDsRJwxDEQuK30LzB1s16JxRIbH6nAuwhJ1BRCfWS367YJh9Gm6pDrSyZ79VCnQ/aZY
ZIVxT3/bAVaQKBf/Y6uG1yiZQLbvJN8TyjXP34WP4pN9/Kge/DakFuQZ6xgxhOB1sgVKBl1y+wg2
pMafmGbHLPqzMP3IfcigCUxgAK6DjLgZiqX+QFGCn724p+v5e06M/6uCh868XHJD/SiZtpdaG7oK
TPIZeRlqr1MAI8WJ4+9sM9rYVgdvNIsSTH+lyMELJlxjNrwMBaALwm6EmV65kyALd/QLeyI+q+0h
c6+YAzYx5ns6ngHQ7cP5Mh+X0rFlbiOgagRl9VoJ2/JeKUuFKPhmcwSdviRmGt3mIbFPoR+kKZXn
Yke+2NzOeEjtMEZzXgKRIum3eGECEtyluddf0jMN6LY4wWHHi/SgpulcwKN3a0j+IURcUjVIXvLb
GApbQ6QiE5RO9s0J/mCtu7FQ7RCmOsU849Eddxy5Syd8rQpuDWPE6mkoh6ff8r4y5rKKSkHPVBrf
vzg80WlGt4UwOCq2Mv10RtPKIVTHd39VJx2N1sAfagS2nDhEl1gF9QI7eSBBBbwQkFagNJTAzv1J
5DYxlx1ksOh87GpQWYVIzV4tGhqfFI8QS8wV+Vw/tP+SsmeFWBcsQLcQagb8jC2DaJ6YwGiRT40i
mw9ZSfT2c1OfXZmN+NTPZKuIkShofwQ64NSgk7iWQLy2loQTQ9jdkAFixB9rC+bfUuKnO1Q5byie
Wp4Y1QJBp5g9yh+73MSmSdXAA4vkx7CVd6e7ZlP69DtYIuUV+h0OlIruVZqgRSKYGvexCY4jAyzC
gyRovmRlJVncDSxBpazNEvWy9FDGi/hwqgYQFp+97FMEvfe2fQDnhqN4b8kwaKGRXLY1Pu3ipnVI
qQ21Ri5rDZ+qdknLFC0OcGrSSZ09WkFIE1auS7ZsulPEP/KIM/U0/jH/ouDhfj+1fLwtgdL07XIa
aeGC0iyJztfFxa5z/46NrwvgOW3p49/uFL8FKWaElgo6fKLQtF2gnHR6paIViJOv8LueKjAH2HMa
wbpy8E6/6fgCH27q+PogR8uUaSsig1EGhUCqf8KcXa/365Q6e6/zSRjdoJR4pyz1Kc3s63BnJyiC
xHIBYVjJ+k+AfmjM44SStMN+T7+Jam3tExRQcG+HXSP/EiBPjzbQm1yWPFityTgyg34tHOiQQGi6
0oa4bOYiM1JmkgZoj7eFPa4ll5HBoI82a2l4sGVj7fnFEz02NJvMHoswlgT2NyBz9Qy0RA/0pmD3
T+/oqu9krp4vOIzda1D+1ZtIH9PTM5lIbtt9cYh069Ag0vgLyMTReY1INRt5A0H89nAZzV3/z8Ya
JxJ3zwFab3Jes4UHljD+/JTP1w0AlOcVbB3IMgt9I6F8Co/bohj4uhNLp4gQw2qB/RpBO4v/ndrc
AHNmn9ACoY/Kd8eP2AJ7rnBYcdaSF1dKqpBEf7/ZjJu7QKUYqaPo2+xdVZQUchpPyJjJ2WcAAcDb
nXt4L8dimTNpAxAQIferRnZd6bw0RXR4XL3jI25ZJ2Dhe876FEZX5U7aIwy09CvhjliVx03i9oM+
RqIhBcthcMNT8mWhaUiNfEjZBqiTAJgnBEaNX33FPic3eJdIVpKjmXLiNCo1/wOg6HDeJM7vEDms
HvUzkKl2gXYdxNprHQVvv2GFbVeuEmvv3o4nFPW9+MtzIh8SBa+OyeWSd+JMThWbsLDOw9qCGiih
ghb/dqUCLe8l/3VxeY87zdzOF09Yv0RvicGePcLNoADTdAn2RKTD6FFesStulEzcMrzphpZrQqcA
72PJ+ZxihiWXOELcdW8HNDPK35mKh0CtLncuGF8ytvopWjNJBmK2JDGNoyWk9FrcKtQ7BIBoi7PG
qpMmMDM40k9N6LKPSc5N28GCbMdYkQOaP2Ds5+wiR/2qJaFhKkbb54Zd1ZcDXpTv3nDP3yMQhNvc
2Sp9jjFWeZjpyL+Rz4QzBFBx9eQyQvdNt4ACf88ln+Yn0aTkSsVhyk38gXPa2ucek+5ahZVHUFC/
/LnQtBonp1wdYXzevS+MOZXobIbBI6MiJZqedGs9RoUIoVZ5A55ir9ix5SOG7IrpKpJ3IeGAhMqN
jA2ggylnIrST1+vjhrdqyk4XtsbWqr9F0DjmrYCShKjDQBlSfuPwzlui27OhtxQlq3J7UP9qANnm
62dx9i+Hv9BkGQQmHYhC8tB8gEK1Wa36ENcjdMUBAru7NVmbj6A+5B0Xr2w6Gda1L48Mhq8xzidI
UpDo5By4bejlyVt4u+yZQmH65Cpsj70/eRA9DkOz1x/RBVEwKraNmIk1mxNscjabEs0Umsq5yC93
lzg0Sx4me4P1qs9tNXMndsoAxWhZYBdWn6wX9416JgTHMx+uQ4DXfx1qqHtD2+B1a3Lo1OIma4o6
54k/2dOnNndlxQ/RLnyLxUHGXTsLxleWInJfMYZ4Kam2E1W0D21TkUrsq2TxobbbT2hoxkVLuuPJ
TH1IMhA7/MXqTLTWi4d4jgO1uJEjDk3wWyntgn4p1vmO2+wXufJ4PWFFlBNt0OosQ60Ld8bxPY99
tZtA8/hBsQr7vMGKBVuAv9EH4dgO2GRPvf+FTMqTGwq3V9pbXn10S9r5EZ9WsfnqymrtuA5JrSl+
JwlYSjobkIHf/sN3JRCPKmbOYz8W3V5a4etJfFUvWfPn1IVZPafTam7h10Rm5PBqqOaPlpLPh7w+
tYIMky6hlJ2nbcD9DroIJFjJ9HaM5itNaRPSdPRlIsxUqk6bnH92tl43n6Xj/skQXu11LIHfTfx2
7O3neXr5j93N8h8xXn8kIPz4wpeuLr1SKUosPdvJznxoe9EHQ+LwTt2wa4/TLLzFa7hd3R5IL9dD
agIM/kDL4iq1XKBeM664Mn6E07C9LNXyK2+fvGf2sDxj5bHw/XwVrm9KZBixrmkK7rikbyVvy0TD
Gg8Ok/PTLX7n8sF08cALxq+qQcfavHX38J+Ju7pAHIH7fdDTmDtl1cJIdeYwVJacQ3gOH4BX7NcL
hJTba5clEoXq4sUKpzqund7oFWe7z1PIfyq/90zAMkrYkJTKrv+Q7OrdnHyY45g+maWreiWWSweN
97Cqima6jFjXEVpyX9s+lkOMubK9n++c+Zf/TGIM/C938BTlURzOEW1b1yixawrUOeC0BT/h1DHx
MFO8KBSCYqmzcWQ/ZyhhsshnQtMEK2jbMatHGXsSLXg6WaC4kosBwb8BE4xap6p6is/vsHMkZEcx
yqn6dynfWUECpDSRGwE0z7Fy/EJIMfbnbgYFZir4uwhbsU7hcjCuPGVYo26vmOm3zZ6CcfxQiCTr
yQpYsWMiDDk9hmBymzM542NhKzRAWmjVEEx2ap6wkJ8nqb0cC49qQ7IzB3Q4iI4Wm9GhaWVwYRQt
hHAhLhMYSVwAT2Pmj73Kd+jNdHNBoIdr+aY5o9hWQmhvOsz9Jk9rYEWMjhZK+OAK0z1gd25bU8Gt
ZwTCTT3KycgMiqed7QQW8wZIcRonONqHthuccYpfO0y3RwxFrxz2/zNchljIyAok9Z0Jc4TJQE+r
Rkqrt8x8ngVtkZWm7jrFdx+Lf5iaJi9QDUxVzXH+jQS5D9qrnYzNDt/J00y2LkHyAQHGajnRfWlW
ixb7oCw4uwgHWQ2pc6RrgYYGTXV2wvHyFImu58TXwhefNBrSm0qXdPoL6ovzj7KWB0ES9W8fOwfW
9tv2t6C1a6STbQMR5Jjcw4LKk6tnofTqFWP1SqHd8LFwcedMpgysCZpGgWx/iNYsxpPAmp/JAzS/
ZQVj5jj1BZ8aIVJxtYzZt1lq4wbKnOu6UBRmR0DWuyiRCwY8fXLq/IiUICEw5htZCnesefWNg4u2
C5yxEvDqN5fBhfTBLFw5UkQODInMm3AfHD5wBxTQv3/NV26fd9YrwfUM75FkVOdNKF/OGIJQursb
+jEX5JdKm1ZTGhX31ckRcAd35HJhmefvUlTqrMORVvUHxAnB0bIqNRESaRl4pR8XGwxcBVL4kIi0
pzljU2q/1s0aKB8HZcQ9zKLPuBcIf1C0oQwqES4FXYyh+YLIF6f1Tdi12CyGv3idE9so4YxrqHJe
YMbxkoWsM8CHQ08At+4wUfoD78QsRl43jvfGAdsboTbXB9zStcDKJzhCmOa9r9/KUbu8xHStohiA
lhaNyHD4H9nRweI5Y5PU3z+/ykeVmcBl0PJgLewv/LVA9OdNf7g4JAZfcU5oFtZmiSFAKa+Jh2Cv
220QueuXokaAiKm587bUxST5rjfyHzEGykISbIPGD4fEK3nIYtEw0dNRyLzkmIZ0HqNjFR9D1oaX
9BDf8z0NK7IIVwo3dKyVGhgf7HFK7j1S/KQTtHgK4uhuB39B18VEwOuAUWWVFquiX8kUDzDs2sWg
0iK43G8bFiQ4ftdI4oACCZ8mv3G8vWu8HHGRomQzQj/j4pI5gQABELiyVyUaeLIodrlGL7iumhp8
CzOic/bffQUR7LwBcgjE7LoP0D3FbX09UQ5Jw+QQI5taRVsgB0egqT+oDRcaipxZGsNZoMgIuKAC
GgXdWgTrFOvB0/SLE5zJ8R/Xcg9TEssxn+2qtZIcsdFySlca3BiEam/SZQ6WMIQnxEmryRVv+Bsx
nocbKsFTjVYVNRQNOCxpNp+/SAAXtrQ65UuEhIEhBvCXc5+lHHpLWiUdRwCacWWPBznAJ9fJh6WT
C78Usrro7am/GI9gZye0ZqNJa5TeRPRPsaFK6FUACHNtotVhGe9kO/lAq6CNsDQCHxn4ghQf8phy
ABU92+gbCPdRLHmtFNU25WydiNIVk5IUfPMCFY0gtbuS7+tVdoiX4FmkvWh5hOzlnz2lhjrl5l6Z
oqY8E6rZqLNmeI7Iujf8+pY6UQuLVc3K2zGuWS0SsQjsJegjK7obSZxLtluScR08eQ585A7DPMct
A1c5BpKAlpC1sxPvztvKPMqKsZ9RaOQ17xE868tA1dQL2cYR4xa12NEx/tZv2rSjf6wDyJHPb242
UDwlKc/VaA3cN9P3MBLvH95VCRmgZRuAq+a8hSoDEgS5RMDsN2ApbvuIzWIHR2MFHlcyFrizQW0m
OJt1p3QsnwvKIG3kGIwMl0nANb1gS1Kvuynb6pzyN/N5uuAzi1PvC5uT06G/MuYrP/FvNlOuBQ6Q
mNAcaVo2aF+IfHFw5xFyES4cWGrILT6T7jLfaRAxewqkKQEW59TnJXeJazsuDcSe5a2B0CWlG9pg
Hrm6ZUOp4g7Vikt2ge2/4aJy4oC5omRBm1iBxVmo5Prr/WouGNFXJluTHVZ8x77054H8hZASpyNA
WaZKv/AWVyevkh/OnMW0O8wy4Fi89N52Xgqab0ho8Vk/syfrB90r9Q6zgnSJtz3ZZMx6SCWpF14a
c78Kp2gapKX4+Xl53uAt1+foHSpPvmT+fVsP2UdlOU9s9zHqa1ALw+j7MFQ4f5bFx5WEFoMGNah8
z+rmjbEXFApXBBKqqTDhGzT4J8W5c/UsVAcBG60cIyKDBR9g9lbvzHGUsqCPkLnhj8go2D2y/VM2
nLR6H5fTkewNY+yNekwopbbBWJlCiLsYItQh80DL9pLVSECinioyp38uPpzi99h9s+P5dYwrnKFC
ie759S1dt4JzXYhO/M7MbRCNqFR4hLGs46JBL3a330h9tdhk9aPKUx2I9pVXReMafZhFgYFGVTFQ
0UYhWgN+0Ua7mv9/zl+ECE29tMHSCYygAxyB14Lg8KGnstUkkxdpLRztSkYx0ZjpVHT44zgPT2i3
C3lM2mHkk8NDzOPZ1hiwurylLovDz7XguBWXZBTq0n7XkIAg5R/K/luqKoMJgmtfNMnu0luvY3wq
bRw7ikWIRr5PfI92mEMs6X8lcWhHieJ1aQvit16QkHlwA9MPUVDAQU0d1oONkzz9Sz0G4b1vxGmb
noOTlSmxk7IohaTiCaJ4WOhKv3TbNtMLZY8N1dyQz1EHmbFCBl8E+tcP5PjJWcTZ6NdTPo18Q9qd
ywMw8k5U4cbAdeDQr+n80rP+L79vtL7n+Z2skss9nWW+2AGlX9BL1sA6zr62MG912UPfLmf7qHVW
SeXfLvCX7G3pTMusED95WVhMthv5+TfDrF2t+vRHDBZHI3rGVuyDNhZJMaC7beahvATaGKqj6k85
tV+CvaHOFA0fEK90qY2XxJDvAQe2vwFSqpC6jZma+lw2cpFFQqJjkZbDeUgEvS3jQCEwWIinUjOS
F7CucybANEdeMDIwJNPl+OkIlHMFo8IjoXLjUFLYm2py6AG5KVUEAb5061X+tA+50tFm2U2zUSEW
94BIE2or6p9kIjddlYrH0ra44Zb2zMuYao8SrbiSR+pMI8a773hoPsAqNowmUVJ9yMhZz44QlqjF
73d/o4xNgJl2DWDtIkoHAO3M0q4k68+/nmbC+eTZvxTseSXQCM5rQlv3v8JhZ8fkYArw5lJF+1tX
nPQJ4XLk95IY6eAmwC/lGyW3wvfMukSVzJHHEv48B/stdEZXAu9FlcQF/OL20T6RHb9qVhV0nndi
R1EJt6dZUiQdHKm5vEbNEvFaN+uoqjYNiqSTDEytqsw0FXwWTNvrHiJOgDFpBezvBTourWrMEhxA
BroqsE9UGHmi89ea19u0yLiN22y4WM2Dv0GWa8tAVYUrzPXi3w4MX3lYKTvWQTyBbtfvZU2d9Yv3
M737He8TVaLgvoEM7ec6a69nT1dA/13ZDpvjqkUu9jLjiSLmVTTr3/yHhtOVUfCsmxrg7ctpQD0+
veNS0SKpOk4MIb3TgKwd6fC2cq/dArc7UgI1MGaspXZjVxnc+c1+sO5o8o5MWqyKrgn3t8AbMZRq
LjoIEnFhb6tRT6OcV54Lu1CIq3A+f+QuikHe8/A4hmQXI5Iya9c8G1/MrIxAi6kF6ZULQlKx1ZKl
mD6XhGDDIsXHieB7gwJkjoH2AIa0GIIb4XviAA3DRcUEDUxKPEjJhttoo2EDIoyRoeKR5kZL+jcI
9qyyw7yf3q+iD9DapOUSTeQ5Xr5MM/Iob89+KHDmMIl7QOhPlyOyMdPTcTV/hRVUKaoOj6c6fw/w
ad6pIQKQqT3adBmGSebC1Sc4dPiFAyh/+hGmF5k2LT1xCZzM3Tg9zQOcbp26xoMQwLZRhzZ0ywSg
k92eaPkDmcYgrvKlmo27zb2FwtmpfjAo5l7dHeXR8gVijfOLMJoLnu4J+XFN6IijCL+Y5o7Fs19l
DGZwUzJadv9THyWdiGz8LoYzpLwzaZI6MLabEgm+oN5FoWBl4XyKU6j2aP0gtlKtI2YdY6dp2t3S
Amfu9mkIwSAl4/wLawU/6fWGf4enopUIFgWpUZVvW/qgpRWCYA0hf0JtCLouAesmTO+9sLAovjiW
EL8nR5GeuIixHohLophTo6vnaDuhjvFjq2zoWzBStnfHJcdG95YrwXNmzThJRtaXVOKb4S+ppT9V
Fx6dGNt0MbnnrcBE/9zUQQ1yZYvozzPHednrKLvmkuVmlDamwGM4ta2x061NzA+yk69gPwrQauTw
8N/YzC62wCYdgliJB4AhfxmHjbrVuKoZK5GOF1jbEzyuFboAoBQL6nfMa5oyllHdeAB1lbvqDvt3
bNSUGitBZ8XSpJljcw+7NU1lMAqNXN+KwHC1oFdRsH8sRs1lYs1SoWfdHn9tRVgladKXp/wF4Kb+
twYenBJNJmy6006i4+cBfYg0jQNLwEoLt4Hhb3WRbn9Vva7SCGr/qehBL788MtJ/In/wpzlPGvKS
vJbC4l/jE8ETqaVZoXnbA5M3xw5n6mOY5vQtXptiQPgYbPQsvetlMWoEPpgoSLwaEo/xfRGAriVF
8YVEDATSvX49Y5b5Ht4HJfClCCx2cdzni2eA0wwxHcejBYj7tJRR7u6m+Wet2PQIQyZWFZaaf0aT
REI7Evpcd8mgVZKmcgRRUn2UguNKDDf1c+pnCI5MCB8HA8jSTz9/TvwAeZZ0ZX47VCXHaGecEsk+
I6qPe3IjgazJrdhb678mHnbSfS+kS2ZOQXOQ+YvdiMRLfa8UR4bwIzX4kXiPkd2dRsoJXc8RHcWc
qMsVai1voJed7r3aOUFSvwOln9je3CcLz975GM+TdZ2xljhhaAEBFUgpoxiMRRxIewl60Ahf407F
d+Mcm4LwZnN8i2p/TFe73NG3oP/jrJlH05Th9zRwc9bWWU7J5mjOUuWRshrRllJjcN0Z/RM+2KU3
Qtj2WJANufZspy6lfG1nhM03xuoLHwtqwt9wlhbd64p5VxOgOZs7sPdlBxWwc1MCJwM+sweNJUGH
X7aXK/+gOWLBGhWhFsCegrs3vcBwCVZkc+pMeeaPk1GadP546DbalucI9CPylc9YOoThdr6BItI7
vtT+N4kZGMd4SWgRkGFyUHC7u5En7XoHgd+QKQSFMfCHZqq9MaGdxZEVqhQTwG43VsePRyddzMy1
Smiu3+v5AWJzXt0LwC2QdVR6IesCw89EvV/aYm+TwFJoRuh2tojLeQ6Y7OIgfj4jXtpRWrnbatOS
888DHybJI0lFgy/cLhHMSfGUF+uB/m4bsV+8fevgXK4ScslhzKhkj1E5ZYGGHFrkKGNl9hddKxPV
qvsYFoz8QUxlLbANJq/5XVoHeV9eRWcTyRKyJLACqo5QI4wn3FW3wzMZqTY9ZEFZfVyVctK6XvHo
Y7liT44B97PkZnJ/xG70dUuaAcKzMAJiEtlu3BYrMii83WIMBbN3CYqYsH9OSadqrhTmKheYCu0O
ZuuABz1nAJUnqYul+3KxrK+fZIIOD7w+Vq904r/RsTwSwkddhNq1zQDU0f15FqAESax3TvnCnY6H
3SfvcntBMxjbHKc8W9xOIFPDtgetPbF3B3S20S73Uakt7OtfQPcY78rD4qUs88CV1ak0DkTmB1kI
45cY8zuD8gzHBsEG0KfGUIBP+kuOW5Uf6GCHfIV4pGptYS+qHosmSFmzzyvv9lVIROIGhrt7BDl/
+lPeo+Kmp4FdDECL4pLTnDWMFK9o3e0I44kdrq1lJzg74OprKzshHJJHmVDxrs7TRbydaou/Mg97
lMHlAjz/CfWPZetGQcBTFVpgN75AD7VRotVXpWgRPKKpoG/LeOLMcbaZkBzOY2RUHOynyasdqZHF
F7O+NCczfeZM4OjpfjS7KCPbZSDl2+s9aAb+VcgTkKIzr2XBSo5BdFjhSAWrM/fEi3AcBSB9GIwj
/rgP0mqH/D/yRB3WttJoEedWLBuHoYzcrmYbgmTM0RdJHWB1chDqdrJ+yXQdY0zug9/pr+rhTVPU
ECacYmZ4gXAaly4cCwfGUBYgxco93EqcQC4eGdfmUPXPINssRhlrflnoF5JEZqNxB2UcUA8S3PWw
id9BLWM688rx3Zai+2MNRMM1FlGFGBg7j1UfODSqRwtyRYUuGmLHD321v7usfW/B+ui2hDzh/Ecm
uwnI0ipHty4+FroQGBr4utwX/EJEl1VrKQ+MWnmMMoATl+EIXBfQ6P5ZmQKYvzC2VG718wYvsvfQ
bzO7uOD7fwuNJqLb/R36Wt6v9W42EkH98TSvnZWjNFf3uPH0dDuClicNaz0piISiyfklWbgu8TPY
hqNrZJRDbPaBwmo8YfCNTdw2hTMpz8FvB1BEooyBSLQDEDILiUPTlUE9D6lcp6z/GojBCKeui3Cg
r3wPd3fPGzgh9KWtY78VTcurDfUWMd8ZqDa4xAi1VjVwTp3cE3DasWgtNMArbhjyAB583mMIf/0P
o2/AIfEogFsOLa9ynVhRXvQ7XjBP7bdUYDycpuPQohotIHmd7cCFOc6qld0k6eD1fqQJHhxV8Pj6
cEqSZM7y0Gl1h8rAzLx4IrF2c2HVBlQC2VUzM3nrerBJscc+tHHBvJDB+vLiQ0RZYXzp0IF1uOGV
yibclaGkVFa24eb1QyJD+gMl8pmrs3JvY5HLR+s4oC8v0Ibb9aA4IzDUdx4fd2R+6QpAnQT0KGsh
fog8UJY0wS+jnH5v53WVej00lgZLsHPkAQRYPng8n8inXq3C+5HqkrT1JboavqyRK65ZU+ft12IO
NIhTJ2PTv06HiRQaAKV+nKFbGJyrMUfkHdqQ+SYHbK9JxlunOCkS6pb9rzPsLYZnT5C/UvimaNvU
q5TyOLy6jGgLeMgZiDG5qzBnDf7znVhR+ExltqRx0xpITy5tS8pltovbXWoNyIFO6OXuC0D0MrEp
o2WeVTGV3WNMUKGhyd55RWTDYYofP6dndTiEFt/WpzMN6FzwoIKflEvZECKfD10iMoYZBuLizV+r
5aATNWlyHxqOGJO/qzbLWTvQeK7S/xwVY7TOIzQFhKESBKPWDPipW4bm7473MHw5ff0QTopmLiRX
NWSRPrHiHGPmn+lP3yKbw1fTiJ2O/6vCf5tCZPEVrdUywUDii6I//O8cxZJMlItkBvQne34X95NU
mYnIYrNxBgCG9QOnqqQtsuX3dLrRHOa3ZqRmsJhwlWv16ti9TxHPMZbQ9z+xUKJpFFbBNtN/QAcM
/++JhWgI5Xjq1jbntxufbJ68o4HaXm+BtKg5y1UyWpebc4PeF9XBQPRhHXqrLDczU7L4VerJGoQo
irSL8v5tXLMApGwMZC2NDeJstCu4SqGnv7DU54Wbnu9f0rdDSup1XoMsiZVI5a7Gi1RAjaBMl55S
7c09V79wTBL2OZ6DkGwjRgQgQpUoZ4+wIWwdRV7BMqGDsDn0NIIJ4MSc0KpUwposrAOngVZ/NIWJ
kuNqlQvls7YvQbzmRjzXThVDx/oG939xejeirjwqYKbm+juViBlZQC/mTGe+jgnzQNUV+USXwwRQ
rE6X1VgrYJ+80JLxO44UCD94KUHHQDACzDuv6mAI4cvRsgc2klX99PS4aEK+uPfRJK5UdzqithqW
tjj5mYoVl+n4zoFkymgmkA7tE/fKlnCA7f81LtXuYmITjvBsvucKzbPOecoNnIcqj6+8EFmb7Wg4
IFqqxqwUW+KfcIt7mAsB0coJ8NoSM/zIUL6DKczyfxZ+G7P1J7Nx4yPrZksyeX3v+qf8vTrDksh/
A2padptg3H6JjHUdw+mUag2jDJtKmQ1/JYRpqXpzji3Ijq2Vrhjge7K1lUOYGzeC5R07cVIsaQiz
Us/mpdO3c9I0p1uO/7LmpnU/yCSTqJHWPA5fRWWSaennky6gZ9f9w7loJEfa9Q5EkcKeITzJ/dYM
NqvL+N2qEKpZ9Vn8Qzqxp4ZbHlEN6ceIWuXJlNwJ9U0olQ+leTFvWwW8wePr1eaydb/uLax80DyQ
Md7sUMn37XWEll1kuWMFtGfC7cJm7a4qUSxvuH3EYoPHrtJJtfEf2WIdClIOp9vELwvDpEa5eYJQ
7gYUikdo7xeNK5nAj1emD4JhaSd1TrNojJNsbmCUT4MWoC/BpKLUGQgtZFMp+uib/VI1siY8Ukrv
rnMcADW/me7d9EVfBrP8IlMxCTTpYeq2oSN+t4tFraDn4AYwo0tJwXH6LNl1KrI4VuBoLQ1yY3qi
N4lfubADV4uh27Ai6kvny1RGKeMD+Q1JFKxuiMOFIa+vnoj+8T1yLEdhpuSHrnJkAUwvr1j4d2O+
ly8WFfQrGUDo44MRuMRMOl3GKGFg8Tb7U9GN5pRuz8YGmPqgQywfbppnFNsIxfMmeJU21trVxwLk
wRZD13a6Hckq8xjMB9HfEhmzzXK165jyPRmpHko5BV3wFnks3EvfOuJpdlWH6LBNdP49NTM5/Znh
Wy5NmUytH1WWWtweZ2F5f3mw0G2+FLsbaIFXtcPDKEiNf5P7I9w9fB0E5C5gJU0Ck8g6Qh4ftCNX
4NcVOHOpFwCbiHSD3iYb+XxX3Rjix0aBtWR2UNOpJRmefX/J1Ir4CmR+4aECTI2MnFQgIuaUqYIk
adlWTHJ6nd53AnMwC4mJRn3AM2SCOEEDt4hX8jTG4qTSYK4NTPgg4ULFCj3oXP3yoLDIuAWKF6eW
Axt5Lp2sJGIqD2E17FCD6y4O9AtTonn3hHngcV4exrWQylvELeBmdxxpCyB2/jBTWgEQEL+Z7owJ
7D9Di8bmANyn0+sbmaC5RvDUR60KeznZPkn1w0esvOM9OqTGn9HG96TSaDiE8uyeet0dDd1sAbff
NO1OT7M+b16jvOUvk86OcRcxIy7q9RJCJFucmIdRci34zi3mxbAP+LN63kN8/+1ay1TMd4IEEy/H
38y8wuEhGyMwqunqkXvxG1uOHlzU2zv0RRWssjDCCMQ0Kx1hKCD06jiRR+0Aoy259KKzcAi1zNEQ
MD/UJSxiIn7ZAkY6HuGzEGPgGskX314dg1iqw1KvtDOO/pKmH3xzBIrX3l++HwvgSeJUeuphUG8Y
QVT95EwKqnxWJ4ucoA15xFmKIu3Qng1i5Y53PH2+M+q2NytT7vALqbNbtcFD6/wwWzRLuMyx3M7Y
AP7m5itVrEo4prlylTHeNz5A/m6MNyPwJikrVqsPiF24wfHFAg3Vs8um5LGIvXZycifWJn6HwVgQ
GG4YEFif7+qF7x4ESwZUcHjMSRRwAozYFxwJi1cs/noZyBLImw9yUktTjjsRiOQSlV+dtW0DB6lp
DTZOz8sUbn7QK4EqDGBgN6ssiY7AJghX9282g3buobynv0nDv4Y/x3CQLAqs9H6p/9+PIsE2zQrK
eIu8oV5hN4XQ3HgjsWczT2luYWdbnqNB0h86V7f90HotikJBYW+2mCSUaZAq99/YxLwSsrprGdF5
+x/17q4wD/lJkcDH0kz7G13tuyKA8SqxRo232mayW5tmrZA1E+GhKm0i6aO5YBUcUNyWDqSzu9Bh
VqwmpuWbn8HkIQEZ7GvLfRetgMar4dSnLy1lLfKFKG8Y8Drab7jIyUOFH0I4iAqqHhoBbDCW7VhG
KN+tp5WeXme7FaOQ4DpHVsXfFDV7Ns9K2Veui3TWEd+ikD98GMPffvwwxSEw5wECj6ZLNwUmBW+H
5ncNTV3WtMYesebRUoWSFcFDOl8L8XdmaTipwAqTvgIQf9qXGqFuNgLrKAW0ti4AUwDpKRTNSvUx
ZAV9CStRkF/1iZK/UdOINBCa9z0Qu7qGOyQjN91GxFMsagskaHJVO4/wWdIrjx9puoSAxIXbyXRp
apgk2UL8oG2zPO8emmhMt1oJLBitM2UFcbr0Ihh5o8wIm2mQ0AChDQ0oYX4Wn4TGih0lw2VbKODm
OrNAUg/6yz5lQVjPkMeRES5CJAZW075zumIlvDy/jdDP3nYtVjJ4/wSL5Ns6zi9G0qYQnS9tIS/F
Oyzl6oIPl4N7/e2tl0JU2WW/j37ClM3ua9ye4io1+XWzUaAtTzgdCyvNRctSqcQfN1X9nvomsE2H
sEj4ImbgW+loHxRotBTH1AR5g2VbriwgfzK7VTz242yjWKSUJU1TNaxZHqyTijrSHGURkV37HUez
uBhiL9oBxSBwdBB1Ad359d5b2WoGvJXrV0QifWEEHKNHYhvsOJAAe8uJSBnKhwJhsVUPeMRFqUeW
Oo43hWaEc4acutO4LpuVixnWzy9nA+1OAPrBHMlaOt4CYKFxwdA0IHvI3E1jxf9eE3h3BxONWt/J
w04psWwLohBho6lP+GWRNwf4xJ9VO7oCd4P9Qpqd3r1/ogwqDmznmbsr51WB56gBhDfrN9Kd+L55
axI2OxiPtGLEELnesQJzCoVS1pjNqzQSR/dGox2KPOyZA3DqoNlxKV+kUtvaqD/1yA/quH1RPR6t
2HBsIJuoVuT6YeBqRGEuQ5msDzEl65IwVax9ngOmVRiNM4yJ+onw6kwciGkvF71z9NVzMVKlOHA0
qSREsT2xSSGQ1Ub9WNaOraZafrGrIsvhVa43JgHGZn3eGxntwj1Lihlx8qBURSpFkSXR8l/IF25o
JCVSXdDd6PnWXn19GrHY070fNRIgPEKpXO3amxhLlWRbJuo7x7qxNo0Y5IlHXAbhWbadyhM3xe9t
yGv5dLmifBNisvAHPIlpBFhxVSfOTBjvEap3pUpon7NrFWpG8t+ydzQJ1C3G1EzSNUD6tbcZAe0D
y+fwtpWyMGdUYOLZt0ZTJH0Gff2nD+dON2903cMAPUYYJFKkBFl6kQnyY52LziCjNDixGwx8Vlyh
9Twxvh4NGhJit5BgHnGt9AJzrupq+3yVpbrJbit2oQPc/hyn7h5rAT394alD7cJ0U/SDgWZQjJQG
H7mMyC00+rGFwtwfT10eApzsyWzssfxfYNsA9/yr8DkVQdiJ2lXeFYHCkFe1XBZ/gRWRWXkzBAxJ
XtAkiDhIBRs5++t+ZA4QIlUz/Kb1LbE7BSs9mq5fig1GHG0sT5ULCyar8f3GHfNa4Q2IbWAsb8eR
zYSmV2hpp62Bt+fOnDOBmcEThiF9Ijiw+z4wqwOudORmaKvyJBHraUi1ckCieh0j/x97MxCxtcdl
toaBMQXeE9JKrQRzGlIpikoygP05ZnJwXLR/VbEzvtoiKyimc/J7vuL51SAV6IIPoPK+KaSYs0Fo
OjcIPXvr+DkP1yowJld74jJbsK4zUdxJEy/Ae3j7kspZoWTbn3jrypBShkBUac7ADNnxrTIKX92Y
CMHpQzKsaIKaQvwozPHNUovBAjXsuStmffO70dV0J11EITOjvufM8Ew8n17Qu8FKTkJ21Pj5EWu9
UYTT0bV59pQehp1npQT/ly+MLsdwIJcOHO2m/uUWBpdrTt+/cBH+y1PjyJSccDGfwABYFsB6VMkk
zMQ5OFMmJYQ8YcCu/0NMV6DxWzJbcJARQQ4APHqMYVqE45CkEU551HOgrC6Kr7lwd2ZM/WIucT5N
zTgFXwIZNa+fPuLyJiJ/SzBTRt6cgUlxFdPxpYuJliFT4vqKQ3kRO1dT4PjPLjntZ0Z7A1X/xJCh
hvwj9R8PmmsByPhOF5pa7RaprqSNWNCi7zTwE66l3jcWYZ6OkZYiDgsEnC4mOO3GMGzl2IttwjUG
5e4uzXdqibJCHV/I4wV5aOrvuLL0KCj2sqmI0ZAl1CCuMjjP8O9Mi92cqCUfaw2+sFEvHwzrykKh
5huR4p9M0991xWrK6CCaTUodpXC+3WZ7b2/CxWRg0zZgkY80PNXKoUO0tEf3jrr4JBQALN9V1xly
fMiBrwxL1DbcUUqbBKyY7d2pyLRcV1o69CtHHRHm10w5unSnnScdAUaQ8mBvJ4qTuGwVH+IiCQ0A
xZC9zSaPM0Eiw6R60f3gwuXwjpviF1u1+qYHCjUbsRSN6hC3i0flhIP/NgZipd64euTVIdspKdIL
oyKtbdHHdI0OMHkUWDCi/LDIjTzIGeCiGs42zQ3oBocvHysP34MYWKSOVW3qJldB34arc6kRtYXf
uw9dlr1zLZZ8KvoA9UtWoWo3NTYueTuPjvRA64tN33me5zS9Kde4RnTkN7T/upTfB5BUD5Fj5pbd
hpB5S3rWc9py728q/6NhLkYIOE0dMc5ZFKHcxhmVPRWE7GBK1ykCsUGF7Wzm0jTNcXSc4SGI0A3N
V1D6Hdmj0eFVhsnm7EseNf3+RK156rkQZDIyjH6RhQk7I1Bz5i2xR/Xdi09IQt02OM3tS/x8KQi2
vhHoDtFIA3p26nTMzMBovpqzak1TGKH+S7HkTTlckLigtyGPKaWqxLRfHu3aqFabIcdro5eB87SX
kiOsDPR/NbDhJ8vPNu5ptA0eet/MrYN2S1LHVosw2XfY3WPRmppefzLQEcQMKzCXtIlNmHV1uLdP
314fTRTg2rgUOY8T33TjAcxCS5Q+YEGvYp6KmIfdNnbQ02ea0mq8SBovVtM0O0D04uhY1ogGEv0K
4pxszuQ3kpOWtWRHkAfHyTUm+hQ8271rTECykT5/tkFjXaMbNhhFbTV8jRn0jsP9dlRScgh1VO9f
HGE4gZsjQilZXqsMO/DvuE5fWh7NkoqYe8UkaX3zOtEtUGewrsn+60yhkJxPEhSTv8tGnUr7nA5f
IOzFbIB79ruL2oP4m14bmeovNMFAYy42hM/6GJtYzrYSZ/MoRooSlcKX6Qucp/lJfCvQ79Qt36Fk
ilxARdktU3zVytbQ+w0D0lgWWUbQPOq9+V96svGbPIdBxkgPcMr4n6Mak/4kfUlaOevdVFM1oU1X
N7ymu/pwZwWeGkXB97PZuGNBLhLvUSYVMt07tNfRmeONwDexPtyrOG2RENg6wPcVIALeBiFRhE2K
7EBRlMwmAfJIFBfZ8tMZgDkX8OrGMobMG8vCtEf0n23OnwihFDVIDXR5kPHmJk1Z3zPObcR97xpp
wG1YDVrV6TRJuGuo/rs+zuNrk+NX1fUjK9Vun6jjQhzKPn1L3x0/czwMwdOtt2gNPScFC8bFaqnt
YC1kKhXku8umILKe7GvT5lYgOzwxGr9DZL0szD+KBArYfXnjfBgjH4JTdW+ooqNl+0im5gYiC+oE
IHDq70MfWDDMD6O8EDiyr0lQvhPJKHZ5qfYFz5Y83LW28UA4cwdYiyAMWPESTzQzKJKS/smN9D5J
C2qW84xKcIwM1JGyoaZS/E+Ry20sEg0DkGeKgOP599LglaJMYAKg+WaemZMybZeEzD7WmKQqJLXO
v2x/ZEr25T5nLRr6CTVyUGTcKKGflxsvkkBKVyBlZgYUA2GQesXAniEpX6/8Jc0Lj9shBEMPZurR
I5hQa51kjCAgFBQigoAReU5ES1MgcGsYNztaZubHCKGpYkEiRKF6Rp9GSTFdrjrOZjZJOyCoqEtH
WPpuxukk6WsTRyfDI8dQzBfaXqQAkNXUAf/5m6eVtF3+P9jsHw6KPYYSHywE7rK2mQV/phi6P4z5
muCgZ/GB8cgjjSuVJQEYfPu8cZnuWmRQENBB87OTTjkw9TRTIg4xo6ukCO8HWjebKcMElZcKBieL
UE8fkJRPqq6Dupby/O6lyeW5mlaPgvuLRSdKIehs+sgUBq1oor1JUmy5XZy4dt+FuYj26UdSe9mR
HnPr1sjBdBkWBU75FpdGa/ILtu28hg+WhiQq4K/cYohYvUtTe51Tm9LX2Rg3MmhgzFXHKz8gAR8O
TKNy2ImsUYlEOGTO8y93XqpeO8drFcNeN3DsmI0ycKiM/6IMW63jfPRj67KFTftkFO/i4WvzUptu
9O3Efgjit1bmwzgvcUwMmDG8nLLfJFcBF2uCL0/vQ7Q0OMyVB6+yLWnt8avfmaNuqjLecktyZTYJ
bM8hRVMY24Gsu3NV1wmgfd+813sW6St9R5Sn3QyM45qUPe+JzBijyd7Nq7zFCqcFpisTDngrotej
dHzq7IMZ9gCe+idpt5elmS+5CSUOapU/tbAl5r3Jxqo1ZCEUdPVOAqvHLrC7pBk1BI49r/uURdni
7PzElexzQWx5vwKBZ/BbcZS+yFRr5SXMMQQlezshv0YZlw5r5V/0ZGvNYjxVZ1Eo/4TsSSABV2Td
jQhtBWF8h7AnkyLsQF2/5bx1aAvg3WzM6cHIwm8NTnHDXPryJoK4kLH8CdAZIff5nSsdQsYvXU9c
Eb9QECnHh34T65wlul5jX5drLZPRoIIeetTrxVym8+Fq96sJ7aSPQLkJSR7HIRkWOAPTVGQBNiYL
X0YvINQNwk7LI3ODHftMr7yJqLgGRModgqCy9Z94cIEPSzipPq9xLsTy2gmIlAiPr2wK0PUIT9EI
22xsSx3X5ZHgErvGvAGpXJ5MvN8nyCzHQhcYflGdVWrfEovHjA9DJdA2TPDHqFA8aBKg8rbjk4Qo
cOmAeLuNFuKUforFOdtqauSXxxgXOp7IeA6w4+58y3VHNz+kLFclXLl3lUVR0xIy0pIpiOH+DrTG
7HzC7gGvJuFuXxYjN8jigUU5jP7pK0tjvVZzDbYOMqn9IMX0Ek7/YvcjWmgpVmtXdpSGEhMA6Q9s
S43b+ri5Vz6wbYjLlFVoD54r8nVL8oGka+A/hUWU4MJbCh+EiuHTptevy4fCu/40VCFM8Janl3E+
vHoR83hCKwvI6McZ2tEpALjOlt38+E1A64KN87D3rs0IqaBJzKBRHOl6j8uMEQpwA5Zw0bIl8eyX
1ck1E+pAMh4jcZ9kLUKiop0ZN3RcTh4Xqsj2NiEF/pSp/IQjhKUorzNb2i83QE6eRIzOPhqx6T0V
6xNO0nZkhx6duTfMSwnsJ9NoMTxWe52KYV73ouiuqvdcCvzaWyh6sdyqL3dovjlPLKS9s0aW+BrX
TbH8Aonc4bdpPKf0woBm/dVWFbOldCIw4YsvzzlEhTExLCK5OFBeqRg6Ke+uy7t2Xw3sfwTLwY/B
PkBvZOOBZH7xSKUYRCxgIUiE8qNXscY5b9GaRa6Kqzm5ZemHvPiAISsZcZkyYcRjdbAKaAv/RZAP
ACgSwIHoYj2ODUVm4AORZHwCQnfe8gWh7r2ed6o1wJt2Tgr/GDHrUOIX5lw5atGWW2rpPZiAc2WM
TNUqQHoY8vOV/ABB7V8kJFxIYPIwYtLwi2qn280APsm//kGgmA6vluZOTmGpSHB5Iy0aCUGkKUn+
IuvDcthGQItI/8Rwn70rVjshUZ/Gc/ak4Sx0lpdOuZTfPDtM6V6IJiQsJxmt6NsXTL5IZyKqmTLZ
5Vcq7eCLhzKJ84R/evdNSepf7Q6aZIj/Vq37pi9HkjEPccudK+2rxaIJNdhUtLKanOJg5HAHKal2
HSusya+7IS6fft5Emz/foPiJG7nh82TuISBexHSrZH4yy+Vvz8LWEfiFaBjIH3Hd2p5eLJKyVOlj
yES00Dm5CUXs7FthdZYwEF3IDh5BaIPBhAZh/WtKAeZ4b3bpjxU4r/NCiesU+ilPn+2KBxo3Wz8u
C6sqfNfG72MrLjg1Zo+5H0lL/fdd1xwvFiswt+MSURT2EBLFUhAcnOSwucIka2s9vLoEDDuPdKxy
oM+Hkrt3ZJvzpANTFxUTnvr0NdVrLKRMTHi7LSOpWSg+lqBAwtmRVBkpwytjO4Wq4IF5rC8M4vRx
Z6Fsz7b0pMcFxSvNNiwoLO7mqhzO68kPQDx9ts4rZH7fYl/cqCWMVV1w6Xr5OAL5A5iIXPY0s/CY
WJvFI6JTf3YLyhxHv1oofXRu2sLZDRjhB7XadNLaCipJZDqXq3Cw1JnzcUUgrNtQyv+vWzkZrP56
Fs4Pel4UpWp6ezvjYqSXdwRdpN/9XUpK+sgtB4jKSCGoaQJmth42iDp/R7aoBBdjdhbQdl/m9Fan
8YyMICN1onYDhN4ZWKSb42inTfVU0NDHY8BKYjfPplmXpIxhaEiwDNBn3ONjwxRd/UnRYQtY/+7E
Ed28f8rzBxrW/QHVYk/6fcZDuZqN3bBqqD2XghX1gcKsamqoXMQKzmeWRoIkGv08hmD/m+2nzrj4
T/b46XhHFtr+QJIEWXmuLiJd6nAhi+OBSFM/Afz4IfudPdDud8WEsh1ixzmuOWQ6CIOQcKjzkZo2
Y8jp56DjZ6amm9+0EQ8zfb8UeKNiTWa3HW+adp9nO2C6a2L1pp4n7BgGHI3H5lYWnt1Ppw7Mn1/R
eUw2Cwg1lLhFXUHa3FfP9sq0P/9XyBn6Oc63+5+PRGdJ4vUBlkk3ewGrw8+mriBO9T/6MVt5HeLc
mAPvos0HaJzTDx6AVEJKaSoSKEC3eog2rLPs4eqCyFRgJyOs9vJk2Q8+DLcVj60PEX4rFnbulMDO
PQQX3hU+VGS0873WhhVDqa6SDr55zoEshfXqpNEzHj0atj4fVzSpMo2rhPW3CqcEJ4oCKNY4ewhj
wUzTnDDtL1gCZKnoi1jYd42rKR23918tyv0wzoGd/ktudmL72BpYathepboh/Cu/eSxQ/K2G2aAc
uw3gsAcnS8znzbLZSMobYN30dIFwpIBeAv6QQZ3DPzcm1oV5x/odtPwdODl9uV8YiWHGNB/1C9I4
ggWuOoOleefZGxWfopzlj9youg/Pv/9GUoHGntM7eBZLZFSP4bebRGyXSTzJwOLLNFZHqJ7MMQmy
p/WAP7Wm3zLcUtAkgESm7+dx7e+iO59klO0CBblJRTc3Pkv9+sfSKJHVw8znOeqNr9hfIMSrqTpz
pvjdKFplpBXaSDUNxbyqIyEAJZe8Vm89Sws7sDl5LreGunewe6R2H0ELzDm6V1Nnizp1k7yTK1ho
Pffch70PG31XCUcbDn3SZi/1hRx+qJnRH1fBUOgSgVsn3BvKZDbf+hjyJthDD5PWu6mmrdFABMd9
AQV7P4uOW001j/BQV0W/VWTr/ZdN2gbRus8KIhn5HOBvRjltLjY46JqrV6pRg25TRATtLFc92j+Y
GjTmpnf4bf0YewBW+Wau3HdUdqhvbB2MoqQSTpMiItIiv+ZMSI56tJklaeOPiKFFkU48LnfP4/+2
2i1aUfQjx8DEGx9YP+3pE39g6EZqYYOrR33+psb5SFe4N95cFFyLWg6tsvTGa52I0qyJ/111rkAt
gtgsN1JuuiXsy8Eqj6WpcBTduY3WtyBhwHgOCXp1EWOgYq1/djiSIaiaomvfcVMkxBEN7K5TnmM+
/20vnUWDJ3jiI9ZVNQ76uQYFoxctqaB1uqgCy5Az2r4mejKNnFwoNjqMtZhGC2InHhJaUmfahz3f
bkE8/QXsgPug5VLeOHYjtbzO86/Dz3NQNnTdifpV4CmFv3ztKmvrBM5U7GrfGBvZIMNQ7KelUNWw
/i4WIZTApo7vHsQ9IkWRALqaitVo46lVh9+7/ZtBeUTIkPsFiLto+h+OvgXe9Wg6fCD0Ti6dbW62
jnv9sqTNBvh9R1x/AUUj+TYgutn2FmaB1Sf+ckgbgbjmcoH4+6HeXUYwl390N7ZekuAkZUJH8ohf
KjilCY+e5ju6K0TW/XlSu+ZVXT3+8KeWX3vuk4+dZR+FE6dXmVgLiUZc1/ftkuTficV7wqhxMvdC
WzhJLY0n0EZL9yF8PxkzsY9AvTXV5cCCWXTuL65Otx7eMnIUAowgBZhKDIXli4d+keO0R39Qh7Qv
72ab66w03zcdjxhH03vNpj8UPxVpsixaUOH0oPg8dC0z42I3wEQPh7Yajx9IfC7HaeGAd7XSnNrP
u2tp5jXU8kX/20wQz6zYY0WUsYx+jruhbjULG02AJasj1CFlinBQugWIReBolSUL1MA7g409q40T
UyalLEYbj5ca40kQv0rczNvTS3dNX80ZwaMj3cVsDfCnr/m3Vn5dDArUzFfhr/wMImasex08Zm+q
PTpZBL3VxCx8qHeQq/X841nuZmH/kuaumBwbc+6iZOqCkAmMuZH/rNamWoSsSgFyHgxrPcdCBysL
064W9nHqFITRhGa+La2M517TD++DtYIwG+VHLeHDOM+KsiXAeKJPbKFbRbFuKMTzkwdoF98INWnt
HO0UrCjWGOwJgfW/OUL9IrIjVtKjLyn7s9NH1x2rj6HEbYWXP0vf8E6zLrW5O18MvlcFGNJo3hL6
5LutpioXM8ZVFGhjyuFj+/4tx5cGZoxAGMJZgGcNed//wYm4UhDoGhvdNiLTb0N05/rDTj1K9JYl
KmwBhJevliItdt/jLgJ0hxcjx03RPSEuLU4jMOYvOlakKReS27ls72NtX+UlJp5RlM8vLfnjqyKl
oTS4nGI8NNsslmg/gLe5CTttQAbMikOQazgcnka3k5Px4oUOoMi+pVktI+xKnu++AK5hLfQWfNTO
iYaf6Sz3uCfGOquESm0Zmf2oGMmFnXL7Jnw1DT3XHJqEW+z9ePjkZKXGTiCAkOikpJlpnLgDBzkn
nUt+QhrLJjPh1/0CcCl1F/1Q6ppx3X9+lH+yqdhothWxxGsMHHF5UubBhR/EZIWTwmYiliu2LmTj
WEmrdrp//Uy8Yt39kIJi+dIhPdQwMESnAh8yuzdCvQMi6n1q4QwXtSfBcmRE7l46PnrLf2xJG2+t
AsE7n1G+37HfPhyezUFfeFCxGuPdKix9RZVDXHJxp+q3IODYzI24JEd1SO75SN3ZoqdYqYZiGfnN
s38QXl4LUE7c2TMzSVcFV32SltpU9p1iIMHDOVZaf3OjgOrS4fqI+KNUTNVUXSXT3OCHLSHymwho
nhggN9sucJzP+mMy6FpwcwyM0YmilSxqM6vZBNcKon9+MLl5dHfCZIO5/rV4uf9Ob3RAHULJQvGi
tJgYtA3PMT7S/zuTGnrfFI7rb5gE5dvR0PFG9uv6NSKIhM5zak2KD9XSBecx0XsD6L5YQs5DZ94u
gWy1hDr3L7omGGx6X1vBQCAZEuRMKM43YTF6XRX05dPNox4VGtLlpWqwsd5oyNYEm8DlAWW3vYO0
eu1PRj5yeRSjDix5S7+Hgf9paA79JRmUTFTRzbiyftWDxh2S+34ZxOKggOWK032yJAFUWM+j+Wut
0kx5MK99hQJzhO5YBRegs3QiSPrvBvUC6xI8ngkZE/fkXtgUDpz3Qb4Wz6/1gq0n6TzaxXp9bVDt
jb3fZxsYwqk08ggxflZnNGAJSw6Tq7470URgAfvjpEGyf7483Tu7x2Nc7MwRyf/PK/ss0Noi2Raq
neE4DONPaQJgJ2I5g1Z2FKkhXo5QLHAJ4HnooqYlfSkoPBLFEGkps2XryvQbtQp/KEch/VfJywT+
yrZV/0AiGLeP7iOXLDUcaWuM9IYH/CgRkweYQshOxaNeHCzm94c4bgc/8Z5ouKiZY42t3krfvyZs
z0t8uAknZQEs7YJD0rTHF/iuReA8qGAFbrGSsZFx7N01GmBLmep9cH9Rc3RLjJJMhNKT86fRc7Z1
49CcCW1Pc5cWRf/dqgwe5hPxXV6RozkSC6/4cadhtNQIJw4Aaa1ZRhffKcgv2kCsXu6tr7H5sY7t
ytBBMsaqReS4CUP99rVhGUl+MMYqlNk0fsXbh7p2sz45+d/muHEde4IK/Ihp41oYsoO0WStPW2dA
Ek1dc/66e0N+2T2e5QVdP48aQYTT8rTu4CIghN9xX4bslZNeuoLPwr11dPNbtRlAqOz0pnZw4+P4
a4Oz/fibaCjiT/Rq0fDdISOr48OQT2WvZNgWfnUr/6X7p6MT3joGrE3x90zYEqBKplz+2IIkMA0K
eGhgCT4agqqM4KD3slRzXCOcoALlzU0iIBcsnvxXcjiWthrF0wFNtSLnsRj6IahBH8OGROx/n/kg
UxQY+M/3hboX2rhM/JWd+EZNmVPFk3Iv+rYLlFd8oxf5sM5vuHtPTyG9kXTeTsEtm/App8oXYYuA
10+VYb1Tuyk02/vAX+SURiPpVa/OGUw3aQlFTzlDbldU5k41FToBHcxwsaR6fO1wsqCa2/LwCE/y
VzazooxmlrNTRn0htErQMxq18PHw/G2R2+md2wuNmjKaYhB3H2c7yb07Xd/MICgGPew2G+Dd+4KR
mP7AychvISOHIAxXR3R8ZPiDh8tr6exVTPaKhn/B8fS+2tLxyytfwnK6rfcqi5JYE5jaNb7+s3B7
zgy8uL6eeREDGbjZPAcxe9UASNHN6jSpaVW12AKAPHXU98c9br55QZPwZ65u6jyCxNtYbHoaLTjX
Zks72pW9nauNgoRzlta362cDD/+Xw+HVLl2zjDAajms41jM77jLSWc+64FXfquGHrBZhuXIlPPyC
5P4xsHlA/lhZsM4T17/wGMRFfJ/UO55J7dfNCd+aX8082qkVlZF62hJjgfRfM7KwtPGlNc1ujalm
q1/5paJLohCNiHIULLUbIwuOX7puXHZrSsQteh/BLi2xA4azXobIWPjMUid3YWMNonmQm/mMDQS+
BklVC8Ssp/ts7AAs2RMHqJUEwjCKeJI7mf5r7IXzhTbNqwIyyQ/9xpQ7vJrRt75WOMFAZejnY5aI
Pd6NfuYcxpBitmgi0wDaRTM222yxrtYJ+vaQRgBPqNb9FBQ2WmyB3TmOOqxbGqrQ21KxGIptGzJb
+9f0iZwliJyba/0I7XihN0jnT/cV9TyzaC6wNtP+3QU0JaLK9KUmcxJQEYMuPpW9ooBxqCq7jFCZ
gtxH8KCna2i5MzA0GkqAlNfxyGRu0abkCWrc3TRYN28ulAzY9fNwUQJzfiphmdV8oy+MCCvaiZS0
yllGBq10dJgTBwGve9plkjiADjER9ZwwE0aDDiGhkbMsiFiuojEjIJakDRMyTDOtt/DfB2xLm8yX
tYiNf8CvcxHO8+JK2xGr+z+s6z8xe8+XJ54Kzh77XdwUhoqCSLVJ9FfgSrR0/j5osbbYFdg5xqg4
qYXom0Yhzpo30H1XVvyaf+Gw0dwNvFOfM+6MgXjeWBY1WJGaNmEsdBSLh3x4dzj2rOe96vOXvM5R
yDvFzh3kL1TcJwWyw/2t7wIwyeYPvAFLZwYLPyMvDvQDVRmLIIP+blUoxVThkrJMqAEyf1yFWRZT
a/Jfp41FZ7UNenoogdN+Zy0t1qOe7hjJUm79Cn2WiKaMXeUzY3BFioHpPETC4N/zqyeOO2weooak
/hYCFqmsH+zIN18WQO0mv9inBy8o7pG5aITqzee4sObUpiM4ecimdNVdy2zCJXugwlXu6zXW+tSH
leUlLcy1soEqF9LZpV3pHeK9EfId6Dkl5/aRo2cuOLSjDRDnx1KW0IgBvS6OAx9Eec5woWIgdvn9
y9IoK9kTe/PQNXNLeOOvhKwesb4iojErIClif43uW2KVV3PiJgPSx5D+RCUISdPj+VYdQR2BZV2U
UZajJSQ6WOG8IpEpd/PUiJ8bAs+vMhVa5O7z1L1zvMa/KX+Ex0bO0kU+OcAhb/7gIRyinzdXEYzw
bm1lsA3cMD/V45yQjQXGFsklD3j3H6Dde1wem016qDCRd0AiXA5D9Vb7Xsj8C9DWmOX4U2avNEDS
7UI3N5ATysLH3i7twYpDo2oodHrrxNKRtbTEtmS6H/4V87wQMiGXVeBe7U6+6YCFjU0FPmD1N3Mo
tEbOmI5nde+FrswyUhP7gI/pp+9uEsl7QsCTPfWuk1lmSNjD9pFCBpxMvaXxyuxlWpX+eQh2p7+k
3OKxddhDuAggrjKo9BVRfeQ3A5FLGFfLtWr73Q/FQVWz32uRPOGNuFjT4jEzN60g3u6vnx1JFJM1
k+zJOoDXou5SPSmWOwFYZIvNVkbbHksFp0MQ3gY5tliKh9deUHRds37bHp/3XbqKFe1bKLw4z5Lx
fMIEPgFVWwiEDYHDx4FvgXSP1/aTllqTXkhXkyJS7nromkuK9d2a2EXlqOGoD++fwD4U2M85C8ac
w+SaGp4MUIeElK9uYrsau6091PJvAdC441J/YMwGWUnmia4JvJsTpR/ZlOs5jVXSIYcHGwpdVCjl
iJ1aZqn0T4JJwH5dV6OUttHFZmgmeWVs+kGGcveHPlJrTT259G1+XfyUGLHcVDSUu4cslU3ASpQ9
InUPZIv0hMU75BPi+J0JkxTwiBp3du8III+CeUDU64CwtX2030XGJg7ulcc4B/Dq0UTtIjBgI3Oo
5UZUMxqmNyueB4K4f15mpcKFyY3psbo1mn2M7f647jSlwoHn4hKTw6oMKrK6vPcpZotcJNV5snWP
j+66IsJT/7VisZiVZ9bl9Pw4Fvq6AUg45MrCbBuO5sM3jcd8lflGjH5vSCZp24+o0XZKp0EsDjYP
fpWhLy0qcqDW2hwOT0bV1A6nFDoVnzqaxicVfAayYwrSZ3nW37RO7sHm2Q4K0rH0tjwgSqLoS3vA
aO2uRTklnKBA9h9jCxRkNi++L5KRMTejPXCOZSKw+g3ASiH1uk6ZF8Xtf7dZXX/Gi0htXdjCXcSt
ze1sG+5kNhOMXeKpO0JVbDZB8Rs8k86u2YXbW5tEHaGiFfZUW408opm6j9bpPZYzhsVuyY5umKUL
JVxNssoUyLlA4i709Y5t7YkMUX7PQxY2GpFHV/TxL5V2FJiY9UH3AdCXMUfsBDyoEwRJPeGGbHzb
wVvx+anaht1BIIE5L5LsLS3nbQLAPDLQpynQmQ5ihrlDvBDhDXKvvkie8FcEuKpSLaiy/W5vW43m
W6dXVGLwF9+j3yHSXoPo/Biw+0shykA1iNC96yPU8s4tRXDM6NlYyfbD9zW3UU2u3RsYEzMtWGN7
ZafJIfn1x7Hi3FMRXlhGJQA7yUjuARxNk44A32nhD6YqUdCiyNIEJWLtBfEjtR2Y8YYyWq9Fedik
pweJ6ixs3lREZqF/CzZe9/yxfYB82o7K568pMs6gt+1WbWe3KsAKVJ0VI4BXAlbvKB7v8BNHCA0n
MA5pgiEL3etwaK3WDK171cTI9qo2GmV6S6KWqD6yTyiPn9J6iG9BH/QR+RNBeaquW2/G4JchFkYV
SArOV6h3/WiSJZdw1qMhNhwXvHFBh5+bPh/2hOocgce9WKls9TPnGFK+KHnU8a97hCLogWH8wmUn
ZEzUkc16tNiBwZlpMbm9SBFMQMf31PGswkIuvQUp50VjWJLipjVodL1RnmmeLF1lhkL7yS4fQSoN
v4PMbQ+lkgxL2yU3VXusWJMUQc8G6YO+GM8YDJXr0geiLL4+azHyEvjAnLNpiuP0yaEZRkJHofrf
m/pIOED8CfvRKVVXd12AfjR1S0AFtskHrZO4mePY8x7aL27ro7Tv6oRDBvkpIaXnI3ndLwhrccJB
KAhI3UKBzAIKdsaiTJV5DFFMbzMAzyUuTVi5RJdGeq2W29dL6zXxfFFpu8xIJibbGuoI9YBSNUE4
DjIsJQmjoEJoRd6Rxw/GSXKXnziMjhJ/f+BmH/7qBffRaKsz7XN0qTRvbDgK9rQlf3Khl76PQgU4
0hsVPdOfHBOZWcKNvsFqyizrQhBhVtu2IANblLSSWbO157U0Jr6IChZnKtK4hbJ5i+U44WLF/fmK
+rbukzYOMNBD+KXfy2b73G8tX6XsVsHg2qAldwtatkhpWELsZnDyqUqhERo6c0p+W6n+JrD7bSMx
VIMIsDpjBAdaINpEfOoY1wCUFxE5lyJOKPdAcmVUBMrX7X5SdCbahOYE4HS/bnRzYpMZh9PGdi4C
whjZKNIZHCfOzLbG90jWbxdBp7Bqo2PpIlBnHjDFd04mOcwgNJ1UEd6YxzvBB+yCYPSTo0y2ceEI
WQM7RQRC1x6wNvbkfPdkMQcRAvydDWIAmNk3sQFcP7jpbOzt6lJIfN0acKUqYwg6zhuD86/FuymC
ZCP0tQddwxSWhwQy7ll61E9Cv31COfgU1pKqBwu1YFt2f79S0Uard5w5IbXjWHlAPknOEo/LLTvU
CNeU8AO8K761vW09AApDeHtxB4s+RtZFE6FAilNfJoUi2Rtm7eOO77bU39hhBwhmNHx2C08Lm5p+
N3cAgt0iMRhGgNnePRCLWQqy1tte5zm3ajk0CC5Q+Y+wXG7niyLjUwLiS990sXAC7uY0tvSPMWkk
wElZHNVEdeZm3iAo+vp9rU0Uzstr2SOKN+l3uVHHPSS0WeSpQ1/HNGnHu6viu1RNqQwb0yfLTAux
t8ET44t5LHU3ETsMu2SSjwflXTmfxBbqrCt3VFsEP32wnXsBldB5Bx1k2tNtEriov/cyKaoEk8na
4anNTIhAF67xrnchRkT2ReyGsSpH7o37vqezaCNNv9jhgK5B8TaYiwfqEvDGLVCIOq3ZR75pxBB+
DdiC3zvv3foaylXOzw+kTr0oK76tSiamsZEmwvssBD1h6edtB8bAYyhSd/8gyYOsBAQ/QO5s7BEs
Vf4TvxJRSt20fU24oywjJ+Y5eHm0RWZrCda/ZcAJ6SK8rYa1DD7nlViVv9Jxaicdwj7A2jTnMIq6
pURnesg7vu4EEZ++0LhzYtgT2mzcYPs9VNDDLBJ/rxLQn8SaZcaDwQ9FlHUfBxv76cHVNqHF1eR8
0OEJQ8jkizXM3ZeSjbcrKeT1dYzyvnHn/y8Pn/q1RinOHWMkom4YPtR6DRizoiNhDV7OtxPLXKPt
sRkGdwZQ2AG8Z1XxeMGwqCxRrxd+XXODqLMk/8cwRY4CUHXK3L4fOIW4DU5OATh+MgHJxsXaq8cf
G8MAMpSQ5diVqY2c8I/3fu8xekOWihjs02RkMmfwiM2LwwhYBAjx6o70zEN7dEZUoCkKFxINqMZ3
nL+ITM01EICq1UqztjgRuSKvMyhmNNyqL9ofCJ0boTJHjOlVmJ/jGilKFvbrvrS6l576Uiz2ZoXM
1zDtpHoqhfdaFsoAHyvtCrM2GsLoIuwi4dFcNtXEUwAS4gNxsuFC8Tt9RdCLKbtKs8Zzn1BmhIed
z4EcOpNhf1K+KHFIBXKRXH0O++YWaCNtN3kVMvQGbaLkY9pug05o+Pe14VLZZJ6fmL/ZfdoOSC89
rULyL+iVEAkfOMoeJlS/l0pySha8oX1syjg3FtVPWLHtkWMDZtwuf6FiXLFA1KNSw1bzSQibxHwL
1UNkhI0lDRMtvo6Q7LN1nz4MzA+xxjOy7AlJJdO/iXfMvbyfy5xGgXCxdk4yYTNYGZJdx1enf3Eo
NsPZVOSNghI40tahHZDeJuZ6nKuS4BBCGdjWpSsxUqnVuhhqZ5Yy3sSQiNDiHEjWIIrHF6dwHpJx
cVU7guOaaHGT8d4JbBF9b/gV0t+s2/CmEJHRsqp32MW+8GjQSNURYl9aqP8Hyqz/JRqXNtEA9y5+
43muDYiLsI3x39+MYEbSBJk2Sq5L1a3n3f0vVY4rrkSewY7peBiiy0UQRoJ+AhV32bbfzHiZfpvw
Iptpg1pL31tway0V9M/J4M2moUhXuY7dmI+rGebYUs+TECvlMmM/y1JN1tpe+l/90dwJIiPmAnPd
GKcETj75FIUWI1XbHyDPAzlvUpNOMxDrBlI0JWE+GgeNV2d44cpOAC8IjxmI8T1ItJbG1nNBaI4r
pBZlbCpMjGdYwUE/J3aP9RoZ2QpNBTdPgaHv/A/75r1Y0pi65jQVDOKyBrtgcY/qzlMZxxLUV8GX
6KuZv0JpuIRq6QV1c2jBZjr5E+t+UrrpTnUheybyeIZNWqBCngduHeY5fFhPrcRzdl+nk+mlQq9l
pfJfFJ1j4qcPuc2wn+CPI7XPpndJgqMpWyQbvmaJKGT9LNS8FwLmSecouNRSETcTncEhgJdMRbDx
77Ngt2dYS9uaOErjawAltYOdUbJTz9OOOfQ4iHYzdgwwExIOWBM3BbSPZcZp4+fkR4WMngS5e/JV
tdvnNsc1NsrAoUkOxFiyezL/mWC+5QWlk5QsUzf7EDRon44rYpxbdoO4nxnalYZzkCW+QXue8qQp
gpZiuSmiypGSkCz+1Va+cf+Xp281XRNhigK+OalRHxx9fAPCPbZDIMfOISztc/09lTGLTkhz05fc
8box/9LgxN9AMDgtOkwfO88Yz4+nxkOMiE2P1AHpsy6/8WbBhw7LSyt+MDjZ88c2KXDfaUy1OmV7
15zH4kS4x4GDPsfiqypP/AvZQZ8xWZMRQZiIdCnMk7lqlVaeUoMyeR+CD/yuZ+oeVRCuv69p3BfX
/5MD+lUUX1ieBIKuFd3/lYr/8xsh1Tu+qK/tumwnM9MQTOsjz4MnHMJkJddXEG+i4otn2FmnGqWD
0ybkgy1ep4ET6kebEvIL/BIaZdGa3gmI/fBqcc6S6bkM/LW131geLFsIWUaihPcgNma01zTMHmX6
lqdbL3GE7J1FL1GR1E1bc+udBa2NUap/B73O09hRVuZOXWBh3+mvm9RDZd1W4qn/6EnOC76DP2lY
2tt8AjwBvLCirbYRhIj928aLhB4JcecWhO4CwBfdRlEQzKG4+/iwUv2O07muMPd/pmGTCx5flJAt
t48KoO0Im4T9Z4xBF8hxbi5AYvV6Dt9O+ZNd7x4Gy6+UBofUsmlNoCobmXZz4Eif2AY7Gcpx6B1h
SLsh2rs00CCmVPdnygU3HQxr8+Cl7WorBxJdpbrjvvpc1VMQ3VPrUosGDdu5CFPnRBnSRi3aOGXO
jJR8SO8PZj0rJawu5+7RMJX6VMl86kuTy2oXmtCJ1hSL5hxNLn/NcgEtZVqa6C+N/dixH+W9N0xv
3p/C/b1hFTzOm+8saHwiE4Kqz54wz7hWzAEtSEhY9+2MiBu4EHw4SO1eRQd25u/6nJoC2fB+Yr1i
ikYKwE8Q8N34q1hNhnUKipuUnvhHqmYEuKlb3mDqlQK29ei7SgBzf628LM5tueKL4MQFnCvjoJpT
zcUhin4icURwReGgCnm+QxUI5aadDSSFzJI9ThRCk/sHV2DfmSddg6iy0DKReuJg7gydn7C04FBQ
B+cgEOghCa0+SmdcTT30fZT87ZpgoYT7Mf90YckLBisY/zUqu4/Z4gJyPIMZdFjL0Cxf5SmQYG5L
rT40TBayGDTr5WLrZOU/ubLReR3cf9f7I2RNNaiqFKi2mFLA2kjhuVWS19yRw/wIwDEmzlT4fXo/
qblZKXXcr07OsyOqChQHj3liWlZFmm+zBbBbsFRU3uTHACrNIV0fo7yCeq4Us3ywf5sP6lw5IgvW
LHgJqbJIAX+9d3hnzORTf0Tb2nYEbi71b5vODT5ZueIsfjRBjkeH1Hs4mn81OsAMLhIAniD/lrVD
+ayz0IjX8ZEIFGnqqJvEc3BX3q/AnvP0O18Oolt2ysn8izYLxWmQ49OWhUr4/i9FGKLuFXqR/LbF
fDm7QVeIaCsaCqDsNXnitOo/BUlEt4jnGW8yH3Ha4j82W2HvZ+tCOOoYL7dHmWywjE1m+4Dvim5w
MWb8SPS6Gkx2SBblwx6tYpe3iiDI4KW09mymXzZIiOufCUko1CsgFtGGV4SRFrPpAM2gRM2zFLNA
bpfaYx/5RfgVXe7zfMtIZfr4ww69aXdAR+sfZl3MYOdD+kT479YIrR+o3KdDownKaJi44kL/dIC1
nBHeaM8rSTyluQW9azfZAYvV8BqAqodBGv/EzDCdu6JIb+JTCFb/az2X4Srf3CDEvBg/Hnzu6UdY
uTOLBIViirzLVeCMpRVwYthwNq5cv26kcviYaYulQyTk/eOf1tAIVEkvx4Dep4TafdKy3KFQ8aCm
ZFe3GDjC8xcJwOWbSYZxxFAvgvcf4u5i81FqNyjBCU7j7MTOdqvngiHkqq9EViR1ie0OjvUL3UyW
KQHFsjmV+cEQB0BpEx0bCJHf3h/Iw8MQr/rSzM9q849+pomEYjWkRYaX0wmeMlqkUKcjfHW3ox4z
PCMSf86Kc5JseLg9E1aj0exvG5iYqhhoQx9rWiaixZLHmyFYAosbgqA/XobiR2TVnZyx85OJ4fBh
zp5U+gRu10ilqGMzM0t2C+RD9X5dN0OjmQ2rZtDfAArn5YN2Q+s2nERRQ/zE/zrrpkWEUy3RiknQ
KlisJTnqiaQ9OCfoB2MOddkv/ZlfTo4N/O2nKoeRPyb5kk2LpnQ0z+b3g6bGiVlmKdqyibFgcCve
vogygrjlaWfElvv0nENisnUDKgaiZVPdJchmVGvV3Jb1bQPpIazGh2PvsX7cdT8MCMNCDU5BfFsX
KqUX/X6KBjBIW5pe2huCfck7TwwxaStF0IeKFc9UDub0pYxe8K5w3AX4Hpwffi8xkPuWAXvWC7pq
OC12Mwkdr/J0IiF8IEHVJhdDL+pURmPxth4Do/6CLzKkblZQ8MDd1/153xdTYoxjlm7nc5fKx3Ms
upIreFjSeQp2F/euj+SoCA83rvKMGor4gj8uCtGx/Uc0ROJ9ACQE1pTBiq4pP7vpFQ0poJTukYaF
KFd3/mtbHTbePG1H87Ksqc+lupt3xnGtKjRpW/Q3HG04BVMvHTKzUy0KzAg5+oFXcL3lbc95izIv
fm9gyjC9USBv5/A2EBq7bVPbLCfN8H2VyiYbM6ITMkdSwxqxnwSBRPSdYmWYocpw++9wk3GKET7K
s8LO6Wcnw/dJ8JWw7zGEWweJono6H+JeqPbZQbWpGO9yjcVTjvWdzttcc9moAnGYt90Ti5BpSWUq
KhqJ/IrD6gZCc2NL8QidjyK8bju4b+g6UxD9YYz6Ra/2vSUj/pn9mv7y97pTx+Vn50leCjlTsLAi
xrO4CqsXHX2mIFMGe9KMc+Z8uWE3ecBfHNXZwYkRmwF/8lu4g5Ou8oLFdffCMk9lfqkUMRsaD7Tu
LLgRqtpmQPhomes5IkJmyDpvGy6O+KImKTKoAMoHI9ykxQEoYftNAHcFg4SH9k0RUsnr7eKICP+1
GYD/buXL0kWUm9Q2b89/TTWEl3t6spXt2B04BCotl7/3CP0Axu0iYkr8narwiatjyYS8zLtA7AHi
vqJAYEED2+mUfzN6wy+NkEIHT/U5szJXPoS/H5HpzVWjdlzO8ZI0ig12xdmld9WwMCHG9asYHw/t
2qukO+NPF/v1vRrPLySd9nYXylT9bCuPP/5QMlZkSkrd1t6ahTnq9ipE46UUCYo9iEm0D8tJbk+q
F4ToDXn21q/SPdA6X/GbsZ1VGGj21Cv75qK+9JNc8tnZDlqg0V44xGLpr9ypbdA2Y4H/ITvjydtY
7iVFiQ7gMIhZ9e3PXUKd6o4g3qSheMmfdhFftiyz+9dWNJEUeBpdaU6TIb3Hft4oamIImqorBfUG
fwmbJIITukwaAjKhUJYPtnMaGUy+1HXMBvv4jf/hYYFb3kLa+8FhpJyVmbv8Z/ybuIUJBZ3O3jLB
VYSkiGlKCytsN8WV7+8DPIOeu7ZsH9vtOBd+k33ephl1+PwjJZTbS/eQXbZgv5S7VgLwVWvyorG2
J7CbPsh3mL8EPJ3V521S7jV0OzZRxry/1hCBdeNkArUyMjJOzSD70uuthyn9isvgwiOsTp84abch
2WDpDI/OXat1/nvVZcL/bIEtqWoQFAM1N9SkDPGP96a6tI0gBHhVIzEr6CLS0u7hoeLTWfU11vjE
e+jKHHMyNYckXfr+MWyQAMAxsEMjcJ4KnrLTtVWQsdj2JuIjJJQXFvZHVRXR3G+Zwm5k/RQlS2y8
dS1f2jC/SvKXHaR2zjDzoa2o3Mccis+ws2y2O6rfQN6SIN1h5O/Y881ntFY5WV+E04WuO0hORdse
OZw8XwUwQrsThD4L69x5psgdW6uNvipH0XKKZlFFSKV/fcbnJPnaxOVHlm7PQgNA5e6uUAIY9s51
9IAzhk23fqwKGCcjpdHM1GX+oUkyk2xrvxa71YdkdbdXd8ridGSNiC5BGVm+T8lGsuvX31l5Ar34
kLm0hn8QfyfJjScrDRWh9//7n8ZqZjoZYwlCcdOuiSnNVpxVH1BFfzShYOFNBTcjPyUmuIfnxxLx
pWY8I0VzGDFkUhRxtHZwiBEdypimg0tCFPookFJLr2Jz4FWz5mnPEFbMg1R0X2IhzvB44kiTOk2H
hD6Vh/DRc5b7y5jL3/lDk2/1aUJOXDsYkeU0mqCqkZbRVWd7PwUazpy4x1GLhfMeMXE6Q82MvEuk
SZPHNU5BVqXnl8IuGPcCwxvYUbTxnQ+/whuEzLfxffW7tJghyFGRsWIkRt+5B9IPTNTA7NXdGe9v
9K/lknH+WZ3c3x0+kEGr1CnfaIkJVS9/1fQL1/eEcWmKF5lig2QTvwVxP7KajA3JcoN8yCaYimHQ
XVNvS/Z77V8Bbq8kc9cyJS4t/lejb9btExooGn78bKpBYenXDEZNQ2Bq2sTDg8RQf3Wpr6F22Z+T
Z+8+M+MeCvGcmvcb3cIVLcwXAdNOTTAImHMUs9Q5Hd57DOKrwnv6rISR4RTC4jBTV7mlMHdW8CTR
8T7sdETr352veBEc1ChVX/IDBP7zD7ickGGhxn/+ygeb8heKYI5fUbIOuEVzSHCs95cX2Om/eF1x
f9xcAFKU3dGWa0WgmvYjQHac4qR+TTHlhZI+VTKDrQo5idqnbjITK3BeoG5/Ss8lQS6jPRdMO7ma
UdRzvjOe3n4TSSbDQbHZid3Ice1msdlA8vPhZalSOoi6d5vB2nU0RYY3JQXma99VSEDpkf415+xK
5HVJGU+FiJV1wiJLPjbe5KEdJ3beCGGkGde9Ov4dHl2RZvqnTQmNpjltAnE+18Dl3Co+qM/wts+F
ApShcloeabI4tjD6anvrzukJXq126vzF1UTwQyzH3/z3DWoaM6CfftAVwv0xRUUj2Hk/S1M5xtlv
QkOoBa+CMu3+Lq8MVz0DZtHV4LJxsvB+lWcOrpNfKz1WnyoleOn/O7DIFLQfNSezZYIATPwrWki1
nsX6rqpUbLjrvkJPr0OKbEWjaxA/fQeDBDDzWJy5+HOL047JpuxngSG/QoA92omC0leXXPuJUnG1
YTdsg87oU7bH7LZ6KG+DZvopjr5UucMN4rriKML3fOjiVVBJIue07Upt2klhe9fqY9MfqEY1xfpf
gZJuJlrjMAjusel/RWxEXHsKeQePakisBh3Ph+mAICtEj6bTqycVj2Fgk06WFbrPUAodC56CQABG
kZN5zLbo+dx4wx5oJj8DGNLe6mjdX4rJRW79RngTbb+w5hR6iqOqXI9G65zeBBil2LKIp0nSLRf4
5SiVwOoSwdN/a51vL0RK41iEx2V0cOrGFga6LVxik2Ni/yterYY7VsLuBUl6fHft8Qk8wOqCvuMQ
C1Xikaq+qxM3ESS8jpowJ96uaP1l67EiMdxaST5Z4zJVy4k8RvTk2EebVHxh8+32GlRMZ5HSlASg
pJx4ZtaQZsbR/Sr05L/ZEYu+mF2w2gJlL/ouJB7SSN9ENpT1NQJZ0oRCsfnxy6IU/5JiNKkaE7ce
mlpJ8nRO63zwqLsakUIisgAtDezQQ2MYaygGAG7dq9OKA2ReKRQGc2f/Lzk+RulfNMSt5h35bE4e
wPitqGOiuWQquJ77aE0MH3FnI7cRBd4qsi9QWrUIkdwmVn1TRiHaJE8042a0+WAmN9jl8DDQj7E+
gBigRT2Cb/Hce+hnt5rqNfKQ+Q3bYlAfw7X4+7VZeOcwsW8CRGelrM/M8fTC1XlMc16RIf0PFXbI
nqO0TEhsZoF7y9CovU+8QzIN0GrI/kFb1ZKx6ufJnV1zG95FlHuTH0H7CwkOaYNCdSfq11ktpRVG
dv9rmt9IphxzEOUtZBV1dsZljjsvD/RvOfRwjPzYx7lgGWeaJv9hsd+akwokxzhFsy+R8rS3lkrC
rjSaflpIe73NIPjgIFsZLnUpXbQ9tq1yEuIRHHGR2fZFcU4KnluBEBNdkQ0GagpQ5SuMcLpY2YFq
XvZ8/E+2hptwWUXIHIn7HZdomV1f4ptFKUqCFrEeMu1pdfjiijO8X7OkjRePN3eDS0j2Can44KOD
m8iUAxMWSBZv/quhUocpYmdBDsoFJgXlhd5FiKV+8ISgB1MNtgOMZMzZrGwArNVbB2UwulPthLO1
ETE2D5V4hDcdvAOMxp9MkD7GdzC7h+8o2qAUb5tZavOORQJzWyLzMkRsp8cLzFS47QWhHsKj1xkM
93/I5snDVqdWLCxi2PCSpg0zo/Z2pZiuu4Rx3bjt9s3D7AgVRuyJ6hdYywmEeGnzS9q5AwWvJr7l
8v9dFZDC2cpcd1WcplVscbtRSx6PMVgNjJjClJ8a7cBH/VQLyb1Z+Hn90XSgDeJqEwE2ACWr847h
cNwyBCge/m9tqOv8kUaXRSv6lp/YsbSp7jmLjhlpZ68pL3h977eschI4s9TQzvrEYVHwgtaJ+dwi
P1jng1IRHc5YnWiDvC8rkw5W+rfKdeiILcQp40QFQg5uGP4z6an8oF+/E8UbeXRQPnvzxNKqNUFF
K7zNYFDHeC2YTQAdEy+g8visCLyqlXJIerjQmoxcMfArsLi/yrNrutRVmsNHYEA12iKjWEZ195og
RQHJ+OKHcamx5VhlENajKJMseUvlDbaEPk7L+BPfQwlmBIV/yzObw8H3RpTLgF5PauUC4jjlikK3
yjloLp6+N4VNsH609x37PGwobqeSFwxp2+1/WU1lDXASIrtwR9a27TGPFOoGoCDpBzctnj0rEx+K
TPvjvH+Trp7Q7P7Ees1qRie3KUY2mpwzCpo7l+IZnZPqny2jpHxHgmzHKrzIOmFR1BtL+ZDt7TZH
TD7ahaV5Z49odTnp3NhHsRfCvp/D7Or67gYPN7AAvzkK0eDcNHgSYsKkTgBZVdF+x20U/z+VOv79
0rlwdP7IgrQN0iQxD0iojsZu0wyjakfdU/QoTEiVVlZelFc7kuKJaYZ9ccRC+aICkjzik+MiP2dM
oSAG3tBcdyOOlLFSP/vrX8AjHlyvdu5AFGkyWoMRRHVK78bhVfp1ulbfQ2oND7dSBgcJQZg+2yH8
C2GMbjVs1U3xFz7kJQ2TWYkkP0p/sofYJTGMgWPT4AbxraMNOGKbrXO9KYJtSs6t5tQd2uANTI8l
Khtm/RubCZ/+9E/guBwn+GTFmW4A99V4ZgMlXEme/8ORGaQAvYMll3FYSFFKSD0EMhZ6VWTCyYG6
1wfu7TS01YFu45dZsj4DSdFRrtyTY5JULScfj4qgxBNiVgdIABYr4vOZ47HgiaSfouEGrbmuKwPs
mS1/WWYzt4jT7YB7cajNO0s+b4C3N2VaEKMoqwQ7f5e1+CgO3UhBvjDcJyG4JKCdRbsJdGYIwpJ6
ZP8xOrHLwr3vAnBzXnaO1ckf90sWdaEUcidpuJUevwhxDJIEQ/gzdoaYmJ6yE+e2a9oqAq5NT6+u
T00wngfV5xgkaTwjJMTM1TPFJQYMuFNpdAUZCA+v9nlnqPZDHIgXp+rmYPaBuPFqgwa4B9KPVd9u
A6lAKAVBiwagHh7FuuFkANUcJL5g1/EpnQV0T14QCsWq08XKXZlCzsDhxaLJyspqpVWqoa2Jq5BS
stw/U/B1UBLpejFsmfjBvL0Ee6v62bUNdwH6Ws+gjYVJSS65B1a5y/rG+mr0lv4vew7uoFFZLwYj
Ckxpcz/DzNElUKh7Uoekb/Cn+sCLOV0vJOR48emb08ucXa4zw1IRP+IfCvoBzyN6paztO9tbgl22
fNQTX6Cib87OxUIxdRGaUTrZ7ehGblv6W0ePH+lu3F52qrWSQPRtvTKV6PJAMlN6LGM0qKE65Qnc
jMFXxR/k7M4Xg3Rz2VTzQbF+WEIJVdxcMpUQgJ/ut9ZtaLTO20QribXEPn0xZfkMBgQYnZ1Lo8AN
ku+Le7GxYjsn0vBcZeiJOOQwT8coBbMj8K8xN18SAzSceIfiQfVqwV1FNY3UKdj01y8j3U3rRedZ
eVKV5Pp5vr7Qw4srKxzDB0Mir7cTtm5v5irDo67uWFrvjzHEsoqUhqG2KTzYQ/oTGKmw+qud2Y7a
nSjWdLpFMDmGNKpuS2nBqU0dWfss3Cedn9gW/y7aX3FlPcFrZ4Vyd7q8RznRisCTNbHT/PPwMqmf
VGNZqHuiZEFRdRUAArCzYstwcjxwnvYSJnLP6eB18PElfUNN9oeLDU0uA11ZfMr/KwDhMhu6zOGt
8XbmrAZZenBT3qyR8MzYJPHdiC/kP+7RHOgwu0/vdkWrOkvFiDI3fR3L75KtUczgikikBomVDItW
wSWhbVYS8KECg/zJKIq0Nmij0WfIQZ+uo5Zt/isS6N1/J/pVYlu3UoQJ+XHn06gjauOlFWwf3PkY
K9bIGAyWYZZuU+KidaMqIckVaVxZpCvuSHeAKCz9MbfhuPvBSPObScQC9nX1/Nq/11U+oPibzcRq
pMZ2fPk2WxpjvCMzeso0z239wxD64s0j6kA2S4o4rHABSMVr+QIfpLfPz3QYJO4dQAklt4jH4l4d
84NnrT6hCp83AgpU0uPH03+uvzhcwsiejCd3MGgsJnO3IgwlfyegAP/5BfZqeUmZb3MSl/FCeKtf
dXwG8Zdb8PvN1+u5lbIkP3eorT27WRHNE37N6qvH4XRXxywgGQp1SwEERsH8hgqw0srwgAfeUTI/
HC6PNOOpns0dHXA9b+azquXIH8ohnrcEhNG8MxihzBNZj2Q+3Zwvq88e0yLa/VC7Uper3PlVJmz2
hsgxlNEoXCoUjyTK8wGgxbqOh41vTYL195xEVD6HozxSb9iZvYVG06xwStjNJffyaProJbj7Crn7
NRByvTCpMqJwN4ZycBk1FvULsYqXfqk1qjZBMiJImP+GiiBL/7fPfcsHQehLMeTBe9CDM29ppRVT
3kt4JTx9jUlBKBsk+a/IVg0tiIXbFCrXha5tt0cK361iujRpJd4JbyvGsSfxvB3AKk1OmCffjNA3
XGjditPEAL01sNKZjBX6kpyBlD11usIhyJBAhS7VO5UeRB6I+ZJXsgh6oJqBmOnZ9FuWixi7QBL2
efr2QWV7KN62cczAZbFz0H0tcCLW51Xeow4I5Yungs7+zYRKWe2QQVxtyQOHRwqylMkMujhidBtu
OlTs+qJSivKhFQwGkfRutAkgcsDRwsctnWhCYH5knuAhplgzRf1cyc4wwpf6O29fySVmTddKbtW5
Gp+u0J2jnEpB8ftXuThRAKKgK7k42ik3yLMPutQ9TRq3ugAIGZDaas++TMzaeaff2U/DbO+Cofhx
IQZkWhGK5E0VSUSXvG0RLOM3URGm5VUWLFfD+grF/S3Ara0Ss7XYsurwvap7RrZh05kt6vPj1WOu
dqs+QCd5Pf2g7hnE+JOTVDiPLTMrVZxcbaaj9YkVqF/P2Gh8fetg5Xgc4bWI315A1RB4S/EMgG+H
RVkdm5jb1FSVJJWp+82CU5kEQdFQlEl+VrWDRxSbAAfWdYf31/7ZOuEEo+JKLh40EXwU3gLxQ8Dx
ZPLK9SBvQZSha9rAcVgv4dctX1z3EaQo3dkovrnOVhQ+jzoUlvT5ayL+RJZpAl1kSnzHm4wqtq0y
Sn+nLnKVNHzjOf0jbqKvNAJ4kpim5tRrEwpbgY+HYqKJj9q7mhM0rHArgMeCkou5g13qOgp1W5tH
hyxuu56kqDzlqlc89c5ZqsUH/IFwuDvPPW8++PIp+IpR4LTBv6mu6zdrJ7bfU0Pj/AYTWsHDW3/8
d+kM7rJmzZ22+IogCCDCi9sK2IkyOYhHCeoa/punSzw7Qi7QHYz7tpyVRAhaRMDEBtQ8NgaXJPhT
boeswDzrHHKqWBIfjowPOwpgdcW+hSAKhWePZOkaeUAZyl4bwJHvBe0yT7YECR5QPQGqOAQod2FG
Cp2yO1nj3xufG51y6XW024MzbU2OO1t3MF9txpvTRhimycB6yYnuI/Cpyz9aPjAXoXE23xhy1fC6
MJ8H+vO46jc9IPv7nsiDFK5d5iur7taW8wLuNUYQPZLwXTYE8F7mX1fvNlr76aDKneVnc+AUAKiy
4DZ0RWUO1/sSF5JQfwMUk29cqH4b+pao8czjzMc9ttprQSk2usXrZKFYfqghVz0CNtS5TS9mZkyu
dPVGgyzEdBdVqAk1Hz/1XL6qc0PvHnTUJelMg6q5ygMsIj02CAc3h1zTWyAGSqmpCsYyxQXgDn8T
leDN3lA0SiHm2ITqOaHZB7cfVTyZ18B9oP/8NFs/U/Al6vu+Dda3AnYGepP+p8U4J/5/Asyn4Qk4
Y/0FBt5IuOuQCrkXOtaSRHvsWERvJ0kcVh8wKgTOmpNi4qLpX7z9aOIGeGOWk/WW0Fq2yL58v1vt
y9I5qOc5iudIiwT+1kNKS4sfS77TJ0l0ZeOevbx4A4XkqX/PTRB50RkVpqjQEm1R9Rqg0/JttdyC
gh9PujJO57bn/lanq2spKzGlU/fyPTfTXGEYs/swSBnV4tbRo2b8HchQLaKi7zu7wlLG3AeMZOvW
SV5oa38TWk5FcGwjTPuOfFa2+G0tsw5OA3wSTp8KVK5ZUvrivTepN+vQtoUNP4/K48lGCqU8ctcG
4cT/67IUayOp7w+2eMZHoep7tq9Uy3hORwcRZMVGwipk+yB5XIaJgmEj6r8K+DM+tBdRG/9789RK
jGO6Ywlxol2xWf36JfsuCA+/bmBVWH/cztT54tECSaXH2UVpfHz2oO6vow1xwc++Pqy0zvky/PAu
7LnljhUUFRiGlYOq/VTV1qIdH9qUN2IOmaml/oiZ5V2HfZdi2CkPGCykx5aE8bR0FiRl7UTVb97t
mkalqCxQAtRVuhGEniGi3XKK/o+mYmvoQcn0g4rBCMqkGXMct6b3RqV9MlrSXjtTKIdrQfefnfFl
cMBfPkPcw3c1mwCN2AOBeMwTETmQVG6CC9DISNYGPZ4BZ9LuHlEzWSWzyApp+abc5Qwuj9jxR+/O
MWck0CTG5iHekNoqIruTsNuoUys3TAJpz27PaNWrDFrTCVj3EzVe4FM8RaO8BBNHKus+5NIJE994
7WJgZZc8QD/cp9dyq+OWLztc4ow3ptu9dQClcizCBTKw9cN9uIJZlDsJpNBWTfw72olWaqRDr58B
W8PlbIuoCfHkiqYUsvjBuqBAK3iU6VaFRByjhN7JSGmyyZuhVCVsyq+YLf0Cd8lrVi7ANQIWbWEc
gnGsSuuFBMBS8D5hGMLgfED3pmfmVuWrBQnKy1iQqHUqX+xQsc6SKguV/9uoEa7WDa1qFDc8m0ux
p6LsJnBCq5pEqNszOQT21pqflIhPJgKfbUM3En69ZhXfEfIxvJr4WX+sIHWX3YwKqTN2XUFxFZXW
91SWryp/XMb8J8g6zfswx3kh91F8v/DRFSC+ZUMAUmYLZl7un9+gcnqMw9nWegYRmn98xUdOvmwl
mR9L3oax3ea3u75FgqAHTzEir8wiTOHy98iYr7I/brm8RgxyzOOOJLAloYvcCx+CTb4nZPrgEHEx
TVSgUE29JDPCOBeUHo3RnSkaYtTplXErYvj72SYWapc1ScVjqPv2qDthANffL+dhXtNQOG6rLkGT
KLGCNZ+XlK6LIBiE4g249nIBpg2f/5tXCDBmWg7AJ1MdNCxU1JKmReYSD+7rbVfCdeku948bEGr1
WX9AaUsy7Kyzhvufk3J3DJ0X4nH5JMAgbEI1aoQpTSIHhOtCdYbmcCKGVM+2UnCLaBpKSrSHUG2m
UhQxgwBZUPvDTPfsVEnpYaeM3+HJne0iAiuK7C+FnwPLa+2h+rldHWB+C19TX6nRidek2i6UBAA+
1JFfLHxKZT+sX/Cc3dKxJYth9svpWHjE8x/yEXmzLidYGRuUV6HCUiRWljA63wMAu597d2K+ZJUb
Cba7x3klfpC1lYOCXP8MhosZ20PFTZFjJBJj+FMt3O3tvyYRgMn5VrTxTzWclSIZIijsoJrq4x+H
6BGut62JfmDkhYUyWNG4MFlzsDYUsXsUt4A6Rhz7yYbSHOO5fGkLYuS3balEXKncSPsrtxZ/LrME
C4VuUnITyZpNbwOUXkEXaxfaMvjErKPQ/THYOG2POKAo5IAxpxX95y+oPR46XONlEQdyDEo6lKF9
HK6GhEvfCzFrW16s5hwCwGnaCKwBtcBGZTCh86KVhUbWOMZpwQRgNKjkSyvVxPHRoRbkRVPaMUrN
RBH507IJ8pGXgmXmYFCau9wim+IB1izxjahmy8FA9thXXur4SRpUVLAjwef/KN04rhwnecnSF1Hb
ebUnbBK2Etb3Y/+6CXc5tp6h6ZZWtaPNzfftAPlQ+uy1ey/r/T7QRjFFpmUeItqH/59aqwz1h2On
TvlFR4I0Rsea9MMJp99or7W2EqBEhVEBjZt4c1be68BuuP+Sq7vIKZKQ9zDT+KShN+nGaysb5x/0
s6+MnFmMkOhJSPfOR0RNgjlcPvkcCPgsj61aFkV4wOYLN0NqXZr6qTWO+aXNwJOCW/dgbHFSqCV2
YkYQ/XhGxxcmi9P+TpQ3gIFjTGG0T+rZCe9DaChWFWuiqJ5HQZFw+m1/ZsxpOW1f382VI7pLtQQT
KyQMA4eYJ1PztRkFL2o7UcQtz7CbPxGzPmkPy5o3Iagy9r0hsCmK2gx0yKIkvLPLjcQ8Ag9xS/5t
pvAQOCM3sZh6E8gImjr4KgoAqONC/cTJPwwTdKAbIlaGhvXSfZwrtWOCN3aWktf7mVwEZRI/fuRk
P8wkc30eTbjTHis480PjcffZ55yzpQ4CZXKi1/6Tldq4KB1sc91m8RAoBPZYsXrWITY+r1yu2Fty
MXCeOm9hq/2PlJAbo5ZK3ac085Ke9qoKkT1HV6h1XYg4VRNOwG07K46Enb00jCLGZ7/z+VusEJ17
BlhcUrZmb8K5YOgHYFY0XL3PdFvNuwgl1TG1YogFhNvrSYbCq9Ksoa20cemJlAKnz/eXPnp2rGLQ
DfTwipYOaRc1lWAaTheVCEim4wva1htWjZ4OAyJWHK712mQFEtv9Vc7+EaM/JT/dPClKe44M+Yat
+dFrF5Jw70ZOJU2KGWOJez0COdTDL56NvWJGJJVkRcRrUkEeSvogRKKtbmQkKYUZuEy++0nqbBvq
Rm4ZQJcaykbmia1xCXtys2aKb7g5VNM5sMeum2fpkT4T2vyNO4Igs8JfTbrY29B8ztqSf2fDehym
xSs7AACBLptJB5eMMvlR8hBXeMnqDrIlyleCNhTNpgOv+4zd66XM/NWxG5aEyQF28U93L+qDk789
kV/1Nw2m7kkmN2sto2siSc6T7tHBW2Z+6yTpP9PO0ozQAEpIYcMvb3GDpwUsy3fbP1S7ehniasiK
q77+Tf8FV2rsYp85KfzjvpKzTbJ1FepF4tvYOnMVKkpnlAfzmG+XnXKDtXULiw2oog8zCyhT4ACC
9e+pMumPj/YgcEd0tDI/ODEX3IQV/2Jnm3OakjoSyP313ds/LHq3Qz6FWTH5+NbriG+b9I5tGa52
fdmeUKIw+tdsIwVhTiLKcfgThLEJ72xaCsUCpHcbgfAdke5cLDRgFPk5zQRTwZ62a5GRt7fhGObS
IScyWUJOm7TCelu1UYxjO+NTKzt9b5uvrrzcBcCpMCUjwFXT3Fsuex/7Ey/utbCG/0u9i/aRlktC
QZiXQmkSKVrKtlDwftwLuvM76ijO47BkC+4pxmeUIvspSLJ/W0EkIq88SBoekqIlsV7Y1KWB/mfH
tdJwwbz9+jW/E8/IdNCw/debolHCaOPUp2OIVDWPc3RGJ2Tc0jFnJcsMjBXQndcMl7HgLMVwsAdx
iV/zaM6lHHWkalyEdQF/ULc8TfJ4/r7J7rmtsCQ+kStq7L3fZInOGIKWptEze8rvIC6CoWQDe4Ua
Uh+MIspyBMxOC+2Atzi5sHQDczG8EXWoy6DhjJFq8nT/bTqdoJ5GuNXtBeFu/x2ILIdraeANmCIr
xMznVO8yxvGKi89sKeE+kZJtU6R4WMF7/Z43JsBFxzf2kMBQ5cbB/dIPt2PB9s8JR2hBtEaKvTCH
LpSbqlpngEKAZYn4R7cHBC3y3jE2ALaYjf0gdy1QOqpj+whqfpYy2NX49ivcGetu0Umdj2YKkReB
9dS4xn5acRCgNNH8aQR6Fom5ydp24tqlzS2ax9SDt3vBQvcJaWt/hRZsRzay7aIQw3ank9e42/J2
Nx5BKWJTz5gzIiWXqXHSFWZiqmWXMxgIMILEf5zyMRcx1dmKvq4TE/yO4Mo4FAodlKyNmitACYRq
3EnZdaSWRT0QNasUX8lGz5El67I67KNm5NSzpPwKrm3LQ/cvJ+Rtq+qr4x6CvXADb0HCWyTdIynd
kOeh/4WszR464dFyhgpi1HeeP8b0RLAQHd+V0Da8wpJjtpwedMUSgJC/Rei0TvoWfwYj8W2/RbPw
mzyC8CsQ3AA+9w+OM8MR6yZuyqbkT4VDnRzkmaP0kiXCPSKdck5owNFGLZR6eC+P+dkAuGA8fR3z
weHIhJnHUCGjhFBEC8Df1QwhXGc/J717Rw5lujGla2c4v/Bav49v/BkTaxgLYCLB6H2DULQGJvg8
Eb7SVwK8okZG0W5I7naiB7bq25jGsmgnZHQORxmmODM0ZSZtgZyYXgMhLgh0Nr24h/Ps+Crtnfib
oASW9l6NOgJxfDHLsS9a1UbgwJkS6fo1OHVqZnT9A7oYR1RTgSdFGOybu+nXNL6Lm+JaPqenXERS
arjcL07P+jRVMgpWPQvr26A/RsQkKPgY0tkAfiqnQSkkz+mUAmV7x/hsWYH6Ad0YYMTCmVUGL0z/
YeoHGVf2W0ijDl+VvAtaQpT2amhTbxM2JwNoTWTBGE+6lvae7R9CRdIK7E1eLRYIH598XCiVsN/d
wR4CrA8DBiR0OMXeNBH4w1B87eCFC8xrYcMTxzqIDugHrQMWwoP1dVAkc6RDHLJ1hoAkh/pBPIqV
/VHW0G2lbUtg3iZ1L+f++UkyBs3l1l51SlZglXZChIkPMbrDebxiV+V7Am7BDb9Rjg2CzVWa/g/Q
1n/lHdswSisOfODzGpSzzfj9KmoRCk1E9rVlioAJRyF0RSupk6HiKsj8qEDRuhY93JczenwAL+10
8aUjsnNBQl+IrnmZGaUwRF4E1arrfJ49hZDv+svaH8M1wI2Bds7YgtQa1re7ymK6s1kGRSsT51hK
LQtysVxjwppoLGACEmGDYddd7iaURz29q3FG/t1i46o15n2wEJEzXFMIQOTneSIG2NwWB9J/MQXk
8NEmje2Gw0CO6drowSfEPeBozCIftLII3Ic17LqsNmscnYvfLx+UzVACysFDEdbWqyJVEc+hdtRR
zNXq96c5j587NTdcxy/UR37qdIYKVfvYQ4ZVAmKIPxN3Yp20BXom8TW9T9QSIUxCFMTxmC80lgJ1
KavF/Bq48CQgfdYBwGgDo2x6RicaP8WYnI/KTon6dAf0PIae5IHGEm1flOum7gPgzChjnZqtUTrI
0e4NUmA99WB5qMuoArhtMjzn26l+JYZSNDqfFpsQ7IO9GgDWfS+B9hJZ/c9Mdkw9XXBn4vatxKt3
dxV2Z3MBBKqRxWoJUYLYRYQE9aeqsaCjoZjVxTXvoZZ7ijHU1Ur3xZE/VVvtXqqx7qfZE+MCa5hb
/1jDGv4HgpBmOG1/acjRDdkBZgVS7qN3NaeGV3cjGlh3jXDSDpHrYwczZDVn1cs5EQtHqT50a82W
3VhxXTAJMywpa4MuueRdm22BAdbtyqRTa5T31n+Bp+F14gZOrerXNn1hiO53wLJON96Fq//xi501
fCQSep9tGF5JJQxZA6nFH/X9QvSMfPxMUmk4NOhDLEXBq6W1B143TMMhKfVgJE8vbkyekOIBNaVr
cvYkj+HKTPgL6IJF60mgmwO+iwfqh4ULJKixFPvTVvsSWyE3zfn2TmnMY2aRbLKLugFZNXVFE9Vi
S68aqm+rwBwJCZbD17Xwnp1pyipHUWEkATZxU4miMh6a44w/+SAkzgDr4zi5P7tI3LtrGI4J2gQV
+cQFS4wGt1+Z21yUBgrRgL8kVUYoiLbltbTYyfgq2TckmWbFmHpSSCGnNbzxTfxKAiCpNoWHHm80
ULUCcB4GOUJ6rQh9hQAt1owHu4LCMVa7yekKD+YVQWCkSOAAJzkvYl7YhwmMohdAwZd7ED90UWRu
YxJh1fe0HQ11FR35bEF4QdQe0dc83kbFJb6DiBk51iCzQzB1LLGKmwZ90Z/xpgGvD2KYOMBznVDd
7JNfapudu8EA5duX8Mzv+rh7IEygH5/Y695iLY377m9fSYiOoMZljs9FsMN5OVRt2c9U6Pm0rOWH
T5Ixa1jUeqTaVk14ZovBFZSyqCNfaG8uoHfV0zQAV2HLVOa+6acRP66hXXkdCZVVbxbckzTM8RIB
bQJ3BIcjSIFHpiCZiSEzZcwBmr8PTMTDJRpKkyQ3/nlXn5gXdfOzY3JakzosdqeYpUug5uPELRk/
8ZmAl4inCGkzWbjVJ6VgVVt1clKTbUOGD4WpYPnXJiqBvjQGxnVMFfUHkoSaymnrvV2kLVgZ29Eg
aBlBuldtHqn6Sbzk7m//aso6jwC+1AT7aPZ1KS3b7zGc8Bp4QRy6y6miBmJUBhcqlbFk0gVLcHUs
AUo/JVBilh13yn6fdECJ+T1+DLm3hidq1xgcnXclfFDrhJOXzF+tInx7a1mBJCDn+XLGB39Uq+sK
MBI5PmGaEeOSZONme40uXLaj+FTR7pmqnabWhNeanRPwf3hebuZbaTEmu591yFGKf+iO2rXpdxHF
vQqVkFzN1ONaSE3xWrChGfRauEgQv4Pifws1SA/8w/v+qrgSZWPpJlM4XrWEL3LpVKAZYXeeyCs9
QnmOLiOGJGFeUbhmZII2emUCkamEhrv1XGjU05Kl0dpOfwByAc65yOygnpk3QM9bvPfeifW+JLRc
UnwKdrYX92VKEoknHf4iWxTcZBP+mOXEocufs7mV495gRCZHiDbD83mLtBo5C/jemQnRROHc0VUk
MEY9LH4QFZknLwVkZ8WUuyqBgP0LaBzOivK8RmManyGJQNeJr4Om5XRoAJkKDVag8w0Qb0xxkC8Q
HJ6dZeri9VVk4lWRqDHLWnbun/qL/6M9iatnG1N2LYvKVXClJbF7Pl5ieyoAPboeRxVJcWJR4zGT
/aFfJFlN/oEeWuFqQWehCBO2ECx2lw+lwwAQpR9TED3ArJ6O0qG31fTvwKobzBPm96vxbzIBFRNm
e4f/YOcUerPVRr6JYZBYm23xly72XM3AXfFiSEAa/BL/UAGK/oDxjqlprq+9lYIl+si8Z9XqR3dV
yCmvA6CCQF6nd9YyPx8COaP+/p9/MBH3KblFAdUTLOKA8FBGUsPq0QbfKpjMwUCuxOu+u9k1GXwO
Zabd3eSTBXnf/SswEoxH2uyAgRONJzDWP6klPsq1tCRyfok8VagxqAMGfNRDPvGjSQipKLX1Xge+
Tb4fvKTRiWNNG/eTGvDDysLkxE1l6acSAONsZKrRdMGNRRX7U25VMIhrOsmpHiJBMPoxjOJ77ji6
aBbgzlLa+VqdYv/eaqDGA/wXNqX0VC20cJnAxDHdaW6q78YHmK8CwvjnGQF8RDFwOtIoyi2ZJyMg
uKl33iffbVWgH58DFyw71NBNpx3ZNUBwHwQZEwKkwc5+OgDHDPjoflvblPqdoDjzBWTUCsUSPo0n
SZbsV5B2wgqFhUyaOer2/JNVXbUpl/fI1ASi4rnmt8//LmlZD1/A3t2L2+uk+t66W1vPDkg6bRx1
TNNro6zxGUuE2SRulBzqdJ9Ry7PGz4Ia+LMI2ZH7j4CvdbaZS4VxHBuxZhiE+IaHc3E3vCQtSrxT
WRFWjm6D/ZXWmPAzlZsbTh9I8+ZKIhLzB++0iLS1lqdp+shz+ynvZXbKrJBpnTt8LZfrXZIaEN4/
e7GIZtTc401PS/HN5fwZavDP2Z3CS6lGhQvOISPVl7z/NoFd0l14kWpm7IqneVB8nQUIyb0gWteD
pxkNPShR8GrjwTACa86ur8B2Sn6dwWkL9RKJEc3j9EHQTkshxoulZ4t1VVOksy6xULDf0xiGhA/u
EtZ/opug51Sl41Fs9iQk86T99L23IQP6wnPrloLV8AY31esA7xDUjr/pEZSeLEp32yUxYJ2xdZFB
Y6WWBEscMRSZZZAkXC8URRq8jYcmIvwvCvCAyaif+lrpekE3lmTIQmXGRUh4Zi4KtytOlbMhYuYn
BmpYKLK7WvApFl8F4m9KLc91KR2OXUYVYRFa3HOSou0cI4O1yQAd4et6H2U6j5QMLCtaGMuEJWdP
5JBY7eGo3UbMRkw36SrWnET7rSTnE/9Lf40ws3yTbuXerL2YwRH1ivYQIKGsWfqvh+wkSXhDGSzf
Frm6BVF3AbAQboaNi458z4qXVqSbWB68/SBXOpHpVTfhAp1izAcbxmbpz+A/yn+wvZ8gy14gk+FE
WzXJE9OMZZP/Cr1YCfvImLnVwViDpFVoPhV1zQB+GJ31Vxbf8SzNKQ6sdmi5q6HkecGYLVm4rFxE
ipeG/7/ucbeRfCgfspKuMxC8tq7AOgv6eddZKcebTs/zBelJ7gUn6We/n5RzXWcC9eKiu95N/cZb
F5RFqB+RU/is16FDHlBpx0Ou51xLJNRXWUoIcJrWdDc4A4PAWs2/FyMMBWX74Li09uSwv1r3keB8
tG9U/LwDKmkmJRjgxDXIHkRJLeq+k4v63a7WUSySNiSIEs/xg4iyGlKTATEXKTfRXw3GAFpvMTaV
Uex6+7fLeoFBVN6/CYGL6H+jjdYkb5Wfh0HaL7mZjf5/Z+C1c7tsjl9fU5DYoXw7ObQI9stsMbaW
t4qpnDiyg9lGdnxV1PzfpwKPLLQdHEKgOHs33bsMhzr7PtShNDKOlhg/PJXs21NqI4ZGj0vXlqgL
7zVZoxnA9JIv2umRw3H0oUJU6cjvHPqa7qBIuxoN9CTefuHbN/ypYiIN8Ql6VwOvg92IQdXXl6fU
/w+gRN711aV9+WF8EvsSEM4hRgyb1o3KAzE2WNcBbT1b5u0y2yRx7lewQgG2ho1i83fFPZX1JuwB
udx4CdxiM1a7m4ZfIo5jHa11EXC+3HnBs6oAnKW8GpsfJ414EHxptOKt2VJCiN1MZ2QWBjPocxbb
l8kPbhTr80tst34FWx8RNc1GOYEcy3hTT8EsG7L47Z2/9qQharSna2dcn/QnIg/K6vs9++Ins0rv
HEstoIquuVXlawAp90toGoFt7cFiXX+ewaVRGLuWYd+iWTHnFG68wY/hTdHbEowXlPGj3n3CB4Tj
wJQFxvq3GFZr0QUam40YPjJJEy1n3B1AUhDLyWj8OJ5vN/hG6YNnWF8ckZ/LhaU70nTOEwkE+YyY
gKF76INpM3xA3ujXdm8a5JH8CE2fTQgBfwvZx8p/zAR1On+OfPxunrzuIP0xF37kdwSYrn1cGvOs
TG0z1d3na2bi4eMoH31448F1SEvXL6/G17YGIQpkh1KtANN3N1wIom30vx3g1JjRk/qlkvXf9Vkc
Y50Nc6SwYlVE5yUHCjzdpo8MHbbYfzn3ZLKZjkAlGJaa3l+xO8CjkGPajcf2Q7ModxRLXBZfih0/
+6fvMJKn4UzQiKpQUlfQ8t5o9Ug3KdQfCunxVFd/qopr6rgbe994uU7aycupRlZ9W21Mr45pY334
yMzNn5E4tBW2G0mqFCYqBOOB/zYH6AuumIuRv+XkiXIyBf+bx4D4eAnvbZOztDCFHXqg9/aZANeY
8hI0mRDDhqQlnVA7zcRfdwqz4Twk/nQesMtR6Q2Qr+q5ugrU3CamE8KvT2Sqxv5uc0DB6a7LpVlI
1wIEM+zED5h49/fzR4RfWPf2PaL5p+huLKcSDYztNt69E13V7X2w+fvSXSDJpzj9q2RELeEE9EyY
GJ/AiLZiM+lsE1B+VjiqQ4RqpnCSfYv3iAnKM/0RwNetJAWPyzUKVk8oBwJQcH+fyohmb7PutaVC
2qjIM8Ai1xxol9MWyzbyHvC5B7hzfpRf0xidUCsDG2tE9cO6EoSA2U3/ZusirjQgzowCRUwtX1Lq
7we7lS4QEGNpI/dBMXDWs5qdqqOzz32dfR5Js77a1ppgh4uNiwPeXCM/eZ21vulN/aLB58orodcJ
QAAlkWOLdCfakwt6NIEmA+o6fi+Qfa7I8u94Sg9pAV15gysNXqbIxuvmE09Z1f710MQCsJpdtL0G
JigmOg4sUhbTYqxCGU9PBptDhOYQGAAsiJJYiOiZHYrzqenerUDsA5b5lg/kngQrR8us3p0bhM8s
DNwNxGWz2wbC2xnQCf5/onEHq/bcEF7jXe45/cNxJXCUbQyRf1vJC+KeM21lmyBDGG/Mj/9+A43j
IZQPJcdZENbiLjKo1CkwKPyQLzW6KUXJtboOOrbi99xW1e+FZRQyR9dYDmbqDNYv2ldgUz7hcV+H
pUoSjtCtIUzvpqt39Nfk8AWU+1Q8AEZmqKFXIAFrhEWzPsulpDiljMcScVxEqRwM6Z+tcu5K/7/W
yLL6RgV9mJTepyV+NErbPX/xOEjqNGp3etEU6+Mb5j1RvsRComK//sB2iEL9HzFcunGic+DqAOtx
b2KB59tgKf1rVr4yXpWeUOff4oFdjz3T7DXoqpvVgbMc+E9gW1AkR+gkuKjvL3zG+9cBhXiz85SN
4U2fxMs4/IBSR9GOikR1zggVp1EM2y3WMjd5LaJh0F9m5317dcLQKtmlt8shmTxelLdfIzkfWsVn
cgNDbrry5iBWi7Ygrix34nR1PxaJ588a2fNqg5dTQgRm2c74osbnQ6h0s7QujnQ6BuCbc0RX+9Gw
/BWN6v+caTUQL8bnI8bFpLr/KWdD8riQB8QOTjREo8tucEzPzzWkKR7CPAcYozal/qAWWCl3kvWF
DHPPADtm19cjmAWz1X2so3aYdCkrB8CIAZU4zQmZoV1eUEhxHupnRrw5livbmSPMVE2BawAUym3I
TvFlbiw1mMaFBw2/bGXx0OFeCDGqxWAK3mvTHxSFZ6FqSMYB5Rg13lnfzPt5mQUjSIvCTEaqWQRB
57yatcEJeXkjAnzE9f0xrZTHm0WxUl2M9EcmEVE3EBbbeCLOiK5j+eqSLtNJA0mfPXRqAZT7xRbY
jej9e/QmBWxqMg2LHwdh0/8kME4b8khRnSCrcLTlmy0eMDKB2TdF3q3h4DsTjKC0mMvWh7hj0xGb
oR7U29yPVUPGynMJA5uJrdcZ8FDPpCvhZRu/C96WKAMZeJpKav/dFmsq/j53WrKo+6U7aAINbi6J
7scnhHUgdBEAUuFZ5RDv9vmOF/rvAH5QIwCl8lRSuowjJovaealjo+Cg2bRg8xFAMBrEXP7TEgh3
2Q4wwDrv/FFNgdAMpR4ucqdGuU/vtX/os6GSxBQVqHW41sIdIW3ClWuVayiofa/TDXADOE84y/zn
SIpJrJT3Za7SVWUsXC4GSe9fj4L3TSEUYhU0CoRIiqUyVtWVeGbq8YebMzQp1WEN9+YvIuHCuqfb
gRrv4rC9QpS9aCTvdvPEbOXE4TcoEYg279kVNAPTD6SrTeIryS/17IjxgB57emj7zlwZcLeutXHi
9cFcQNjI5Duw6dSCAJrFuvE37OwgnGgiJkolLBt/0AHuYTc50ptD0wPyDmIDk4MCHnvI2/z5stk/
IGNqhewwknr9f4dEufq1+PwJ+I4dhk6LzTtCGNS0rRVBUUTy1AzrmELRRbfqBRcz7KjB7Py0N7g7
iOcLpZpZ0MLBRqxh4eGOO+E72OOT0YGbewTgaG8RzBCoZt3R7yQ1csLgek/22vyRKHu1bJrtsb18
u3Q9LUua/s3wr0VSomfpzu0x5L1fBmB2PALNhY4uHaRrhk6gW64qBUBEBgzTkEcQ07aN7zYorkoy
OOu5QqhlUHudNZnat2h5s81oZRaHn/8jpzxi0Ap+07KNgaNdTuN1pd8rG3X6ohmnE9yn0ZRXbBHc
sHIg50ZiBzAStZcECgohL38WNygk+K25n9dD03rpTEcvSAENth2ZFsYLBQwEyouoCm3wHhUrsEyQ
QaUqR0dtPuu40+/7EN7iqoPZ721KIuGJ1ixQ4Jwm9FGivAXeKFWbIGAc3AAJRzL0f+yBTTA2BjzA
W3q76jT5Fc5cfyVgx5up+ErT02O9aTGAKORBXUfvYFDuWOzoRM3iPRVLFqAmMA2sxERGmt5k3xN1
mtymISiVlxAKtpO6UiRz828O8KdvgPZ+7z/WFb4gh6LI8FT8qh40v6OovaiJEKbcuwmnBxSsFLpD
4YkFasLgwT8YaKaaiIQb0kDyXS32NDSTlj0SNcRxRiXSagOrpy8mnUhbKKQrb/8tAcz30QkbE1ku
ijyjUtbcYXm1ryHN3eBof05q+Ie7TvX+jUhwSP4Pe/LBPaypEr3hGRrwV9Ilv6uXx2Q8G191Bq79
/uGUA36gC7gWdrD1ZZLPVNGZ7J7ipn4fLxRKIaRduGQX01AJB2/u0pNyqn94nnnzdUiStRUJmUUx
K6aYVXf6aGoFxCYqkflVETIfh+f9IJ6k1CQl+skS5pCimhlTx/zTqOrrK+3rQQygUYd4gNa1isQY
WopNL8pNE3akajDLYQHP2G72BbFW9afbzMMrM4gPH8zKx4eheclJXWhyaHJneh72oTZ0IEDqwFB3
3h2NzDbcwABIJr5ApXyAGny7t1vKwktH7UNtqapHF1mmPogys8/22t4XG/tQXir0xRFmHqWhtwL6
Zn88lOx/P1j3PQY5EssHLi6TEErfgrT9PRvH/3Kge1H9pzyxfhhFUkk/zF21c1ndjI+z2Lzu92m6
tUlPOM10eFqo8tlIxIAxzi7H3yRCjiAspalokw1PplRvHDSCMNKaAHc3HQa5QtQ4o/eujY9lWQDk
uXHOTeH/Wyz/CslMEAopAmoUbuq0H5cKKTKenuh7ihLHyf4klKAAlLSIMXfrqq72MduwQEtfJdMr
ZlW2jfEnlnh7dPq9Vr1cY02CLejoU5uANilYFUy/hBubW870M8gXLOV047IKKZTcaqzXZZiL9OUU
VapWA4y8BOuVgtXoxsUor2RNlQYExsiBPOy3UQLCFiojdHTCiGQKpQGgQmMP0usCak9YXh9p1T4R
nqy/aizQ9nnHuAAwolV1BA43trTAJBFRB9yYoYOcqBzUstX1FcaQzrqxvfOLxWa7AAJSpQ2y+AkM
ykKheZumx969yhK6DVhjlMmm2aeIjHdO0pCQKpCtBdI3mkL73X+6VKTBq4kValTJvaft03H23wzQ
y3+bGw/jne46TjqJw5vpHPm6BRSJCy1o5aLXStdvtQQbHbbaUvwPpnHnz295jwK2fTOq4ywqwM9c
nHI/kKkKYfDsQLV8rlAHisAuioe7V04Cnc2sU2Clohk8wwY0xLNNfzKoTfNRALWBX3bhf68IJI2I
lkCAywPNmxdLG71IcOKF+uaFCJaKoTBRrCKV/kuLQzrBzo08Rsaq98imOkpIHEpbQXOr8zapOWPZ
xSX/XGbOlsNytqPgi+U2GTAh5pM5vPu3CXAcRVgciwgl3M0z1hHPd23rSKJ/LM7Ho73llJLYvd+S
Q90UO2pDZkcIftQxCmAFbUy1T/NXlzCkENPc3FDfCv6vZ3Nt2m4RKYvyZ8kAp9vQ5BJEnBKKeHYi
t/hxYguOaICqnJGpv6jbpWRxXJ8WWOoj4AiaQFcFj5W5kn8xMtjE01CtIranmJw3bcik4yJCqub5
0jJ9aGFAqiH8bWvNWgHeudJ/Orv+9efgow0MJzrdDNlzv3ZhSl0UB/L9TZxRZd8HE61m9dkMLZEo
V6ykDJCAHg6hylfGZdlebqLKxibS2uPzm5OpJMtIY+4MOSXIEknHrFgjq2n0HG6YnJucnXo1CeXy
BiBsi38QHuGM3AUilBvoPOqVfp7Va+JYhKf7p6AyCUHCLgmNZpjIxeh5asbE840eYD42S4SKTuYf
/51JA0VdykhBjkl8xXWaK9sFsoo/ol25ymNasXbgVk65Y67UdOe8GkfjmSSUGaN/+7ZUMNZ5g1BH
Jy2lM1etAmCLUm+YuFOWq5Ybmf9f+LLaVGOnxoo+kDCd8abN1FlOdvUPuUcsFds28Ua49Of/yFtf
tS4xJRCk6wt1a957Nyk6da23MbPEPA9XIcSMAWCjWAj8vY7K4GKI1AJc1vAwZ8cZlCQNVcQjChjI
bjx6J5h1K84ubpqwsp/Yqjys8zCjQd0NRHPpzWL3klRKDnyF20LUz25CcDFoMzN9oVordjlbvWPD
AinMWNZTyDyaZHsGwTrO4OwCxBLRPpSoeTjv7AjcnthKxhpnP7Of79lH9NKyaKQWxIrP/tfMEXAR
l94AhOKwg91DaN2irsvvewowFSSGDi2GDgVggUqaQfS7IYpQThZwQdh1k4cyqTTotmnM00IRt/co
AOB6+g2lzxFzyXywCAVIk502Q65hSmStEaB6zV4R3Bv/KxCVZvN31Mm/f1n+pGbx1WaNqtDtbdsP
WX8JHLAK6ITNGflQx0dBSPBQOdKtkfE8LSOpIvJtlamHgDm+FMEp1Vd0H+R9vQhV0AZBpdY4e7n6
GDwTwHA0CUIm9iIItD3gPD0tBOrHwbHxB2vvbXDJX38PRrYDxEs+Ridtz12kh8DC0kZ2tGH/qDyo
ALLJQvVvDmb9rait3j6KJMGETzrSKzZwfkZvX0tlfhlY0j22rN8QQxYOTxddCXNUv9xFjRqqi0Hx
xATKuowORGDySnxavh6cgHH9hWRPYKVHHs+qi87R694IlkwbxPBciMEmoMzHZtyNf1ZOOSReUya4
LZK77KiMPcmeWDT6wm7PcrynxAX094fZwCWAJnYQ6TkiYjfY6rPyTtnP+c+fbZxFweo9qLEoIZsZ
/nZjUnwg5RWMjivYOCitShhYa+gNN9o5PX3dMFrRPwCRTdNLlb2Chl4hBj3vGfRVSLw9JMCk5oO0
2y9TLUArdeN17Zt56yHG/1m7/BvcJg8f6SFHNJ+Ef4J5+o9qz+fMtw1/3oX6OP6CnyiU+xlCQG6U
mHsLuyN0SxnoU7XsKXdwRYvIGCGGoY3IAOdhYkQinGzxvmFYVW1NE45bXG9VQ++ORdN9cvC2fRWc
YZT405rqLbUWubJGpbUc9B2ifocBqRAeHStWEHOcO/OloG60f8rXjqOfHf1NB5RO9AOPAmAclLD8
aRlZ+sAc7x9JaCPW4o7cMcyZw5f3cS7q5RRqEedxzZs/uwSBxmiTC8ValOaVC2Cuf8lG7hfRQsNN
s9eVZV4OhaabcZxBQG5GCL18hEq08fbqWOyLp7ZmDOtTZf6JczEgmQDp7TouQP6TvVIbrPUdmAep
eZxjGHKrb9gP+IbMov7gxMmwjyrfqJnL1mnGblUsj9QH13mswPZGylq5nNPuAmCub2Nkvpk26jfK
kwY7ivr3R7NYVQzuTdKietEyN99KeyDcQuxktbiwkGnfuVx8qRA54wfTj8zYK+XrAlScKF7T1r29
xxuDR4DUTOJvCfoWdMsztG+PJWSGmpSQOlbAnybC3V6m6iPc7ZsyNnjERiVKF8UD8pYEcoIvoYK6
j4VyiDq+yGGloYKem5Fzq7fE9jDBsSc9Uncg59NUYqK+QP5SuEFdK4lyhNc8FjbrG05XoN556qVI
lb2VyWyHnMsYfwy/8xSzHxNpenmMJlJP9drOeHyuttQjuM5/IFHWjfRtY2HYSIakABC+A+HgYg4n
7dBq2cneIGo7llyakPAXw/ahB5wPtN/3PfW8bemeYUidaCv28YUE/CZEtECj8cPGQ3qPH0j6ZQNZ
K3ipoZmIDYv2LtR4Bb3P5xxVXTHMrb/XIIASWgQZ8JoI/b6mU/9UbionstrxOdmysOmwsafGnQV7
0wqC5Lhy4YNt9Xp2zDYcMec8H2DR84v7CT+YqYFY7Cu4rVsub5+KmpgZ1y2Ortr7KY37w54xnZ5P
kWezPG2f9GcYeU6kcCFxMGwTJ8zX1y33YvZlpuvBc35qP3JsgRPx3q2KwtwMzMfv1FUSHzCTg2Og
+zte+eRNrYOe7WhJem4Puy6HcWg4zp2DqvRbL1i9IZN6aOaBghyJunIPpcSENfxgWI4Xc1AuiyOU
Wmtyl0JslAOuerBwOS8yndbbswczRL7jDmW+alZDAttkxH8OGAkaMFVePwdLJzQDYlwBOan6EwVT
nwW1wxW9qrXUsxYav9W8Cg3OVM5ViSZpyQf8VaLF60VAmwhUKPR3UdpRhStWjcnF4KFwF/QBhTL8
ReF1QGn4aowrrv3mGKk/+MAdRduF7FphdP4TAk2re3oAx2pO5pqfqyWRrhje7P6tol1hgkTmwV8m
e1nHlW9cRqdZ2KI0mtXFxyyeNw34WYlzJdTyJzbhgKd/WmTOxNRH0DKtAf4z8Asa6ZRtL++N3Jnq
+/EF6rcV9ipTnzGdBg5BLPtxH79QI5SXPPtKZ6WCy7v+ndzEf2MqmT3UJ/ywQraWnNNl2Oule2FD
WyOVDxe6Xa4kubHpZbLIIpn4KSvBl+tD3P+IEpXuwNO7ZOCtWgk9AdRezM/M3oFWom+59t3C/oTY
6JrYl8aKf4pNI9nhP7VY0vcsR6Uk41Vhp59jVS2MOfxUhhvGuLh87lIQsygX88bsaDvv4yNBQMKH
h8x7Yqk5nUt39WiG3lRL5hye/MvRJyXE6I+Fe4AwFNQm6UyzVi6Vqs0bW7KgncRQh8i118g25wEZ
F3ckSO/RdqUNDSvTN7T0nBMWEiv8RCUP8BCRcXOhh+hN6DnzF7C9IcT35E9rxwy8Scelr044RtDu
CwSlwB7fiN48IYcCN1Q9T34/t+qbyGw5aa38dLDA2q2GtDOzx0I2tEM/5HwtpsWCaHB7PIDr1HIo
1RUYLOJBDD6MMelqDJhY/FYQGYDPYb5bY0BAmggY+MYfFICLvezWq2hX2jZdi4hi4bJNtuH29HjD
cF9VO0mokwy2FrBulbwVCmYZswl1RJU3sInm9kRzNi8pDpvDN683jE1gNi2KDwX9FbBuPpBowjHo
gjfa2FmKktFywqwmyCJIqEz6L8rynnYHtFO2Z369NXnaV9+AZL0ffXucSQrWvu86ptSVCOlRhXQh
/pkPmwH+6oBDe3gE8tik1XD4oBMCG+wwkZ03beMC/jK+BvDoYidPfRNx6jRqpOQXTriMiVSKX9Bh
hWJ6miJG72YD+72PsqFU41yFXNWH2uCLzJEjcW4g9Yb1vGQG9Mu5S/cdDSDrYvyHS7X6jTGf9k+D
nkW4wamNgXTLqJdVntlLe8wFracTvAFDTpVnjpx1jjS8aiDRYVKqj9MMxFllqaL2X34dhuRn2WJE
2P1jOe8+J7Y+9QIuXsQ4VXWKnXmsirDPEGERPnKBcetyUUdZaWevFQTnfuPaKCV7oYYLK+RvUl1J
pyRojzT6yUSuyKU7r7WKhocqW1fSk4Lt5DmmhgSNn5BxBGhEgQIiHH9CWWkChhgAs5M40yOwIoVA
SW+/w9xjexAkzlmRxfsUHmFyR+3yZlPrN2tBZCUVjKXpVz1P7rxlP6Jkb2TYiv/tj6GlhBUZZOp6
N+Hb9VejiEtl5Gj3xekaN3UzMAu25c+CzeYYueap5+hEX6BwFSGyqE3ZUJM3xMMhT0S6rkcY9CdT
ofgErDK/GvxS2oJqeZR0Nf+5G43ZyefqsvcUD1aYxygq182ynTflyFrCGbMEt4Tr9iOzIthfIO90
uJWk8ya0Z8Z7h1EEuJLQ36F3wJnYH2/2PGC0QCKvKlrYmcQPRRNz56FZE7oM0Mj9JJyOEIMiOGY/
p2tvsI22l4aN5VkOlReliAHIB+C3X/uru9gAI9gak0b+dGA3nnzHQJ8Aq8+R21HSgx0bVRpSs4TP
iWvF7g4fuXTqX8WIrDh0fBloohm39Us57FfsjdLzgVDRtgQB1/LVJnkHsw8WtZcpJydD+zAAR9r0
wyyEHcrnYgk2+0RxGAyO37lJYvHp10XUKcURkbe1A8Ms7OAQLwUnFo/qcuJr53NPrwMZuuTr+Xp6
P/sgLETFuolJNWla6Zg1/6HEngK+oq8KofH9/1HWeM3l5IkvemQdbG4wxX3PFMGEqH5jh5p4Q/GT
vNjV474euQwUuicIZ/sO5suvrc/uqhSWTaTYJsPuEbNgPI7K26CihP8ZM5gB7dP+92IuCY/wl8jO
RJchL3lJLnCfW6T5EsvWU66OIkUC854XtynIgA6ba3tPInFdAxe9fbyWj7pKu0k9HJ3NcuJELgfR
DU0abyMLjbekCjlSS0ZuBuN1/rqhAzIckLkYxn1whhzIVn5+qGw/koIJ90rBPVwCvUtqIOrl3rIR
I90FmX3K0SJ2YrqKicxCR5YgJROQlpWlogIRHmiZk8c6jt0hvhKoPtWjU/8tP/yI95G8xjz0fJjC
QX6o+tzxKhi4mcHCltKADnef882PvttSsnMw5IIXu6uRm9EkHKw9+8lbuP8U9pRssovTkH5lSCXI
b5F0B7ubyKVG5lLbaWcR8pOvcUzLqXpKjE3k18fhMD3HdY3Agqj9mjT4HiCKkPrEgyBIKoEhhqRO
yglwvhjES8A5QEhkhqXitIFROE6RNkE1ceslFZEN8+arVWqGpK6fQvZD3RyLqeCRtaV37nozMSy2
2dHCXUjSmaVnS2Gxob8/gKMdCZ+4Bp5KTO5LTwGmuhYNKL+DyTMb6JAj/Vv3+0/RTPSSipg8/hD9
hzpfgoUEBPmg/12pbiuI9fhvrZ29psXvWjbIjJvKVw/S3/P1fw4x/vrBa0eMItL34w+nqdSlFg3i
IrMoasTc0k5QwHOraoD+LEf8d1t7+qmmlCcr0xoHWazvtPPFZZ6nuEcgpetUiy33GHM93lkq0cEe
T5QtQ12XNKXMy85EYkgmXXpjPwxgOHLvgoqoSL4YxnyGU1n+uIA/aKEuuqyuY42Sm9SkudBC4Vti
3CEUeGS4CfMmbsIf2noPDIhFEuZ/6dbyn2pVB3C2RgW6v8G02fyRf1ga9CqZlh+lmdsgLVS0JiF9
Q555iffFPyb1Ovhswt6nuF4EHkFaQO8l9bGOGKY0AcjpaqbPK1/PFuGmgia/xFbBBdGpWPAtmvfp
iFMGRgPSFQ6nshX6Ocy8zdI+Kd95Bmw61MHQz+h0BteDRqnrQvKPDVgXqRqA4L1n3xV5+rjD+nXs
ygDtiaYpbr574SdijpiNAfoBkn1Nh2g+z4hUeC2OKFnxNf2K3S4L5sihfUO0wIW/cYbbcHVEKEZw
rtT4l5ILgPJF7l+PRlu7wQEpuGLhlsN7mLRB8Kv2bcXhYwOnN3MQKBcWEWMDhNvnDXyKmehB6oxU
6N8YkfPdtxYDZ8u+AotCcMeJj9HKl6LOV/a5LEMyfKvoSnUnvZ+eAbZaePlqabsuSsAJftXoLo6F
P3QKt2O4FQamECdc4lI0yXPVPqfRq0ChLoLVk8Z6CWccwELrgUsER7G4THo6DQYsTqiQTU7w8ayW
bkTWekiu7qf4xjXhxeAbjJoMyQcSMI1DlJOrYOgwPRDuhWIF1WhOkgSxOKyykjxhFp84jr1LJQG3
+1/WJhyM3BudLLAnlEpNxNJdA8CMYjPOaXme0n5IiRudY6tCNBrRK8HjbF4dGSfo8WeXeL6F7SKa
ba5xbf0MGLJSlBtXnxw2ZCL4YSiZ+j4y0/zxLIwBeju3X/t/p28ta10OZVO/9p6YMd/Fppwz6vVq
+StE+S0flWJCVe6z5DmOxspFfj4U/0tJrR1tPDXvTEo9py7HCzkczBOYSrqhlG8qUspeIOaFjRCx
Cj54IQL0v9JYZdviPVsYiyEzxtIz/3xQsexYA8uhnOOhKPebZmtT3gFTKdlgRP1wgx6fWW5PaGmi
3LWxE1NebA+QBlJpg9LYgQJ/GCqNFybbuwuf5oVpYmxdQurxhCLXlmPrciCAq+D4XbniTM8EBcJn
j6y2m2/uRQDIaXMNgWJQ1e9WqEWzwYAERpE6eWVWVBfTx1XG6cZ9KNO3u/Sfc+I6cwnfdmsYmXDG
WOY80QC7md7tIByu96jmB3QG4T0JXbH9yHGTweAN2G2qNn9ZnXrhHiyJqVh8oS6aiaD4UrWa9si/
AcYwElU9XNPqmJv8C76fBoFJtukVYHdnz1an1PrugYjOtyk81Mk6H2MV4ln0pBumT13liVN9ychO
s5M3Q3LkcW2XbO+CkXOBLqAcvssxs97t2rfz6GJk6c8QFP2tpCva996vDsxF2n230JqpcVuhq4Og
AfbuTO1l4Qu5ftgmamRI7V45LrJLwcDfombHZu1S5l8PuM+XdOHvlUrZJXmvmyApEIEAWK/3zQs9
XiUR8k5N5wT+aFmp/L9ckIc1Rk2+XLf4ljenXH40LyGjvhTS/6xRCJysvRn+Jdxu+REOwV3RXGob
A434eG+sGbVlsn57llxblIGLGE4931G0V2AvFzmighu5p9lWI+12RDWcF/PtO/RVqARa1gYDbDqi
H+Z1RgzZ+Ix6SE/bD2/RwUONa559MJISx1H4HcgSSbD19J3NKA/looP/yEsmNyOIpPan/bg0Zde9
il+xQG3S1uR0rXUc6lasKAj3Wd7WVDzsvRGvvFrprkOxOl2f4Dbc0o9NQ1vFAJJ9Dfe29qXltuQO
L2qsp54N+Of48nNAowntlvosxaTtCx0Ds4pmwUU92vsilKvLJpDvItbH0lzrVtSSNFQw9K7wXcvi
7sv3AMN6HTwUuXO1RJEF2EFnv2SJRvydIvDkB28qJRMrbuSAw6GTX9+1OK3cGjrjK5DI1Fi/aWyY
JiSVxVq2fUlLD4YmxemFzG4ggBBrxW8dd2dNOQziuwafkIboAbrij4T3J0yIpx2WVRvHOuVNzitt
4PvMRknTyzquRsMc+fwYCFnql5HMgPOfpTZp43nRAuMY7YtcibVM39z/+ZmOaMRtz1bDxEQaeAq7
A5H/SGbu6Ew6ZUZ6pvvZiCaV5ji3yhQUWguFQAjURgVimUAEjfV+p38slG8KxevVvWZbRhC/9tTH
WmyXwWK3Z9f2/0aL+GlRAi3l2ueltUXjpmmw55DHtYOzTKxzsHIcIYtDuQObNIYBYBtgllg4Q+46
7UTVG54g57KC2XidxuVLH8j9dEUQ27LgTz0QS3V0M6qVSHnNCqSLg0YOMdW6JzOP0lC7KOl5+jLM
Ucck7SeJ7IHGGcdEfCzPhcNdw/QoF/1M5+YCD/Kj9fG3mO09ZIkFViT0VjUWMlQ72myywgiyYChc
WqV6hPQPWNr81HXHvKN5n92VMZw6SFDw8A1GgQz0eE48Ze4RpZJCrxvuToY9lOfNb9W0ShkMb8lb
GqrWsehTRae0pRLYIDlI1lxT02aeEeSuJCS2KdVi9DKPQE7kFkEmuLCDNSA6flNFIDLFzCByq+Ay
ls/3FtByGrqE6Gp07P+K5dAfCZzBHjSQ58HO7ifRjl201+A9dFpYy61yLZcZGWPP7rYihLZoD/ld
9534wdoNMISq4poGBjW13evjB5e1lE6jf4q08xY68jXvt4LcyJYSvPYhSCGaXY1w5wnJTjSAWD0x
qxvGoLxd7fiwrLzlhYVuJrCe8vabJxxeQhAppUqkbQgJ1PUqT9Pdwl+A+FTTy+C+MZU6DxnY6YSD
l2DZ4hbagbtr6yYXSh23/clJoyouQU47RWb+hKN5CXACsXVlKNDpT7Nl+9+kGWBABNEQNXePEoHM
nk6y1Qk+pbszIQpHHstRxKQh5/lHQo/i7rikmQg3rafXevg0/0tUJ1gU1GI9fDJEZTp9gYP5sYZ2
YKPebHykFtm0VWUfDNlWdZe0ZlfOYTn1yYKaEgct+a+nF/vGYwA/I1neT+8xVi0iAGHF0yA5BZTy
bw2qlhOWBTN8KMKpV7Fbr2cOQPkphYC+mxAVTuOrJZkfBTDx8icIlf7ClcRwzv+R098V/J3ex3Cj
j7ijnha6pGgMpm7p/DpzjEval0Twvsp15ZqFtRwRbsP4wGP5q8hQg6jmdLjksjnL15t/UTX5BJ9L
8XjUEjc/9h9x8Ru0xHyMm++Sqse18xMkxKCnqAR/Fctt3dibpIaRg0ZIIC9FHQ6lZ40hYx7pTo/m
q3qrTB9GUJRtNVfFTVb2GzBGDLAJo/tz8iAldZAeHuo3vJFx5wt14y7FjHEHTVv/dzn7DkwH7prA
bC/J/ZOtBIxgD7XI+bK7ul9mOAvCCH8qeLWHnWbRszfeOYS8fAzZGrUL+//H/RBmjsl1+kpZshXn
KyPn/YxTpdFLoLBNbmdqVplUZiZZlDWPyH8lmHgmTD8UlkR+Rg/t2BoFRcLQMPGDlmHcEUxDsjrQ
QDk2YznnAoAH9sXD9hjG50OiL/KnxEqUDRkcghXfH23llzjo+SwSd0+FayBzmaOM/zoKdQcbl/XW
x5qnhCU4K43jBA45/tNlHI6MQ1/Yrt1/RFgMDbbvoVZrCt0UqWb09PJD5pgn1Q8ZAg3OnJJHir7g
TgS/ZwoQxyr01o10J4zQWaIZmKDYy9AQ1S1anCI9SEgT9Xstk0MvjOdTwwgfoM4bUeOAAZk3LHVI
B+3JJTb5DejwC7rDkLf2xelZ2boowvd0gVeY/LgfCMmmToxIniOsp2fUtlHpraAkwvTIOaO0upaw
Pn2sGeCorypI8V43CeqzYdfUDI4VJvU32V+cPfwzQNxhGTjTi4MX8ZHlzdQwqUs+dOyfr1V3slpI
7DQ6FuTTFQ/BQhJfWS8L4AjYEKYHqHBuB1KD6byL9NNHs5jKJLc6U7h/bkiO49gNYqXgdvarXUSr
khfiN9Cr/t8iEpw9NdtKEn7eN3smqGDHzjn6ypFIX2NIZZHcaMUwQ3QP4vG6Bq9lfJJktWIYUzfg
NrCNlA7f+idMSBOu/btOd+GWFotvYOM713FPzKzoIwsBLpPNMV0BcKQgwe4Sed1e+QWRj14bnSoX
/ib8DhqXdnXY5GUJlpUwHtxMkWzAWkh9SJVWXb7qdnIxTpIMEHjre47fQh6vzkmLPz17223HYJSj
SyfCqCdjlmzBlVQUZXZSWEbxgyE9vEy5Z9HdFSmG+xI8AZF6PxvJDDuoSwho0FmYDCq0eeUphMva
SOGU7zhdxQDC4iI5QGbFMLxW7Pw3zRCzrXFiciULcpayXEp9JmIMOPJn+CGfD1BRYf1ipyid5zFx
fRE3jdd8kutzjXw9mRjWiF2eMloY0YLQZfuSN0c+0mlfvdty+cBv3hc6Hz7V+rV2wJ0LQrc6GYTj
Cr8TB3pG4GCgVe3nSMERAP8ZDCIqOBygVcrZy2SSHm+SoqUZiJfiOjPTo/7qJf3wti9IPas5RSUU
qGyK+cqNRrgAi7MdZp3jIA6GhuMTcJtN0B05sbBldIMoEe/T50z/hvb8c+7csUXrci/VFi9CnCAn
BeBdDCWOyPWDfNt/pefj8zLUbbooQB3KhUX+ru5m0+PrQOaSom1eHsn0wDQjEflWDITRJ/P1T1s0
F1jjYTdtwxHOLx/hmWM4JOyUHHmbRt6fGG2j2/gmT7zNoZTgRlHfDnGmmnUlDPSkUVgj+E3CPBTw
iHw+6XgIN5rSFisv4w85USsoDS8meVhkbY7h70h7gQlO41SHglZfgfv+LvYYqkwtBjvTsnTwtLNf
TnFNlHOEVprzQJQcaprBwXcZucQ5O9lAn5+kez+ucX6+ApJaAEq7YlIXXO73ZiV32RWMwlwbpRom
Pvoecm/3UEVGtEnElGKe2GWP2CXSTqC4sm9PNBhQKw9rIDAMH8Sm0quMgvZzWOKY67UapLrZQY5j
1JPQBBQ/4RGnj+xhIfYKuCSgHZuJTwovEnht6N66ZvaGiI4VngkrGI3cvF5MIU2+Nc+gMA/ml+us
dNLQRl0fe2xmbD7CyxAYi88ljHf3tP1CxmXW/Zh0oTss29ukGugg1h+b8ARFNDNR9OFmc/DwjHbJ
nWcIndD5Zj5q0BjYM3y0FtXC3VZGxQ2gmVyqYFYk6+Jt6q8ZbWYXx2mOIGANhCXtKAmaUtWuEB83
3fbeW6jx+zhkyPfLrP3HEnMpeEUFXkvYoCkCTVesIv1eXdxearGbQE/XyD6jl+2lnnv2UfV8B7/U
kCoiKoV9iTQ126SBVZXtm5QY65TrH/VULfEM5z+DMosyXx6Q1UfJgU+KZvOVsweMlJclzfkDCYX0
LZWITLXUwM5n27GoXnxH1MoA2kJhdWttYvhFR9o3/bFRDOKg9g0A30uS4xNzZF3wPqt51o3+NYBI
/AzpwPJLHaQp34g0DPOKpJzVDGNGzm6SmQTiLHOa8u+PLuHk+U0lDhEzDrGESDP+SZOC9XI4GRC3
g6+ucpS8pHupIn+6pkQT6VaxJxaCUT0rkoCFi3dkEcJtCN4Eulhw/Rs40xRrfdS7KBYtN3ifvsvJ
KBhZF9KPTEJZgHL6arEazbxh9fbaB1S3ozIViyVcVrM/5tgeWKI9/En7G2T8p9oMituEaPisjMNL
XP86km7v4Ikt7nubP4B36nhN+twXQGJsPtL/3Jm1tUMpFmYPmL2AINP14K0cmRV/C7K11OU9UNfc
N4pA0Bwfn6Yx3UZQ3Em1fqmfR0Y6M7lfetQCc9i6OPifSwUMp38BSxVZS4BcPG8S3bJAthsXqzzi
sxjwPCYz0AU771/Q7r5jZ/UxIRCtZ606LNdEFpuch7KCcGiFLSyzEyvCxmomrELSmJBJnxzYZ/Lp
qYCyhGxHXJyDzNCjd5GzCom7ShNfPgxR8SBX1kbh3lPJsumnkGbHttqIysOXsG0UtUWuqi+Uyeo1
J9OB7kTi1GSFwvfolVr5NJNz/GYrv/k8Pe6pzgQrbR9b+B66T4MlOcVlkW6kxQ2rnwP3+4lQM7bu
etduJP9KOa1hL57QaZVErq2BM+TzYbUy1Or1zKHaEXZ3p0XV2gcOrxa0+GxwIA2hY5FsQOsFeCYF
tr3Gts57urO7zxTlLfIMNkLGSHVU+hqAi0Auf5Al+FHDCIFxSsCmOE34sdnG9aPjV5C/2lI/n0FK
gHZzC0fSBd5nDceckVGauQ2QOLPnflHolmJHH7RfTK5BXFjOfYCugmyJRIi2Aow6XCf/XSZfLsAV
jqH/ded/S/aL+jdTR//BXsDLywyA+99ILT8dw/KuMwNg+PZty5lzx/Cy9LyWeopoVz8hTsQU952a
6ppy1xdkLk2of3Jpbo3II4YjIVeLDivJIYBdnYLTfATauNVYUvfeXYxlN6p7gETMdel09LEekAul
gCWwUOBdl98gkRLlbiICtIeCOeEckXRpJ37fi/er8Hs9ZL3FqSThbWdpJ97n4px1cvxCgHz/tIyX
WL78OAhk4OJ5I2S7wreLgz4hu+DbDAxKk79qPBX1WThXT9mNavlv/JnIpVUSdK6FxRGdDXq8Wmu0
e4k9CIyVxHSdEOmPYHbeCYJw6rjs2fqP49jHIciBCGIXX+2Kx1GBGhmZtToNlThvq2IvZlP73t3Q
rN0SZm7QWvn03M6i90FMcyFpaKIFX6LnisM3CEnVmh2J2A2i7t3hpqzoYtz9zh5dzjZNRjcU3lQr
ngm5ol/QyQm/ITiMcvJwLFrseIQWKwLMlSfGvOpLdhSB9+Z7RCcnSXQs5r0ERDRA3ruNjnqgNZYQ
afV5p0Lj9rWt+xxte6nm9KPJ3/myM95JLj7aMw9yr4qalRCRC1XMw8gCShPFaiJij4zrNmJDC8eI
+p7hH6y29NPL4MaqfbbusHzqjztyoJ4XbNkZfWUiv4EUieFAhMUYZ/lp70w7CQATvy/fJHU8CehV
NsH6tg3aGX2uZO5Z9+tWiYTFYfSBrfnZZJyB2As9diNRDaxRvurNQ7G0xiWj5+NZS4vqtjUOLukB
7bd37dsyLHdE+noHaJmnCV/jVtYJ+QdPiL+ROH+RXApsKsurS98S9bNGmMfgxf54Oh8V6HmB1Jwh
9iwW1gQ00S4svBENcHDBICHPPvHgd0tkRp1l6cGFOZVl4nf3m+7Q2oKN48r+2RmMlhdKOEdTmDsp
/KOxnVEKLzH1h7sc4u9kowPNS+TIwx1QaNcTEOupGtmTE1wC98r6RgDdV7xqa/yt3I+yZPafEWwv
VYFLPrPwPsoSzdOXt+faC73N+x7STlFsyiq9T36UMV/ilQoPJCgN8Q2xcW7q+/xdDxPY9LZ1jjHa
h9fATngtl0Ef+uQBUUCN6bkitx9Ci1+vHmMx3ryRzf+8rEP2Cdid69WvOBV/RiFYD975CiOONk3D
Ub6x3SIryW5XCxY55FbVtVWuojuPSPo+19Jng0RQHc/gZyXQVTabQCHJp0U2K3l9A8KuipTb0Vp9
bgT8qBAK2tkqJw9wjL4fTGqcc8lciDFlnWXi0eI3EGu2bfKGaYNslI6SG2PSC0bFQ1Zp88YuF6eR
XCJIWtqGgq4FoOdYqbpiAbftmH7EHp2Ui/pAuNnlnvl31TdIOObk9JoGyLunPxvMaKKXsR5u27cG
Fq/dl64JEGqdWTYvdtDQxNMj2qE8XfJfCuxl/bJO5mZ3yCuSHM/8RPUtWHqAux9jTLDwJpj98Z9o
hGS0pvmjGGBBaYnDkVtwfokSxFC5U0Vgu2IjDjaWLtMIaG2Zsq5Q19XDLM2l1KIsYL+90oz9A79I
LmtrPXZPe3oRdkzq4nw5hxW0HTTcLDMF3PTWWOdYlAtiq4DOO1C62tix+Qjr03qVywo19+CugR/8
zm2qpAi/58fxjYNUOcEGLQjj6Wh+GQjCL1JvduFQvlfyd2wTLBJZT0mYChXlykUhLHZFuS7JxXuU
4OaBUGfUQ2/CB25THMhYtW/nZ7MNPNzy4HyiTTWaVd0FgZsIR/eeZebYuD0+cz1HZVokJPJ1sDJq
Sj2nZ4udekGqeLXnJbLiAbWZXOhA0rd+TpbIK39Tw/A3Lqc1Sk6HftMxcUcZN6Z41DNaUP/7BnT3
mas0BH1jr8d4OoI5aJYDGRzUW325qddZPkZHUWMgQPlVGjUGAXcjT3V9qi2HQyUzkRWsVSfAj/dQ
70req7vKJknoBBr+3zNOzO935ix2yJToLefmUEXWoL7hw/uSfh8yF1vxCvu2q07vs6pCmqrTPakh
euQyDc+cnQ8GII1IXrUd/XvN9ZeF8zINc7gD1IeoigYFtufr61tx4EUVuti10G4eLBjGxr8+r+7U
eoHLt4a9KxV//1IY4VnK4JQyJ8nBUYkgpNapFgURwmj2e1SUGaSDAN0b9gc2xkUTSy+I0b0Iu5Zf
zmxWg/0gVpoUg1K0dNsTkdRb7qs9/5qdLzcWfbF7yTk3EpDOxjt61McoVOhIQfu3U7rBgAjoCsLZ
7zRh3s2AeSRS/ToxMuvQ/mDYbdozpCizOd0FBo5wAxsRmIQTMJafXy6sbXmC8AYZNfC2TXoVrDRF
gbtRlh5vjFmGfdpGrhqWKZqiuVp4vuRj6XY9stjvB2wrEODoXjwP0oBoj+00qLfBsxzyHEt10fcs
DubvG29TaWzj416TDK2ynr3o3Qy8YM32fmmG0GYG0bk9CLsP4uxYYz+dM1bE2KoM1LvfpbFJvBXp
NFHys46VM62bOoiynFRMOJcMUFUEAXE8FEuU7lW3lRm/xwYk70gOy4jbtA12T55SqQbTD0iAPHio
MsIkpm7RJtF1GkiK3c1In7Y5ncuwTumymxhQ57eDZjLGtO3NZMj/KD8a9BrTn4aSTWemhKmcpGvq
2J62c2eyfgxiKZGnvdhnp2CNdhe8UB4w0oL1XDEk382L7PgusQpLK4L9bMg0Vs7cw6iEjPgkQKoC
Ujfsf7zX/xO/bz+kuEZsJjinXVAZ1yBNKR2OAVW8Tt/q0R+yU4hSBM3cloSVsE+OFvvTIu2F0W6A
wexYRu5t8XEKMG35ZTywy9LusQ28n6xz92xRauOlDp2NY4QZQhs+niJOucrrZEEWjiBSCrcMbN5E
VEgtYKd8TTVYSZfkiIp2mP1ihC8CAz1Y71eWRCwu9mFg6pWahjYVxGHAQ0+Tlj/Iojrlm581CbPW
JiuyjNv+GL4G5NE5zeF86yrBGCd4PI6uRPJcPY7Yiul/tdTmYa0u7LNSuO1e4feAEz49VyHvUnnF
354f06KJZPj1TLNoLSxE2OR6K9BlPpZcss1v4ajrFlDH6kWroGvEPjbR0yfbqj0Vo4xuKMjfHAzm
uPcK2z+6ALOTHTj7K4oNtanCVursEZu+CLpT/qk2Vw9sBxmyV7is9MBZTkE9zTm1N2JuE2o33kpj
b4CmK/TI92KP3Eyz6LhMgymad2V5X5CL+7KX/Zy1pIx3WdOKOEZVFro1O06To9sMen8cbvOm4Kih
cRKRtJYHzbUqU60MkTPEmxvMXveBBjL2kuItjYQJVY0daRGm+u/+6VYLDnUks8h3zcRdUAaYm3YK
r3HlrhIj3iU3vZBBSjBxdaZ3/wKLtxebQca3FYYkVHdMCNWF1GBVpFi0vZVKecIIkPJRpqyPuxIQ
L7LvufX3P6LP0R60pqHSQIo2qkTD0aeyhJvTCPa5y9ZOnYcFouxNWMOymh1OKuDnEzP5uTIpVxf7
0QsiHaqcl01i0uPOpL31iWlWJODIfaPbPeTRCS0nNfaAonBoYFXLZKcMTbXzuNKDGQBtZhkWsDDu
LaNDW899KfKuPQ6VP87Zu4vrYAkwXj0McS5/0ELMAB4gb/eCIysQxgVYu/ueOmzU5cd4kFz5mKTc
Yky8y86IifEtzeUXh1qbQVQAVgUsgEAYsnBUnqWA5qM0WeJkMI2gptXr6s+t74qUdyMzVlYtzDHV
zObyXlozUszROcFMDI4wuYjwERih6MfPzzBeNZbFXbPEYn0sRnHH2eUnqJxnSvSyyc0WmhYdtkkA
GWsHp/kU2rYEstsi3bAmpQU/vaI0Kdjpf6QvAFDzVpKWimfI3qYXBWg95ZC3waN69vHCzlCvydvW
xtYQhQYv57PQNu69X1Plvn3AsU95hHLkTTNBUQYyp3Uof8dzD8/eqZ+GHGsPb6HS7V/bHd4kCTJT
cikWi1nQrCwx/LQTehS7hYHZ+CIaF/yWBVsyOmqsy/yzWId/Iz7NxMMv/ro+TjLHnDNPKl6+XYmj
QiFgeOs0OhuzrOxhPVFsR0O0el5UHI0NwMbysZWyp81zjWA2XSDD5SlW12ILPlUq9jO6PGMWDPxQ
lCAPv4t894MDIBgrFuUZBiuhWt/6hkLZRxdhEmQeigdVBcL2vhaLVMO2JHSmn5W91Z6706y3nMcY
VxpaopnlmSvvc+NEaIOTCG6dpzE+ZbwWvUSVgy0b986d5RzX/+yDXssrjk/IIXCbVeHwRbZLlJF8
JOQsxNHkUNUzNlOAHwjjHqK+4zujoJ/u2L940syDxfqbUrF5fBKjmjExLcTohfFeEVDg4msejdcd
Pyz9MUH96MwMEDjY5rXrFsawkTUZEGFk1AbaskNzShF97QjC0RcJtHLl4jtjXnrCI2wUBUR8EgER
qk5oHVHn1pUZmj+8SOmYbd+Mk/wx6JzIrvigTnJMDkfkG0YLMdsref9Wd0VbR6LsJa2JXA9RJKmy
vuSA2aY9wCLj9BA0yvInKPlafSggokfLhi5xiOvIS8QWwMmjhJtC0nhtp4z9If/4yXZy/palwfvB
uYODET4NojA+tzg1kR6UGbgxEfqlQXCmW/xXwNxiZ6dYXjSYVv6N/omLDStHJ3ebwg0YUwnbJW0R
0sMMh2hbSWiFVyargH3ccGLasJAzQEzSRHAypput8TVLcHrLmVBGt5ZHyu9Bnk884TAttrxQLjtG
BFB+d/WyS01RoLqI8LXMSpAqqhw78AODGij3ckP8Ch8BVwk8JjN+u7UuxZqsdexxRpFw8FWwWbN0
c4v9jyyVs4joEV/tUuix1SZeg3T+Yjqj+qLX6FM+cl7WKun0aIPuKI+DQuWNOOtv75/yghhtWPgC
LS4d/IuXqxudbvAjwrC7/cwOdU5Whxb3LNB3/WUsbRXBYJf1P+2xnZdsyqK2Ynyb7aoqqdGO+0cU
mnAILJYpaQmQs0/9bG1T0IzRt7WIfvK7g3VOzSezVI2LFVy67PZxClMbNPr2WPUD3zhX9NPfYuJ/
bhuiLVUg2kWYtmoN0nBlPmhTNN+fyuVQXEd8N99s/cjpD5XH21SEJ+pdsyU1Ho+7W0Z74UuBKz3T
x0HU8b92nlKSi5HrngR71ClQTbkGtNMoqBVQ9gbQd033Qkf0ogrcdvaNQDHl4cejuu1ROWLHYA5D
e/nro8ybITHECQ+/jGvOZnLiMfxUZ5QmEAmr5kX2a9apPekrad9YO/8k/Z+HQtzTr9Q2gH4f+9nD
8c9EmxAS51puS/r6bQsv4b7UeUmGgmmE8giRVumnEZyHOUo4/4c9Nz7TAA/aph5cb0friBnaIqWK
JtKROPPNafItBl0ZCQA7E3OxCVMTrHej3C54fKXBSHf9vmW3jFkDDXtAPuaP+63andEh9B7BLOCP
eqtrFKP77lKygzsBHKlXHiVTwO7Oodzm+5kGPNDcUnZihVHfMZPb0564SoM2ftnPP375EDpQeHaj
Rth1i76zyYvbE/AOmYK94Cne1VRbspkU2XXa+0WE8QxT9Wd8ahJrJyXXOeWBBzfCk1bkgq7aQHrO
pd1oi6laXETkseBg4A7p2XpixgkP17jexlM5u9/URMGA3FDFjZIAhdg4U8s5DvONnZ/147xfSH1w
mLxop/d+PGGTvY/UK9fNERYWM7NSjuxGJU/SBVpkeLD8ASuP4z8XXJchyyc+HNq50+9sEx+92w/k
9STp8Ec6ItPJjxO+C2hBEykYARLDxyyi4tjnd7NmjW3hbX+hNHVFR+K9+n8AnpJJMKWA600RNySw
8K9FHxT3Llp8QW3A2xsOe+XX6omeAm+5S9IbcdzMy/m+u1cjAhtUnlODq1/E1+rfv79QrW0/L6xC
OnbVcSGkbznBb2/Qd9+8AD207eHZCjIdhgVArRiUsJWk3u9NK/KA8PPmH7qwU77rIOSb87g8XNUD
V8tih6S6854S3RrIhZO51PtFHKh3T3P0Iy9MTehwCULfjSgzuwSOb5ibGgPlzC7jLrxQk+uajK9j
hccPFu+LMHGlu4ldQ9iYr2kPjTINDHVencZc3BfQxKz3X2pT8f/Qit/50ZfZXvz5Gn08r2el3VmM
zGm4rPa8PvktkHqbScwLv3md2JquNklZVNA7AcLyKmgOjAGufP9RBj2IhSH905SwTCS+40jHGaXs
6u0b1k2ET6tV8IGFwrSE1JyQUThKul4+bJXJn+bGlkIjzqogi7wBv6N5pcoQbKVQnBoOCUSEf3IL
bDOYH9g+KpHpXUbm8l/e8t2ODb50e1rnvWybDaSdQndJrAoc5S6wMBau5XLjy+DvVo24XBJSZUE+
nJj6PrHfZNizDC4N31dGP5BstClYGnYjrIrxRkqIqAaxPSFnELX9mDjHHcyW1hvbZvnftImTl79X
JjiEn+iyeVbT6ZQ/luWGu1JrOP1CFtrqkaK7bdZ4Vy95cXn5bOZJZwPjuyXRrEMwsY1EzA0TFtcQ
m/kk5Q99Qo/7ihwy3GOz3EmTDZz5LAAtTdVo2Q4krhM9CJc26LsYmah9RJtYFuz5sM0fQiG2YNc+
HhOjPNT8Ak790E+lJpTe/W0doymNfALGExazt+rM/o4mi8ZljY/qdiX4BhCUEQSLpDMmO0jy2T5c
Z2DVUdxwtNl+wQvXabSskaV5alJCQbLW2vH4+75keWJLRDgf4e4UBLEd5kt2uJar5dPsd1n44yGo
3+G6XSfyXtj6hZ4XAfPi95a56COarTKODhGmhsrLWQE6bxNnsgM3JtJfkDCSkavegYNrYHnyO9UB
xIxT/f37WOjWlvhKqfjvnSIu5WQg+JFbl4ztVncoTLqHV+IXRKB2WEecqYNT+Vb5PWqgBh6D+4+G
ihQcWvWhbTt2xP8U9hQLjMPZiB1AJ5a+lHEBM6cxzPRAMfmTa3jyeVxEX/EAFMuMZhGuMTskHy6a
cRu4FkXEhl2iCYxuvmr40RUv3P7FYiRvAy8ykSwi+2nALj9GEHniPHkVWIHi5BO24b4P0Udcqx2H
SM1DRpovtd6D8UIYj3IXY2C+jq882l/QQ4oxUi+DibS0zmYZQFe9n0mYUv0DFBD3TsE6DI0ZslYM
H9UJRTMpVy0tT0eZUJk48i6yocO57KpmTDCL7N+QaP+0EV5HabLTSoyU1jUPZi938uyBr18uGJml
Wa9afhBXyDQoOfkhA1KD5OvmdTYtyxJXwE0TE30yLQatCQund0nEckJlB1cZeQYM2FEFmdEx/Pab
MPKikwXh6zKlgDpDgal3TGSOzklvmpCPQCLg2XmLVVSxB6N106iNRR5euuLuzy2jE7BPnUpVxUUV
apeDBrz+LVbkzRE3ARJkrdDE/LCKfNreZMUQxX4jMUs9Kp33q12OZdMjHt5XB+qQ0OsA2e2cft2c
qTPqPxow7b1ampx6H4i4in0Xd+J7IyIIl+F+LX9oIrMLI8s15o6uKW37NsFr4DxE5/yHY6NPJmZe
ZwIJlLO8S08jSQ1q3stsX9ARNe98vxOKNOaAeeXydDbcrq38YcurN+AJdcAUqFcOrVhVf69aY1KA
cdFP/KW8jnX/wk7F7x1IycSgo3FbfGZJYwF8NorQR0sbqC2+Fl80HMPgPRwoADOaV7/EdIBNZ6x1
4TDZgnexbqEu7wDhRBpIP5qn1OFjyzrhmFpUxadljFct3jyV+tz0SiRVNmw804MMQx3aDvgBxopI
//r4HBkDT1OdFyntL+ct0lWCBNwoL1gNtpM5L9Fa11W87jMYt9TntoglyTPMPd6DFw1tSmAN1+Ra
0udyq4D4vvg08do8B74ejmOYY+pDUFvd3hb07Fvx2EddleedS9nEJp/dEw9LUrGFOnpEwNjR8a/s
Qyy2G/+Xjkvn2QA9/RbcfdgktehvZT/TsA8/+rxNTSfBOxM73Pz395ax53fJNlpyOz+vzI8Q41RC
IVf++tGa6M+yvg1gh8NqBfqnowBmmEbnZksyZncFU+BIRt8yaOb9GkhyMwH23aGITQIrypibTXGl
nHHnViSNPIBPLqPwbKu9BcHk0Ktp+F8c2jqXoAamCsfVvjgcPnt0VyeDAmHH15RuizuXuWMjm7RM
WbI1clE/pp771d2hibbg9U0Cv58mDjDobaEwMhOs91ts5U+jsItp5zxbjdfvO+j4FNGQ5F92n5PB
gGkxAAC9LngAlBwvmMpy0IejPecxPu45BeU0EdNKkrTmIKIg9Te1TmiMpHAmMxT9IYYyTsCzKv3Z
1V+WzuuVbqrtIXHMnEfgYj2PxCDJ46lilmu6J2KAi2lnM1kdiAhDS+CGLL3qYB9GypR/gqpaD/IA
V2B09r6JpJguNZSffL67efco6epeZJAQJsPkK3Z3/dzlXrA0UEv3BD0m3eIHYHsBy2890s7abpYA
NqwKIr3L1iTPTQE7UdukGYTR8F9PuBlSey6tYxKNebha+d/pEY1XXXn8Qo9dhUvR7nqVmnsn2mHf
bXAdwM/xbYlE+7TE53+VPr82Bcpt1JbOV+qcQ27C6IUGnCoa6vQ1p25Ax8NWAgvdmVze4Uf5rjMv
xwJpSjF+swn69SP5UVgaHVI+uhhkEmggLkXm0L2N4Mh8vuGq/H5ftos6zFKfUQTSeJrllCB4iPAk
TnbPVb12YSXjO4/R+/9zQHJ5maoze2oEuDE+JPjGlmzqH6ML3/QfcpjS+X09I1tHfIIVITXPR+ki
TKfV//RznVshV7OfiD5VcDvyQ1fiTgDHw5ZFbBHkBFFd45QSDMN80M9Jnp5/ICHkP8c6NZSU7MGr
YyGP+ULlsZ7mgX2xGxI+we3A1v4DHl62l0lQPPlTceDHt+mup2ux4Ct6bZsF3w9wdKhLjL7nIv4x
k6z+KtlclkmnntHB2e4gEIpFpzJOFa61e6uAWSBdPnmP9fTUAsptMMkgrWfQICVeDGWG1YD/0pCm
M+3WctyT5OYEBKK/DFiX1t4Ns9XY7CnxdWsE6dAk9iZ1KO824Y1swgMuoyebiO4/zBuOKIWQ0ReD
Bnn7cUxdwKyGqcWrGal9c6Rqr6bPc6kWw64vyFZ0OXlqviEal8fOyv3fsm6hL7lSau9d0sHkwIiE
FA1vFqax/Gf3KcMHwuHcV4a/uWFpXMbwM1PvstrxM55sUpSji+1ue8IjltmyGsextFwL0ADf2aG7
khdVvRQGCKuYHi1cM5t5b4cH2yJqVgOcmCbhc9QPEwsFaAqsvEvrHYzWyedBY5NLx3GMhscQyNVr
upx31nL3/2N0r7ReO3eIx1TLSyDNWwPUS5ONslSqNmmYndxLmWOGj/jCCHUaKUIrkMOCujZ6VUM7
+nVxLtAll572zR02kf3LnKYeoV5A0Ntlyc9LC2+8opBsr05FJl4pu8ZICyq10Y9pFkyOEhWGfFM1
V8DhVsY55VuRjltP2eJRLKmwNZdkb3XDBQ77oU9RgAbemgxCt47zzaZ/d6qAfG0DIjY65LhxmmAd
YiWkxkFdvKHYR8YV7lQwMQiM4QNbypQIHRmcra3Yn/LaLiqs+gUQt0ORPXzTxSYvcu6QpZrRf/zH
JZ8oukjtn8mYwFGToObyqczWA6rp8KwKGNcnqZv4PLuuPrfp/KU6k246ajMSfqsZ2chTP6TaSEh4
Q5iN/y/e0Ap+rGR4k0VEmtvb/ajQGQjzpIn4pighna9yBKQbXzfYLf2jT2aJpP9zUKVq9TQHLeTu
cBsiFJzL6Wvy6hY5jUSzCUAiArQT7iOWghKRktcDF6E8bomt4C9etb0K0Xebde4G8+94M2S8NPeE
uRPpa17IwvD+lsMzUCwvp3WjEd+0DX/cxeo1L+7ALmKxAiThPSIbBk1V3brRo/jvwTCEUZO6vfK7
QqIwvNv7OHo7kQ008Dq7nhrxHMvEpXomwROf7zB07e1GIr2CTE0PZQH5LueQK613Jv2XoCUVkVj/
T/QrEOZ8vadewT7kFj0LrODI1vJMXcpK2XElpmQPkVzW8v0uPB1mFG5QjZyFfpIhudaA8GCnnWoE
HkJu5WoNQGOgRWH36wJhsrLPm9+NzIoV3XyTfRbpkptuJS4m2T8CApVimunZ/w+k3ndglD90PZBz
grYScQRJ0IIr37M+fPCWVik0c/3ppmWwUUesULRZPIR1jGfjSM/24dtJThSiNAxTSEtLFfkn41U3
RfN0QjWWNdScs7WDXlOWWSVCJqvz7+Lb0N12gxjXHyPTxh4uR6bhYjOjcWoypPeAnJph7n5cEcI+
3GbOgXet2QNeHdQEJ9ZmcWIOSmErnW36wY1a8f43FpBdVZ1q9cHpA18ZVd+vHNVqqGC6VfbAODX3
IgBmQUrVoGLd0nq+ckB+51bX/7+W6YPMprwLwJo4L9d9OcYPLj82zBJeKWS3decHunlZBK/iQAQd
9tB1b8a0klyOvfkbYXas/liZTwJBMFHEJQvG0YlG0nE/h4GjRi1sNBYpYBUeE2C+SIPSNKzgOK2y
gIUqbkNM5Qii1I9cwhNemxbpcX5jIo2NUjqR6hUQo2fORw7DLSAOToAyBz0bvyDqfd0e2mX1D8iD
urLFeKQq1c1tnBqNMisC0BOEw7ffk17hX//Am00AyyjNxHiGEFTduKncFgGiB8ufZ8iPBq254/vp
IZOBwObqtcYpWptEbDw+224+isMGm4iMce5RQcFM5vvxUWpfu0MIxrviKYPO2ijNi3zQwDaNcJ9P
xdYTnVRD/PSHsPqyZguUbFuD+/AXslprveyceUqXgTvZU0N2TxZII5gQ2iYqlrcZTKTEieItZ6SB
hrXkCkWoYndsGMD0n85UaGwwzJSwzDxSTykza+7mwIfqXIwXR2wXjQTW57ltfO/mtf1vQTsTHBQj
SJJYGJCRI/DSupuRvpjWBnb0mJrcTdxHDfXPOkzb8p7XAKlkklcXjRlwVynee0nOMWOpM6rArOhy
CxH4BUwR0kIWxTAXqM6iZjIi+RQNZaCJPLW9KeBirhSOU8HFu28pzXHVCFjrME8v8KGLkWajtkOJ
tGz3Rl2cD/lep79wblZAcd6/DNRU+vrk9goWOqz3XO6SS/dt6JiYoQiLgsYT/543t6jw4lrUsnir
vc9TwPB7aikCy4NEF/RVL1Cm80xjazgyvHCNvYvLcoPXVzBCHfSaP0Eb7M0K56b/1NvqOppnaD+n
DTGavzu/o2m7ShwCOW6uXsUq0k3SNI9x1jiDpwywxqZR9GYpaj4uAK/2CXtlL/p5f2R9Z1bHJBVF
IGz4OliN7K4kOgczzXYK/VSVM3yznu8GDHk4O59YM14yp4st1kiATYsigOn5fFgTYlsJCaJbYR1F
wtJZykHey/ybBWCzSz9GLPs1kyE9vdj58If0J3O3cuTVQjVGSrcloneM2JBZu5oQYHU4kyWTkjnM
x+QW1g3NftZFGowDO0lo24FplnXq8FwXV0eXEO7SsMXiMAF70+rG99NIfQkzhbL7gfAZ8iagPOAM
1CLA4tSad3NswFNXs9suZRy5EJwAzno/8Eest+U/UWX+RQCI0opEJe0B9aQS02eHpeOxRTqs2VK2
vUAfR7hHQEXCNPtbkDYdgzn6d3ShcymjvUlVu3wQc1y7K6fwy78VUwrc7cCrci6wsoQBvS15mqnr
9aCO8F9XEXSgFonOiwUZmwMwdvJxH1FS47uGB6DltnbBFosAzsr5CTMDMnTJcE1Is5HhqFNgS21j
ovBNY6Qx/iZqfCFseD2dctCdj+vmnXpg+Ti1McvK7STdCfKRx6OXgEY/Q6J2kC/1f3y+pqMs3Vlx
191x2jHB8rFoWWujGuCJ0f06J905ji1gdvgknNon1urBvuPuVQ0pcxb2+Vxd/dtJ2NDqPU9eDaad
P78XWQdwOPlwX7U+LSR3jc3VAZt28ViNQixkyQHUtb5laOFYNpveG7Rt4Cz7hsqSzxsm3CFSHyD/
Dq+0IMAS9Z9AoPp4M5O8Dxifn4z/QOfdD2orrY/qssGLUZnndQ39aLMBo0TX9G1KwLPtaMRt3kg+
6l4hcPFwUERs/hUTfhwa87lWg+zvlRrEXBZ0ayIQtfca1oVu4RUBiGcVWYu01kyjBhef/3uQUtfW
fLtwfF8Hlw5Q+CWXYqVMXD9OGKzJAOgFw+tn1gA2IYaA3N6GyG24QWPcPD85pChmBofxaFSafFLV
ZdjpCtQuPvjcvJF8ExwMfqLm7nWp2VS1PqqR5fUhKJ649SO1/ETuC4t1j/gqAiZqZGWTTG0jCFQj
gWkkhjp4DkW26aLrlrn8Lt60UcmPRiB5Hem+TjAwJNrZC258xfsOuTcbcg1b1ugp5gLTOvYwmxki
+t3yCg5oiJNfy51ItNTyLN8VvMvAL6WDcW/pVnT8/CvSji4pnhsjK4uSRexI2I183mNAqleWtv/q
zMv3Btu51y5I0joUQco7mdgfRcZYFaFsYrdQJsP+PVw6C10FSjxvyx8KEdpXuB74s8j7DadspHB6
4mNptcslA0py78ni+UyhaBnioBxmlahITDoT47kVbybjiYVJDfQKQxwm+5OkJbrvJTmDq3jETnJv
NV5Isc3oW/ynQhtiv7ENR36CKIY/GC+EZA4u5e7QvfFE+LBgUVJvgyS55hW6scgAiY4WydpEa1qc
8LKnvyj0/qSsPTMQ5f2z2AseBWAOY3tS5zg0bL2Mv+UqLtQksoXa6Z5qQ2g1GjiQ/mta/o5Dxa03
4+HlK0XuhO7aIRsoAy2amtGqjYthLuDjeJKkjYkit7sC4Plt4lJZ30wrIVnprfJJYlMMO98Jz+/o
TfkAFM+1VZEY4u1OwoNLPGk+8zCwgWYPMCCN/yVDIpDAy+MBB8L/GNeoMx+xCseFeRdQ0gr26b1a
IdEKuu69m4+FKt3vnqCBBWqYoeZQrvfHLHzqgyEj9wmoTs/56ToTkQMZFqkMdqklFmFRqPKaR1u6
rnVvUNzyMYm+ttjfCoiXpu7ZzinJ3EmwSCjw5CHautf17cQWVv/UDIgHD2AJXE0+VoGbK+431inI
EZ6DL1tGU8Pzgcnx4tyinRnEqfrNaj0rqbIx/G9KaLl2j6YCs3McpxFgf889OYSTDhb6tf5W+iL8
+b5iRB+GEgeSHy8e6Lfu3HbV4rSuNA+nLHx/KKSfXqdISohtPfg0KVkwJpRPhX1vlkvBPt/qoqyH
GFfvY+PvVrLwb3lvTce4EWPKnLXftHDlFC/FKW+AUzTVUbZxTHi7dHAEZeRBx368OwuCHaaX8LIU
hoYGInxohtLXRaPmc6IaRob49If+LTON7csCxLTACjMddoZ7CN/5vHk32oElDh962jXUNhi0wIQd
rJJx+9gemCh8u5N2WtVUaSpjlHBowlARQadB41aHoHIKZuem4Zysk8BUZrgjB/ET2U6w7pp3UIdO
sCAAjfQVCC6YMGAyFmt3rWUvQ8lSN816/CQU738sHVX96kZswuVI5C3H3cuK7HomYjLJEh3QHkI/
WeunkdT46SsP6azLPdz5r1dCO9ceH0pwIRFdt+gjXLRWrG5x+HhwNkayl/40st0d1ArbSp4M4kyI
A/RX7iPC6tRRhFNHdL/ebdkoigpTE16rCYdE3eIAkmMNeQTtZ1XF9hb6kbWaKDBXjoIk6XovPHtU
Q42ozQSefXXEEfL0kTQIXTgPZEkVPynnwpxwOcPofp7r7H/zDBa6rRE98cGuviEQaZ9APc4yxlBf
fffZh6ucPmmD3X8C/chOeH7JvM2n+/NT8gtLcAjoO40ADhtO+RUroIetMWT0JsPeDobC6hTmRV8B
f1lUZjN2zgc5tz53lbHXaB1Yv/U+kUJo6vwZ5TtJ4niV0Qm1fkhX/3AHqt1spN4QI8XkAsbDcd7K
yawnexD63GPidJA57y3PEMNhqwRpTmMNIIz/xVjnDJk1jNWJdFE0FINE1atmEHTJYuM66SYbIQYR
QF4hgpZeQtR5Fadl9TJrqkXdrtWJe9EtHc9RpfK7ybHDdpsJNa1HNw6nrkF3C3xSA0Sk3bi83M18
7QBVc6PeKUOBSFnEm16BSx6zB4ALJNaBiv1jz4vtj76A/RdiqDPopVi3soIjT7Ej69poFsPATVcP
cVxsARlIv4DKWAAZkrUh+CgWa/ggDLM26Dp2+NRKKLkNo2QeQAtnAa1zU8pZUxFYasoDJn0+Vzkh
EuXO8kWIOnOKbpW28g3NTqFphmTSZQXGw2sSpV5dgaF1rRFgY0TIEuw23XpQBfR/wpcRTUy2RBEd
Y99btD2t7Oo/R/obOaxiEQpdCpZR4fK/tN25YXpMk0U8ueq6vzOsBGBZe+rzVJfi0fCoc7k0fcwo
xN2ZV0HT7HTioq96CK4gQ0AodisN428eNGbDJLBgR9TcypTjXg2obzL7gf5DE6LOtT7gMRykBwT2
wtdWp8gvV9SVRQ/rNHJagTC1C2axcScT6Wl9C8NMFn/kG167Fy8mjkPgOBwTKE4Gh0iKjKNpiGWw
5E1FZapXpfTOHNr8BESFTvIRqf3s9in/KRFaSdcbYdxDwGsCREg0uKB3C0hklF2gbR28uOPwwTDF
ksZk0qICDwdWKOkALmbfoY9bLRrvDfWuQUZIKLlJL6AsbCFJFI0Sttx4D9Lk5iJfJbeU4rRWqaa2
nlT6xCFjZr4L9rt0ab+AfraxZbnD1hb/hCpv7WgsKUxu7/w7QGZTDiGuxEDyepXU6BSPzUZ5nVP2
ErRCjd4VbRJr9sKDxphB2Uc3huOoCX/9Lvyx3n8TdsvPfCNyDyQDCEc4WovgMW791OoC3swRVMoq
ku3cPetlonsIWRJxeX/IHI4RMl5H92rr9dTg//VyOyxk7SOJZXjEFZGr8q+nKMZdhm6MH1F1AScp
RTEZEJ3wHKq/fslNTHrWmRR92RdrVQyl6lG0gYZfeWfn2vAjhQGjwl6g0XsvDA6bb5e51VQnDnsh
IWM1tM+sgDrI7dhJz0JCUus7hXpONlIm6xjPd3ybr59KXd6yMOeN9fhSIsckLD9SAJdcZb9WU8Qz
aDJ3WZ0JmBx0T0AFmnoYoZpYonRQHJz2saSlBMvF4ad0mxt+2Cs1w7g0hb/TmQktVnLfkzRmS1eS
tyuCHh0eZpM0krjyPywcGHlSbLQ0kemwGs7tUSV/qJA8QcUtEx22TdGGGYTamub6uNbSm0I+c9WU
Ob3dHE0RhNo9VLgtEbRcqD6R5M3w+3TBNl7PwzvPh+fDPZT144+cRmMdePblRIFMFQMNJhaK6yzv
3AIXvP85OpdxlfwoO1oiOl5Mrk8UkPgNlDbn0NIvrhdKkEgSQ+dim8P9Io5x2CEiJ4YtqizRIn4t
ISMFvSfoBkpgKiw0PazaCv6wDzGQLYSDKvDbfx+v3sJY5I8V69YD6SU56Vmd9ILKDKDegO2Tsam0
qjeFn3sLNcKK5DtkF4k4ZARAdt74LMHlntqT91AiTQkUNmLpGZuc2OoJoUdm79CCrxPRG9LelYYE
Olmvyc98p0yoCNxQO0Ld33jm6T/zlNS7CzMn4SQdGT1+7pzo+e4n2Lk4NUoI2/8QrmlakXsNEO8S
Z1RuHqgxte8idrxrl/Y+6m3sh9zf5sJmmRUHWaVbNKwwufBdUF0muVmVwaVYLGFXE0W5Tw0WWdZI
GZ2BrC0lZQka+k/D4Krgmi8341zVUcD6WLhYjmRj5SuuSFuByktdpYfXrr1s86bvXab0RXZZA8ZK
NMUSR171GbBYF6z8GPTKUfhkosmWUTuSw5yY6IjK7R0MLoh34zRoXw4oIXO0fVaBHq3uHtDA8nZ6
hraLLncDrtwutSiXCyYz7fp9LKGY6Wv/tU3hzw64w1xCqeCXGoU2V8Q5rQeM6HfGZctqkjErafhO
0uiShDofQ+Y6vjn6eCJj5xKojZmHz/tIDagxehXKsWJksWEeYRWwXv81+ZW/KLiF4ber50m4MjhB
hGu8Zj6GTrJZY6XlIlCBlfz87rHHvUUMYpsipaMk2CdBRAeBrqZLH2ygdW+0ooJDAjfGr52S1Lkn
hPHTt+wemQgQEisDxsFdSUnd8F7HzaXsx+foofHKPYzeNVcMXTU+xvcsCgYZ0ru3p9a3X+2NY+Ql
rQrzc1V9ZESvd9T9z4X1GptP2LFDeJyyDb/zb6kx9rJTEk7FfagyhGQnarp8i6vyaWX/+GGXrXYO
TjFKhi3ZLhBKPSCF1Zp8h+3CIOfUTg6WaIiFvt5J6vSL9fXg8bJo6WTpr7atekTqoaRe9ouxfpW4
3R5PMONbvXJYhh82ov9IgOhoAcut6X0kly6HACWPPpTJVtBFFSlYnU2V2wlew5w3lvcFTYRSc8ir
ZHEH/PSLUGBg3Bhfb6Jxo+fi8crrXOQsTM00d07d/UzVvEAa5cyAiA59Cts8vT5HfeZ4hfj5o+Pw
IO2xgP2keG2zYpGt2LoBnMYoiDdqUqXBjm9dkxYMvaUZGvxFbHr++flPIAGlqsengOkodYpzpuE7
W/lx+IRGJq1gqb5Ka1jc0iOUZJIIiARASBobTAacHiLb62iR0qixFX8QH7Ceep621JKfNn6rrnQm
zWbUfSIziUzJFlfZssQo/cNI3g0K3zwlj5v9j+d1rIHLxpz37fVrNfso21HH+wdB8eS3um0aMNEb
ahXBEq4ThqCTrpyb6jY4DsUi4RnKxm1mf/VBreXWDv+vgL4t2o4zXYoWkhm4FYrGn5CNQBkie+GQ
tUrW+TjqnBqNOYKSqB/V4a0ft1Ipa6rBSondLJDvRDiLmzuW816tad3wUk1LHmqpFYFS0QCO63Or
ZB90POa6B1If/1Vy6e61sxI1WKamFua2rk+TPjHHHMvGv3uWoU4FSCY2OJ0LVrK5NqXe/GXVipJ2
66uPv+2vJV044iktep1omK9mIhLAH8+AvB+O6+wxsFV93SMdqf9SGdS7DxaEglKeZQdFx+g/icr5
IKNQTHDIkVrMTf+tFELumY5/o1h8lwijR9dYRIH1BaPxac9d0I9a/oX0qhRQOqJir543fWI+wdJV
C84qR2dUpRkUdBuF0jSNbwXr1e9NKpy+a0TW23GVhBA6mRvtnsgvpUM1gKd3S8vp4WPDCejGpvRz
Ey1Hvwn6KhTep3co/AwCEykOM2FypSLaOmX+u6iwtoib7NE/YaR28tDZyoczwy0mnLjuvnpLQIdH
H6LWHIxJY0fYbok4I+SP2e9G3BSfxF+ILnPq5UatLcVX+R5KLxqFbVgkqaTlCtCofY/kVtzoScHF
DYbhusmu7c6kHSt8ZABzVr9KOvk7/BrDF+UC776qhzx+/h/Yf6BLP8DnTZalodkt0QHMiivv7cFj
l73oTuRV/e00r0HjsN1wBvEi6yfTibhP1Wq6UL9X9/eMIfOuur0pRLjEn6sPbxO4kNYZgp1J6Gsf
kajx7Qr6gZUv+3hhX/pc6UhcSauLbi9cPV+wdHkhmw6ysvt7qpzwY5feGWgl0k0kzmm1mEoZ6tVz
+GtnkRJKDFjLJyI1K93SWJQi114ZJObCx4KVpEP7Ge/wwmOZlQvdqSJlpUlH+2rv/FGDuiH+Syyi
NKafEKVN/lgZx+YFy7aGTeGSSQHhfrSIqZfM3XFlzba3CEwhQkGZpaJacTIaEj+HeUzdV3HUSiix
sD0qLPrUMlbIr6Zbb+ZY9szUX9sZeknzbZN1I1NxAl4+6Xfdgbtp+KnstJAXaLof/YHtTQexuC9x
2XoItyEbgZeAdynBqwc+H2uYvs63H7Bv7Z46RjDcwFga9nZwPzOpw7CwFMQ5c5+K4gm1FiGRmb5L
g83P4+fl1xf4mEHyKOZjRz5v/iUhobstnHEKYCHVleEVsCSYpqUvjs667WFfoNt6bHH3cIpp0X4p
CfV8n1vsG4PGIXov29OzDqs7STMIs/Ife1WVMsB+RKdMRIL4sJ6k9aXQVg3E2CzeSPkphmp0iklC
XsiJNRgmdUA5LT7Ac77BHFFszyeStelP38RJM/D2qnIQKTV6vmcoVm0t4R7ywkb6U+opbm176HAz
vBcjq2Msc1GiJ4X42Kb7Yx+zBMLwjehmyIGzK9doVIHg8PWKhUHf1HgqDElFjjr07dVtoWDqvoCZ
PwlXit+LRaOQcT0Br3EBdMTH5CKRrdUoIrqYUGsLfifoTdheBLMVMm6tTEwPU3ajTGFr5Gu8n+0e
t7HRFDA3ip2LKNgQVWpf1hfC6BYQ3GVwTwt23hKsG1P5TCIcYu/WQIxO3HXK2DE8Xp3Z1mQKoRpK
cVKY3rxHnyLsvxSRu0+o83HqMlEYWljfTQsMp+VKVzgWkrXlTsqXx2I8XcQegVpBNTqoIGSE7X+E
gmYt/r1KIFABpgY03v2AJk21X2ObS5EJB+3hL1Ek2YgLwJbAqN6PvVwKo5V+dtTsLufpOdHnqdMJ
jlFy77HBI9udgkVRCCgjeRe0Wb0iCrjNvRwhXSGQQef1+8Uujn/bvMW8bu3lMi8r+hWOwFsMnyqk
rwOa0Zl7YKIfjhaQb5NCPvh+/T0fA0uzjFbdIT+DafAKsVqXVvTqhUdlb57wMkdyGw/UuB7gO95D
teyQFSSfyeoTSEldmLU8E9T9EGR4PYJEKtXPS/sSxuHW5nRR/f/EkrGyu/r3d6jijrkBdBCVZJ4o
ip7nLRia2etpDECrT+NgmnLAOv9IhTe4++lIvZMOnw/AZuJcODbzfGKqoIWxHXeZtNJTClWjti9d
qxkb8w7i5N6BkxA6jdP/SeSjpEY3YDJhKmcETmZyt+w8TFnljCXelDYo532oUelEEtV6AmLeO1VD
lg1hDCgy6cq5ykB48TJgEZvGtw7f+gyMPP09H5tBZRiVPXhsFXodZOu++MXMMCq+ZkT0HINK9VoY
WQfVjQvyQt3GIB+jVed56PTgkikt9PDyMsjzQT9ygNRVJIX3a7RYUJ1f9yYGACXH4G64bJtPudJe
kHrOp8eiy+YHc5qZHe5qa0ORPA8E/D2XbZBYzk1d34Xb9p2ff6mRYnHeR5G1FdbLoZG6B7ec4WsI
sMOsW/QSrum0YMSspYoYi3B+c5DlzpXC1f5SxN6p6VCuTvgczxpQGubWta2aWtuqfkDhUw+0C7x9
IykO6nLSIfqyX44Ph9GAVFRlb07LLcnnR5yYyP7m++HtC+wCwGVSOUakhm2NEaYCNsIHN1VbqCD4
L2SbiWt+cNHoO9tq3nfXKzVbsyZsPIhlTXzChUn+eG8jWur3Oe/O7gfrtvR9/VjMqS1tJgoRpnCC
f4GejOFWXgH83MsS904FM13X39+xZk36hFPO1rB7uXwJIJJa0OCh7QgyE51nYsL+Oi1meyTvO7ez
CEi78zOSNAlih8FipNEh0tSZL5HqLfyvpJVrRQ67/FgxavjQpg9t30mr4Mexsx/1+/WhxBzP2jdu
t4hVN9xkw8UnXSEO27tXW1OQ/GqQ1kltw4haiCm74Bs2Yiyuodrwmz3pM/9h16+VpRQjBdcDo3HA
yXNLoxuXTQ9rUlt4A16TqzKOmZEPssOzGMEgBZ6efMsQnqo6o/3MrcbDhXF8TiH61UUej33GYSQf
x9ZIqdlZK247qJTVOVaSq0OGlLeg/yazyEKLlhYP0IjouqjLzeZtWRP66gqzbJuVrm+g+lELqXpT
L4WpUL5zF+6tLaJOjgfDqPK9V4sRSk8UyvYpUL8sWKyY/x1fgDJOnNZgvfLrsPolQxhoXJ7U+Udk
vseRol+8H3RhdJ+jK3GT/lfXwSk+mlcUdkIDNEGcgbYo5a7nhhdidBeMHFdv0ylqy2WEnfSq9Fa8
9NFpMhYbX1HIpvFcqg/eBB4FDitpgSaJBWiDyjDLYpcrOzouXUPhQNNQvwBiMgYZqKtdxXWKHMcD
wUtLRVpzhRM6ZpPkwALPF6TZqlcHMEVlpa/NDNJ2H+jy9+tW1wwvTNGo/Ym9r85eBfGWnaXT+jih
8mLK/LKk/zR2Is0g4VaRJvFbLUIH33eTZy24s5df9hy3G0XaCPci5BXGcH1QaL+h7bFHcTfOWonC
gDyQvM12/Se7yJzBTDi30PqIirBXbBIlV7U5bghhl8nanoKs1ePwOI6y9bzHvfPwAPIgIFzIlnMN
kIFq64q6OBYTiuVl9Z5Sn+mjhNMlDNmDUPwVp/LIKRlcMjMTlR7hTKv/gjWCKv9yyI8evNrXeEvu
Dv/+umtFckZVASLMXXFYx3BuQha9Xmz8XmD/HitQ55k191U/H9nzFDbFRm6kNillUvYMeAB2UVQc
YfG2slP+y/OO65N+O7yWCUl9OGNzw764HJTibWFQw3rHIvyvbU5kj5dSXFw/URrX4fnhuePkRPEA
n+ctR5XM2nIQC9L0BGgzLQNu99oNyyxM/0iJfl5NRLUWzM77xtOJjfjo5+yU0FGVVca/46IA8HqZ
2/P7PjbI0e1zRq5jgTvwur0A61pDO45CD6r2LCz1VCge1QcDuSX3MW7wGcVFVf1MOsJcGbkf2Azw
ts29GF3QtsOUQmqnG/HqCZojOAh/VFGYwQECRpq1+av1tQko6heMZSd793nJrJCLD1me2zrF4HuP
B3ciw/kmBYa1m4fD3DIntE9YlVz+Z+e5jWd+/4cM0OjpHBK1s+B44H4EKyII6ueJX0WBfpz0+xhU
mGG4uyOAFBJIiVsl7/T7QQaKelxru+nFuOo//Msz/7zmvmYrLxNVs88+kZC5wqG7FryQaoZuKzh1
Q2p9o6VsDW2STpKudjMyApzmg5sJodXiAhE89eZ7+4XCaEL/LOqhPwL3aniZIaY5bQ9SLYT5/F7L
vs8o+dfbVcDSP6VCDBDMywSjX4gv0cZZboX5ClUFLbDruwlGi2rELLSwomURXPaiuQI2hIS+lTCL
UM3ZYjxeNwS+7J/sEV4mxFdnAe7yhgl5xvS66EJTGKceWiZa0QSasqDHo2bNLqDmVDwpUqcBSgsm
MOgaiedYTC5CejMyuHBhp+Drh33kEdtZVfSKJ+MC052jlO3kh/kX8iizZkUnv9XGNS62DsqUG6Rv
x/9f5grMeQ1HaszLerg15csqvGKROGuy6qOKjNSgwxiPAvwzWhoPWSI0/yevbpyyfE62OXjPonFb
B4gA319kHru16cAEa59CAt0PT7JZ6Msu1WViFgUrkq/REO1Po/ZvYxscWICPFbbdkm2Bye7mrCQu
kShw64vk6XPIYnwmYNcbJi0cJf8maz4coZha6crT7/eYWO5+SKS4Zv8B+PB4RH235nSn0d3/tDbf
IAk4Zr9f2qvuqcooBHH19XKxmcqTW2q2n8glh3F7SVD/T6yjb1dBhGf8DWU5Pl3+4wOXBmct194m
BJ/+IrTecEg6pIHZzwh8i01snlYcmrOrLKnB7FsOXz9QJHUugW3bGgGVTBDEOq3lvYFjQJtVDAdZ
K2WJb003wqzXqvvva54pRpKSHDve4kdD0yHuuU/qvjLUz5k7lhu2bjYUHnt3eysvF5mJA2XrVWi5
eZg4QK4hbRlXBQNcE28KK+DPVsd1kLelvKESX8UTYVC1RU+StaWYuRy+Ok8bXov0qNb2yg+K7VgH
w8qYXXYFRb6f2Qa7XkedEKhPlUzVoCpmL/GBJ0smK8FuWFcEP90GFAY9p7SNkOLUa6uJNjY6b5xk
MWZ5FgTD2xKtriXpdro+E2ztxYGaJOlILc4ECvu5lyj+wOjx0jlwejBDt8qio4PwRahQ3//b8xJB
7cdLUrVQCLumZNWgRsfM60tjDcZ2iOu5bhXl1s9Srzw97EKQ2J4erG4c2mHA16VOpB6u1AGkg9X/
ty8Kmj4dppLmvUVlaVBUZa3/qhPb3BTnWRUShkfl6z1KyIOElwVq4w3B0pkolKicGJuWi6mH4qFz
zEOYjSpDM3Cmk/6Nw7J4MmoYuNYmToJewXsqTKYx29zK3oRsgeIDOSmotJOnx4X+BU+NzxB/oe9F
4mgLeKHwDNyzF/bSV0OqQYgs+ZCUcehJcFmxhaWMzZTgcZig+Pb7NS2W1SYoSzUlZO75t1Xwgr8t
qXxFq68AamiNAWhOmIjqHEzejVAKjFnaLmNJ6nP4i9KJ7kcRzwawCIqvXOqri4i/nffRe+fi7B3h
h3LEgfQyD0CTDq8pgzn0pSzlr/hJhl7gp01YjE+3FJrl1gwC95HHvjhdckpHGYJeBBcNTrsmXT4N
7m7u5i/CVdbE6q+hDLLFp7UcOzBCFQ+Biw4T1whNdJ4/VxZayxCvw+oOtveWdRi4uNyz20vWGY34
YGZb2EaFWl32WFTriL2M7+2H9MzWwesiTVuUadHgAZ1Oa2eQb7GEy3HVpUm9qvD9Wr4qXIutZ3WU
eWUEH73akv+7QML1MHszFj/v1ywpNRNzJMhMeASWV8N+zw10QDhS/05NHm3aP96M8oJSgd0IaJR6
P5eHVgc+H3yO0V4hGYwsXVbbl7h5sjFCCBcLlUrp6bhsY7k2YHVKtHO3/3sbOh4UX9M0IWZSc7or
XvVv2orOHvJqCzK7wKXbVuNgjSfYVyV9VWH9j6oGrfyBioMdJHGD/OcLOkwfNzTnXERy4l7N/wrg
6ykDTR1vB9zAtEOsAkX35P7pjo1RiOmMMdrhTW6MmtE7mzOKVc9Kd4OwqTbMFB4R0+z07JYjUYFP
PK1nsV1c4KQjaj82rzB4511q40BYPYQ/YBkA/q9uIvPvknoZIGB4KAhfyNnhSBQ7MDeDcBDBbPI/
ttSxZhikCp3LNXyi3iUNDGE2jDjqivfOHPOIYlJCFP7dbqODWVNDfaG4bH9ckx0cAKOdW4a4H586
YLP6ZWxupMzxSB7I144kjhBALzH4vw43TF1WqRqw3WTvvZSeoFNSe2+jtNy07Nuymi2C8vwemEm7
CZ8TRGjRT6MZlc6JvlNzxUCH9QRBONajVYUOFMfbcu3U8EnsTPnNIwtk1j2ogVsWr4dOx4Fjf26S
KVudZ1navlNeTOrHnVr+abVQ1KxLL8Q3qGBPZPP0FYvvG0vPIC/sVoBxmi/ph+O+KtMtmW22YMW4
iE95Ae0XB2cPZwY6BBa86gMzsSQlrL9/kqY1q9uBmBCAZawrokmyaGQWs5LwoGJ0Hk9qYNi5SIGJ
lLqpj36QK/M/VXMT+a6pnkypNXukIQkMTwgLu03InUlbom+380eoD6Ekxi8eAUJ/ZreOj6dcAbYS
P09VJ/hc5rnr12bchAtlJ1gwrx4NN44uqp735i/phDKZ8Jx2Ikz45K/ApZ+yDaKxoeM1FKGGvwoK
eucewzvCOLuj/+DpU62OYnUMOPyg20uuZm48qRSCjN8xNseiXN/NEZQg5S1h/sX0uP4+75KE32Ni
ci9CxaVMqlzH4/RVZXHM6B59BGqMT6sfVEtKNX+uqXVyU2dCozloyCBTSUbTsiY+DuRKBB3tYIiL
8By3h8SlkpFkEeXgyJobSHKoGiu9mC5nnM1KW/L4gvHn887n/tm2KJ8unwARexCFKGAjVaHJON7d
TJ+5qaXTv7y4hihTFgUCznnYYuJ/fZWoA/Ig32ORWreTvm7RpOvSaG+R0JHMcPPisw0tHrFUga6I
dLksESMmFdH5bj8phM1mnY6WJuHTH7egTFwMCczGf0u3pRnlM0GHXfhMUkRjOV54WxghomtnXIpQ
1xyj25cKcKV2ysX/F+HGRseYU1o4Rs/xw9ZQH4o5ZQnKaVHUdOMqZiHHQc3LxV7OqoHWMKI9M9Lp
xT7JVXhJm594LY8/Ny1KaRyuewmSHbXtrDWznZNlmUk9IPpZaV1v9gzNWSJvX/jpRFhB5KQJTSxZ
pb9GcYGTLXUBAXGsI2fXFz0hUj420NadBABLuqaK4VjFY0IWx3xxB2CW3ummwY3t4xPF2yELtNJX
FkbRb7sPV2tOH/FnHJnL17b70EXOhekX8JGLMWAXNqs5Xpn/ASIhsEbkF3eMkFdEe4etaKESFzvW
5frxgJ3RwzC98IvshDoyju6yfTTo0kpH4nSDglsCMSP8rgG6iDH9MZ+LE52UXS6tfWWXvUuLrwPA
tOENwvRNqhmOE+34cd85nRLh8XT+CKswaUVjyXZoncTuLkDiYFtdfpx7oTNhiF06TWx3O784kkRU
aPF1+raA23cekTMH76asuF6Gdx7VD4LwYGEH3tt6MoM6/PPJ+wL3snxO3Y4OlCTO4HSYg4kCxZmL
R8ptV6B/zclJbnf1SITtqzQtgJIq1Psvu0JXIrIxdm63LG8ddqGUgjIHJSRgFOFMRogqG2meP7wI
KQ+hsddqtKuRWezvq3cmKt1R3GkyDKe9d7jCr3ac1M6DiYXekyc/9B5t9LYYKndjdBtDivzPECkf
iy+hzWt3ptTkaFbilat8LZXouyyTn3APUis5UYpHhVdW2agaAAruyo/I+9LBHo92EbZH0kfSpjCm
Zee+HOjiM+iK7Dr8Aad9T04+C9Gesfs3QG09p6WhL6L7HTqnnKk19l9/IvaCxLpVT5UUCSBD//p7
AY8o4J/dVEilOI28senOwkgdv4NNqxbsg4TfCAI5bzyUhTggVRVoohN3+MM+5j9GrH9ZSP1SZXB7
xDT+nyvBLhA5aaNJNiyy6d7LEOgDjqDo8W9JYXyKenV5qXorsTJVWIjCUkgQ/3UT9OfRMn6N1x9C
4DOAB3UIDCLgsjfgqY5A3sYpqFtH1x6HEquf53d/yusysr3R+BNv8IWe2tveuo1LNSdbRUtBWt4W
LybdkuAQWyMrpvULq+lcnNAJRYw+vWH6fwYQ2Afn44/z7XFwbb7uCiZoMe+gvWe/0rVxnwjeMaBc
cM2zuFtPrvUwyy+F9vNItk4Fde58f7diXiLlyhgS8dKt3Gr8oKS67ZicKHUM6lAdwEO/w+xrjQA3
cWtFKvRc2y2t2SA6d2yZuDe7B4TuM7djN0LA7LdAoJPRaScvjMa3P5YU+J3aNnFLVcZ+pNbmw6eN
SpaLlCE6AqT5LwJIMe+5HmyL9mdEJI3183PL4cdDkloY8S0M2DJb8GpgaK3BMkSMIEo1U8boGdr1
KlyghYYotm5kU5LbAbOBE1WZydGYMhJvxZ71R3yruc2BPOlNgdjNtPwExNeM3iMytitzS3xkxK7f
KSzx+Ek5ym06zwVAHYHRCrSr9vvUfdW7/AEFCeBytD+tlOWqlgN6wFuYjErLhdXSOLY8QAhcKmLV
imX6JSLB4o7QlxzAmwwjCrIuH2QMx8Xlzdt/TwvkKSCEEDi1aPdt0Ig1ozJyOF7QCWBFSyE8QQOx
QJdnq446+aGlHYfznJgOWYTrV1vcRZMIrVfzQA7BZUiW8ra4MzyaYdFRibD+JkNkuhRoBCtalYOi
/PBOITBmFDkSB4pak+ACG6aZZnRlhRJEFpNwinkjKTtFxnxVZtLLl3jCD9ycsNSMq7fKnDH2dxJp
FvLWF7PhKjus0JJDzCGM957mgnCtagKiP84yNYZl3brEQDRmTBBXJIntcxa9/+RzzUyU9cIso4CJ
t3WO2vCNUKqG/SlNjyi2rgAovmJouRj3hCB910HRyljcRxGncPf7zYcoRMlLi8xHncKzE1Jc9Tr8
g9Jjpb+ldDmOQ8aDGjTOnv+Hzb0Aeb87TMbNJFZW1VAlwPvkjIo3YNFy6ToVXwfMR5MEaE4gE5Wb
M1rZn1es6degXIFv6maNXPy7Dj+I7IXqgYvsQJivlSp7N30QWR6fVYJAjZZObCsFE0kL2WnrBJsY
mUvVn0eSYZeBd3k/FtQYw3sLidGj463v5zOIQaJvX2bKZTOCt8HP2ZMBNJTJsBg9D8x4jdfLK6zu
Bu99GYH5C49KjydVxOp8zR2VwCAi5pT9F7k9FLXR8qO0cKcVcizdnIzOOBivmyDj1tS0kpb9wJ/h
hOy2V4V8fBacWRbIvfpXfcFMXMiEuw52ZX8i9+U3VOaZ6lOMZ49orayQ9XxYQ3HOLEc8XtLik4t9
qhKZQnLN+H3JVs6a3zgZsqgqG91LFmgFBERy1Xoee4m2cny5F5TnLXZrw0T5k+y5deYhZ5paG2Fq
gZfCg2Ozw9R2Zd1toLvusWY8prWPs89V2Tplm8mpzb1SY7JH6qDgpGeykFxRvXhCzbf+z2ZSDS5t
6W1ViQK67ThZl8SjOM1ub5CPac8PaIuyO/HHhD7B2hCwMXinrk55yQyOrv2Obfi3LxPpLWLJxwUd
RKa/23FrrjvYnC2ia4cxBOz3VpjKUosS8EEyf6n1zhG8bGOgrara850Gtr0SmM72YcBVNw9E2qqR
0Xz6EQWOP/hCd0avBpN84sU+8/s2vflEYP33PJ2Or+KFYwc5FddMNTprLBB1CnhbB46+V1otym6F
Ndl1XhXg+dWfKir26xh/rjP1pxOKkgPfAF6PBoeP6BlbLu7soudk8ArvlFzGxT+cJUBSIrnlKkkY
uFISOThruHcLJCAYqXxYyoW60ceof4f2cMpwzNUJh7QF4oH069TqRSONgZw3tH3sBeDd4EMazv5b
1zxNd4ojl/eVJsP5CZF8swohYdcYMuSozMrKCb3QuHBQE60ltXRmBjfVf2RXwrPu3J68028niEWq
HYor0KuQdG9devQASv3t78rCBpXUC4mYeEmcma/BEHQ+owKQxIGu+G5aEQdFp9jNJdTG7oCMbcnS
X8EVDrrPAOqJ4yhAlpzOrp2TTcaJfRFhm1AFjQozNHZ1th5t8vsxXhQbYFK5dHQAYgAn9eZqJRrA
9wd099Lsc4vTRG3AHKUHNf9NJREjoCNivfXA10dMY+1EL3ItKATtmPlnpTgTLqFRKRtJROHNytG3
IYdqhx5f1nOyHkNe1yViCLBz+Mn6ETh9vxvyZmbzET6bQwUq446ZJqq57PV91LrI2t/hK3N4xc2r
mAchTrK1oHUr9Tm0hfVaWRj2MiExZ1tzBjcidSpC4ZobbJSpyx4oQn2IPIelAXNAcHjXAEKdG9UJ
zV72ND3zvuQ1GN3tcFtL8FjsXyafpMyAYd8iTFRl8vZR5PbjAflrAn4YG317czYbIy4hcQIOPkGA
UCFyIcvRi3RUpCnKCcAhkSoer15p0E5+3Zk/Wrl22tEBrk/VVhmXQRPSuGJCxgIDonFQqHyyLHzR
ioTzpgwbEpb1hHLkzoB6jcwv4tS+Ybr7M309tyfnJYlJ3I6CoT3eolNixLBIe7C3O91Ecpdc0HNL
KkRlUGU11PzrlA/iWGGqKaKX/EP2B1sLi7It0Fokef49YhPcl9QDc3tIINFUEMvW9Q4P2ypmdIs0
VYiOlU33z2V4/qjLPjfzu87275m45UnVQycYBaTV3myjFmnPHwwEjIsZWhr2+cDuiRraxY3Pvxm4
BAxhFJjEuc/ejYoagm6qCheVR0HSHiq0IGR+6jaEfbR6Yhso8GnXUPCF3n1APQYD6ePRUpgdXbd9
KdIQgfeUo/GMOVuwsYtUKKOvnI76diqaREZzbTOAItyFCLz9RaUBaFtql14053LMFB6iDC01MRU0
TpDnZatl0MxOyIgg936Acs+TiktE0ad2tLrwxGj2XRRuU09KAMKWNAK2Yvl8AT2maE1YPutaueVk
+qXF013c65bn7XVScokxNTa8PUzJ8RNzsh06jkCe7xadVkOPp7JqbBbdtwVYruzwrSVWKHRjrz3K
I1IjSU1OtYbMuKphao+q/WONuyy3mgIhJJwNkmrbbBJ5Z2Dzj750qcvoKghvMtaPu87U4XPtB2S5
BoXZ6q4IazfrCgm/sBdowPRWnssuGR0jn9LOqrefXEEfdKt4ePUjVSkkd4LA1m8k2zLJJkYZ9yl/
+4SaDPxCO2a3BrBZ3EYvc2XhQccxXEoFXWNnyMeQrFZc0nUgaYr2zX0lpJVUyx4tN6MPIRzCfarE
XjJNcBzWT5cpp6bxX+hHtd0IWbsgA91f4ue4lBnIY+slhnm54wkkPyAX+blltCsPEx/3SSzwZBU1
xBtRYNlSoUImqVeXbMeJrcoWQ6/P9/VutthTnReXJivHxB1HBuhggLSL3S34pVh0ipReLmSXk71w
bYCJlXIiL8u2LwkxvLkoZxudHA6pvURjmDjv9RUGauwxnDVR/IuxGhjTrad3e5rAeFqzGydcwHGR
RB6MhH8bhJAM+a47Ozygxe3nF+uxI8atpC8QCKFeq5aKbn0pqXSLEZIMpqTxlPIDv09AB1oohavS
dJBAzY5U9xibfCFZQprP6dEvQ7mnPD+xZAEdrIMvoYEkwasdhcH8ok3vHz99iV3yYy50vhwDCl5t
0AA0QxpufSce5w/ZTlnyr6IQvMc1QIHgqqVuS0Emu7XXBW+H6yLl7xi84AZjpk6E7WHmQZVFeySB
6+Syazqou7v4qcprSDN4hQjw34SANj/C+vcd06uWeBov/26phi+Yyc0ON8q9fvJEuZadqij/CUWG
NwC7MnO6LrpZAgSg7z+2HyQCRQKB/6Gj9NL2GjOc5zjYNC/5n6kao6/g39/+ygjBJpHXOI1Q4l/t
59lJwxHfVRFKFri3RfLYI/Chql/AtHHx32fSFVsqkToNmaEydDWn0Kov79Ahbix4W7P4G1vA0GLd
3TCksTS9qlMKd5e3nlf375QmqVOCDrTF3j1HayvVuIIS4DF15FPF422XmkjiriWd6g9VYVBzllIt
HUEztAsCK/WdVwa4dxHJirgDWHVVOlKzXmlLgHqFlmN9YWzr8QfkFaJFU5vCvP3syH/UqWFvS2Qa
8FWbT6niH7fTUlrjpskkJXz3/g6rAfAROoa3ExLaTtM1XmlbQm1X3QIo3eYAUYjYVe16LmWfvlmo
Xu2oTsNaz2e7Qfy+XZ5mS1Hf+pH45XBUrVC3wI06U4T7106Lkg7TsfW5WjlZn4asCeCJOPAUNOGM
gzjLl6UqKSuKM04QYBNTw1clsPwP+SGbnvr4NF+fDC0T/mCI2zG8XoTPW+zf+llriiK+WKbZORU6
dBXdvFpePty96hQqkg8FD6OtmbCzxV3jZiOqPPFw9xMPm9ByQhLSGbG+kbExO9ZXEcUa8h78aBXN
BdcgocQ+9NfGTDn96sewvs7uocANTAmDCHI4EhrDLspopOAfTTQt0HUBl1mVB1AlUBq4AcM8yI82
XClsIaoJFH5SHcAIlYblWzg/2oOBwITs7XwrhPC/2dCvJ/BYqVZgFBjSx4uWTRrxYPTY+YxcflWH
CDHHRbn0shLghUklbPzqY6KZKhLwyDqQAfhrIFhhyjNZVudP51PwuuU6qcdPmzPcUsyohZvdroDT
46lVUQsZpCfDoIU1GJFQqVL0rQTI2u+1L3Cin2+O7CyjcJMKlq8s/b/FC2RxzLg+BgnRHm6ioOYk
PDerno4UfMy1ibYMejJIoHYcn1DSjTtFMBlQCcnvnu5jOoek5feT/kKqRykHVFXM3OYCSbGxSSDN
jgCAR0a7Wa764WyICMQzMuiQonU2KvOXmnUNB3ynyAuXtqZ2pGRl3BNx/Z+5PYnhbYF13427A8J4
5sTDkLyTMHwtM6IklpqW7WU8xgdfOJXIbjDDQvVAt3of2ipMn2GoM408dev58eYzDHHeyhrOk+kR
luWcIV/nWnZEWbrKqXK1/llaRHMrFh2LPsZ8Gw1wWjuGYwmtF4wbMRnXyOTM6B9TsNOlGwv584Gv
9Fqyv61h0rg3kwe++8KGHdOtn0bCZjT5wMSVXRfQQTthDxRNc8I4WJoz/e4dH77E9TB41WgpSTut
uMrBPvy4E2529v0iXkNUqtpzrrISL9KyAGDC1eJLa5LedjLW9ugoOu0FbyGnLGlKnNHUDbwgZWWn
cWHDVOeXZFg0UkfYhILGCOeRevMCzX3TCJDsX0Ce+k6fEmQj6x/gTVxkwGaXNBp09hCcCOt62aHk
eTntIeqBXsZ3PmrVqPzHl7ogZEFKO+K1EBOQH/VZFqHj1Z1Tns9WnNlGyQH+N1eiOFQ5kcJuIO9I
nUBYiVtQNRtD5qz2ajikeWwx+JdZAdmBL2W2DzMzGFQGZfUFNXgaE+Jty5gKxDEphqOIcP3uaQuS
PNhzv7sdg2DjYF9evhMwY4/AAP8QuoqqEesDFllL7v7rjRmQDAxDEEwqv+I/rIBcoWzDFv/pA+oV
GMwOmmKNabDgIHw8QD7T8FRSXH7tMxjQGwNJoRuWGvPBS0882lY1AiZ1Dy458yHlUAZZ/Azj2B4A
gZNb5QE+J8sSRV47E61z2CW9tMt9ZoD0oTODK04jTxYigS/Hc4dDkRT4eHNebhGBk4YZMMY94+MH
PlCk/FqOfIuTW5YUaDxmAGyMXF3k7PiHsRlLvnRqoNM7Q26Gu/MDe60zsfU0h5zok1E4BDIL+SZ8
xZA8IysPXIURXfi/vrIB45EphM9pPUklr/IDj2OvnS+2n2dh70EHZzb8uW7wBSPBN7Yje2gNskI3
b3cLqATqZe2+WQbL0LflNsVSga+IpcwAs0ii97BN6KdyuuiO3/RzfDR3ys7wD5WhVb6V8cXjeS4B
pPLh3eRjuaKB7TwvnF6BV+IV16Bkigp19ox3PJpUaT6P9g+SpZJE8AOvQEFcI6GfxeViHN+Z3Be/
OwlCWxrgiNR0vYJ22kbn3O/iLNNsQh2G2o2XQdwamW+/q2ghHMfIMoTZzC01e/Hn8LFMnAbrLshI
R4QOAUc2PndhklswpeZBu90XC/AkxgDHe75Tbm7oP0fQYDfcifVKsYxiwJxI+zQgWyG+pDnBYlIA
BNKM1vRkxwHxssaSt+9B/MepDOP/PXS/PdVlFquh6haGQtCUG5ZaGIo8uMfUlBo9l61EADnU4om9
ucylqU7Oek0euJtoUFbX08Jq9WttyodBbATEvPfx5BLR7B3XB6JzjXbLMcsFbaU2SG+ODoKYh3pQ
Gmk/y08AKSt5D64gEhwqGOI43O5SvoJz/H3479kuecSZPGyI2r9JGkxGICCNnA35fGJumslOV3P9
NaD4mhcp6mT7UUMsnaUGMbRXcJy8Z7LLoNR4KYPD9vdmfldp41crjYIKDtMkMd63fR3scngQO8xS
LXyAdhqifwX7CeraXEzRNjGqFGY5D/QuDlmC3ZiOrnEhfA9N6oZkhoIBxppECUY0Y3FXBdJYS426
OtY+IoCMdRoyrYng6s+gSO93jDuTP3WyfccnzYNUe8XPl6d1HiZIMrxOJOO78gm8LL8u0Io/phCY
qbQjnjEiPJIRSFhdQFwwcfHXrzFY8SuG3t7AsD6BkfhbberTQgsBCkRV4g/WFZNjOSR9ma4by4T8
M1pn5cP4IspGhrHb9cRNpkIIjm5SqsP76+3oqiaKCw5km24AQWz7LGmXmB+DwNttsy/lj0+bvivS
Qf8oarOfiZOtyWZxCdXZppOARQoS6fGt/HdZhfa6R5uMYXgw7jaxUT47BKTrFmlzUpnRRG1Z4ZDQ
yDnsGE2umyvoMCaOMUf6qFYqGn7kF2IiIF35QAodBFGGMP7hKZnWFWFVThxz2bl6ojVwiXPEt2yX
9PoTaNwp/zt17lPEVy2/Ib06/XQObxrqg5P5FTAu1hg933YwajA0z+hSG7t//4voQDWcrpQHbWvl
sf0sIWIQHQjOhkp1vrSIulJwFt/MA1G+/sQ/85J6Ldn2XjJhE6bfiULAjIhyDG+ALqmzBG8nXMhg
2WtrRK9Ze0osBMcun97hVCvmyGjWssWdwHt7PXigqDDbKkaWCTswu23ZaNrCzUaQrEge6f7ihC3J
lVAEIJzdobO5X2SLtfhYtGLz5j660lbuZK27icYZakRZk2FWcMRX36IAzaS53pT+FFnsznP4R+go
NAvMdh8XS4W7XxxBuRFErmqWcz/hR9DibvqF4v2MtLUUMcsMP1/zx2r5R6dRXxsUckUWhZ1WjhfD
fi+lXp1NANOKm44Hl8IgO4IY0+gb6OOVFcUiibvrud9VEuT2jbeWn1iAQDJ7xqfY5AaScSchVCya
HJLrzVnhY81C6O6Ser/nfZj50/ZvsgS+THYWwnSAVXCsQdyjANZ2X6gJrq3kYHBZlWxdoZ2T7+Mz
ebWwT73u90VR0/dge+eFWO/7XlRwulfHguFxAaUU8YwKtpGfYY0zG3nwNrZTCzyva99ezQq7NqHT
CjZbZJc/NOXBWflD3+Z6N1p4RYgO5Rs15v5ucOtWq6S3NKSOPDWSKvBCiVTXsmeLBQ/g2sVTCMx3
j1+LKjz/Fd5rglOkHRSJu12+4UXZ0lxS2lJw098E+xEWaWnPgotMesaxqEgOpMPx1S2ehhb/ljAQ
sxbqaHy7tgLIuqTa2P8YKX81PLvIUd1BWrbXa88a1EY4VSpr4DnnxKCDxhGfSAvUKlL6zdCRMKFA
C582fLQxdCLOe0STEtdh73Rn7fz67aRuA2rfPz+I7bHbJvxynkmG/zL/a/1XxVPp2o+mdkUspNwr
/ajaILuFWINHxrEP01GmrSl+i76IXVGmysAmRt85xv8WiSe79NqpzWaTVxBbUmz/5Ttkd1JMAr7r
kwsLlkBPQ1BRhEdIak/Y71Nx5cbht09mABvwHoTUFS6u/f63OP9A5DBoCg+4ktkcnYW7YZ7bYrSQ
Irhnrn26O/Fp9/IB+PugcqZFgnTQqgP0IFculatb5bDBlulU67mmgjF25QbAyDq1ZUT97bMpkud0
zp7IRGJ6OW+Yrr3x16Yx6MOzIsf0GWcKrj2SZIY5O/pN8apdEl2zplCZLvb4aPy4a8h4hA+7VqRx
mwX/Bsd09vXUEckWdXg4GhJpGTnemcKAUH2q9bT3xxS0BAwMyRumKhHeydGzCoW7jTNZk2zZuLH/
i0IK1vTaRpaJwQnXEPbECPt+XTiSEQmmdM3Di113TzL6rxzqzsM66zYdPa/FDZJvbTxY7Nd7sTs9
aSNjN8nJlYOkjw/okuzept1UuaS9d4Fbjll0NiNMUWHN7WC3WJbSaEskENt5p9RiBRw1p6T1R9la
uZ/FPIImloJGoBrmJTE6lgoTcjMDX6Yi+XfbZdLQAQaNiLg1GN6g+VaroufG2UOueIUVEyGAXMdW
JUuT7teiptRu2DLcyHDu7gEpeB95LPRMMq+W1lLja8GF4sg9d/6MCr+YXE/hkP02loQ5uMUStRd/
jh2PORvDllqAmj88IY1csY67zA/nwipxdaOP/B7DbEzVeJEIPDwDeo3HAGx94M6cCVWMPFIsRFXg
jfjQ60W7FDP3SKptJIH8g0vMMY7ISJAs+069gqK+1KKpnD4frg7HeeEz8TmkxaUwnHlkuy9tAB5L
0VpNHhWuCbQVhxvnDqQ+usgn/JAZ2RrX2gqUZngg4zpjX97EQLQu5kOQ95+Hq8/eD1Q3YJv3zMjM
tBlOcSl9eF/HVpFNV5wy/EW5PRqPT4kQVAj+eLnsTx+9YjchYcTk+2I5gKNxmEyyDF9JXoSD12KW
GqAIMFs933ufS2jN62dIJgHSQsgBWNz4/V7IBvO8/cWT4uHbqytM7sxN/lZWhJNTRc+8wk7rFikF
XbmvcNXANPLmvh+sAcTyK9b3vOBeXGJTytd8JDQ+kfJaln2ojlcqp/8y20YiCXFewe+eTFmYDNZZ
eBvH5tw6I5Av36VBFLxRkcuvrdVrtLTYDIRzBwRXP+wiZ/weG6uJ1gOI87tMCA8ZObp9RL5DEhM0
9WbgyX9dTyOOqd8X6o29Wkqevhf6V6Kn5PxiyUxOvSeQcasS1mgBXQiNM1CtMSmhqPgjskny3btU
LbqSGVUmjMq029jteoqRmC7dSwOfCpGG7i7smtpfCu9wTtKfrKvh0hNlfpoE/Sb7q3l6yKXsjaTo
1AwN0nA9tQaITzsE/M1+W1PNEVWrXlD+0rBXMl0L7vHCC5E8nBfc87gX0rLfhZ9y9snKlvHneWTu
eA7pd4gP4MxmzwGGlr+P2Bnm9S3EMTKklxWahZJHhlt3QO2s8vYs8kr2JUp6JhxoUQms8IqPEABP
xbGkv0IIBaTpX84ycifzJbEEjpP6CbS0/6Z9jK/OrLJ4X757jwYzrqqIJ4z5YWkO3XcM0Ptkm/nu
2esNFQWiAG1eHSm6cwFjI3HKSWsfYM9narHM6rMFS23X7N4h2hGLFtYZ5pf8Ee2NYjngNK92b+Qh
u3mIsIO9Kpa3lZA5nQJT/KJc85xy4aESdDw6iaRZLjbYjOxNgi67+bxCvvSbdutkIsZ3v1sY4ohl
zFQRrdFUrCpnaLC1k+NanyevPWLhuxt6zA9ypL3aqkUiwA75aYNiyaMIkTMHVVnaZjQs5qKmMvmg
BXX2+oWjuSynLcuBp83DNzjKziyRnQtmxnlJuaSHwFNyGPzvC7/sRSO/kvLFfdgCAea4OY/fW/CB
ZFxKIBCTwtkBsMQnn17MnXKxFBI+QtfmJZnnFKLJ93KhGB8jv4w8nn7ScFVrfwlsvu1bEyjrkvl/
OtanOIMIob5nz3agYJM7zYBwEzbiqy/0Usi87469UcU32G0T7V0gSvXtUo55Z64Xmf2hSrDlGCPd
2nDh8Vb4N+NSwK8eSDwKUKK0MM7P7lZ2zuYvfOJojLQCb4c2lC/29VHFnDY+p10uPcCOutxP4Kpm
tWckwx4kC9zwyV06aO3JQ0zXm0zIaRpvAaxKTJCiqK9fIpGDlaLxxnnqc34OL7iBEVQxDLHIHys0
RnUhpj8vg030VREhd1KXSitxsfU5DuFhv69RAdxhst8QIqadZF0Ec1VI9LCjJQsIw4cuk9Ijn3I7
ORv2cDhiO3SxPbvsrggCaxZN4dQlzXNbP/0hbCLb95mBJVmgLnFuNI91WqK6Qgfs5wqsoZjOYUTM
rq/AkjN1Wg5vw+GsetV3F5HyR8808xXCud7PBdwK842CXwtGp1J8qlukEvK19lF4urBLBHe4W71o
nzPUxcZYPj9dgtksjPWzMioU4ZXz7C31EQinH3sZd2Rsz5gXz/iBVRswySZm8XJ9Mj+RSlFt3w6E
Wrp++ditDkpFBwoLzG6VKI8UsgdIeuj6Gj7Qrmb+RRpv6oFlP5IkNr1T6oSBaQjiMUQbgxnjYKnn
p5ThaKuAUm92V/jNV8Ppvg9+JbQp7AEDhll8SGY0Qte4BLzs17ko4j3GtBKbCWGS0U1OFwKek9bK
jieSedhS+vH+cpJYJWgNijA1GTT3cfprw6bSgHLgkPuZxmeTLZ30YDpjMMdwfH/Mrn3NhJGvSLN2
DDYdkPOh0GI5GEmRaLuGpfKNIlyGdhNkwtOdrrqeAbAlfZFqD26jsXd7f0JKV8h1p/yPvFukW3a/
pnyLGRMVCpL8Dp9BhSpIbs2o2GSStrzItM2B3FLbBv4ceK0gRGxW/2rs/TcP6UlwBaXUx0MBjdLU
hEOUBhyXkzOXNOgv0ZnHIQbFnlLwiccrByIW6WBRHyhaqPgNmcdAMQXvpxKJrjFQvdSajBe0V3WE
NYQlao8Tbd+Xv+1SwTyXvs4nwja4vFGZqSzrl9nj+nCMXyUJBq54Z7AcTaPXUju/dmxiQOZQcdv5
a6jm7joH7fONEXAHZGS0PNtJMmb7agB/lcMs/EwFlMAdnordh0uG0PT5kuQptXNkpRPYFdgM3lTM
KXiXiTtfQnoTwPu8Srb/6GsPDs0BDi5TijjWtlkcTBgubyPNxJj41fWxYUSkaVeU6MJrLP1O8u+5
km4W3Su7Z0eRWi1SKWtTc1WvGEUBkARcuQWRtubJEIpPf+Jw33Zf/Z9JMMRtKHcCvu5SDCg39bAz
iuW0ncYcAxds/hSFbqd95Ba1T+MnJQJi8n1EX6xChhMgYLbFFZfnFo9/S6SZ929gC88OQXRScZlg
RNvcTkevAT0maGi7moWyFvjrYrwn7mYStKMrxHnb+FJ6UYY2iQT5Hd+gL2XiyBaWYD5gCl1EPf1C
7gwBsE8qoHVqt8q3OcOlMXrGDYqEzA/Vx1bF/vfeKAqviLaeGM3sbG6NQlAsJZP3h2+8ktzdw4++
H7WUQl37/dqWmcPbY4Gp71D+wyvFvnh1wm70ge+9f9tS0fgZJDkwOLKq4SXgqIO4uTPCfFmcNSkh
FbDl7HQRv8ZGOVr+eOhWf9SmMEOjyV++3TG3essAg7devWKfRbwKa/DRwsxW7CggHpJsUZazFQze
kJnMI/7/zVYyn+r7gAuCzapO2kYG1orB9oezZDNzbJGNIynJ91t1YPgypRPzp4+ML1ll3drQzOj3
zVmyuJt1orw1ZDjC9gM2D1GUNFY6X5xeF4u+K4IN7mfq00bfzlNIfmDwjhxKNP2Ikk1apIfJENFZ
Ik60fDi1/8SKhsApkFNGo1gwFlfGFYJQCm4mjDPlc+2A19nhJMf+cvBWJT2czk8z0SokHUAxRxdT
d5XS+KjWw4OnFGlGvR0/k1TaONEfYs/xRLTFMOak49f351Rxx/yAgW/2OgQgb8Uv4aqt2GCxYONW
gF0/cBgN2U97VpapMoCFW5caIZ6ftxVc6ZOGjXJQ1D+7WrqESEXmBq7eX+yFfIsXuN43dTEyrmUV
U5xkcEQNUMgHMHtmF+zq2nRvZdS5RbHCpuvFIFcnBJATpkH/pUJ3k48d8ehTshtDceLa0MS12swP
uH/TaslxDE883jhKccIGssJvTTsf1dSKarW+ohBTTQ3dhsIqJSKSmZpx3o7kDE6qbOd203YMP5LW
diZ5FE3f2VgUA6xbZY/xAgkDN7KCX59IOwfLS6OB0GjmassxgiffGHTlNz6y8ck8vz+tMbmntj7q
XTb9TrvgqNGqnui9WqzdfdOHg1UDcxTTQbWmhz2nrHhcvlq9L4x/UulqN61HCvovSossfc6kxcOT
eocgT5xz5GgaMkBzcVuMW0ZsBZx2QCWgvYzONu6s5wEl6aFAZo5Nq/YpDIbnSClv8rDTwhMIsIos
mi0Gai7jT/wSjWwAM5S/UA/zap67DEj7uhnaiijFqbissa8Feq1+TZKRdLbyXsjPOyLN5LuzI1E5
TpbBP6YZUGkE/LrF16x8CuUoFRiyenjZvhLDmG0GqDsjOBPa8BlmpjDwGCSPXcUFRZkjST3WN2Yn
o3d7uGwUHcoFGMlI5LbqWD8s17DBY6w0BOSC5BTaUAssyHeRTsx0ZehC2uq/y+XSKvJ/A/9Wa3T6
Uov5xp+BjlKPNfzpQGWYOWoDaUeoBC1yIySmUi1NYVXecWcxSAIGCKj5agmC0Y+GSkCcBHjJ39Bu
rrNqH3bRV88+77n5fAmDReXd5Pp9PYtpKLpke41qd3h6Zfe6mpZ/Cw+dMhXtKnYe1Divaf2oyCqn
ewETGMp2P7iDVdniNUkdhTFsVW0NCNbJ7YI9jAJY4GHrPTrmFsWsMhdW8WHSonXLiXeazcwYsHPK
ywHand2b24eUtrbqUg3rsxdooK7NjfZAmeEc9HwoSzExe8fbLAqwuFJNseNMNLDYR+Cmw/JuKize
gpgmAby4LNBU5NWUTFcFRMI4n36MmPVjk4dV1QsllXn0ivdkogkBcbj2rBPxWWrUZbPLWCNB0lA9
tXF3bahTuj2z/X3vPOIvC1HF55Pd95E9JRCCfpyLy9oL7vcKm1NavZtG7BKZGcaSNySM3GK6jBIr
R+11hELPIiJK7An8or9XYqXsdQ7b2haW5P3hPzVwJSi21J/sWKrv/G+jZTWKtl+8EJ8+QTumdXyo
ciTYS3FC6AoKOt+PjShtZEj9SLaIXUKwRGwTfRUgTYnRj9dxVWVcqDvIyIUb4WwhEKZpiY+CNags
tEmG9Z2iQQ60gKozbvEjJgeyIkgdinGDh5f3C7yBIzUZhItsNY2l6alZ9p2XuS0A9QMkCEUwuqy/
+JHw/eOHhBzDYlHQQI3AFt6McX8i13m0I67/1qz05KblWYGX7CwC0u/Tute21G3ewZhxxn0+xpYX
DPDwJWWCUaknKJ5iKqSZ/WUHwnQSYsS6VHNcfGoRa568o9EbRuXAiw9JWBh7iH2oN7sOguiwPQV0
Oj1lliPVGUAXCxNetfh4EaVE4nVwbbJLCu1EGQArAf7YPbq5GiKm9UKYzc97FDVYeO6Cx84jfuTH
Az891Yi6FmVN5h780g4MtMOx3D1PlKuGjgWNjhXOdpMSEQgfHE43RHYNAYwBz2/F/4IDq0nTZdhd
Z8yXzz5LTiJnrwfXTRcphvzjYZ5A/aUe3LeBSAsN2aOGGcZg9RK0Dqam4oW085eWQxb1USX+Tbja
g/4hMh+3FUYKQqamrqE41t3FJIdQV3C8wjlPfFdix1zAW4AydKge0a2GMPi7ECJHlvq48iIXk9Vz
THoz+kWb0RGiPR904G7phBp/nFW2Oeont2/+TD521mPmi+QGoAih7aIbV5Il0yWW2zlWbxBf43tq
7S354+PWf51ozidK9Xn/mqz+hxJPbFGkxlz3aHvmv2hwf2E4b/ab44CxMvDFaWt319PVEDz2H+Bq
w7MP95xjdJZq40tsGwK+bIUASUv+QP3UZ8b/yyflbh+6GUIZMCsxPSnG/V01IPxEa/O/AR0Auu6v
mOF75/abLhmw4PpiDII2MmQnVfN0fcq/41hD/d0xeH7CmBzWhb9C+uUT1iUlA5ep/POZk2Es5XtO
LcMUYwD0sMe9F0wBp09TmuuCwDgpX1p1NLZO3uHS+9EjYTP5ImQba2raxN1xhvB23li2u9jvXLK3
wD1g2Mm3grQV6sZ5IsGYNOwNxs4006X7Ttprk7+w0rb9qUFWTnBgWjlhYa7r2kJV3MAYljLOtNEf
z/Zccjts4MKBb/LVXVasK50Ll3k6/BjqfvOHSkuWlczkMi0X5QER5YcK/kKJ0kgOYmvfYLt7etOa
SFeJaexIy2TSIZNe76nBIduahpgN2mnNQcge1xfAtmrLk60pRuJo/xhMSAw3uEzPVz9HYqQl+ZUw
P0LTzSfCHCpmte9VRfn9eYG9lQX9eUkgE1KlOPMwaClPP+B2fufYhgm7Bpb6WYfiNYWsLl4cATiH
hS68lKGR2fCohhdNpUR76C+OJwYuxPXwwBjKZzj1HxjIXWzNZbJYxi0uVRMGoKCa9N5kP3TwqAiU
Si67jmBkQT3s0WXW8vUCBjs3dWT9GcffK7ZoIPwfgFZoDfEzAJpTy+ReTz98Vz3ZC0ywpka9XEXn
tppl3Iu/MagV0MYiHRg8QUwhq6FBXdlDBv27LHs59VSGz3LFcHivmcuUZog+7kSf8bAyi2wms/Ml
XnD9j8qpa3Lohnt8r/j50//Cw3VVqgPI1wnQatZyn6j9ZbjPdS90lTgOxkrWIqUdS5oqZUzHdTr7
M1fKUbI22KDci2ZqzrDcfaKv+HppX+2PK2g2nkvJHKw3TpnV+jx8ivJoQQ/+xEOKaTo/jHpDpxKI
TNHZToR4YcsQMP/7PllKFpfn1dBP7+npbH63fFQmadDLi7TO6H6e5U7XVv9yro6p4SNpX2HvocmA
SvYeaR8oJMxvNN+Eua2DrOGh61G0flFc63HxTrYMFoevD4B8dnh+NyvUwro7rjYKOvDT/FNtfcfy
/V/5DPl8Gn5PEcGW3C4UhavV79tZEr8/WebPzhwzw8YxLXnVBoFAkUhWn1+8XVOm8DTb8tyyZXwW
zq2NX1NPxGnBFFxDTJIULXRmFrC1/wIZHpzUu1NSscU0WEL5SqHTL+9FVa4ewuJ8Ujgnkp/D5hvp
awn8CBX+ENG06veEuJZwtjY3q3qoTdZH7TqI5nLVMfw6HXoghp6VCoU/F9KsxjCDa6gOwjAAyWh+
nLZQ8v38vodaKOrvTAwxDIBiZ8kQKhyQgOWjKsjITD9qzygAXtnJeQDN7R0zZaiv9ffGUCyu9295
41/pjw4//8Gjyi6fNTHQs0QcmD1wJ8EzKc7R+J9iQukMvgZfqQgq/QbzT8YXByUIc4Kw+ztpcTaF
UH5hI64RnXHZ9HCpLVLIV99xOYS7JTu3ztP79nobzpugxZwLXGiPo1OZhrY7qoVL+FTMCSAXNUg8
u3QhaIzAgrbw6BMDAWk3zkkff65Ce80GQNrRt2oPkmORzLeWhw+N9THUGGn8LERWn8/unkNdIhyP
L4L6VLZ3ojnr/cBVXKvRY5y+yigB0tj7SPjFe61wTmnRqavb1wMeYi2e0TCVt5qAQHTiTnr2McKa
7maPV/ZbAsk0CyqZ/eVnZrDiZTHTRByycNtAhgMDkVSiVdvZAMVJgYM8gdJk17zmRuWgudUZmgkg
ZeMi5d8iyrdwZ3FI/Jf2TbhscMojy6o3SiITVbQBz/8FhtWyq/by+J5GsEQnTZlDnMli8jnZbvrx
L3InK6K4+aIaIQKIjDEKDILAShVQiXRl6+FXGDb6iLOQecQHsi83ea4zVyNuNoBSmXRjl48SE5xr
FmIVSAuUbz6xETJPyNCj4tir6NBgG3OIVt48I7cVpEmXEZGkClWQLGogMmB47AFJfBgjO76z7H/X
MqylAR5m4mPfEdygsYlW8zLVvQKb+2/UJFpva6BVsjIdPmmSImw4e5bs3pJZcT0lyPtuJgljvSMn
lDfHpGjd0EQSLCex2fRrBaFhoUu2SYnJPjVVnwFzP19tA7kzF81CjS91zI2Gg/guRMv8WPhg9bI0
dyzIp7U2jEFneZJpOIyhsoBwZBkWa/ceBfkH8i64Ev0e7+h2TAikXBadbj1xQ6x/5mY0hqmEhMXD
10vwOSKj/RD1ilXgBhozX7zqojC6YSaUR/Wbc6xgT/g3bj+F75dOBXrggfcpITMivg1W30JbnvNL
hpEECVFBAi30haYospVt7S4h3Xdb1QyxaXN1g0UzHHMzCSwHr7EZxKkG1tgySMHx4IqBlaDGOs8+
5TPQMsX7sfZvAT8DRNLo8rY/DX7uJcyRVPSW/stjEILAYVO719VBGVgGxLH/m/4dmhC7pdX91cJP
eGcG3fnKOepvBPrC0FynP06OEcd6kqo5K7tj/W32shzJT5lCEkqgXGDyZuQjB3QX/s9bMYfUJ+h2
CtqHaWk6idZzsSPmCW8SB38ZQEb7xSy3GQA7cvNQ9+MILZ+bKBKcvlKVC9hURb/+MU3JWlzWYMt9
EAoBDfoAUYpcXuDDGnBZY5MPZ51D8UDMCBvLhvzeVQbpYEbxPdY2gYKraJ8/N8eubybjfTkQX1zg
T+tKaSvkpcguzdiXD02GyHECXMvSIyKn7a1mWx492MzKAzUmX+nxywiGUU87O4quQcTpknlm8r87
410iuTiSW+f2peSoTeXCkLCjy+0HkCrqZ8xz/2jNWZEOuwi+f7RR5Z94dyAtY+3ar4QhUKmQYyTu
Tr8z5+IoiVK7G+eIS3orEVuR7Ec+DO+5AvMSfL2Qz1ujK0ZCGQhZzG2ITC2nHbKMnqLEmuieJK2h
WDk6D6J0+8D+mHxZT0jPgQ8bWzuGL06qvK2Cgby8R6VZ8BD+2akCZ52yw5ACi7W6i0QqZ8QVkKCH
y5PbHG+q4JqBkolwmK1M9G0t5WwxM0ft+Wh+l1SgZeeOou8B0fHLZtGduVKxsyuH7s0YStS9ShM4
65ccK1Plcq4IdOrRaEge0/0tomWlWiovDEm+4lyNiURHYcq4jXy7yahNMvvz/W76/vO+icuPLy88
ks4Qc/VoInjR8bb5zq2bMJlHLSLJkubjX17d0j2AOiMev/MbnxT6UL0RH4KhQlUJ3edPj7LuM0H7
5pN/kllkfDJ2/TZjvbis2NaJSEjrijA7JlT0gWp3AeleS6kGHxpOpNDDo3l4VI/HhDMS9WikPool
r0Zpun1PLcOByBA0Hqe5oQ2WeBH7RlaAAIUC9kQ23SyPSZWv6SYl/dJNHmpIY7wBj4RwbBq/SEFU
RXptkev+OlFShrYDX4sd/TXvU4PdAtGg1lZS0AULiN48Kncxa27o1X01lPinuMonGT5d3xiOGhed
+/kCg2YOOBY1D0DLpcg47q+oh7qv+XVheQfjrRuvcC7Rk5DSsF73TtJrqa0v2NmhFaFSzTz4cBUs
S0B4yPCmUWeIZ27gqiJV1nb5eIOWIks9kCUuUev/M3ONCYxFtabatygX7gNfH9t+SRXU13d1caC9
OyN4dta5mFV7SGsXGNuVCLizdvJoN70Rm38WkU/dYKSbT+zFa3NMluIP3ayZvqHBmXpwjOZQMYSz
ONBDgKYLA8ZG10u2/uqx9ydasgB8AV+/NqGPJha9/YZVhQ4UdvpY75cd4wefkQJbSBfV7q+L67SO
FFXTt1kRmqB3T/exwN5zLZgK9/yIwSVge6ganhDNWw1xYHvyrP8vmbskyqwMRTOoSO/AexM1hMNg
fLXQhToI6NUlB4AmpE0CqYjNezPRe6ZFA99o7wEnIUCDeRJf+Q2xBEl31XJxLjrBkd4msxCVtt2h
Lcw7sQsRTSX/olYn65g92PFSW0l/cJNw6tK0QBLKP/AVXU+jOSYoSOrk/TbUFndUUUfUHZMuQ7OW
rThTJFbReV8tnY+Uzvyyzld69VPSr/v9twGOWqCDjO4Z6eRLD0fvoIkVjQxm2rIq7DHFSO8sSyws
pS2DmpZBP8SqpHpu9zx5QVoTfDXSrO9ecToOqbC1ibaUSZkVa+lh/UmluSzX/2kxDAbbqZYST5WC
7FIJNSkYMmY2biLx8D4THxnLrl3pwkZAM6gS7VzV73uylKdjBQJ8ui5fdRWclEhMEcrbh/kzpHRJ
Ny5or3XrwQL1inD1ZV+wBncBICl18j9ZYMFRBe1n5gaAj2XBwU18cqmgMWgMB0X3VP6Ht8zndv+G
t9NurLqCsM8KBfwW6YGkzdzo49Q91pPJDuUUbKvGuNh8l8qNsppEKaDBWGIJ120Qf25OjRQAo/At
NWokkTX6/bOqV95vlBAZidmv75UH/gFmqIw6AOXTJpa8uUE5coFq+vvick4Ghj6JMTcKp7R4wtT7
ZvCI5s3Im4m6Te6pEemgGKWBYldgZRtvDRQidADeDGtTew7uatSz3davK6quQ7cCUxE7wAowidnV
CqPYCafqG8tF8Seb9x9Z/MsE+G/RhBjTBH0fjFVNy64zlVbfzTEbRJu3id/f848TqRLsT3YxS7hQ
aFQR4wrrXDXhL9hZ1QOxGiIic45RiYdxpzmyhfFv4/NZNSjyLhpWbDRjvB/AYNS7PVUPlGFAnmNb
O8NW07xc6AfIRlFGRxOJyKds4MmL+A7dmBRstOIgjk4LwoBMUF1ElBri4weIkbi9now4Lq3sr5I9
SmavaFUlj9aYg9xdrclDC6eudtbDdap0+MquJYe/t4QbBzwxTMvGRwnJPB9wXfcjH2+PYhDYFV+h
lbcOBbVQBTKJfhl57jgFt+g6NjH3ecMyICiweccmbDIcus3tpEa5hU9jY3r3sHdrTUoz+Gj4eqqS
wGAmtsmfLz22jgQkPhtChXX8OyfPXPlN7tpjPg+oYAwJX4Vjn+Mwc/1ifZLpdOkpkpMoGjw6OXiF
qDxNzYtk9pfkbDiDLmTmdpctL3tPJGVrym1NMgVLsFu83Tte7gKNbzsLcVWBOqfgU9y4bIMnr7k0
VFb/iNR7BJddxUqgRIXzK8AzDOoeQmv20cmURQ0aznDSSXsu8k8LhCfIqiyT8HJYHR/qUJ5AqlEm
CrnI63+bLBEQY3SJjRxUmauDBgccGQZqu2bTqGopIth/P1i9lfk+eWBU2pFd5T+bVeRr/eTX5bDE
o+FBDEZZz5WBx9ee3h3bdJuZ4QhblHNghekcvhEXTIl8LVIxgB+ZQwTycQP9SNVFnDjM8rD2vP+J
+tB+0zkcxkKYrgzacBDiqyK89EXslJrFuikseymwEN50636NXZHgt9bNl6Ldg73HEcRwe6f2YN22
P3QONPS/J+2zIBWJUjyXpJ6oaPEcqfshFVDF1aDRvM7oIb0wTL5w8waO/k+KhETKM9HGV1pC+m4r
nD5K6zvK0nywgao1XF6LTxAHHattdDwkWE+wRycQQR3GzlnNUBmuTgI3nqQ5NTazsPDo9RPcr/W0
p9a5GlWX15etz/q2MSx+ZmXpxPCFcrsIFMPsN/tcI0H6U5sMsw0uEvZPMju2tHa6fEsJf0n+nb7S
lu0cT2SpHUCZenevELiJ9Yb/mn1UUAHpCr74TQ3toxipuGGyPjFDWk0OCadfum4oPuvnQB1i54kI
H16ioQMZP3g0AN0UZ/un6sKoRQoJ3JllO8yQqLbt5cLuysBRlYXotNUd8ozENBDFtRC9R+XIhsyp
OW68c9GnHBUSmxOMdt4Gsbqk3Z2pMpSl5P8ckQ0eu7qNv9Q+ZzzQYd+SCq3Fn5LH+42ZdCp7Uj+f
mYlOMC0ArD6H1tK27RmHM+qis7jeAkIpm1I7xLmcAbzYn2AGJWJPuVXTLEOG5NJEg+3uArehMxcR
zEWbhvboTCp9gLOth717ggZ1F5UheIoViaCXvDhmqeDy+onL8fbyM03CzWVxlw9ouoBn4T+fZPjc
Hl/9hnjcHzo4ORmjJ3UuzxMtMAvr4zVCGhDkcj6F0eqmekwRnLx+80oAXyLlfXDDQgwjbRWFNasj
mB18y/d7SKUXAUHjfQ2iXWZ0/vq3Hx4tjDBtFdva/kp0+NspjJDL+fT1tqCEnoG/RPIV6O+tALT9
/ObqR8Zlv5k9BVJ0d97suGByZMZittl0WBXWk4AZPN/A9PIls6K6T4el5PdgPTLe4G/mVAYBm9Bh
a3/Mg3WR3Ta04/Zx+f/dYq1iDO+eTIH1QrKQ8WJRXD3IiG0Sra/vX5UdwxCzyaHXC81XL5049HAL
JmQsY89crlRYxEqE00C2ykas7BujuFaiQ53p93NPKdON+0UjRPxFv24t1GBuNK1A+/JS+fumhd+B
dJ2KlZCmYBX3anoUX3gyZyxffySLuitrEca/h1cLvy+OJa37564FZwgh4b87BlPSxyLk2+7laTo/
GNZSY+aLyfidnOLLFjs9hxgV0qPOWjasCuqEoIZy8OaHqKbo8/lduWsrgfGO/LENMJ4G+1HI8Z/s
ER+33kxrX4UyyrP89odG+ZCMrKIXw2jquizIvbn/oIO1rqUU6UHTlIg4p/vG/a1LPgAkpJNnh9b3
uSvZsaSBMl8JAHoGfJS93rJG0WVcFo6HmybYGinqMHkXk/jMov4Otw2hlIvDfsJ/YS/4FiSjlrgD
TE5LCI8+cXoTVx+7xHudEZORnesqsZPcHdD3r5+icP9T99ANd6Lzpddo4StG9Fyv49FGfty5Wz0R
zDd3NqbulXgcXBmsHupQxpW1OLvYvxhY00tqoRGuMq+T93NU81Bj7JsNSOHaWOu2iLrCz7xsDOwb
Rk1SAy/Y5bq5QgZf2gKswop1nm2MbDGQITH4OwQ9GId5efwzc3RJRZYyK13HseHB7ct5TqTptPxS
1U2RhWp6vCyOfRoBHOYbUknlzJE0mfdmsnDq3gONd18ZQcsMNKupBQlHVT6DjEKwEnbLWH3+8zo+
8/Qf4D0TxrMoZCrl79lBqm7gZZCMaWuE21SN+oM2pYk05mGwz7FCXmqd10fSohFznJN4820t6J7i
L/68D0cGWoG+DyvL65R2a10i2vYiH12XOWWYyGhxmhP/4MmtNu8yV7mCNCpue8RlHkDeeHSTrJfd
l52RIAKUzOyyXSVib+ztPqx2rHRveV3DBH1SpSvOoO7dgusHjghzyR377aLR+G0OdOgv5gdkijQc
BMSSoadORiBiNCYll66b92/LVD9eURtFB4dHIKMvhqF6lr2BpJ0jycjHY32yRU3apOUbqWYx6j57
/F6yIKmchVz95rYTdSXmDdzun5zIgVhJYBOia0yDn7/0WSA4yuclcMiWyQEzutTcwgd5gt0uPgvL
/nUlZvsMc0zGJu0QEWqVh2Qe7cR2xm3Wijvp6qAaBIp5Q57lcMtJ68B2EmTigryw82gagwmUzNvS
jKyati2k1pEgRvLeiasNqCcdfgoQLCJoz97M2x3bkrulRY4q0bGQlksX0+gEpUWZlm5UmJ9QentX
jGf9RamInF/GM91FUFS+Lai7zzkapzDvOgIQ/URY8ZEObh8CT01u+SGmp0WLpF/tPIJ4Y+5rm996
wTT4+VkBI5nZSgP7aLd86ZvNBJ5vw0TpDUdZG4sP8ehI+PgrRCGZtMx74egIa7zWls32RE/fcd1F
qT1bGpUtS12jCDaq5duA/hPuLue3ZcYIrDKPIlQ63+OKgY6e9roa9DGr5UhQIf3UV33rl0wQUc0m
lmi2H4yGg/mV6y0SUNSdU0EDoxmk34S1VYSF1E1iW1zhPzh7a8JIGdYyiHi8dX4M+LmCaOMC+HRY
kRrV41pnRp8XAFC5KxYyYrhWrartNWkbJL1sKQzyHP1ij0IRAR5ltEy+Ei1kX+LAkF6bPCmFvx/C
xceWlBFoUY5yM9VEY34LGd2g6WcGxvjFUIJ+bMrPR7HqTIUe+iXh+vdlwgNol9U8OanPgbW7bGTd
/YmWRS+lSNsg1YTQpOge9C5xnjVzGuXMm0EOjmazhmXmCM5b1yOPoWhwFzRtO5dTFH0bQ08IPaiD
s1D7JuwR3jB3MiSFXOqRjoivdwSghnrOjpVwgKf0zE9gmQU4GKKgjU4kZUI2J4+wuo/mN2DuYURP
EZYVTtczakVBoFLg+MjbA58Xgf2sww72B/Z2wQVT0TehkpIV2izauAWkUNRZMPQOSqR0WsC7XNRp
l65ssbqkdBLznO6dZeeAI57B0YtcMr4kM5wIz8b0IRhyBrG8ekRWMbHmj9rAh7TnnNZwVbfXXrQ8
GkfUH01F0wcKEVbTyTabCkDac5281/NI6QjlsW42kwXERZVfkHoRvpkV5l3yXUDzOcU6LpjB7fFH
xaXMs3XJ+VS/l6YiUNR/XVHgoktLIyec3Paxt1/xQ10Kzu9oPb1AoRdIyYcKfJdflXbSEb4xkczy
wanhbikJnIeoVgWoVQbuvAYJYS8xz6na3ma0tW0/RizwB/c+34CWKBJMCsHhVsP3nuWpwAjRBAH2
QLjpNve51XM4YCiJy/J0VMjzjm7w3750YQpbFSb2V3djQOZCkIops2oUQWbcYZwNHeICOLj8VyVK
4fPPzjT9Tai/0YrtmpzlAa9DuwOgU2AuFQmmh7LPAdGHGsBXOM+RQQikWgmXZQkaYGyg3PCqJWrC
emEypAhyEEC8eYP5MbybB4xBcWWErGNzRUWV9VObAZiWjxdVFV7CYBtq0MwnFYMnN5xMP17FhRSz
1N1xF8YJeHNa8CzmYfVA/30KOLk4hZC/r63W+O9O7dBdJFAM/fP7Cm8O8Gdu9USvUtVwrCNXBEb0
9D5NaJexHDuvjLukn/5unsevPr+7yNYvZBrGfEi05B75KL9nlcGlSzmKYFqGF4PuJlr7z5tYtvTR
ImBFvoKV6uU9uj0KVqIKPI/j7AKWXZnAyEDoB3t1gX0OnGlwQHm0nNNVv7Fmc/4apmzktxJ1QooB
owyia1MYNRoj2N+MOjk9M1mSpK5R0DeNZpRdzFCmSImhSG4weJPVoCNv/9HoaCKPalpU/eA6ix57
mEuL/tLviHjwoRfB9szkDch+Sq87dfttvIAYw2QjyZvhN6l9f8tSX20anMyxnCgFFTdM8cZAAYuh
K75OTqpbD371fv4Uw2LTu10ld1o0TYqBeFi6KGjAydA5jGNbMa2KPNHvu7g9KNQFCj2CIHGzWxDf
V4PUlOXQCVB1fjUIAjJgxBrWNO52qAgjaF2cnK2pgwEDX8N4jnvZfzKZR5uhKdwbgD5gTi2bfE5L
3g8McESqCOUy5x2HLxuGDEe2l07foSXmaA28+6Q0IDgVAVOpalQ1I35H2zDVZkev8oo6r8Z/r/2o
dl0e8oACaVIt/eDP65I7QUCvNZhAxzHoYbRXWyMG/BIPThox0pV61f9K5PYNCSmfQQd12ZCBvkru
EPMvdRt41mi4P2g/NUyB0FsboHwBa90KuXxSt1wS2m0Ff+VRFiRhchCVZO3V662EOZIlAckYhuZQ
x0peSP27szU6JcxpjKStCrHychS4K90itfUnT4c/McGlETvOKIrugNeNITrJ9gSKdCOPfLGTXIHz
gJzRGdCFxcVZfEij1PtHvkly+aqVLraA5NDvmULZ7njH/c/s3xhreENAyq/07Bx59iTHrpuu3rtO
Ig8OGRGTMrzh+UqjtseejlGFLcIATHUsFX5yr5WGJZXhhFB5EuI6dOas5mGgXCQgKeCmTLKAohx3
OeaIV2JEmrOw7ejvv7v50WiNDs0IFobeVfm/rqXdYtSZEcfnLDBkKyYEzvDOMfsUiBjxtZJxrxYd
yPXKaeocww5dFIto8az1v3nZksXfPHAAOjaPu2TkC2QHtOtpz4oubiICRdyXYDk/yuQVqGcEct9H
pY1GXiJdPx9r+IlfBuVGxouxKJBu37If/nLxVyDIPZVBfdBpB8P00tl7IxrVSd+ArY74lK13QVJC
6acTfmEPP1xkrsK20MkfHEQJiWP4kk14yoNIsBhVlYxl+3VOXwUML6lFSfqT4hgnZqFabUp/3qjo
x9IPwGPIjf7titTpIKmkILNvigzkbYta2MDltVltCE7UnItzL8gfElIvHeNxcBwmdhd+dM8l7N3P
U6BFUpf/bBqP/5M8UtSufYCOwmsx5GLmEy1JPjC3ymVnkRpFWDxW0Cb9r8sZuN6NJvhavqIYlq7A
Wg8sYN7JCS85ehDAQWzRnpuWiwgQTQ1zgoQmfCc4mDOa6nyvMBsrr1pbtnHbxOw7KXZhCP1xK0rY
ctm7SeDb7hMZhE3J+qXptYclfeVrE7OPWUGLuKwvAO8D7lZf+X2v8EA3cZM+udFs4mDOy7A0OLud
KojHzHyUk/Oerx5QfJzefXQ1H8hy2z7YM7qfnav7tvZrW9nxw6BCRwwvnYtF4OxYMRGinkWYT7/B
obX4RcUqoZve8T9LnUpDtm2Ly6PuIn4qUYxDC2GJly4lrSR3Od2dLQJkkuA5kRrDFrmRnX1FbIQB
aPwHleqSLQCVTjvolW9fU4IAa3Be6EWi/7hfvwbzcnHzVizXHmKJuGw4lkYxKdeaAdkxi70o0mkT
iMQnnhQWy3XwXhbEcdl1S6UMpZ4lCxrc9+jWjVCdtLqA20/xGqI6ISo7zi93Zap10dTZxCge3c7e
SqkyPLNluFI52kAsfDGKN+9eYjIMErl1HdM4CYLjvPTwo6JmMM8Wl6AC9uuYxRFOYPdysN+NgJvs
0pfW4EOzZPjesKiOCaK+8faqnvOpITm3MB2utJ5yEnwrEocftANU4+PvR4mDPmLVJUAoJP+5sW3i
f09P5B7h9ei+nsFE19uHWlxKowGd5a3zQVJCIzSV1/zxfTppg05WsKH3RUznk6qlhaFWlZYRi2jX
AqNPR0HYYjxDOliFzAb6kDJJU1XcgwOZ7QRr5obNIDPpNokSo6uXDFa33jalHXUf7r58RdZH55Yl
liqJ0BvSiOFLCjSbMFc8X6RFj5T7nODsEWq6Wek+2VL6SUHG0J5o7h2BmRbRBRLcbGJ+EbSdnzlI
4k648TbgE+2c4NEPnOR1UvjFb6n7TBcZgW7YrpACxVZOWwf44DGwfxbZXNbbglSOhe+qtijWQRXx
vozqDR0ROxHOPb1PNqGl0/0x1qbqx+Lf6D6BGiVYrNVoJ5t1idxXO0TkCxpV3Uzwu5O7v1p0QmEf
uR1cbnzEvUjOXOdPWyfUcoy8/VpSEVCB0d9rReb7CgYb56dhuhAPCHSlMWjFHoNwyczTW6oN4HUf
uBsMSvXGnwY8qZJzBEY7jH4zZjbzQ26Ww6iD92pg+JkZz6goW2ft5NsNVEMmpuhaZFsfsO+T8u9m
IgIgIDejKTUXr9gUshCpAhnlSiuKLIyhouDKKASDosOwkrB6xDD9QlImdtCjwi7EYsbMuhAQO3LJ
vNRQGTrFyMyW7Sk4A+TXMKemHFpOdyRk3pE5NUHz2+gudAzutNzXOn13ogeudM8vz5ILW+tBWT5S
IvdgaxnydGam8bGuJCX3hu6ApeDYKjvHo6d42TkSgl9tqVj7B5ADtAihYYNjdaICnGIjhKy0qUB1
XIOagcQSui1wSf1teulHOMXB5L0cIEtdfvo+wbX1OtlTumHo25ZYbRTrht8Pw3AWrbC43xGpMVXK
2SWBbrx7q7KSCXAHo3Eb6D0kwLaJDKwIVjOqvqqfjSBvxk+Dtg2LKVnX5SCaPtrJfMKtonxkXEYv
ZN+ttJow/xdXNEZa5ZDVZnj5utFJL+kJqefkSSK70xYAs8PZA14MR3c1YAGhW/9SyiCSRxZw7ok1
u6NXHDmY0QJMi+ZHwqvfDLhHtMuww54aahRBBtv67gG5+a2p1oS5wJVSLTEaXGQpCXFOOpnW6quj
o/ZzK3zJiN2M1rdXjQoSmZLSi+zP0cn9DU0DazDu+CWp9Ic+IClkhkU2HB6qp3YywTWE20AoGL9U
QK5PjJ7GLGtrxhYaJkvvdyHw8nq0gB6HvGmMUBXXy10V/mK6KJRSxwKCYeIb4oQGBPY1HmsF2Tb4
7Cbqfxg0VJ6Nyih573GavINqLhVgly/d8+Js42C9YFacNFoXXKytPofZy9G2xb2VGtKda8Y4P1O6
VcpTCINAyj0JBN/kFwHYU9utsTO554YThy26KiuOsoCzq8A/BkkD2vB48rfBGm9enfGNHwd1NTMu
Ntbc6Wd9/jEHwVkUGf/Vi0mCMowZrgEQ0+QZiMdz+Mcmr04d1iV4ulK5nD8TklCYF3c+01wOWXpn
B9REbapmRqn64y+Lx+nve3VSOCw5DG06ST8AyJ9dbtQdmQLuIKDImbleTKDRWCRoAu9hhcPJ2JDV
43nrLW+HvAk89i4dpXHCmpNbYpyKGfUitjsF2mOiKia2+ReAhMlO4299kqNgzS4R1+CUEYJp4tNc
rr7pBhWbx3X+jhVjJWYvoWdUF/vkMgLpdMhqX61XiDkBYApZPSwpFTA4Zo+W0SL3ywzbiMk+0EmQ
tevPvSp/EhcAWchisMN5OIzvYDcBr7+zzjpeSrORVyzP3cczkjxDIpN+NmiaSknUeJWDtd5UKnzP
cFfUI5koCpN7LhoZg/n1axEt6+a+FvXeeQAeWmj9LYKCsfYSn2Qya7KZfYzgEB62Qni1QplVXujl
7oXzSq9xAXT/ZZpDUclC0SF7P8V2EdNePh84OmFIaHcDKcnEJ2fFETPdXaUenkMN3y2UbENtNgNM
Yi4oy3rnLnZKnNJzPluGhlaQLRX72xSwtLUK1KPDA0/9bIm+4nSra3zQGHDaurwShb8o+INJOCx1
H0TwHLH7CXEBJuVnAbxOGS7PmDVOsjq7NtlsVOXMz/1gajKROZ/AMlSa3zjDbLBpjCIgLbyzIMb3
VFzdzpJkzCrIE1kU6VQgmF70gFjam/45Zc6Vf+t1ssr8OQCr6zHNfk0OOBn1hSy3RQaN+4A0mS5Z
TnwbuKKqOkQOxRo5nPmnywM9BK6esNcM/nDdnEMJdrIP20pWvGTcw+hxJckoLs4VWedZMiR88CPL
cJwkCgg3CjSdDBO7Rd866rwrnPrJm+nbFfoSfWgw8R8AY/Vkfir0WpRQuC4yNe5+c4NCH4gmCTWi
Z12Q1e+eNl9ZoJ9IIoOuc48eYL96dVgzd+d84NAqEmkW25lCGVMoGXm+u2YS3CErmsm32KACgf7r
Cz+3d/mtiPb5GAt9mUVsk23GMpTN93anRPU7jAP0ZFPKtOQJn5nO6YhDTbiSDuhzqim3nqx3H4aH
DJdODMh56XiXnIjpuUmUVj1z5GkfG2EZ89s6UAkx9pwYo8HzoVC3dG0nWHOUT1GbAeYVN+zJxHwY
cbcD7mu2PzxZo26SacdG4+m2A52rwGhH74eE8fJdx4xdbBy79C4ArU8Ze9EWz7nzRscCdo6QlgNg
94TejnqMNw1zZX1VthaRNDNA2/vz2MqJXe0nflJWSHsH+oUzoMSBYwhfgU1RiKNAb/PxCsNeVZfk
Uf7ll8/vkjklVXkRFQwHKrGjFy8uqwyJ0f1lhhEFf9QjaGhjS/FRnrpwQajHO1uwUU250w75kIAx
kF4D+qbpU52xDozipq2/6/yHFXlp9ImpigP/9gtUX1sXfHC32t2nsT1Z9ma4yjiOhOmyct+Sv3eD
TUG9nT+5Hqlz4Xwxowh3UjjsrLI7VGgl/uV0XmGpJZ+ei5anbvCUc/ys4VROJJzC+zTM1RfAYTyn
2l92jjiRktEY6XUxfIrs8QZUbILyzwy1c2vvVlBP8hq/inEfYF6TvrL1MNy5QKczMC/ZanTzYuq6
48zXB54XDzo8wnNj0dMO6nGVRY7SJ32tFv7covGr33CTFLuVMjnQmKn8hsfLj209yhpkJlPK8Dxl
d1b1FraabQpvQ6X4dqYJjDkhrPEGdBsxQcccXRyzHgCMQMnpF7MPVZHM135TE2x89ZK4helg3Cgi
CjlMjm5CO/Zg5pqbyKk95pKC94Dp9IkIaX4qA0AMt0qgYHd5tBqdHNvo6R9LDF6CvN0F1+gVmwW8
De0TfkMNsHQlNnpWU5/ov7HY2Nsbdv7pRuMzpG6eszbLlZmwLPxGEkvLqQwuw6cQnz3scbJ/aC+m
UjHpTLYGqdYA1aofOrFwYl9b+t4BE7mHgOruCCy8CKeerNkt6b213p450szIw3P4rD40nUGFWz2i
ULgvI1fYS21rWMoYw3KRbQIaqdzrBaGqiRo7w+4B6hTl2WA4/d/6Rfl4iBvZgQSt3VWedODIEKb5
nkCs6O8smwYK+RTZ+mst3eGEaJhuZUnDJJKXYq65muDD1A5IsObYuZwwv+WPrsL7GtzoVmdAD/gR
ItlIdKy32H3gcrDphNxAvlO9yMLR+FlUBFTGUn+hpRLFQWWx4L9IpZHzG0G7AxeIPNQ/WIZQZIPj
I0NTlD+pTAPopblGOPeCtni8PWDhFbWcqQ8tLCU9ZAZI8zioRpSD98FXWkbFcij7sgTg0w55oV9K
aeIWkEQR4gYHygbE9BIF7VC3kk1o6yfLc/ZnG96FyyQlVT9R5cqvdCVk4gx73rj7nRc5H+KUoAyx
Qu9OzjMVoAy0EWr3yB/WDJbBrb/+Jmt4XauXdOGxArwd+9XtdTkGejAmXHy6fDp+Lxukj4m33E19
yILMgnMIatH4XbwKm1h49S9E6v2eF1chc6+WDlj9QzH6fMHhNhCDFpmn/5h5CVltjryb1ey4o0K7
sE7MGTRysrNYwjzaeA0TRxM4lVqwSatsJN42V6KDhd8aZc1kobEyX02sO8Qy7vRbn1VTWdJje4mP
u3yQq/ZxpByxoJWr9Lmux8JWuz3f1PbNcouFGiqf+fa865tggtzfalVxas+mk3ldJI5UdDqQAWh2
ahjz7zQ6mg6nKNno22YgMatz2aWbPCGGPFXJtNEwNh0eV/lNPI0pv2E6uOladAeabt8XwsfSgiII
PJaDTgkqv140oi5nLbDu+Rm1yZf3X5aslL0bffClJE3kUFs3Al+/M6fvZej1rYj1IfmHDMri/HeZ
9nSLQGyGWJxIIFPJHvbOxbgS/I2BpI6CpxEaWnYV7BjXUR+TDgzxeeYbMcjOcWamfuWhl7j1K1OP
/WxzcVodwPZdZIX5PZWa9uNJ+CGSSF9a2VTOEB7Nc4OLTECh1bMlFwZ/VCh/UM3kILdW2DnEZMCw
oNK3+Jac6AKtliYrocx+qw6/H98jXbLWun9qdFVzzR1ClyLdBYNiG+Z8KdnEluu9nUWUcAZ+oSUZ
k2fP7z9Pq1gDJfZi7RrXinUfD/Gn5L0GipWR76gN53C+94b2IvNFO3ew/TrC4EKyD7Z5S1W/dd6w
+XTl5Pb4jmAt4JTJ8qe29m/9XUOG3ZFcB8Szw4+WHG91U+m4m135qMvBAJ9JY6WPXkEqK/6UuGZO
KXSRtCDVFHySFnzdSggGB5WG1xpNLsdJ3CfVgwYuKjEx+Lthz7oxV6E8S1DMLJyLJGJ4s80E5I2d
XjvoWfra98DfXCwopDy+hy9TPA+/fHqpLlDdZUjhr5hNXuH9zd2Khn22zkoTgtuPf+pqZ3Wsez0w
cna9mrUzPgSLZSGAoDE9xVnYK4HoaHupCYXuEZuGhQhil3ffd/hf+9zo1R3eR0J9yujKdPC+BOUt
ltHC+i72T9nww+7xnzT969Epc2ge9G9nqQ8IbantLleH4VTOx84rTCvtk1L7cw0d/h3TVo9xOcdU
PQwjtDHQbChUHBnTtp4hukhB5WyA84nUXOK+8DDziPoTGa3G9QSMjZBdZRinufQGTngMGduPs5Z5
GRr7p0+w/0fqvcavugtKBt+C+Jy6U9LzB06m593mpZsM/N6FmNh+86MkIgKf2wd7+v52HLabfrRJ
LyIxTPUeeMfLmqLWioTycxA+K1/pHiIYXoqeDr48vsLkWxKW9DYYvhqyybp1Co6vjarYasPmg/RK
A7agfzYlU6z7UFn8cac9GVqe/YMHaZ5fM/AlodmE1MshA7H8f8r9LhVE9qquAhvGDdFrcgF/I1Bx
JRDjtJUHwWMMOPGT5fSKJlETbYxJgfhGis/Tz1O2QCY/WOE7cy42oKf605NwvnCqFAhCvGlonVIi
uIbwIHqa19YP0XKwTyDPS7eWsWShJJ8zw+XScy25SMdIeekOuuHy2CLyc92/EFspTtJE3qx/8f37
XIF500P0sUHsf6oLGfaVg+rMQUux6KNJm4AWTgiNz2QhgPM0+2yU+rDymGOOmZajRtjAwlHbaXYy
GKRcWCUAAf/RMbeeYmAXLlpTAyNLfSjDxDQQsyXaLYUZW4VF4tUtslkdWTmYzd6/pr0sGiJA4PQO
6VsVhMMdSNxIRUf2RT+wDrh615rITpzgrcagN7tmduXkPHTJ+/3+o2/btbM0fnnYAq8ETIfwHMkm
NzsY4RzQ67x3TgO07NYQVK9fdft3vlrAVqaVIhJDJRBLbcFlfKxxFlCIt1wZilj+yT1bzwZa1iM1
ZlwiF0SpqB7N0cyQzwTw0d/Rr1YPwnvQJU4BnT5VDZzo7GwwInCU3DtAblM9AP9Rs1mRuJwpMKjg
4Zc248Bh/mbDUN1h8WJqbFubSTO0znTX4BCXPKNpKL1jiF6+JA8VVZmLTuzrjPgNrwXzjimc7l5i
5hDNdv8vMprzq+ntP2rkoau3kWTg0V/gfjbry2gwXEojP/PXJVYUuhv4Qul6IKYxixufvxxGrqXK
A2R9kQI1/RRlvab9LWXz27gghHq1Hj2QvOz9ygoKFXJGQemhgDmjv0AL3kSie4lrjcV0qO0fzqtI
MsH9xlqnDo4p/ROmOtgd/Pk+vnuafmSqIZ9E4WsaTYqiUT68H4QUhTrdcwUMAaHw+hyDOQadOs9V
RBYU/CW9LJbT59LGt0jisjSVXaUhvtJ9GGcs+G5cO35TXfL/gOb5Na6+4lNPzJrn7Dxr4lvwtc5u
8ChRYld4wce+mwP4XK2PIbZZsHieo+5fuU4i/UJJ7TFe/fOJb/KvzLX9UnFJPirapXS1Q+Y834wp
7RX58ITvae8dxM+M9qeGv+bQxyqpHsmIfD54nP+noc8M4dzEJ24maSSwMxjLZrZU5LPhafPqvYLY
lbCRiztnIQUIfoNOt5jfUOxlWN6PXaOBTGjGDGPQpQHJPmXjfJdrdB58Md0usTryszzar7X/Sz8p
khn4vXoCogzLuHUmwA+8J+ruS2KNW4pdq0DM0slGRM6NW0nT0tOeUrynaING7Q1So0310u18yJD1
4ryMj+9iDOU3cQrQKDUJkTDcEyhYTHWUo5ySK5dOc8Ofg9E2LE82gDHSMl2NzH9Ag93bASyscemK
K8pvzS8xvICwzgW5OHnH9eBJ9Lr4jFxqUE1XedeFJSgYKG+05jorz37+wcedkZJkR+uCwAFwskCH
V0mxMShnYEzystPcCTJGN8TO6fzlsjpMTj3PijNEAacTKMVXMELylDffY1R6cqd2Bzs+7S/2j6Ep
5ZWEhgHknPisqUamg+iv84l0EkdwARXgZhjNAaKO9D79Yt25fLp871Azy8YgtKF5FNvPaW1n30/V
OM1tSDWfpLjddzvzdqGwONJiItUImn1ZwHRWqsfGB1BUh3cpzaSEnegaKHWsutzMEhjRipjEO1Cg
rWZoTdb8rBXRyF+a5CGIRTPUxhDVXlddimLEDmRBv+uvOtTtAG2njKXPNM/N6YC3eYwJJpcftEdk
O3xZVlyYM2SmcNMfh51b6qk9UjHtoNQHjgweKhmXedH4OZp4K+rFaq9SlgPZ3FLaTAR4yZ33HBQ1
HVPuNhKcSeSLv0qjBbSVqMm4Zqf3lW6kHj6ueMSpfMo+Ih3CcAQ3x8kzMnACGnxTNFsxm/QVzRgM
qWXL8dTBFrq3YGM1WyZKE9+dXK1vP8XylSpR+QN6nm4xzmqgV43mVgmHK939jQdwb++voxIEncf7
tqeSviM6OrxtSyiW4bSSFT/8wqwxYTa5L2OIK4/rCPmXKyDLNBuJdu96Is913weVx+hlQJaQjQGH
cw2PsZXUb1DewWA6ULgvCXaAGtzCSFZE1Fwra+2BdCAv1RIILo1GOG/T6UChp7dIEejOSQ+foq5q
glbfQN3bbBefmi14WZogt2y0ibmpkx4CGHrSHXYCpLTXhot1Sd/Z1zUhHXV0AiqEBB81hae8mi2x
cFgDyZeQs3uw4WObRFjvig/wdkZrcYiICLgwZvOD5SmogncVzoJ7ns9uG5Wr+f0QJKL1m3LC4CyD
4DrgRnqArfwwDGye/477+fdjTuTau7rSH/F7nWuFoMUur8MiQX4U+TsZye7LSBKbTR/LLgGmUsyt
GpNnuu7sPEjeoHLO86okFjUTz+Dfh1cWDcPUsngmt86G/573KEWXsE6hn64zmxL9BM+9E+FmMl2f
87adH44FHLS2os+sX7UEs3IrV0YgABisgcxUIrjquEpcIQIHtAdep5zrxXRILJCRVM7nJxWigJyp
6xN44Wu3EgrxgyMv1eetVOGWVIzzjLub8v6l6EGSHTExBVpWbe8YpMoJ130hmy7MZd4097WY+ajW
VtUtKCn9l7L+95X90hQNUH7Yrh+XWqP0+7sCgQLvCWjo6nTPzsFBxgIdEP7I8JoUCq4qQdJBg0KP
IcP/8wnc6XGxxEhygTqOT435ML8SYz/KXwWAdgwdmT5jqBag7KvXldWwGXO2a7R1NKtq496te0X4
OTsTcvet9PehJPRD1XVZZcJyWCiDdASMe5MpyEuDwKhLRhSkVxetGeB7mPN7D19PwrXANRelbwEA
NvhlOwyIotLGwFNB3ZAeQlXtw6eaB+bzg0e5PMkBZd8phjrnWUAHPMAovJd9aD4ASNRRUb/bIKzQ
T8HhmT9vBslxXoFbPm83aI/POZOc3+kiDhyYgdrChz0GlDpdD33/3WOU+tLiTGRYLPL67achv5x+
n1LvXmDYx7CoOLlOjqH85WScJaTjpJ7e4cTuOsfCAuUPvJivKwrSqoyXoqB6hQSUuJAgeVBffsrY
nLcRh0vtBEP2d2uHBJuKZ2czjXU6gtgGsebKrJYJ5wTyzgPvmx/aiO3nU3lj8sGnDUmNxsVKpkUr
qrRu37XIi4KdxZJi9BhEEGTeeWFr9mxMsmk/9NvtfL2kZHMEeMXGSToe/pvZ1HC3u7waf+1EH3xd
1Os2+k926DCyb2/7JC7IqCwzRENODOeZvf51X4Mg4zFM4pB0eyNNG0s6lg3H76ZR14g5EdyPvoVP
rRWctm5at0EzkKM9VooVjgfkH51nK0YUZvp364GCyDkpDmn2gh284Ep+KJKK7dpbtWXb/ckHqk6F
kR5amwETq50e0Fpf6rQOwWqv+UrRU+j2drxNu9Y7vUFFdNDYsNfLaYDHQIT/6mLSKAxBXz/LseDn
lwXDYc7naBX+VUOygbFf12geVuPHnVmh5nfztXpHEB6Hi1g3xaaK2+9C7nOuRjAeUPPbrHbRh/c5
Rmxx7Xbw3ENPbeD6MRwUIFCQQyYdElen5C01pZsyqdlQwvcI6M8bfQ27yCFeDtvMvBHPlVPTrOMQ
OR7zHxI5secKYPT3Vyj8cQoe7s8DrMc4PmLxrWyxDcOEBXQ3SdiVdf5waNWBCYIrge4/2c2/Y8q3
qCsyBpqAMKhBSIfj+0j1RIsObJkb0Kd2IAPLmfWNr2EK1x6aHMMy8QDVP4ixjeBvF+URexftyPSK
RvZaLPNLk/+SuNFF/zL3UKdZQ8YIe6166ZlAwtmjnB/0UUJvVdMiOeyjKare3dsTfkYW9K8f98Qw
bWj7JSSDHsNuI8fDEpnOnafqxuQjHsBebgKik9bZfczDxM9oV+iLgIt7cRClIf8eYXPAqIMKXJLt
LvpYJRppdQPvf4zxMxgxHGrsskHLC7saRLPfeCDHcoagk+F+HJ39PqPa4yq6XsraiIYp1silkT72
po2R9jIFK0KlFXfTS5d04Ac4FhlWLelin4Hv63BS1MH3FYWtkwrRmVdApL3s3qN1ddvQI8MDy0Cq
wKOHZ85/5stMUZQPLrslcNPNctl/2ZjUhVZivV3psWhNtbs42nNSpyNKogHpkseNk4i6fjiW+7sk
2qW/bwsyLWtvk66BShtiuEz6vGfkjrv40u5aowcbib+HpgBlWxGSu9p9ltstcfkK0jrRCBIR3QE5
vGuAz3nnYbTlAhPWVpeNzSZqmYEVnVNhu0MdDOhWFUxUK+nX5MPM9eQfIKf83MM2PmdxUJjb2Esm
xiz6VNTBFkQM/6n38i1M/6gf+SyABgnFbBN+v711UMi8DswLk89Ki6Y7E5GAEM/Vhprdh1oGxjNm
lrGHzwP9LZYcQfQ1lKmpjOjXDMnxCH3klkTa3Ay2BpgKVWF6LI7Rf9WSkdq0nwN73E8vYtGM4USD
Akf6DzwR49goRFC5hFAciJK2pxkLXYHsRnpUBzNlTX8RVZCCMqkQVDYGm15mPLRAfWGGMounfVBy
G+IOaYcPiy3IhDO85YUgP3QWGCokqb6B1soHYJPmXlUiBbRjY1HWPXNa/4cyt0UGZv3Yq0RjKPOA
USrL8t59fEmXg63HNYgB9ZLzUvltXSZaTrFnkVElr1tG7TuTJLF/j88W113rp5PXAoqsbYgbyubu
ZZaItyfMkx504DvLe4BjXdiPdENXni8m8lMYgkgX1ATkhdScJG1lAPvsVSqMuf5mGBMJSy74N9ec
ocfXyMziNBpf/rX4YHA9/+pgb7GcCAohUotjIoy6Zr+LkBhWfxdkodRHNQ5nbs6R/QSvdcJ8Y5tT
+rkUp+lU5cXoaffxNf1M0E6bXh4tMLfj+PQX4meNiWD0no9ogWFsA/sO+HBCc2x7mdaX9zzxJ+2g
dPc89czzcQUSO3oRkDjbaLFk+KOB8bod3rDQPVRWM5FQoZzyPsv2Vu/WRTW6CXfQInYIczsQjVPX
5veypOorDrOPL6+uPpwd6H3HXJ/t8XmqMtFwAud3gZJj/UH6YwLRlEZ5uqVsmE0UzD73pWK//W9Y
Duq6c/cPMR6rU6c4Yw4HZtYWquuPbZ6qZfgFQG0OZ76Up4KC1FGK2Y9BolRhDs2KEWkg1WAg3iat
MKYKZW6d+0Gzl70SVcPIxaiPL0GNB/tXzkP7LFa+wsnYe2whdBTf6jUCIzS8sBIUnGtGDFfVW/7F
ZYnvU5u940V+tZ9CuIDXQwc/wHgDKZcTJaC8nRo/CgCNzvMRLQkP2ww7qJjcsqxYio5XPEOQiwI9
nEmHzcZ/Jh3QIiaBqEhhXT/i6cew1rtw4fbBcXYKf8SH1x26cxaufC2m6/6icgPG864O3YTRAfN+
4H5o4VDc0OgnVw+W0N5g4gRfFFxOZXkwmhOeQl8CJvECcOwRknmosFLr2A3dYYTg2zCBJMfdY/ME
Go8mok/gpcgtgb/6XUtouLMgprox/StVLZOvi8oMvZeQAlCaoY9uRXa/oxj2WEGJXghr6E825RiR
vXsG/DhMeg6EuQOlmgUiTxaq4FBYEi+fkHcb1A0La1zzaadO0oftEUNjIAdx+45qZQX0CHRWm4AV
7lS1Rzlx4dueb6uQStSDON60yhpnD2YZmkEY6ZkAChTWd3OCwwL2tpUY8uN7O01Rt8lCV4iAa5rU
pciFWiuJuFDptYGfcKjfRR+Qq1FEmNkE4sDrH4JgVQt7K76J6ALG4RFT9/HkeaMVI/+QHhEZflCm
xKbOmNy/5tSLSSYDYetZRCBHnsZUqrdW5/GOZGAqSjFNvMTcqjTjsGASLyhcaQait+qiEqW+s/6a
TpBdluo0FYQ3QE3MafnulvwvRVMa5IVJzmSCyQIn28Dd2NZwa9ZU0/LvTn5ECwS5eTM7lwdcyxYd
q4LCwodWuMe6q++nzT267dAjRDF2JZJYZwq2hgwcX3wV5DZ1uKHZ7f+AAyUf2IrvE1b0dd0giwqj
RV/Y6Sl6XA2WF6wCGB4qPk2m0pm7KfLzbYZ3HtYrZVoBXQylH3/mcpDRau2JlZxfA6AJ47Bs9dsk
vNB1w2M/hiBHrSz+hk2YqiCQO/UDh9+qFIccT7PCcEKyP9WTVKxvOVM2ztE2puzD1YArrGo1kgYa
0gbkazOFSdzNqHox9YyBJkeJXeF/15cR10P8bGCFRC2kyHRuRe81Zqsly9NWrTElzaUOKPLy6Y5M
gFj54Zygd+taoIkeROXOAI4ips06N92XJntj6yUP7bxSXl/l4F2DpgHReXbcZ0P9oT6UOfUIqLYk
ThBNoH90iGg47Uf1symlpI2snMBFxOqO1IADDj6MlC43TMeY6jBUmL+taj6IE3T/vqu/RyjRSskc
NytPWzLbEM7sWWZ/9Wa37bSrraEjh6pE4VwSTbuHdX1/sqUvy0KHORfDLKMz8jkVFPJvjsUrYK66
UlN2GUKsG2okj3VpmVXvbbKzJ++Y8Ld2ab7DPMVZ6wwfm0zO0hPoTSE6yq5746kdoNVr/zSRECRn
39LNj/Ay7x6ljaWdYDIffRbl9e8yLNLJSKhQcRjG9oilbG+tjLRkrxYyqMx+X9DV5mCknMQ5izww
l0AgRm/7nroF7Gpx92IqZKQ+qHf1dI6/K7OhbWIeyPPgXcXR26Xb+dD8ApMhWNKjoMd3m+ut4zvF
vFdQg6qFSzSHjABtpjPCTsSmLzliBZnZVOKz19xEdf4vH3kYs/OEGjv+XSwsEdYFY+w//GczCrgS
6rkkLQ0qWOZ6omqsmNHSXZTjw0/76+/Fa1cbtCgGO4kyqK9iXs5jOOX90Dapkm25Cmc7B8mcc9z+
dwTaZ5BmplviEBUrw1axtihvaG89Az8elcCk8ycZdXKN4Iz+lEoGr3iShUGmNsKF+X6H2Y9ShORU
+vg8Xs2IRUn90qimGVGLuyu2XUGDOBQyBhnuo/T1yVoD5gVEfwc2NrJeWkNYB6QCsbYsVdyWBy+/
vPM+vaPnETt7RZhiPw8RQChJk3sEJuUCgTWAXtsf6AQq+wQIt62sgP+soJ7rWCI99N1nnwqFCcud
Wh4zcjOjacH9gWNZQXBbzNqewCOVXyAxzEEp5bQI7VhtJZZgalhADGbAeM/K9SkP+6o96vT55Kf/
ZocIFUDXsQw9slB8984Fvkjik2F2li0rnbgNG8to6NE+ns+NuGfXdNIlNnTXrpAOYGIi7x57HBEc
sjrgsPvKziiljoJ0rr7iYHGK9p9ae/NFDJSvHtsmnaBHzH4Xxaz1HIDR25P8A/KY738cuMVqcJp2
F+BNkFtxRTdC3ExXMGw2quWOcVETa1UJiYYLLKti6ZTIx23w1c8h/X+mLGm289m9uKcS/lsPTWZq
xkYsFwz1Qj28do2y2duioXxMQPIexrJDmuoYkvJ0d6oGRgIr1U1vfEC08y0AEAxC8PgslBGeBaAX
sxP5Mv/z+NWITKJd8+pjg2NynRida+sIcUXFFNsYSRXeTTWzVosWvmuWbwXhl26b8IwmQltMsH8A
TqSY/1g9c3a3CfXMFPtqfnQhdK6HD+Gcfa69B6HIu6WnlosugGDi2HTIOjaX+T6euzGcdcruENp2
ejRhfk9kkqgs7n7F6/XqIeoH+0LZN/JoIOVhG4+hcV3p3vSE3YXFvBVV2hXstv1v/vnNZzleTwIZ
AjiZlW8d5Acox3v2DmTSNwePWkM9nl0GEtzDXQMRm8zBJLbv3SaXFzOCYILcGFvY9Echokfbje4N
9oKWMRzg1i765bJKsZ385T5lz8zKfNixjhxwDI5ubo+bHIUECheQaV8ntMvmG5IQbsRRlgaZAY66
3LXP8/eEfa5n2Ot9gb4suVsR0YuXmoNq6oR046ZYsX/4vV6un2MTG3R2fx27sWgG7Q01dPsL/2t3
tFp8NacNoRkdG1RMOsnF2FWnItcFZ0M9CZlIn1W9g3escYGWIn4azJ4uiyGI2DVVaf6zmgNgzObv
iggk9OBySV4NWhQDaSS+HMQ48INc0/kVFTQGKVaG4W2mzb6TBORlYn23S/0SR9S5f5i3a+GrXxm1
asbxsa0Shuuq22ww0Z2g7CXNgrVfy1Ot/d/HmlCzcQWTfXDRWwQeoWp6E5Y61I7n0PprPWxQ8Hu8
9O2o3neNX+nwHaqepGmHONOr5DoagJieXgCQHWD10KnYQA4V9leZ3G1x2J708yX2EkxC1aYZrHue
iQ1Nd05nAqhWESlS2tBaiTO7ZhwAXWSuO7MvgpM5ZeV/f7N43TUS8SUutefmFSd5/VxrLGuSA1Ga
NJaW2sewF33ArwDeaSZ/l545oyvd/VKu1OwuitrNmgNS/x4AjCkF/3VMLTH6oX+h5M88v1syn4ov
+2/kgSRnnFWMk0WK916QudvoID4zjUvtHz0CjiGiFRQxF7JhC8CC+m2urkYZWDolnYbQ5joLbnVV
f300zCXyantWhjWDeVPJj7r1d5CrJCbDnV5fd2NmD2sfFJ2/HwYGbekUygpFfF9HbMw4t3gfvj7P
fLER1NRtRGwzX3DhFB5mrAFFkzFGoXSQFODaFaUgJoOmefsKtRwaUGEydrdOxGjNGPYMMRsaH6Ju
0cttRQBJHe2sp4UumwR0M14FKHQnw7ww9pkrHOxmSRE6bGhzprGGOANNB2VGYR2EdEoHQmvPsfY9
sm0wnDnVShQhP66klCsK6Hx+gn8hRfIu2kUrhbxKnlJ13HM/CfgZZARn/2g3XJqzSJStA60qWQgX
/BR/+5ykGwuFldhGTknubXXyGDSz9t6wxey7uBPvKrQZouFjo15zXfKBvYu/D80K4nG7qxMrOrY5
nWgjkdEww3n7aUaTFqVr+Y1pDDmKCo5ZT6CPSyCimFbSAQDVmoVaZ6QI9c+nvd0js6gGPVigJB2e
l0VvhRZSfglyHYi3jNzmh1ygWY7054cBMW8Mj23brkdcJcb+ofcTXlNOeUxKoklEXtGYVnZbj7uS
myba5+ZAUASap0QY3XoBi7Jj9CzhM9zDaELs8hFAWd8E2UK8KAh1TOcRjISdYYv0Yjsp6h+4jDE0
hKvnB4n+btn8tAUnzV2bNHnGe8twQBW7TJNctVPwHKInSW2ri3vioA5h6iHYgzFS1SJ4QPX8EOWg
XqJzR8KJM9JG7llGM55gWueU17qp80xEC60z7jStn8L36lTf+PjGpyTHuaO93uvMxyNg9xXsw4IY
fFbGOryL0qPQMDN1y83q9b2ycpsvU7vnLOeRT2h8pj41kzSOE1M4gDMH5aY6qPaSfQrzo0lWnOb9
dxR2HQM5H5uhty8k07TGvDcRr+4ssD1EVapTV1UmnEPXk+CNj9TZsZrh59VFPx9jvo2FvRB+49CZ
YYCO/xKoImsVz0eVfSSYLFbwvJKjv5GK1exzKDNTa8DSUA6HbUCqfwNlUCi2SOA3icbJuYHUabaD
p5o4Q1CE0ULqdE7fcOQ1S44rUspjzDQsr8LMOlZyi+f5sBE76sO3H01UItPNV2UNxscTQqEAdhI3
fSR/H+XgJivDsIoFfo7taI/4WuU5I0eE2mQJwPEvXzUDh1KzdpTnrIV0EkFG3+uZfLnB2ak1Io2E
SqDuoReZiknpjDjBSoZ15AKvGdHJsyUvxcnpgXv1YESiiYCKNxNw03B3kZLhbsM00CQYx1YDH5BX
UHmBnihZMC9NMRiXgRNSOVfk7x5buiM8wIyNgOfTMBzy1z3KBSQUeUvKAc8HzY5aTbfUF2QrlaEm
OwiORjRR8DBBjbJbU+T/d0iX1o5oXiv1mr2Km35gXR4++OS1uEFfNoFrEIlEmScaevYBQZh3nMOH
znc1BlQe3wLpe0JR5SaTF0NAidv2xNviPbtblOIq7H8U7fDtrQhDGwp7dzfOen1I97BrUE960jSL
/yhOO526NEaNdWHK3n7Q0yd8hcRfH5x+XrwZNUXrcs5f1g1er+sxaa709H7Am6GE/janv40eg9ms
NcWHxlxtzDGFB5IjbgM8VIEwi3XA885NVWH/KuaIzHyEB2g3ZBPxEBaBfnLbkBPLczx3bDDV07zj
nWXVWzi3xHQ2pI2udeIIcmUOx4/6AdmT+LLao+Ym1aw4+ey+XRsdSi2SLDrfqWnZSeY4gGwehlSa
24nrwAuWFjMeE3SbSsTr08dLS4u7h+wqlwlftTX6OKz3oqyQr4c9an7WubZk/yuXngl2ewQoyH7E
u0hLqxoPFHTZHVtzO9zSHsUujDTFtcEwUQ5DkA3et1T24eX92QgnTtEIPSNtntzNsKbkBfttToGh
us4mMv9fCqzgCOhksvJ1wcdGPpX2zVljZv4jElg6O06tK4esOo+wip89kdOmhTleULXXzmsPBQx4
EFvGyxQ0gOA48Kd3P8eNUrC1sOmB9OdZ40Sfzg5ATsxY2nqPLSNGP1lzVVTtw2UwuYV35gIFUIY1
wMdk1HJwVfHyhpTmGXGObGaGDntyRQZI7rv85PlwYL/RzyqYpdlt+pehEAZ5s3U22bDC8v+jrkJV
BuXVTuv0bmvB98zCMrUHPLNJ5GsukRO2uueoKietHbx8ruhHZUDPesuaXTw4LoR260dY8de+9bcq
TB0gFxzF7kMkBlwzENgZ/Wd+Kb8Mor0UbccEn78GIofGQnHrjsa9ITBY6m2dGxcLG3hyHmPv37Hm
cmgB9rhhIqS6Vp8XCreslddG9QChxri+4kSZbiolQCPWV+qEwkRxVxZHxitO98Frewntd4UlxYAH
bK9dfZCB0yrCV+YoQ3yi1kfrPdS3AlTy8OoeRfi2BbET+bAYk2mfz5RVDiiTQZkFTnZtlTTAJZ9S
wGefPQnkaTtAr9HF7QCkEcB/h7Jp+haBsqE+/nDdiGBb90v00cehY/pt2reNq5bTK9HZOvVNcT++
oFrTr/W1By6ekkJSWh2B7CmpAmCI/c5guunnHNb7SMqNFOsGwdvW4VlCVVePv9a2FY2oOcdXW+Pb
FHbm5DQtsFM3dRS0qes3oH78RU93yOkKohicZk0NCz9gEcWGyOyAg0eaa7RknsKRAtxlWJP4oNu6
NIQDTaV51Yv2m4pO0TyOJZOof6vpDz9MUfAkNQgxzgTKt1mkCOVg/M6J9tDUtuvzO8qEYAqOasi+
k5uW9WWxVk3YtcYpJycf+9aZiM1ddBla3H/0ZtovvU3JFZgRVxe2K7mq2ziQ8WpwP+6LUJd3qCYm
ZtZ9GjqJiHzG6F+hBGlXiKeDQBkR+7/ROJxUGl+wg5C6t9Ok0OP2EiuRX/qwfuzUQXvn82WByMAO
+c2jB/I8psgtHHjYEvJ/eQpgRKaoS3rBQye2adTJxQn3csyZQWunXDvqIkkMJRNtuABHdU8Cwarv
hO4f/b76lvpDSLkN4n1jbhG6IXteQUodrbcudO4fnnuL+T3twH0OMgbx+YK1WaXpe4OoNlQLXrmw
ZR/VAnIg1Phy6Qxpg0viGh9TpPEZ5TNM9vcaFfoaCfdTLOzHzVqsPV5TlEj0YolBjp1dfM41yAHd
rGWend+v5N7x0wslE0dgb6mBpCwRL78TLVQqYqF/TFDn2xzT1Ex6uygS5YMWbjcUAPKomMd9wKoj
J3FdrCjn8nFvtIj99oymDFMxnhrShDeKDLFyGvZ8RNoxGVpHYjLfKePDcxH+UIhiBmTUFyY7mcrM
sculU4EzSBTDbC2zifPCPZmCGQ1QleKblia7/T0p0T/qDHDH+5NtX28jOckiY4Yob0zsAjZmLrfy
crQLlk/Bt2xRQ+OatJR7U/s6/YhdR+bXUJdskM4QlUrxkAI/MnwUeDQkB2tylu/5xz8UN29tPaMv
XDWOXpPolxz1jRAyQojVMxFty7Modh8aTCr1/J3mfNp3rOFdx+tlAkodk5POYqagVoZ2oRRGCkxd
bf61ts9fzNN64aU/bs2KEUivTaIq/5GLm3a825lWt0XZQhv28BdLgO7qskW+A+NH1E9FUIrrFYcZ
U0yIq9/eftaVGvjPTqaMOcN2/Muo0VgIACjE0uVmmxELUvU3uM3ejLi1tnW1M4rd7/syEOCL72l/
dXX1LhcgQ+C0yoT9c6N9En+0W8fiTCr9g89fjbtup3JQ7zd6kRFZGgYNKoqli/co/zxUopEQeO0k
+fgLA1/OIfVLuLJ52w8t3aS6ShnZu7MMOTUPQiUFoT8UQ6tKS4tfTcfliQgLSivoyrLEdUsItQah
F8DVH4BJMwMlhdcKbOlqayOMZabtpnNSIj3DpjaWs11C0M7Ty/11PBfKyc/MqcJ86xlCJN+MTKZX
tgdmlnmy7pLTl/fTmO5AhSYaLn4VvnGsnLKGm68SjnTTicnNTbd7E71tCmBJ7nQYJfrpaeygfsKb
oC/Gs7HYsqwhgnTj+BVuZStnBpedmrtuoArrXWaqbFhAY8nF8+jT2FxkMbYc1fc0nr84o/rmYCTc
gejwJ4YirXrRHzMNyW3TdxeiioXJevv8ClXPGjkpkm7kuphU1Tskg7m6Mk2W++Apgaz41k1HxG4h
PNyMmQmdaK/9Pf8Gzl6PxHpu4I0mALJbp4ExuGm6re0UGXJaOa8Orl9l9smBzA25KAN9FG1Hei40
1ZuWcSwPOGjwj+g6p0KdRkpfhPZT+DbcwPIAHPyWrSnFMBEqed0XjaV7UnBrqE7rztHgByIPBwQ5
X9lmrxcx4F/x83FCzIdiYbaT/La592a4qlutecECttT78IiwmU+X+V/cN0IAzPPg2pKt+zrvowBi
+NmBrLAZ5X0EjL68wCQnBaqULcPy85wPBPnZzVIdTr8VNvV7MSAbRGIYUly1bVQxEDDY7REwuvMa
ro+VbN2t9euRQn5JENgQac1cZlz0akNGqra0pustQ3P92t/iLaOzy94zWbfqP1f3rijndJ8PNBc8
bNLljLKIZxgbVBcoebv6Tm+eB/8SFSJqVwRMrBdR9Ulj5CzrPngZhLX9wcqp+SurKD2iGpCtHmq9
N3ZiUKF70m3vcU4M6QeLi6ak2h10xu70PbkGXAHUh2RXX9vyqd1IUG72jn3zWJhqUt6oMRChOyJU
1dP1h572Y46+05vx0od2q21nIbl26CW6pSRLuRPxPzfyhud0DwLcPmvktKu8xHBOOmbwEsfKq5c4
kBi76Rr+FK/AWu9NJQ2zRHzNDuMyPtu9eTmZGk+L1XaYMZ7bsh/9d0/JDTGIvDdcYcfFPeYQNk3R
6ne61VBfLT5/NlCKEWFMjMUxcmk8IxcVaN9XaRnvEfYZh8xl0Jvo81mNa1svSDvhe34MN3x3MFu5
xGMahX+380GMsibZD48zlFeMxS4chC2izXnCPOVNVhB2SCeII5P80OOBKUpqlhirnaZXLPWk8WZP
ryU2aXVSCvgUZ5tXJ0H1Gwn4x1azlPeP2s/utoNn7YoRc8Zvo++o72otO8JJlYPpd/kXtbQAYO1T
RXLToMs8wD5BnbH8R1TmrKB7w4xpxNqQv0I8SCs7mBaKJAB3+6Jt1ncFcA6JwMnKOnlEzxM2QEgY
T4K10xtckaRZfdrw/46aEU+tzR0EO3xeFOzeKumYyhY3iKvXsU3l4/yVYP1HOCdoR+ElhCKCzQRb
MlwDtBNtPjikWdkbiuxzxfpmNpO+td5FPl6VApJRs6l69hSRk+7Rrkd+OYjebRZv1/Am/DteLoru
7e8O0JzaeZ5cv8Eqg/TkAMFPoh6kCunCXIwuFXzwpNzZoBhUWQpDJW/nPO81c5aUMvgnr7XtMWdY
wxypZXgHxlnMdy80aK0GNjmBygK2WMl9d2zfEVvF/GC2RfRIrPVGs395UssO9m45ndw1q3LdGrwO
GFD333uPAZ+cedVf57XKoXdeaRzQ7IUR+QiJo9uXCRoAiG/y7PaD1Nk5Bxstvb55Lv2GmxtE5fJk
OaKFqMxnoYZizo0Kk7vBKrWHYRvTQ31nHzUdhel6Y/wYREoAiKyumlv4KFyp2BEnXEN3bJufissj
HSJd0HACgTXsrRhFWtTUWQhTXpFzjDH8L6KKqly28lcH/4BCzyrrUEahW81kv3Ce6hHkJejO0hQa
2Fab4qpK8I3mRBcN/+2MToKg2Q0onRaV542wB0Bueb3em2IxMV4BFzdQBWoIttWT7blu+m+UIEel
Bgx0a0s7o7hscJjJd+veEjWL9mzjmqs7GWiG8pTlUcSfZrjwglPG9sfFRsJA1dnxQyVpylgf/jj0
nxYYNWZG4wCgh1dGSWk5mlci0XZi5bgKupfkwbhKE0VViQmF8LIwfHJrB6hKRPcNV5xc6gWi2u6/
zBbHc3W9khv41HXLAgze7h+qxTsIpek70YCe76+HoEcmCdcrD3wwa+4eSrQ3wJhvKIC2UNyrMXoY
vGTVM+ei8tLzaaqdhNpVKzEwQrf+F+3SE7JakX4GTPanfu3uiTpU2Bv1S0Zuxhwv+wb6fBAeoXcs
5n7pneBt1oyQTkZfK3+OzjrSRtQp7F0F9//9xGCSerQNG3zmE+3P30uMPqZJEuKssIHkA44viy35
cZ9AtzqrB+s7+wD54o+RbXnfqq82y0V03D8EJfAXizkLY98fBBLhwoxtmr0wTb218xzaioqEBqBL
LJyFMfQKdIywA09SNrXhcFfXS5FjVskgtHL6fw6C0gHlOZfip8c1+N6qZCaY4N4Dqp57YkqNdkz2
rsNlKmAxGG3pyKgVY/7BczQPBVxlMBliY+sLijv65UHLmweSPVsC86Cdoo2TZwZ7JMo5G1WJpeZS
BbFfGkZXo+q01Ek92ABt9AyHk+laA4YqRHLwMi57UJqrdr8Pz/l44WO0+l4no+4WoqgX236EI1yH
VPlv9e/PXXlGRExiGcebjaYC2DD7sH2bU7YoPCRbHUGq816IUVluYieVIpyj8FuO0ic/jiM0+T5q
3+p/12xfyIcFBpVgplPM6k3OHw43Z1GQ7Wz1w8G+HMQGcGSSRpWyAgqP+Cju2DMQWWc5OiZjP8pW
VcSburqE6mYVh9eJigOEyF/90KR6w4AlOvWwq72hlxqgazB8AX04fM1UGqgTtJSbgqkmD70OqYjD
ZYVip9BZO6MAiFyQvMv9iWL2uimvUZxZ6ZTPpx0kpX3W8N7ldvbpUkmYlN5MJxJvQ1Q0Vtof4/3P
UMEy54ZwD4S3FRBNFoFglD0ED42sbDmHQpuDqQwf1x6HAlRW5etRb4gJNR7SE3m6e0kxd90/Qycs
mtHsLYUAMlZhO5egpNEwE3bs9+83GwYlWOPiJ5Q17RLRV1jnMzSuMfJElZcMigtCl1IYK+geCmTo
UNlvYE5UlRLbPeJPH0EYtKNSpN2iz7QFGpyThfxspfVNy4yIVwN0htHseydnQI1Vt/qm4aPeJuQ2
tP0R6zGoV1s2/L0ZAKgNidcv4ots9sA5ZO/qSd79BcVRsd8nral0K2lDSj32VpON8A7Z6QJ0FFQy
RUaoYH6WdYAa+Tk6BIoBY97yEYC7U5V5Q4gmBUD/A4C1icyBlAabcqsHNWlYnvhWvv+EoDZ0Hc3F
wumBhpEPW/oHzCgktZ0iWcIsfb/G3ERxN2eVhTcqGwIlkkUK1Wl1iq2hnbWgwwyx/D7L2xgGGUDx
Q6UfuxvLYE0vLz+Js4SvBvpsD5y8TCrrZB48o0/UMIXXgncsEpYrYuFSVLRpw/FRK0JYQobXN3/c
CLJpQP2SRWRGNQE4xCYU3EQxH+Vq/gtakact1lB0frOkT1YFIQoETWY30vWdWiW+sXm4Swo8Q5O/
G1Xt3VW+DUiP8plZSIDZvUOtaaEaEwG4Vk6YdFUYN4Yn+LAHWmxmMaz3NxZSKoNW0z8WaV2Iw7L2
nBq7hdztWJj1hBe+TsgrqysIEJ3n7sRFEQdOqhmPJ/jihNx0k1DNO0dqKiIKO0V6xq6W4exyCnM6
zh8Z4nAN0Rmn7T/oyY2At4rmWMMVVS83zrLuzr4z/f85+buBKUtxJHYpCEitH/oZsWpgzhhjRPkl
Wf/+yQktrNM8/bhI9C6B6JiSCvaWSSsqadSjXMY5nawssEBfxAsXN03GDUTv+zImXLaRqEndJeus
3w2qvvYi7LnWwZk2FLHjohTJ8v7HYjHKJRtanF/MmYzMjYOW9f5suCGCV8QHJ8E3uJhvWa1RELzF
EzGKQZ43BFMjr0tAoZ28m18dR/YfTtuKP5+AZFi5iiSW2NjNTeebio2TqKwMSeYriXXkyrHI5IpM
UV3KjLoEp/crOdDHw5F6xPmP/pmo8A3wQUmE7H9Z9Jyznwne5D0GDSgTFUoZl++DZKFM4CyCq/jC
9HpmAs0cTYADnmMCRTAyu6WxeT9YNib6/2n8jys9oMfvV3yRHWDkq7mWEQiG/KC5j2riRwiDqm9d
YfbOyx5pz3SUtJtrc3giQq8H31YvzRMe9rPfNT1LF3TW6wMc6vxXZP5x7howg7H7Ywlu5igoo3Q7
Wj2RzwelB88veomyZlPwmrZpz/SpSD6o7G+PIjvSj9Zds1rWoXOOaIp6PqRdH25OeOjnznaMmmNA
yb++/+ikv2xOcyiPy9vMjmpdp8Aamk4oIp/Xe9eJvUPPNl8cuJVU1tcYc/yaXTPMoYd+akG6202H
CpSJOQKAbAWxEzRMiWYnF3zXLZFuhb69b47kT5zZ8t1HLKaXpeptjQamuw7U3ihVlPhnIC843sst
MUbfEm2x0XddMHPNM6C0cMDeCLEB7wYvwMJSPbGJYxPTYMFgkcpVzt1G5nwiWg5F56sR11kWW36u
jC4USwSqDjj32pBYXBckYptr8leQgF645zLxCvUBonntaDROaMmYRQeI4sMZSJWutDTbHkwH9ppp
QZiR3yaIqa4vzYEkeo+SLGHkHBqOVB+B/QmXIJYTTw5Xaf0CQRv8+zMZthjlX7UoZenqf8tW1NQm
ntJJ6AZKfWigqBQqnknvHkkrUYPaP+xQrkfmPzSN/3ruQ4caO1Szz5s9TEGHr+HDF/IZHOPSphxO
yPjJrUWft3QZi9BD62jdxoVMkj+grobfHrumzcLft2FkxHUI5oc8UTO58ne7puMpUpNWj/7JbBGZ
Npdh9aoUrVzcMXpOJp6vDuhKAuDJY9/jai4JTolJgtc6bxjKGhc/K1R/PFK62bC1As+AcOmIoCFA
4QHPLKM0l5bbk/MnqxkDsMPYftqMpgI7XsSA4vAnJfZKoviU45AUlGeR1audhjzGXUpInJQI+anw
Ij+2vJZlp6Fp33cH2yWUZwBqqYg0GmUJmcrYSgfxQeArR9CRSRvU2iISgwzi0RwumrIfgDPSCjsN
6mrFJpmACLCghaFsxYCx72XbAMyYwIp4A+FWH/76yipe6uKAsbyuSOGBU7tvXcs9aqO2kWFh3Nwc
rQW9ApIs+TX3i8c2iS859VVbsJWDNIJjswqI/zGmwPL14WCz95k65OugPj3DNmIE8XQomWRKVRZH
S7ZWlT0Hq2Di32QgZ4GGslXi/5beBWcf7MGSpqSCpxjDaYelg8YLmPNYtzS7155lWgbP48zkQn7i
DYZUA8C0LQTZBdFXEOTmizuAyb9rIt66BlQe8CmYH+BftJKSy/Vu8VQ4H7nA6JXCfGTEDcD7kiHa
MBkLkIwrtDF5hBkcoQnmn3Ycklk5I2/eKHxN0Y415ja72lKEH9J8smxokqJDSAz9Sx0B6ytrGhYe
727R3ImYNB9h8AQOQ2Fl5Dwr0sd7SQbpvHIDRLydR0zpKZbC7zrNm8em1lgEmcBlLBWZNg8t+f3/
vfWSzMX8eV6JxrkNhGi4wOE0Wb+abTvgbZO7TK8WhupPW69EEJkbovtZDTKv9JZANt0TrYBHulMw
xLxgcbq2EQ8x0poZ5c0a5g/abd4Mypwapymrn2KCF5Qs13hHR/NFpgV53N4FsyhKKiC/2z3FRZvU
dhd8P0W8nSrvljLjEyRIhABgk2CqW0dmGdyH8DMjDruCttAKqs/zz7FG6u0+oa688n25C2HUS/0w
+JzgBMwl85gsHdM1UR9cZz73y+//i7sQCXVVeydj8TppkHFr65hI4TvZ7gC7AglQPj2JZ1jfVcmj
YYy1A2/TI9Dd3/+hvETASH7JB+0r8pGDqdVb4qaILwCJhJv583RsaQWNiWOI/CvoCQcbDRQpGtsS
FcAEN8xWcmibBabUtm1oeDPvKKPKZj3nY+nv52qMyhAV8MTtATW60ezhCQrms62elBsRniG7t0NJ
0AO9NbOtgp2sTCEhNb6ITMroUSWvZ+h2BdQmzvQKB1+c379WFLle2k/afIWDB/x09R1J6g8tNWdy
AHnOWdC2fkl1samgUJalOh0+jKhcQ3PI7BNQADMR2Z6NbxkvN1zD1NE8IpdFXduGlaQVFxmNVuLp
ghmsZZLpQxjfsIdhN4zXePXMkYdUBE4g3FYh5m7L/WmGyWAtPPGDWk6v7gfiPhZI5m4zjnoWQ0JW
ytaGQDaqqfnGHWxRC2AIym88NSFKiMO/dgocqtpxFU1f7G95lzsXKBaPNhz8Ae0HYZc21wX8SUuF
3yJV+6fyzj5vqYrgCpjXZHBpAY4gKpOAPPYl6dB2AmPEYyf7B5kUNutn+nEr2pPPKHUcgPtlgqf+
PMKig73BtbIVX72wruwagTd0pT4Qkjziela/rJVsQBLiVn7odhufYoKkb9CwRbrGiERwX2wo/xDG
9x++c8KNyAekXuK5scvImVU20TxMrP25cOxT4v8fbgtP1AW5CIbgczenLMfXFUbRkziqLecJag5I
Ifp/H27hNyTg7iFIms6PqXvHZ9bjBN18GdK3r87TotdjdvCJelOZCQyQLtLWK9CO8Y2u8dm5mwwh
7xzUY1DovUlEcGhZuezPbmi7KM1NRnV+Qmy7ZjVahghnmlJrZ5l7mDG3HMuFTNIEF17/bYDvdms+
/FkNCCEZQ6HAh6M5H4184EHXuvihHzwVcb/HCcccbt41EssItbN+4vZF9r58FKQyYT69vHQrIwLv
AbwDplZHMkzgUifFT5lltwv+RNrQCHsMe7oU7G/0gRCjNtp55SS67d1pt7crsUo3xr7yMvCi5iaZ
8mbdDeYVOzwoqGUJhj4egA13DecIe7IqhtCj4G1w6C+MMShOTvyawM2aPKR5kEcXwn0guZ5omLLs
cTM1CT+nloEoqzNFYD7XiXqbrqaB6ZsUurhUwq4w6ulM1IPC+/PIG1Ze+Ah3JHjfSAfInRy+Rn/Z
gZHZXMbtxW8Y7Uk1wS4tpHdTVbpChenLxTxLEWSxWAbCLCl3y05WwQBPZDNFdCdVKXjlJKKNwIeu
GI6kqDcVcdF+18UBag9ppsmm7qlTUrf0X/w+Cq+XZ689jaFoRzIIVl8kOVtGf/7F1x8yCghCh9X/
095rwRb84yHFj/f9/54pgh5EFq7VHMOoC0cuOSV7KysQDCjl2/UyOxmQ4JQ08ENeE9h/225IkgjQ
etCP0ruAe5TvSpoDcJjxD/kW5+uDmMcnMW0qB/5fpGFpRBQEwa8lWIwcMCNZl2xuSqhwhjOLIF8C
ssWGg/uwEvUGlIzYNaA46AcL3VLvgtT8KtpkU7ACy0dcuNCn+am76RwAconFpIOGEOyfHkgq4Hw2
3d+XWp3rfhqK/p87G0IBEHQRvdRMXqgDL3kgiVXHfXbQWOHSPX4xVkvGkp63C0QvuhE4frcT1qnz
Pou730BiXm+sokxWVvLCrhcCB/OlOZJuGR5R0kT5SNMYlIIZXCTbCGDBZz9pxkZPYU23N4AvfiNr
0wSBHU15fqobmkHe03B9+lFYmSZrM49403S+WkFFB8NGW289U642XnRgIDZ+nVV5OAJ+CixBJl30
s2lrLvkUAWcIU3iY62t3vVo9EcLaReogS9aFGG21PDIJUS6I1zrNFPXNpXdhxldNJJJF7ochRNBC
WaDcU0e3LDSQ8hF7EVMfEEwG30QW5UA35itmx8M0sxEGOmFA/Ukwvr2UkAA79F6OVJ0a5+6YmnC+
Z0rNMo4qBTna1U+/38ptXI2Q3F2UmhnTGTKRaObwesy64ki00tnI0JKL5ylGsyyha08kwR2SxvZM
485UPLcSnWpaUFODL9OMUh2oa+bYDcHtXKqWkl6etyMN4HpMxQSWQkPmnfJ09HQWs0Rril2xQNyp
1pT4I84ir5NRg0X8eRdZydgxFnzhJgt5cmWIJ2jwX0rRjY95wtUgbnU+txNrgm95TxaIclYsPm6m
5kuIMdQPAptHzua3v1IjFdADMW3Ubc8bl3BK7V48g785YYvfkRgrxaz12hmV0FNc80LISEC5t5rI
uVD8TV80FIOk/Lb06JwWEbCBM8ytb4J7Q0RAMsxJ9TqT3ih4+esKd+vpxGbCAtSAF4Bgs6FlkBdL
q3hFyj/QDkMNwyftIOreTfOHoAqrCeP2jdlMm6o3i8RKqaotjNqJgek9voSEMb99uBy5YQ0qkoy2
nbAtaynBu79mVWjkTHdJZHWw6IClnZ5K7AQOnbtq76smuV+jxnkcQD7QUOJPuwYl3Uh/WjjY4jGs
5O8Ygkg6s6Bkrg3gxaGIoCpDEtgBGlvD0MjdvwOJIm75Iq5DvnZrjN4OjZyye3vmxo89A+b2WR8L
fRayajmsY73Mmp0MFIvuD5cdJLywUheAeonrLLT8uyBDUmpcNKPyUFx+ZypwIrsUiQjhum15PMsl
qTdtN5tsgbvpuqxIzTcWYysI3p9jldHmYZAd5sfjIbQkjhBG00h5KcT9yvD0omQdDlMhXRSzAX5q
bv2x8TSI0H5ljH8SuUEHz7/RCxwi8S7wEPMIxsj3NydLgijPU3zYPK1PLP5wT1/sT1UqwY+ewVuS
tuO0EW04HojvHckE5qKtMELNwrgIazNoYzvPdoUuN4u/ffRjFMrQy9tHDoXwdzjK01vSKbHvYF+l
bnEIGp2Zj7oLGqpgpBtmDz+Ko/wmvehntMzOS9/FS+CjV3LseZeWz+BXZYe2++n4FPB9QjXFm5S0
Iq5HRNhWQ6m+z2oGhowUnZJE+sqc/Se5FSHFEaIM1kPqMJqof2RPBzPlUhZQdyLC1MLUMnoG0zMz
/JgXRihzwv+DyiC6VucTgksHNzXjVBhq2HCmuzC2azL+9Qlcp7CHobzx1yH7aRrtd7NnQVE093rn
qPizRi+HaSKUa1+UbBxo8TtsQdeOiFpo8J4jqF11va9K88YH8/QcAvI3qldPPY/RNpIc6dFeaS8i
dZaLjvFyCFLWDiC5Y5qXwwhKgSfUzsEGdIY4tqDpT4iHYaxxGYfS59uhQICKnvnjk/3KPfSEKJkJ
kNbbd4Ow3eq5NkIiYsC/njmWV6uvoOES5b+EfY1CDSaQLyytLQoUpa4IO+ZHUSjInyxKvEyf+ZGQ
ih+aomnXm25TRIfhBWgMLKB6bqgY9nTxcoPuR07I85tALb8XJ7VTjrIPDFeL6mR0AU9q5bEtK1bU
SXgF506nKJPnWd9cisnNxDFcdE+ISz0YoIujH4RMuKaAIyKZF9Pckk4QUre74CPzGgxB06oVtjeq
LHGlo0Y2z5c0MdygLe0U/LXoPpdLAK7uK+MOFBkIOKqZTVWKuexC8Ik92Xu5ctrHkA3qEolx/hCW
6WxXa6i30+tbyT7auutRGBzTa/L2NkSqWzAmZIJmNuOPH93i5RbjwJpehRV95Kd5pdifVQ9PgHmU
zTPBUAd9URTzMvKnLoMiQN+8tv7sgK+rJt4IiVV4YBUtd+0V5gmGvGjxBp6HY+xcVvqBnADtmPPt
faoCaWJhfpSpGiKkWDBrhEVpfNbDA2ZCuWI1H7C4riNOelQiCZsl4QIl0H2Ik+aQ8yqap7izyfRV
4g1IaNSh8iEcpITPiKk1YZTclLyVnRg64uPCNpf02Kl6r8yfxiJvunhFCofJauZGO3xGmJT/x4JX
zhMTLkw6gzRQEnS+PQSM9mUV2Gi4tfAaSo8WRNHyzyInxca7VIFsLjVrLsU3RBLmpcp1/z3g9UYF
EIwSojSYffyUPMDrUE0VU5nLb1Wl7EzQOWkCYnqotXfrRp4J9hX9cpyqarEVUGmPSeXd299nidAI
pOIhNPi0AYlWMdZeDwZ4bNB8wVDfD9ihE2YzZchzPLFZFEH8Y5DJRsjHhl4g2sJc3V+sgigEVYLI
qCFOh+Tv/s9g1oHCWvmJjdoL3TqCOMG0SzXuNs2ofNVJ/smWtdGgwGQPdcQGpNElKHj6qfTlJng/
/aMpLFx+/eVb055l811eFBWhUB/INSiELKIRVLzNn/61pEb/FhE/CheFuxFhXTc0gHSqbWmcOrHS
lxh9d/lRRHSo0kWgbgoo4UqXKX48ki7vEdITQV+9ood3hGhew17H+Z6kR0RjoV0UYw3Chq57vGQZ
dWckou6iL1OH+JwyGS+iDQZAwkW7+GfaeLyJJshh4mikXLmOGwfDHRj1JPsjv5VtjSke3fcPKW1B
ymy+IvoUr785K2XJPondXk1YgCxPY5uA7GmSy/clhAFyk1/7ys3IBUit2RnzNmqH0dJ/tpwa8xU5
skgGnKFEf9rL5VVu3uJq+f/7mt6jOgh2jxmWVV8TaOPu0Tk4/ZnorT8KbDIK+gMrTPXskELB0QRB
ukzQ7aLMIkLeNAQHXLsy8qWbl7McZPut4pPfx5E+NRllWKzqMNpIoaVpuJkxhf8w+/I6OAV4wh4Q
Bgbb7mh7N/8TojnJdVTqnIZm11P5K4PUXPM4l93F1qnqxsSm4fJdoqyCcFVpMS6Hmeiu5hJIfttQ
5aERDhPk2nHBdE0WDYd12MDtVj5Z0hkxPV6gLOZ80kXypXCDpZJZq33aIFvM0byq//oKV3eZXbWN
NwM12PQk0eYvGmzMvYFtkoqC6SNLQLoocAC5WscSUVnDSlIYPS4t6mpx8dkIA2Gnn5KBIpwi1SIp
URNKCUkuMO0Z0tS7mOb1BG88NZ9QD3xp3b5e5HGE1Gc1yjZ71htBBPIrW5b6GesqvmlGst4GMMQh
Z8GkcBr6vHg9ffWmyrYFYdO9pDDtIaD+m8DGHmPcDaLdYU8QpdEaJxc4tjNynInpVLyO3ME82okF
j14SA8PcLRENDgHZK7cK4Ym/gBxArR0SjDjCsRJsnzMLIHhxgPYAM4/zpTU8fdo6i8qzpg0gqNfj
v40uLYCqjYAZ5Wam7iiRNWL4MQVqm2clm1BIABC9qtRnGrQueKq/IpjTLebURp5B4ooYoCAUbD4D
c8wCUK8nknIzGiAtVhNERHcuEu4nHUqozcNfXBlFTn+DBCa2smw9dm04SyAm38915OAAnf9fdetm
WibbK5HRhMfPLE4c4uKMmFqX9NRr/m5dOh1E3oLyynB83hsNR7jUVLVzVR4CR5eOv9VzTKS4u671
SeJl8QcupwWfXKOeSrHrDhpihhm2XokMCq4CC0WQbcfZF+PAP3+g0E9ZB6ZmM7nJGLK5gQiqFpu/
GQ0cd/GnYfdjUgVtBCznhM6y1O8hk6YlDMF80zUfectzvR3f8YX987j/wKFK4EMxi8m+j716dCKp
RzwUCfO2XEcMWbJvBMLlwElp7+jG+7260LXJsAFWKusqrK9BUaZgYiuQhJ1nuaV0h2i/bqTwjFNU
rykTG8+GgHajqROkKwDaNXtA4c1aRFd/v8zNlIz7pElGXcn9OuQ3iXcnjf5b/6pqtvIU59cxZBXQ
qCOXSc/Tpg0rz1Le+nsccwbIwds2xq2qk/1N73sfhayjtPXeN78NXhiUJSSQFkQRfPDQq9/LzzXY
gu8YMyW64RE2or+gz18AcbMcWfYKnGvK3hiK/fsbzgE9RUuJ3qDq94T9NPmTGSyxXpHukl69IZBT
XqJf9JG/RPQAmKxBApkQooOsScXzRE+B2raIYWkxG5Puih2VFUJeAQe6vfLlGXtY112zi0uTXMIz
Jgs05FkFVru2o/IdG6Orvdl15Ea9ZdwJZ9AP5ulaAhW2YnX7m2VhmvFnDJhvPsj9Dtw6h557Dk/1
A5stsXxSh4+9ZcLGHkcFOWcY/qDodUP62enFI62glptjJ0p2xEXHQzJoBZpglTbJgZmXZ3CB2R19
eoYTBesqD428pkvHyAWeul5LQwpSecx+wUSBOsd08L0F3CjZ6UW/bf+5bL0keaInfD1hMGVzXTz4
787UTS6rxE7Q6LWNMRczjT3UBhHNEHeNYGOPCsB58fu4IYB2pybDWsWfzWw0hdVlzOOs5VNnp8OT
IlKkPYOdOToD4c7ZyZW6Q39NO1soE6G2BxAZVKmhMHjPsw635PxdOIH7R9vIvC6hBUGfGfP+I6uR
MXEdURzBvRMObJNyayeLW4bzGcB4lNAmZlCSgubQwupZQCIbHhcny0maEpix5X4CDfJvpH7J9YwH
DcrU/15qzpMovQntCtHyRxy7JVtvhINKfwg51zt/7Bkqkfuf9lKkJ41Ix3BBmNXq9961eP/vhnZx
WYhktB9gIqslw0F3b9WT9PFhDUvLlV07E7gFV7Mx6BGKEZ2ihxQjo8wZnVrlFHbnA26XTiGEtGFp
jCYf+2WyFjgAv0iyJbmDPM+Ua6vhpM58rrt5NLJgFAy/am0LEbNAzz4TGeDCcWDPd6FM5r2SE7lJ
LpAOlJmyrTUMdMUDIzByYcZ/SoD/jcKKyxQBR30voRAWx4Oc6GM+xBWZUMLIKYVG30pYiC3Dqdut
Pr3Qcl4RAR1DpWeSkWSmzobqL5Nstckx8SF1xarc72xw0ZmFEt4761EH1Zm5INxF2lHDFEaD2s10
pO0C4hBIg9dRIgPzKBr505zFBJD2l6L8ecY3YPi6SCWsD2eNaQf5f25oCKEG+y6Sddi0ISTgpvJe
tdQONYsELQMqwINj+qYn9x2A+AaxuIHLNCAoFmVApP2AIysAjA4ES5iumE5XKZ+TjURCePFqB30D
9CWna9cifoZx6tECG88uuOwDHBumhkaaCT7rHOi/+ILVaNQs0UIvc/7xygXKaTEaPdgK38bfvgZL
3xaiSW1c4ua5ZiowsSWUuOD2JGjUgvnuP+kLH164PFuaPSVGKZ45k20NoVOQ1o/QMuxQgU5L3+zc
3yRGtczTDBUmpm57DtgELbk8c36hx6HGcgyPDkUXClyThZtEv3cvohmOeF9feD2iTq5gZ7eKNrxL
8lvliGGlLjSNq/Ss0H3Vv1IEsWxAVsUS/kNEqMehR3l6WY/v6GN2DBLRHq7Futjg/UuxD+FqVDzP
64keXEg6dNp6Q/uX8lY0chQ5gkge/58zvz8oJCaIvClMEkY8szJPPwzkl1VbiPuFC4MXVROIL22s
xB/cbvSZN8f1qO6dVgqYu449jOX54BmkaXVIsZWtt0Pmo8N/fMLnR2ZjjPSD+7XNP30SnHKRHO22
Y7ZF36Qsmf/MxUpjH04Zdp6+9F7AhaIbYrwAL0YPOzwQ4c5UJ5XVx9XhhSAZb2xyU/uMv+DYNMv2
JlSiBlsRFslElK/ue/rqtYM+VMqmUXaizZIeQ14sHoLUA3H318YeMkbkuoEkKEUUNqwifNBMZIKW
yCyusArnUnv583NYa5xcu2oaUOlKdlQMKJ2Tcmbf8wsb4e61BU2u0qEsiTyxYzrz3cUnimV5lbEt
s7Q+JGf2Sc1fP9hdtvtGUXsjewYSFKTiNAMww7z8KIbyqP/GJhc0zBB1LPHH33CoZxDJQ9GbxMsH
yCYNQBh2QHmB7OYxKdXXgC4bu7fNK42gTWkFoEGp3nV3uUABmnabp2zJ1eoMb7xGgNUjFBmbR5mw
iRuMfq1vIBJZXoNzDRoPgdCt6PRZbhkorQaHdtKhZ3BozQPzGYTy0+Seqyb8kc5La2WfKaYxVCxD
mWez2eB1z2jYaypdEyJHyMtDVgOJOkdw8B6w36RVuwQf4JybPvWmWsh0PATUAXCYUyhpClxy8oGY
/e8WpevOiOD2nh7myLTPdi1YzQDZVw34BJP61OKcQe0h2XOigxAoQ+VQaJjAS3V/v6MF8GaAJijJ
CJTNOIYEN0uCo85tjpWcOHHykb9JB4QgMN34mvtcXMehKrH3f5lKkUR+KPvmFNDdo7WHyzD85CJV
jZUqWFMxdRPcZxmnf0Vrc65tSu7/gtl3y02SsAAs/Oe/ribyYLyaln1eqFJVgcBbNaqC8QawACUL
hfAnwfVHVBAUnd+Jhci5pxY1waw7gp0zB50LYNWdpqCA84b8DbVkxSiwqT1fyW8FaVlElhpV/755
NRhuroIrt0Bf+Z7XO1MdHdHoi/UV3eeoIG6d9lWy7TBQmbLUZ2VYtb0w3DNx/R+IRnEhPJ2m+Z5v
pvLvZ39VK8ugi4AZGGAyqZu+zrk6WwcU3zz88xpEbI+DfFdXa/BACBa1sLymTe2Qcc6ZEiHnhqvH
9MnROafbBOR7OSPL4xufhImdC07kAdQ00OmTtorpOpVp7MIMjaQckD+luLGdL6DriAvSzM2NCswY
2N6ut3FeScl8elvm+2nF0tyvZtuYLP9N7E65TXkMIGJ7KXHdfUDmiETz7S845sRDOv18svvHHtpN
/01iSBRozO6NBggTVc2NvhbLzGGWkFePAIZV52nLMhlruHXym0Um0xNhBCCjJxodaTCJg1dmoPZD
hnzJgdrNcioEgXc7NZ3saWjqoTydfnmxhabxBlLxyiC7dBM7RiTXQlwHNtkMawA8nccybIRyFJza
eubqhAAztD9RhSQMy7lQrVzPYNvQxaI3wXcoT3gpEKQQeEbvykT8GWfyn+HtBDSk9H16QHeK55se
NIWb560VBD2n5pLQFDCahRBa5/7ovbK8cpfDDpkQ1hp87tFm94Uc7nUq5cLWlBJ2YIeQjyesNc4X
WsUrem5r2jEHq+ClwJyi7j7qUHidvINCOmmAjHLTt1YPIIjRVXbrSz52TW684ZsYo73WYniSteZ8
xPmqEMhEqjp4mzz1aoR2XsHMqk/QtUWXCq1a9vlt0kaEjeyBdTk/cJQY9Alh7ajpZboxLzFOLcuv
oklrCs45wftM1jPg5AtjgEfSAmyOLbxMQ7sA92QlFBQVvIcBPHCXJihPc8FGRPCNKsH0jTnmGTBk
J1cQtXMjTgqStL66Yxf9xDv6nvfKfebivs6/svFv5OXSXJEhdIdt4/7b0Nx4qlPtcQSSFMpU92FX
+ZdBFmkjEDDGw2U3fjecvMGZH9L8GiCs5WFzyG+gIe+kedVYuZlELW72iT4ocL0B8gnhP7JgJ2Un
yy2T2icy0ciwa9Qn5cceptiVRTpsoSevh8P2r1/VFALiMjS6zKGxv/ovtGBSkUSPvf1MZ/UbmKqG
dC8Kut9Dbk06yZGx330hVqXau8ZhgA4z4wP7FBd83VszOTfzuE7PA0T8LkwWQvOie4uwZbU3nPjv
Nlj4PkUCQz0EvJuwLDqFcY4uKQrhtUIEwye6n0FRH66nMh/seisWKCtJaafG3u3zuvaBj0L9JqSO
c6UoBP1QbODUJb4lJXAp4pHByXeUKlGkrd0u62kbfiVXsmY8DiLmTmwM17JNcTznInU6zIdX+sDJ
PFaQXuh2ZNJjRFjF+POwq+FR70Q+R7fLnfTATkkx0CSFt0wpsBstViY5vAuhXgftsUrjmO5XEiD5
t1E5VKszF62ncI4zOxc55Jtvuqzcy06pKcn+SElsAga4CxRJM3x23dSGfG0seRJGTguKp0FMcVj8
YKEAQqabK43ONshN+mslvXVgznbwmV5FrvBYRZn2MRP4f1aP/U9BTPa426gygdtGuqH/K+MRU1Y6
od17gRoJwaPvogKvukfCMdjrrWGZ2Q+PcsNAYZ3fr88dFDlBmB6U9EH8IIu0YSqVCEwROGCkuOug
Gz2tZ9+mtE9mnG5UO6Un4T2wqMXQujyJUcaQghlFBJs8iOQg35F73jH/3xX2AB9bpLKsiSa/1mPx
mXoaNw2jS/l0xzCXUbObsC7dS320OPoEgHTVtfcCguOHeKvO/JdquW+QKdtOj4+n22ByI++874k6
7fCOdmimX/3FqX8OR8FlvRd8MFeRiHllp3VU8QXtdemEZVVd2xrsrUtGqFMWyInW6Ki7WUt78sKZ
RXV7ylqMypDyiZxwPU/+RW7DTvZHIVYks3jcrAdgkNkddKiZ7DZKX6twFNMYgZ/QDnOAhJXrTBv7
dhD0YKDAZDmfYdsEmKquS+Xdle8536nmPEaCwZE3yfRG2w/V/WIKZCHBRZqsdUa7h53lxXpTW9m7
woH3wLUpuBrj8VpkPvVePj9qtBKcBPRge+nBH1ydNqQUKMkol5ulkTJUrPKFql8aqphA73IybRoU
oYdDJ9+GHfW1fTJhuxgugPthNnVRJAB7sFvLmEW3t3wXqbRCC6Odz6Lk/fexpKYX/w+35se4ldka
h//AYvod05Fh2MEpV6COVKy6skenkocEAuE4ebD3MyPH3kqtfFty106uGlJQoySgnNx/Mv4W7PQi
Hw22+JluWlj1w7WJa3YWF5Lm18+zUe8Io2zq2Elyzta0KnW1xW9cYj64JhG3oBqAeZ1dJkMxTI+Q
Ilp3mp2LwoAsYqrFMCNsiUr+qgORI94SLdyrSCdcEtHqhN5z+85zxJUhxIX3CB1VeRLh91uRVxib
KULrKuxAU6vC/wen4zNVzow3PyqDRisQ/TVwq1w1sjxrRbT+2t3zMLA6r+YTH/9yZTU4hfOkLTnX
9kwqTR2TeLlezO/lCwmaDfgmdS8058QuiThqcDl/rd2qzo6VmoF70Vb7JC7eUE5H1/wIzRweT6Rh
TBh75roB8Conbk7rRaEs8MwDrr/ieB70/kpgNMZW2ne0lCMfR7jma007HzjACXiMxfEvFDIYKD2v
A75YA7sJrT85v0sBKDAn6TwBRe3LKl57zFOftXonev/gJq1UoZ1Gf6f3JD0+qHCk7NTYrWVv/Klx
T9Zuq4yxcHyQ7MpHQbJjAa6A9JtglfMPiCSE+58Q/Txgp+FxgoJ8CWw9BxS0Mlkbahnknf0T3txn
j5uwMw55odOCqeHbC1w23ruTKE2U2B6bna54y8E5LJz95KbWI3/ZvdWLV5BoslvArKV/Lntlk14W
HJCwd7VFotAu52bWwWJN0A8VHXWe4CaigcUjdoUCQsEwKnxF6E/1QLaL9spW/XOQ9KaJSBhPI/df
1TK5OdjpI5yJXVtvYmBZINyIErCDPWZfrRR7Jz218Qv7uVazq6jWYro/UMtHcQDkBp6SXJBqHuvO
5+TH21kKndWfIxaXR+q+3WfGTkfoz5ceVDtR/+lYXkvquB0jVwJeMk642NbqkpkDroIaqoJsqIpO
vEzYwh9mV4LtdP/2eqB0QcSEFCEjHv+JG4xdRmJJeDmfU/zMmOoZaQtBeY3X8wouFW08yhxwA7kb
fn5aSxASix6VmK+Z8Do3n47/M4r/HIT000cm6nBU2yYI3Qa9f1VHXahfhFv7Qj+60YE/pItE5tPr
Xt/mrtA7Hq33BTw/ahjlxpD07IJuncJPlLIqX+NndPEwuINR8WQsZVLrx5UVWCoVrscUzaSqhCf7
sKCaD0DrD9033VD9XSw7/o50SukiT7SviF6UBnuoLgWRjPgezryTkoptJ2HDOZHEz+ZiNiQnkG/i
XTFOYMVFJdi40weDBdJ9C8uv3ocpvjdDvDdBdQsx7J9lU/hsQIEVppc21WtNn8J9//61dnrCxQhk
afA1rSl8fJslavJpBXi4C68c/8yX4ACOY/Nlz8QuWZKti4LQLYcGrRJk/yTTo0HNRYnPiQB/dHop
5AE0AoeZU98pvAF8kb/GFzQyhr6Uw02VtDN/EoXvT9faaDk7jZiHpHO2DVdTgvk92ZjUEL1VUyrI
rgEwuH/VZw4O+B9IpGMvQA/wZuOeD4KjXR+3ufJB2I8sxUyqh9ClBHS5InoRRsrB4G4RUZUhAH5E
dg8fch9SMpWLWv7ZXFrt39daG3hAvuiG42Tau6Yoy1Zy9rpf17MBYQJx24f0ugpMdfwgDk1as6rj
XN6qSYeB7XT4kLuTYWHMHj3ws9Kbh0fQZYAnI9nesLb/ouH27LnOXx7yv2Ics4koA8slLQcuiE6Y
+kMZ1qEcojCJN9ThjcnbInydZ87EpQ5JJMjgbikmhKFBxARCF1jh3yVmdsPjJ/M5GV2yVjauDCZs
eLdFI9c0J/L1COq+izDWngoMduS5PLOMQz+1au/qbgNYMqKzJ+C4RuvxFcXhHQrdPO905TVyDapV
fI8FLadPf0DnPAW9b64ZSnTGSq59pQLz0E+ES0qWhQfdGt2HEdBxjqjtvgboCwSc9Z/tzw9URHvX
GOE/M6ZkpJcI5bkholO9yjSqF4snmBtA58Y8bs21Di1ewFWuHjVWXbVUzJX/U6gnkKLyeFThT5LQ
mPeUxCR7ESVAUojwNYZhafS5JhUNUOTBxtUsNCRVfrNqUp2/A3bOOFqBSymYw+WYGfpBpARJXRpd
Lu0mGQF4Y7638CvTURP8Pg1SV9tNFW3YKtc7xgr85rxOFCExejvI4PF+mkWFXIxQj8FBGCCP3LPK
31V23qz6xoaDlLspO4Kw9gN7zj2gshHH1EI6yRZwHQAUGggVN9ljD6VuTSM60/bL3nO1RIqOqlVL
BUsWoIGdfnkf8PPD6xWq68TPWqU1cNMXNncLWO7pq1gZgx/NNj0cPMtuKDbLk43gZdvbZh940AVP
ALWK8l8n1+67z1v+8vOKQWILs9Zz2z8QpBuxaYQ+tdDXdpDL+SaofdVwMsEtgdpaYrCseDXiDe4x
d9hhMz7GdpmMgYwOQeY0QJVmebgur43YhIPmTk+kwSrY4hygCNnUFTOWuj99nbHft+zTvTgSsrhu
azJdWzggwlYr/CtiNKGdL9Mum45+GXzP/y+NrlVqdzYk6D4D+T6jFaHXPGO4qC/uUhQ8Dq3wrEFO
CfrJs4VW1wjO4EeRrA90TYMGpK4rjgdJLWM1ZLwrxW0PRs01Gs+y17agOJQ2c/qn1KsUnDQ0rY7I
mQTrXsDG5NSFUw597WyVck5hNL40dqJTTQRYt/yz4uhE9VsY0Zh2qXZQcvniN6zcodLGbQG3M53O
FsK/yRwl3p2va++eIXa7sFIMzbpBZ+4JzhrI0+tf4i7QxaxAyciSjNXSk4o7X2o1BKrXknGHabdO
wfWdFsrB6d1Zmc/X+OaDz/MgFljDXXqKoseqqfo4lG2sQbIvxks9UU+FfJKvX1A02qJm75+XoXY6
Kflxvl6JBZE72UYOKL1knvchdxTGSdW73uBX39fl/qPtkeuD5DDXkCkrUHYMiOgwwCTaMn41IKvA
qmx7OTHsMJsrupJMu55IRg2p3cpHXJVUbJcSlcJlqFE0IjwEiSwEbR1uSltn6IRY70WgVH4RWmJM
ZXG2tTWBUMbBJRHqGKGjjBzNayXjDvKBSjWVqcxFDh8p813kazzc7+bLki86Gn9+QVMATt2ZY/kd
fl7Gsigl+rQolvtRjUNtRDBqSeDBTP9T6nP1nZhY05wel1SRD50ecgg8XIDLH1zzJiT0Y5Wz0kZb
RtPvYdhfOI8STft2evy0aaxklwK3y5ylN6JtUEC9182XNgnQd6w1cSVg+aY0MahM7LtJ0Iy4i8OW
keAx78bp2UfeQCVqZqEOaQmC9jlY2lhZWb2eLDGs5mKlOInpiQ9zp5CDi6H7deKTYTSVayF0SNQl
rPWMTE+iJ3ntaIPlaCQ+7BByqiFCiHzq2mhVDbsqyV+Nuaoq5w9+u+5x+7BOFiUZ7rbFQ56T25rM
9A7P0Nn7K+oJoLASGmkRme+AimBZZtXrOLAzr3cjK7B1GxJhs3/jjy86FAkKSpMWFaiO9blIeABN
F7gekvXIjWwkgzyfrpMVP7BHR4c4A+ES2hN8LLnJnH/zL/sBm/xRbBq4HS3yK0qtH9bEe9yRpRUf
Ipd3kOyjktiWk2pZ0LmmN7xowj1VGydroM6alQhKBI43/kcr/KRrN/dUbs0SKwd4vG4ViODLS9MT
22aeB2e/rYMnspSICU1F+Vted0U0N1oHE/DPVMlZDEVwpg+m0T7loznjHoUjZRbbpPAu0a32/QPm
hFOfKR0zNajDP1D/IrPcAW53nayirTo0K2TB0i82oV86vYBBjUlBJJQ8tpzwUYRVMjQB2L7ehUym
eKNxacmGrcG5vcmaKZPHB/zINqS9tuApkE6SIOfdsA0DUtmm4ae4FjTVV2gJ6D+Y6ck8NO9Swy6s
niLAttDlJ4jitmNMahuJJR9CqRQpharVm0G4WUuLA7CzC+0HGgWbEousHonYphsvZlhXiA9pLZTj
J3M4t6oPuSRMIv3jRLwz+/uzSEhppqoBmGaaZon9ihWEEVXMvoKy6w9ceay45ZZoa/Izgx/Lbxdr
Jw2/RWEtSP1L6Jo8m8LGrWE4ns+Npt6cGZdkPLAfLXIyPOswakxMU8XPGeAxM+KtPn79K23aeRUO
iUIllBC9FxgsPND3fUn4aYxgRDmCXm7FYt9k9L/R2A0OvX6dbYMyZLO7CUXsMjAj9rCaBhXE58Dr
mIlc4zZ4zV/OYnCInYeNs6QZlzeiHn5Hi2AoUiTBrpfOS9oqY8nAcm7LPW4SRlEbTuwRvqnGP8jL
4O4RVAvUxFPstOTgoPPTmrnhRDDA5OSeNP8uafiOJYCC18Iqkl9vQwpL4RRUeNB7bWKgl7+jndzz
MvAfyMVZxjsKxMB5twJHscfcq+sueoF831sV4CnFjPGvVi9/B5xJiKg4Yx5JFVjCmPh84HT7zXY6
ASOHsGnerkXB/EuBKxhOUiPR7y3VzU1JJVMF/A1UeM4/e86anZhGvkVkptGDPGpS/ST1o+D07PuS
NAWTJKEPruJ/xkbJjBx2POwyJOzCZd7FyqDRYafA13WgmlPLX4qYVxYd8+MHjpbayXD5ErkUZ5oK
PuXF4q/6kOqXPd3jgVzvfsEDorGptRMx6PbP6/C3Gd5XH8nNzcimXXg0KPo0p9RLXV+mrj8CB6II
4xegkDUeW2572Bee46/TI9Nzj/dvXEmuYKZHj6CvALJPMhPOERNIcSDECs0rnemx3Xxy0XMBxgBr
dp+jfiuf0mjqqRO/3DdGHAqUWFmVIW97mAs0XcPp9buQtrwOmoOczwoaEp4nuQGaKXywV3+OtCOo
bbuO4deJizf+JVQf2k6q7UnLhfLQ9Q5+IhXsei/TjXjQ6PuUnuLGn9mFvGtyz+hHm9BYkinVyuhR
Mnm70+Y4tqcOM/Yg2MdywSUe945+9vvA8liQ+g9jnVcllpyWZ9KP+MBrQI89+GRsw+qQbTnNDAdd
wq9Ss9URNbcn8NlcFVeSotyiBKQ5IS2femQNGxdjnevmcGwdo9ZAsVlXstglBPPre8smmy5mqOMR
fGZqEDgtt7RwE/OkiLxssJp7aZNzaDYfF71GtKR4fwh4UkEeknjVG8p7bKrX0GNWNf6iMhj+ZLGK
tPgbGMf74mOuuR5xz7Aqv3Duon05YOH5Yeq5ziOIj0rCDWvYU6GPRZMkj1CIAiHUAOAfEu6swg1w
1okUsZMY+i9ouGkrj96F3zcOE1tD3XO74rrPGeijc4wzF+RVDs5kLauAB3enpoVpWlJj22Jt1Tdj
raGbKsj0zjF2pUKaYkC2xOeGQmvYi1DguhflJKp7Uh047I95kVYdbttkGr1xs6UcZLCWLDvvQbis
Vyo7ETAjtjPaw3BFn/+pFm3fuGaPOZgKCXD/KQQyKssne7OlytoyiaFqGtVHbRm/0b5paF/Y0uog
RKLfEeBlOcSDOjSWk3b6VWt39Xsifbo72uySf5UyH8y6LOip3YZ6QOeTH1A5ylzhyOzvussks0JM
/kMXou1f4NOU7SQ8dCO642TZ8ex+esDMiI5dP4SMimE2JCkJXk5Ta86lGSNfJRGtvzcgjGOvKr19
yulXuAEUL23IOp1JnkBoslGrgfgkUHtRIPT+9qkVfHSceRExQZGx29PH1nydNn80Q8QNhMRRuyEs
btojoMzISIPR8cl+fR56f1JyT2M+SMdnx8QQj5iBJ13ZddObIIq/51mcn9T+ila2MjTl71Qap0p1
uLtoysg+cUpgzhRx7v2ECnpHgSftmxR3RH8HaFMc0NO09K0lkpiG8cANZ2ttnHb9HqzSSw7Y98TL
1QacTwv3jlYdmiY+wJSmORoAQ4DOfJx8imHg2rBYNazZQ6fK/24LVrAopW6qrkAhSoex5YRSqRK0
q3fDGIacD+xrQsTsAtaWSxBVA0Jp9aK8mJxb9I3fO1XlSJtPKWZq8ihpPNVq0BX+RLWd+TA72qAu
rP6dK9rTZwpxYL3Cjb8gmiOE1N06eD5UzxbWMSvgaDbQTZ4K/TcJOHeVce0rvr3YVAaIUO/lPz4l
tRcUTfQTH7WwsJZPM0jGCCl9zXkMdxx9oD+r8sOrfEr0lj1vqMS8yIJaGf89XgDMRmfSL+c651/b
VVv0PBS/n2WgIOscz4ibkpzPhCsTNcE8Wn8fk8v4V/zNTCTBOaIYHWCtmP5ALzL59dYl/uLmTrKU
8HqRc9V6cLjtzPTFefMEcYNGgwZ5M8m1UlrmEK/sG3nRkvSySDownA+2nFtaOeHGBpmdMCgwcRi3
HUPKORKC8/RPKyoM7QVaL/iU5I7NPNpslJqG4wytQqIKlXtVtURmI3DU18icAsCGY+5F4MUJBmQo
v49oW9fh8vS2JkjkOveipzXOog6ZxjPEAXOQKY23EFLxEFMhiylZgYnrHHPFCbZU4oXA7Mv+isXR
LOF9kYj0zfiOlpavcUedn1oTKBLBJUBsx8SX29dnd1rOHf3ufvJbhd1L0hTGTx4IVRSKeQdkS6KS
iPqOBdiJiNfw4Sisg7kmS2iydnT4krPGyoYMk6lVcZUeZ6vlsVSxXEw2FKgbw/ZL058UmyhWYzDJ
1xdLZrAnTx4wFduMwmRJYT2RPDYqIqk7Qv33g/zkRjX3ARjfAvx0e4xv5N317bVIGjgKdOkdMznN
pHohH/C7UDJRZPZnvwdPhgSUtpTdsqUlTJLj47P7aoXJqOmf1bKJL69cHTSehVqC2etIO+nweurH
D4Khn5jzg/ZXbpX2KPHBnvzV0Zk+S/kVH9jSrCOb06l45zJNVf6wKCwYpMSg1d7ynzDuxYWs/sl+
Ia6/GdhU5SDrvE9gFNkXqTglbjHZCgfv0/7aMP5wGCD8nI3gDmVC/G9jVDRUlaoSnVqlPQF6ZqVO
s+SjSNhxuDgnZ6dMC+3zOTR3LbbzzebLo/21mPQubwp7LZ52+UJWurtjgoPdljS5OKTsN9RJO3Kf
FkfWUtT6tGwJ40o8oG7sJwYRsRmwZB5+hSlMUj33qLOXwdPlOBHbXEZ04zMrJaREYE41RRygp6ts
gHgvfFo8hNiaDHoQIOYSUW/LODRLBTsGyWEaBcpnXd7fFf3CWmudaO20tgzFVz7ogMnS2Xfr9VXD
iLiM1++jf6gL/4G8hMmn3FZ4HErg94Rtn0sphCK+hiMNm3f4528DIKcLnK7NIBJuI907Wauc3xQl
G77UiMWzDBmaCwlNxVI16sORehZloXfqO1i9bEGM+HrWdcKAeRL5CBYYEM7kv3x17NW32zS0zalB
TxhwZRRFtpFeOs2fDMMN0Y0WLPvotgz7tBvFwDuj3seSnXpbmYU1G2HB9Hfy/lWBgiPfdzoYgHOG
Q49qmCiCnc0ltVJLhlnoxlhgv0wPW1wXSqgjonAWW/vIpP8MU9Bx6pB5tTWT/+aluZ2VfPg/hWcK
tTdFO+ah6y0TAVPeUiqahdAg1mJqf1yAMdTu6C8JtoVjaoVIPOU8osbCPHfq/U+vdkCJngcRbaNF
TOZTw1sTMuuuwvgmOL8YJa1vUh9EQQkDnj5s1UynBDm++Af/11jvGkNrsczkwSGwc/wM57nvgnr5
n1bySYwz1TVoE2Z+Gp7gMmUPS0+nJE1as0T/kJ8gfIEKXFu3LhMAPj/pT2M4n1DSdHvqX9NSrhDe
4LfmwewAMimS+xokNN+MWmtn6hCE6uEqbfIA9pzng6xQCQkP35xI1L+4heVmUayJquJg8HqR4udP
IXgi2yMPOzDhE2pB8fXkHbrTblzppA5geuTRkFIJGPIXQZyxiDm/82cFoVzt17Tk9juiuaUP2Yr1
wXfhBuZWbKC2yLT9PS4bp/q/JdtTesGtcSGBIMJS++V6k8SbsIK3Xjqqz3Gs5YGLlwh1ukSTsKAw
MXRye2YLnUxZj488KOb5E/FzGgBJz7QQKorHjyp14kfIn8AQVGIfCGCWjRIBkNx6pmVP91YDmlwE
d/T7m9CAUZKUsqbWXs3RWPuWLg3enG3G/lPBWMYj77YG8vbz4aRHMl9GbIoQOGRObzqkmgKS/Den
vScZP7mh+YHg//hyAF9tETYtX9CXOncQ2Aog/mnB3HEpHhk1Rt3ot/jJ3DgA8DrQSz5u2doTuoQu
DGvWYOcrnm0w9ZkWKqfwQ4mN621ZbQvqE8avKXoF7EVPs6ri3yqsdP9lhIP0922XTjymsJ+p4q2G
RDBCAfDWeK501UxtkDqo4l2OesTgb9QJJAdr3lerlAMKxys15m+/mpGdswf3UidBsRIwqtO8NhU5
95nToU8/oW1KSu0NkYZo/JRqCUuMueUhXfH5BOoqvZDh/ci/93VB98LO56y+Vg8zIjR+gJ8doTHr
sX548a0u+75yHZQu6es+OJhNE1dktqIG7IoKXb4b1NbE9kDXrJ6U6clkzXHvawvw540oBNcmZR7C
NzP7dXoQcLq4BFrJdB6EUyu5yOF5PJivUr/k7tm27C1kcQZsr3xlDuDYEil/biCWUYcE13W6DyPQ
bs1y/dNb8Ncq+UR7re0sompJx6LhnpqgA4daiN5cKkoLZSOFkOluaLgZY2GowTmUbdS3MTXy676V
KPD7DRP8QxvJFMvEOb2Z11C0cF8Qyq9ufsnjHxO5HaEX4Ov2i4Vp0awKyxCXzzOy4FQgaEgDozOf
0mhmpkQn/cvZpstBlr6Aw0aeQvKUD8VZARC3jp9znOR2A/ZyJIQ5dYa54Atz9/T2m/4hGj9DjhJO
KvqpI7upUpqjeetu6g/if8Sx/rvTbzbRilA/jOi+QXbugSTPCDPasmS7eyfrIrBSjRz03Fapr752
lmAgxHKKnTTmcoYzxnynhN0k54zSoMTw15S+aJ2mUOnRO1mL7EGnyLO6ejS6JX22UZGJEUy4UdUz
GRJgs3J3RYL2Z61bfo2GXXUmKB1MtzFdOtMGN1uXfYdW119uIK2vrsxHENEqi/kXXZgdEtIaoWCf
muLwxjXozQrgFahxHhyW36HfOfZ076l36CF8QUaTct8MFdAHT6ZnOGLfhwmfoTzFteozl+lCyAHC
N1myhFxRsMYBn0U4ux57oQrS6+jRTbuNnZNvt8BJ+9Utb0utRVpKRgxs+dY112ENes7hU62g4VBr
4Lkd20SkkJ8ekEsM6Mb/HjdmeqvqIt+pJaccDQ9196Xu4kn7F2vsOZBFBu0YnYpiKlothKn39yxu
57T6/Au/nFSMsrqjC6he3ssXM81vpZSPJmaIAi/quWfRTtuykH1T/+UVcC6XTFKhYIAj8B0XdUaB
tE5Tumtld8PpPJnNQyW132NS8Dcv/T1BjeIvLN2YfQTuyiLUGCHWq1n0jAgYwYwcqZ9ijRJf4oHp
Le4gLd7b3l6GfAZUsnzfhbpJcPJOqo2yD+TaQK2ST9HB2HL0DC/SaxQWw+uVrC/Y4hnHnleAcJV6
GRf8Q8XLmiRlGcblieAKoCjhgZVkOJIdCm/LLN9ZixxZ9253eIUFyW7FkS1vmIlTv1b5Lc8Lfkzm
bpFUzt7C8CFbKDYMTIM6NqjITFFm0r8SGTcL12bbOCvVBx+HcKaIrNULM7nXS8OU5FfaUS+6ppNw
ndpEyhMVFdosaStCbJcr5aibmf2fApNaDTwMCLUujmAYEktCeLSeetcDT7v4QFq+HzUB3kR6pcoQ
7rsLQlMDUiC9YHnkkr4HOi39pnHk3OYjvcXpYGofV+gEVzQP049AipDNKR40kAh1DIKCfOW8u+b2
H42prBYaDF6ELgTec1SZACmysmFcAFHTg4rM3E1nykoK3HkAgvBz1TUjdjqP64Q75qNuywRrAZPb
3jJCoziFFg6+vShBl4LUq4xSX2V6m2VYvpRYt20TqJiUn5LeKcidqHN2t55BBCdXXZqNRpzVsMMP
zr0IJWk/iReBhJJOzqq0ZyYWPalcn+6Ays4x/TtHLFVku8iZm7U4No5o9xvLy7/qb37UDJ+JVO+9
Z26R1FLNDS53ONsBSuSjEauoIH+u98DxgbqBJyHPdvBro7mr6+ODf941T+7040Tlc7F/8ZMWoBPE
LGs0RZv1cuYbvkCU5aDxtyVyivV1GFt1l5abUCBEi10DWeHHHbPsWX6sO73Fu6u4OQPjbEp6oGem
hxv0d4gDOxX0vtEVoq6H7eiBMkTip2YgafbntCGqglSc+I/m6YKa15/GNeJN2r7JSYyI3rCPgcDa
08DqzIBGJNX/M8NF9RDFgG12SACn7BL3mNU1iS3KRkrl5MfR8tm4FCwrBc3IVGk5Ow/fDsqrSuRC
bTxujja1y34XxT7N5p6SwcISrbBXPubN5iaFS3rpwDgaOLdbV9wjzOM3lWgAFRSHm9izf1VGJAb5
I1U8ylqba8ZO4VRSzwWPOV0AjVp8gXjP/AOFWu/lV6hXZ1AoCb8GBbzj0/onSaIDgE5a/iPgVey+
7G4hVKyG2UCv/qsKyqpq4Acpx/vWHx8REYtW2pk6PvbuhHB4NZcop1dCECDlt4WxjC88c5nsxsKW
w6Z576YY2Kb1/cvnenpPYCFBgV5PNA2k81RtPprL2/mST9KHXpZwzPDmDEFLhTzcLfNAGk2p8Ig/
Elvm6P2hlpMn05xKQFL7YDOISEXCs+7Vr6UQp+6bKJ3EhUPZ/q858Ipt9NTnkCiSjKIaSlPv6w9C
Gv7i58mPXFHWrkEJW0eRKT/rKhbMypB25hKTB6UAfD9jgWF8b1GCuK9cIWeatYDTOhxHjXAaiIwF
Mi++tirgncoCHccYxQLJv4MDnblsqtMDLLIYiABDcbUND6g5l3VT9HlLUSQcUkeP400CJ6Fmy320
hkvJbIrVu5AVMoFAAhWzSDqFkgz6Ta9PkV/c2dC7mcyZplqQs8nzw0haMXqGb8WbSzHbr5jQXx8D
VfFyxn5v+FMC3lNlLWVWOGIk9OrgjD9/MZTc3ez1MgKc5+kJqn4jdM3t6Qjud5aJTAtFNJIp+pnl
AFZB3qCtrnKM1MUmO5iu2JQEh6Vksx2eAdkl+YSYU9ov7xjYlQqiYHkE63uFOQOZTP4ntm+ZGnkG
ZWk0uh0Vx+iOzscVq33toNAcYdohi75YjWuAFRUuxTaoH1dBdRpZMYNiyZ0ukREzJX7+dfCeCIbe
aChzm59k8kQK5hgoArEMNd6ABz2/k9ZdDbCswjf8mtZC86wCGaWMUo0oXMQwiysrjYO+pFwFRNjJ
NLu+gD2t7GrKrgLtLp67WXwbXwCQruyIi3n/U9MjWuKBa7SSgwRu29y1dZWL2prRpzVTbUvVSxua
3f+FXk+Xes8qztym8R2wTa8BtiX5kBnzUTFkoSHaEmc6bT7dkYwIEwH6oBW+Fnv/kAQEiPHAQboa
MEXv2ib+6cjwwKmRkYlm10qMKXBfemzJX3LcLz3i6attB2TFg28oEH6XsrdgE9K8gUtPVMQ6a2Qj
Hnv47PdIpFrsNYPtfLBCaAS+WWPwyEqrgUHOgD7ENkj51upq9IsJRv/4IF4ufL3CsU7qP58XLEgP
xJlIH6HvPpJK1knAUFH2dDyeMW+pT16cjuhfV+cpxCJpeKN703d0wQxcB0mMRvvoaFc7kyb5c3st
+hvH0r6iXtoroy4fjLQ0iybwwVniM6Bw58rK3bVe79Hu8MYy5q70++3w7koL3KOYK3NOiVmrae+s
7a1NOqCfwhDb3PTkFZ7CPZbNovrApY5STZppeV/W1qduvR0lrnpV5mjvE20R/4hERX+KS95ri4sW
zRK+3/NxSfgXaEWtqXjbQjtvHWad2ycy2LPZayqC1E3qU0KGsE2jOBvnm2QNEpaF9xKBy++ZH/vb
CJVcUgqa+XeMqUkpHOKtZQaHFT4rRKnZR/5oAU2GgQYVtyZgM1kQvAIK4VlH4UjvHPehukItlauO
Q5Sd7usvoqW8T5C1Jv+6tYO77eeW18UQkq2aaCy8KxAPF37fxcGM7zuqul9q1nyfDaUJP0BnTLbO
Sm9nGnJgsNqbID9aG1KhmI/PZRa8ytAU2ZLRZSs1yA/aHfkXOQTqsmDKxSeh+UjrUcYDDXrTMwTA
sqUxXt2uaabgJqVP9RCb8CMIYwhcMynhluKNAQTAN+wijnGVqLGBB+GBRhbhLaBIOa/bx2cv6w2r
5RfE3ifz5D+h++NmI9LvF70foXEvg3QburyX8DdE8ke3PhCadccv6m4aN6TMS1iCsSal6H1MSyAa
3WSCs+T7CuYhZMgLuFjTT92s6MRlSAP+lOMhOYdotO0pBRS5izTFF+MlnKmaKlLHwTMYMlG9ntPj
AzJpEiP7wnStjYmORp0xflfrgE3KkhvOBwsJV/YKuVt52T2JmYPEjS1Tq5jWqcZnlc9K+XJuSXkn
SXdVGNwfE0sX8NyEfa5Qk8vq6QjCEnHStRRf7r0cVD1rVuST38yzgwUPSrxPdNKvjz02ThIRkt7D
YAzX6rK6/mJOPWuAEWt1RLBxjH+Y//Tcnh5TaN/P52lP5ExTvMgLpaQs39i7O7z8Z7r6DJ3e4HPo
/J65XfxW+9OUA6Es4DtImzmeMF1Doj5213YpRaKg4whbeS23M7YAZWULcMyfnjeMZ2OWvQFVd8mM
ZiTmW1evI1Ypa5iuOceSCYE2MR8h6wEDbUk3qsEwqWbVkCslyViVPjkP8ovHtFRU7w37seK0EUQq
4FEEzNHYxiCfRSKDfhqHLYDdHdOanwAsBq+XuLFBLhoipdmGl3JTvrBQiUmGPl8W+UJ0lW5n5VDi
QNWC9jBCzsP01+bFkAMDGUsbYBkfvqrI3coPWUkQbrKX0UlovNHF7svgCOHDit1eww9r2cDA2noQ
PQMPD4cjXUkQQXMmvVSgXFEe0M4LdfuhmdMaI7+/a8jz7Kn8rM3XunXXmhHl4gvw2lxjiEqktk1g
DvmOH4Ru+hPvScNIINLGm1HwsPEpZ92JN1Bi9LKiH6J2LPD4HdZ4oT5leJ8b90lYWuBMCvw+yw92
ZKjxY4mgdAQm9K3rjGDACJTBqieLn0ydZtJY5gQEPRSueSjmbx1M4NOaguGknCBul8KlHK6HZFV5
bDecum6rjWxwq2gEeummyT/6qSrdm88X/fSCTYNpisnzgLMH8Hd2O5pDNVy2pu5uxYwC3IHC5/V8
dspIrl4VyR46aNDT3+HlB6dcgFaahxHTQvw9FU+P/eSAN97W9wQFYwRtpdmyABs3KtI1psdmHffG
L6z1hbphQJkhACIJ5wQAenu2AaX42LosX/rPnDa83b/XDlsb+NOFc2RgTdI0gY/q0NLxuw8+s36d
bec+GLtiKwKL3vm3pV3K4z9iQMhPbIIFCy+vWa6bnyZz23hB89KbliKDrx2uicJDDK+SBQm0HdOJ
U9N2kxl17aiLe0bA+choLVvL7KYoEhWPap8JR/zzurwp6iUZl2xJLCnXo9DFj/ctVeBQ+eD5UuQb
tF719OuqkgFRua+xN6hvhZHkGznush3BJEHOszRNXpOmWD0ldLyJnFOP3+/MYxQHU8AMEDjDlfdZ
Z4/kbbMgHexsKNtIS2eSp06cfDFalB00KLnYLzvfdhej/l5m60LO8amzsF1EGVD/FekT4z5bCy9y
Fwr7PrPsSX0ZdjpOdZoBRCnWwId8qV3vbie/DH71c4eOCxOo3eaSJks8dEtBsV9b5xdlGs+nIrix
MbwGMBfiTPurW1u4qXOapHakeZqMSp7R49ShPDWMx6/B2fcYp8xkIAyJK2iJF9mQdaxgJN8RRbr5
IYRk8JHq8VIyiEPO4STwEyzIRl6YiXZddXop6AEL1dFHH6THevbLs5Z50Jp2eBtsS5QxwOhFIEY+
THH1aX+9MDjaf/W5LWixDmI/61+EM5IccRy2ouPe7D1wQU6x3jOGrUa6fC1GpXkdlz++tg38dxrN
PnLEDwTf+R1D5qEAfhMl/ZDxQAUYegwiHAyyG54eQjDCDnZvTkw/5JWdjk6JLx/iVyGelg6wuzky
BG811XWQhibxVkJVw1iLPIvVoBkpDSSABp1Egh+lMUSvQ1hhmyeuHyfTJVaxOPXJ0R3IDrWAINx/
VQX8/0z6VK9wHLkYT2Com0ZqK7s4CyPpq+bi0+7SQAHlLXXvIFlOTgNyLiSoPUPDQK/fVhD1vCvd
cbGbeTi1WqGd6otIbvUuWzO8pBA7fIVxcjEME90vZpFBnR6tUOKei8U3V4zcxdoWoeQh9sLDfkqp
sjsSkXCc2uJtuHiyWlMbGQaDYkYY1mSVphH1o/K66cCoGEsgmm81NVWsVWXjaYbe9MhROurIZzuK
c2EY9+FvtTGnmnDaG4SO/41oduz7rIb2zF9yG1YMkWzLiLn3E9WLsrYQ/lqLSRddzZ4PLG0w2Vv7
paSva2FOv8CUg8E5HRVUpfSso6JziagV9dACRWQtOl1pAlAc+cYywPt1/2t1UnUYBNUTk8xdKixm
a0f6N+4VNwPOjTTLBjkmQK+JDLNfAVA+kpIflU/C19/gQGHPiZs8G373tHqpgBjqWpoGZwBwms84
VU4j+fj0QhgM3myNjj0Q1RO99RM5s/VNqdqlIWxE7xIVho4jeWlLot0p4Hv+iN/FwBy8ZNCLXWYr
Y3U/4ZY61vTc+N0Da95iNVBRX2V7iEzyQLMbCmSzrLNO8GFVx2oY5YKS1eEjMCyJHoul4Mpf+YW8
qqow//J6Y2Fs28Jo1WWjzGpL3GMcbOoXQmReecFRhn2RzdvKPJ2MQTA5PpLhqjAbG5TJp18EAje3
XFeie7PNZkKNh+Sc4OQZ8HfVzW2rINzhH3TX0MyJIiGayhzwxx1RAA9QK30200t5SvL4WU7HVpOE
/mo/aeUzBzhbLTDYHM3hr6O3zoN/wPUhUShulf1NDcaJooM85Nhz7CHhWnpOeygFkv2B2pWchHZp
dyqCz6gi49F3rP/nBP6xzpcK0Y5dmrK5tPh96SdYbJjgo6qk4wFlq553xob7PH8aqxYZakdx7Hn0
+RqW5kJNlHgvSBw+pWwff18n2DEy4c9YbPBus6Wsj0LHU/XiJfEvAAM6NkwS+w84Yj/izNhtHeoi
epsLnJC+PDxXwZ2hxRFov+helcDSZrIy6BSGqsqrnGGHopB7qi43Yc5roOX1KxVsDYg+CCWSdR1Q
4VOIrKT3x1DGtxnW2oxEJWHkeA1IiCT4+SbK7bbfw9JHT5XiNARC7sxb45Q7AzPpm0GVwUr+xmY6
MvGgps8wOJr6CiIvunvnl6n1idO+5z1tKHgeWt9KP1nGBxKnPbz90s4U2Ta3wxUEq0mWZDIFGzfS
WxTMEo7wjrdPVX+/wplKaIPzVnnTP3AOjjfkHLIOPIqyuEl3cYkmKkU5bHB0mMDDu1CUEbWqHiQR
g5CnclIKeabWX9IaHs+2NpXmecjbZD2ojxtfNi84rVSC4vpPFO1kj4gXY+MoBxHdDxRK2u6iTCwy
C9uvpyEu4gOzMctRaagXtDJz6KPsRKiZ1sMVFOIcl2R1kuYwXd/BMs1A/lUKNu6/dk6/5F5yqLvQ
BHUVTm39g6c0bPMr/AAeQYxNigOES3lCc5VFI/oIWIxOddSn1o2a90M/M4bpZ124BQHyUJSuR433
Z6XTSKvYaJgHLo5cTT3DcfguAlV8rWLSjb2ZPscfKgtneRW1LQqMljmlj8bmlcON6Tiqdp50BI3i
PL5MwleIjOJnGu61b4nNGI6yUwqyr/NfB+d8zlaFoyegGBbqTZIZslHoc5Alnm9nXPTaDMcJ7//F
ektKVD3x0pGWy7ZEw7DLwbGdBt/AZOMKxuYGv8wDrzNEd4y9j2q8+Tyln8q6BoYKW0Bq5fdWf4BB
nI7HKxzvJqcH1HE51I4e2p3Kf878WfGJirJpYu2hBKe5kkcCCboXowXFmq5/P4XGygGohtL4a2rr
slIVTT1GC85kXUiXqA/+yNBFOFrEPYWtYxcdub59HHH6yH9/95zXxj0nOq0XQ1P+gQNnEaAto87B
3yFCqUUnq1694TcuPCMEuJDOerLs8eTi7RmyhTlbKra4HuGRUhQetyW+fNILG9SQ1zp+LDWx/SqF
i2eEE1c9LlDg+k9jLO5jGFa/b3Az3Xfk4JXcaQ6gknB7Ixrc8GlOz6lmJz2JwrRP/niHhOpCmQgk
7iBumglSJ4MixvRWY/POZZgJjlGQiLZOxt5a8DKNrKAcLbHt8jIW9TUmZs3/Mcm3R7RVdRES5UZE
ZJwpbYHKZ8rK1f/EgXjbIg2smGSYlIDOGNxKZdhBw2DLD1TW0s/CcIRWnUxRIMRB0lPX1rt6ZhM4
oUcyIyMkNhG3NyUVkCNjJZDP8v0ap5+RxKkPK6ivpjqfIc2MQpUFMI0TsA22l2Zoq6lWg4u5jXct
6atvGdiOuKxy5E5cJVppjhPmCZbPvlNPHg3mhs5Fp6zEh2tevXK5M9ThNpe4lmPSQRKpTK6Ihter
f/gainYc0/hlOSb2p/1ZEEMS4ZglrhPz+8ocx8uQdDBNB43uJ9t31oC9gvhzk8sPQNPO9Rwm9qoM
PxIVGzJ7jH5Ah/y+XgLc9finDm23T5r5uHP5hTPvbCOsTRMkzGyyDzM7F9z1+wfIGFgIEwGn+7tc
/D/Hx79g5vb9tiAxJ4jY1SPN5p0cIq5Z1cs5fTGrD9cP4LsgJX7qcva34hZQx6vCd5d26mKs3g5y
OnEqSGdE3j3EN0b9BkDJXa0+3DaPxPE7KbfTIJfHFOyuDJ7vWcqt0vNUCd+12BQAP6d4RuKKfkAi
j6br+ebuZivM+9Po3jGlTyjuy/sgNDAMRaSj/XfayGBuWIwcnsNJu2xn5DDIclp4vF66rqLzex8k
qx0tjIfavz2cFv5hL2V7wpwYSOtBu/rWeNGFiZuTBWR2g3b+szo3MKnfvgB6A9ta88TEcrLQmjlV
1TAPB46BMLJyhALwLQm43CWdXrS8g9q/IBUdAbCGswVlKCtsW+ZkQ2AzoUNoOtFGPrjkjXmog1sT
cjCxvIK82wUaLOLzMeybPLv8eP8nRhlEXi4k+oqZ3aZE1JTZF4Jkmx7wqVEObjMm+jXS6/h44zBY
HKF2rVupkc/bBSxd+mAoj3pup7W4bBl80603zu2jT2TIcAffHGUfRmjXpsbNHZ+VxLnlUXNB92Fn
4Gb2IRPrs9pcf2wHcsqKhpvke/psKEkxVpYTR6p+9wKKGdlKqgun9iOva4nTQG7qxInocElUO0yu
NAQQbabRbDLH/NWLb4ZhGgMGcRqYOfT1+TDHhKwv1hNdGcrwPmexB8ERLhjPL8yQrSXKG9KsJmtP
AAEsU9MSrC2A2oCUU3rUQXis48YCrdB6RRK57qZ0xhI+ucnNbvsU5RiLBAnvqe1pYQ1mXZ7dR4FB
AmF5J3LUqUh8jBiJZ3U855V848nXM5JNnlqNrEqroqNfSX+J1FWZU42mftDVsIBLuOdIWTt5+B25
wzET7z6IstIEEn3H68U2uBwP6OnhYd40Fv+Yn5At+MeZZj27JyAZFqLE8vgzWtZTDHQzRrYFKeBh
HuCuGQ3iu9uKRXCoEpOn9ObjEuIgT0TJScZ2siIrSrxtWGok86tOg7kRVlheQ6/ZRqJyzdyLmhlX
UBBycEgP29cHR+x3ml+6eePMBBzmZFtd2qOIbM9Gi18GpV70caHqLRxijW3TDGIbnk6BP8UK4IDX
syBiWPo8tJ8VMW0q00k9z55p84f11v9RF069jAHX3VZygsc40yg+ZZkdmOxi37HzDyInQLiqjpOR
ThmlddTxnsDFGETCnr2ZE9Nxef8Zx0f5TAiBkiRVoroPXaiYS076Z0OFSevdiI4LGIhr59qrN2/e
BLccco1CM8LUR42ZzEXBDMWVOSNZqcGgICuctuRyvl+VsfAfB1+9fNkxf1Ew1o2hnxARrj6lcmoh
S9vNAT7ABUJAfIr3CLqw6p+Wj+r/UTQvPjZceJYTyBiT4tRQL8C22S47nQvUdFBzndKtuMUKjfix
FlKorvxNovgPiWpWn7xspNEnJi3roIxBuZxNel5iMiJOLhPkG27waLs904l47y78TSoo2YLCIXvG
AXEZZtVJb4UOCjkjLU7nCqppNhspIAVuTjdycCzHScN/98spY6Ol5IFuCtLizC3iMLAAWtGs+V3L
ranM9JvnLUgE2nOgtKvPBthqmTToNiLZcqQJQfOIU8sSiXqz/FgQjEcD+FNfqraNG7CvthldIQ9i
1/s4gtF+m8qU6N2j8BQilGKTNhYyNQkbCebHKNQqYeIwRimD1gUmeiN1XPNU8J2MbVe35GIrXEsy
NPQ1VTv01EIBqjPd/QyM0ox8Ktovbo8xU3ZyuQal5fWGf/gUB5uYAJsmqpzYh1OsjufGz+PXq5SJ
xVufDEZbADdvkqXNhD4Bo0KL1LA1rBxkvvIsix74g5BlK4gf2j8X3i1JwHWAZus/pKk9EZaYg/B+
uwirqemi+a2dr3BCyTPuVktJYCP/KSCJeX0m9PNsx7cvIeLhzQAXMEdh6ub2jbicSGYDTWCBRoFq
uQ7bCIyZE6ohPS7rNGGHcGjW++PWsAF5u767vh+bhXESTdeW6277YM8yZyu3TEkiR9JDiVyVIQBr
5izmzg6WkgASSF+4LCkSFtNAuDQ080xigIlYK0k9PwsKqnrTnjhI1qcDSxCC1txZA3XzH0cuUjaB
VMx9YbCSg66AROz/3xT1KP6Wria3P+81WrzQxXBFSV2dO2lLrSMiDdin8OVEet86ZVpv4AyZU6K7
8CBiih5ijwLISWVK4fIlNSHsCR1A85+FBo3mnTYopRt1IFJWbTzPzdUS7aXMQVdoFypU6qxorIgB
jyvl/HL2MXzygvFzOzrMx+U+ygYxeuIY1FOlr1BejhHHItWVqWumD6DEIdxkuJIRbOD1nvY7eQbF
xuKS/KNA2N13F0QJRWs/ZcdgefNNggpOX1sYLweN9jGgPyz1EHg/NpMhthXXt1ifsU9ONPHiHEvk
bvdYoRWaMgljrfJRmYTQNCwQz1LKZRecTilOgWtfTESMNeftphXXPYUpbjtd0atCEl35bcQZ5FAs
Hzk7K10gV3uD6LxqtZxK6gKZZvpwV9Ovb+vWvrao++VdKAe7SJbVDYKXC7a0yZosPOfsgOO9Q0Hv
b+OJEVlS+GEonQlW1qAmmLwP51ngmmk+MEodavSKJU9UE6gLpzcUNNjFimre2W+h+K8eHflnp4wj
mpW+2vU73XkM3oevLN1CLR7c7hBMlO/CBK+fXm5FylGf1V/YmV5ijtCuMisG03YdsWfOIWB6lrgd
2u7+A47xAG7VHH1emj7xMZQYuhh8bIVIF7RR/307mZ5KyjTXuMg1TefMjLdIEFJ8Yvat3IxVoHlw
39GcDL7WFna2usMTucVd/o8OytUIDguReJILw4wNty2xH6sH/fFVVZJPJjrt1dfa7bGesPg081NT
jAvpoZViMaRg9WPQcH8JIt2e4mAMAsqq4BcIs3X87OOnd2cEtdJNaa0Gps5IOOCQctFRC3+LQ485
vMlyTw14P01XasZOGAEvnhYPwfCEzewv8AiRTPHBEui/65rlGFJsdncyIlJ61f+IVyCn6b8Wkh68
l46LBWBXTig5Q6Thsi0D4kCqTXBcsaIiFMg+VxEFfm+D/Q09KaGvc98UxT3nIVkRnrnkOcyX14gO
gSLDo7zeAR3IzTL9fC/3CD0jhJd4p7X6LbEhSWErdiFX+kly/1wpRf8uoYnplBn/H9zoG+AHNhDN
3Z5iGDHALe0rid+JzsG5BZXFGoUnH+Yzg85tLDSuZ2zbGbfSKLIvtbU4JL/pa5NOy2fyK46kj8Nk
5rWsWu4wwPtfwbMLJzLI23lBmvVk0Nxzq2pn98r9fEckpV5INDYR57yuSaH0VmDy+xCdR4sja+sc
br2JnNR0D5P2ysONJB33n07e6zm9g6eRUcH1D0Fa/P9lXgq0NkgUdqC7LhXpmdWPz8iX20GKsCcN
tBLoxJHMhMaJLAVrMEfK47a3aUxxlo2MshPMqPwFYUQ1TlLr3NdxVGCIR40vxRP71AIDkY2Yq0LS
0JvMPcurn89NRXLEpE/2EDZo+DP5w5OgqefIFtttGa9mQPwFVRO0MUSew7gtSvxsVGxUstHGtFtH
TtqDzn3GG0eFSBhhYR8LtS1Cdp2+E4vNE8epPcBTRDeTNITPLVbxxrhfP32+0JeAKega7en1Jqa9
ZsfyjxsZZR8sHQ6hEuYIqAkjAtxS0tirhwDPw9ESMrQOm+dEBI0TMza7jMt7c1hW2Pgto4RfoS8b
dPPSAehwZGMpyrp15KNlyVnbY45obISWBOhcXfrU2O3R4yrHufmk+eMQ9J/xK27GreUnghPcN0fF
8ehLvSh8NDy5C8g0fmZmit1d495bfYdQWf6qAiouUdBAIJeFU0iznpi5gnHtcTbNjcvhxs3DK1+Z
x9iGnP/+ezSSe05TWN6NowxwifB4DstnVHR4tsgfs9AbFTTni0pBrYngtE90LLS2u7BG6OfC2Dok
1VvEbBDyYV3lPKwKXTuos4KF6eP5LxHCLaWx5Y1V9No3Fe9OsKZvHCPM+qFkk0/+m3Pai3H4fJq6
KIsLZYO+XIVWGoyhtMQV87a6zHwTE/QINR5PlqRBHmpzViqkqKO1zQdVImJ0qFRe/espAurn/BQd
iCDT11X3r2IOn46re6n5qwmWz7tAhGItvlsp8QxjFyyB0HF4uXCpxK6DBiXfi9pe/+0+IENoXnM4
LO8EWrpyPc8bEwPCgq9u/wixWUbm638lWjzbVvjq06nOrfgVp8B3kSDDWOFg4970PFlDxpCshnSF
+Ks2KfT765zILULX+lGPtzqkgjKxWbzOSpu/IREygVZeb3j58OId6+LWW5uzF0pjQ99QuNS8weex
aU4TceCcyXzcziYPSD5puBxkjwaCykeTBa9ZC0pmvOFiumv5iazgNfMyphA9W7i2MnDTfuu1Z6n/
zwb8jsHEUHJ2sjfSCwU0KfA/uo654c6DrbXoJMv8TLKKDCVFXlXunauBnRl9VWQhvhunX8E0Ysr9
LytwoJU6hGLY6t8TDcSW/biwDz5NeXcZqy0uq2E4IAYlfKDuSNjWxYVg5FW7y6x+pBAFIvwX5i0T
Vi45cg99rXr563K5qXKKGWp0Nu8FFv34CKgl4Sgtyth9lzkR/n1I1alo6W1AKRB3gXB9PPe92dsh
eH8kd5NhCQi0T2LhTM/PYekwsVRGJDDYPs1Onm8nswdbs/yApGRk5Le0rf5CJUNMIhSdV4Sjg3/R
3J1/oXHndxAun71GuFDbXC4xieIAu9JubZk7jA15GKAecmFIojZCo+QVvnClrWAZ4xWNkbcgSa3q
wJXx+WaQuzEw4gc4nC88SPc4ZWbM794VJpHTTd1B5YyQSaUQOjyf60rlE3rd1yYa13LJafZW9bZ5
NAWVX4AY/TxowD2myYDo/0Y6irF5jFr43+044UTdi3PA72pVPtlFJobKfuyan35agkSFCSZ7IYcN
2t0mh2QGYAHXX8VGPpYkLa8gH/dG78OYMbLJbEZu0NEYaa4oKv1nQ/VNK1uovQAIFXDr+d0STi2J
QIRuNICqA9AlfBfSoknE//2Rd7T0NKjDDN5Iam+JQgLlm355F7Ww5UOAlFBX0CQqg8KAGS9si+qP
r/p/nkhxIUs/onldVOtlNaAGJjxJjaxqvg596n4jHBZ2Sz2t9ceEZ5GGsy4G7ZVrsdyOoMiT+TAl
+cVXZlJKsNGq/yd1Romno0vxrBQPcX2a4NW+NMWO5HrB/Q37wvK3rf8gGpq9orZ3jswoS7DCpfOn
J5kczhpy2ypKHnCug2yJDLTjrT3JZ4yYPRhlZRJ9Z5fLiFuTw6T7MkLY/BHj/aWAEfjOl9iz56Oj
X68/tngDI/XtM/E4DVauCPYTycQxy7Laul0+YJdeBum4uHWw1Ruzzv4sRJG0UqT9dVOozSx7W/bT
9akRU2dW9KlW7NSPkb78m+xzmkU5M94uwpdaNZtokwcNxQn2Aa0A4dz3uhQYnZoyQYJjH0+y9ea+
me6uAWxKy06Rk6/MpbJmbb5Vmu8fDsulY0bAT4i2m/4D4S9XvasfIkks11G44zEA8bKx9F2rdlVr
7fP62DbCcEyxervgaoEFrqjm2fgDmPeRG54IbwGf2VIEuB9MHlYj32KKfZgtNmp/Bku6Ynl4xAAB
4QIUk6HBdZMAbfD0125My0kFrG5E2wVMy8OxYe+NOneDcY/AaFaDXuUd9Py6kJmStEnNnWOH/8ej
FDfBlI3YpLFWWnSTp3zb/Ew7tqSgCKO/L+9rAtG3Jq13H6ziw5hTqF0aK0sl/XMCsnssFnaBKMv8
aEPSjjMZPORPMiKUNQWTDcyWBFSQIM98ZO922esEXzeILgmwiGcopQpMthLQ7/JiL2DvrGI0pufr
dFKmxf2hWr8jdb51Y3zcb7y/5S0iNdscJyEv2APDXGxwEsqiWUFidO9sv8ti9LO/y94tBCScZHE0
c64L1KcTbhB6O3+DM3z2swOZ1rxBv47nf3EFOgKfZYmS3LxVG2zZtW2dl0zEhKtmuvzlhY3rVCcK
IMDMenIpHCh6zq03tLL8r1wSRp2bgdDxPBIbGr5kEKFgNQqkzQDE8B6m4bj5CpHRGSKF/TssHt2S
prqHBo2Mw7AVPmuzWLFPH7gfgqiKk32hMsLkjbZ9AXAOgvmBTW3I6PV47dCKp7WWdquacOrR6zoe
xiSx2rgHBaFA5RAi2w7OHt7eLvd/9u8LZNF1hMxpENFOfSdm2CyHt+ljsE52LM0MMDavhrnUQkMl
+Pga7V2po/s34aEu5VPqFowakJNXj94Zm/vWeYTF4729exqtJ4L5hXjVXt+WpO3/oFVXPNy1OICh
dzhiaahcaRXN8QwIGkz9WhjL8VqNve+W9xO0jOK9WnANESyqOJ857SUFIj9Fy6ACd0qsd+yAuX8q
hg+oKIqcFThAfGDoKZn1J85nUwi3zS5C/Z/QBMytwT1ME17ri7fO8Nlp916h9Kgr95v25OEh1Mzl
j18ZKwrmo2TXSN3bKRPb2OTQVkDYvJTGG+838M2v7M0COv3SDSg6Ebv3UbX8/xJo17ydgm/OsPI3
HElS+j/GC5QxWO01qdtfbBTFWY2v0whOg2iqhGVrgvEJETMeT1ggJTVcbqLo8cRyNqTS6PiEJss1
4ZFE9ZTG26ePZQKMCIpx8j7o/EkradOdVicniptNvaLwR8ftkVisSOCUYxsSs82lJQeByGUXk0tT
TebpFWzD8uNTusn6H7K1H9KjhO6AX5piTyKsKOyLiRBynuhxysIhXznByjy9VdJ74dYtjzcc9WR8
aA4+ksn5/q+Od5SZ44PnIG6q66uT42WyR2wWLyW7ePkqCkzntpy2B6+HdUHJ/L+UGwGQrzo3DDQF
mSM8bKBE/2g++0vxRhO7s+52/yJ3uRudvf4Z23vLFrV075nSGi4F7HBCtgU+x7Fv6DbbuoSc0f9V
ek+JMKL+3rglEwGxbtmnu64hcJJvLoHsRjyeI4i91gzU1YZ3RuClZAB9V3SofBZ5lBStPXwmw1w2
ieqg0wBUFrkit+erlu9McOTSrVcyE1CKVn/0tpoB1FLYv3HhYnIohbLERZk2dXI4mRvFi9f4Ez1l
UR8WSjoY2+Mab7py10S8Be9Gbu0EuXe34+j34MTFoo1tQQSBkOaNynHQ2aSITCDk937Cd/TVccNe
oEhHb+JKbHrZFwuKHQgrHsY5Ot44I0u9QnJUV5dk7WVgXeMqy/iMVU7OChQjS3k6v/0GnrgD6Y6p
CjaNeJQ8PQ4RDA91BYSqFAxo+ZnpcV66RKAZlUcQKJ9jFZPu7kELnpBtLHpBTh0fnilYobi//DOe
yZYPQSygQLZwp3MMJQRz171vUlM+lw0kF4IJ8jlC1XGt8YW5AIh7mLHz3FUrb2n8rvzg1GMm235d
jsNephr233SD+lTvCqwiFaEtro+kd9PjOPagbrofwZRJzM3kwR1z/X1Klmqvr0HeeKQWpLlqU8Wg
EokVRLniqPl1JA2/rIpZR/5Cj3zITDR5B9VXs+adGEzsIbSMyxCeIAenMQ5HIlv6Y6Hnx0Oisr2z
P/Bg4Cuq2G2ZCpQGTngquNkcZCLxjT1AqCc5YKMAUNadF1FuhlfQARfv6GnbtxkaaUQf85aASVZP
3LnPwaam11t1EimnFAgtuBEPbgQOG9TUMZl+3P8RCw493jqSu+WGKzGHCZHnpKKR9+0u5jumUXQh
CAevflfAEC/tBBzmw2DrAVHcQm3XCHC9zvNhziA9WTBP1Syp4jOj3o2IXs3Asc1eopYKdpCd1lUJ
GaUTvj4izgTPcQhP0+LM/FUhrzmSpYbmIwf05AK4AWBxtLOG+8/nNlxHIqwCYx2zeODtLjtugadS
MuySx+DMPoxI/YdI5xoH+oBSJikFah8meyh7LzH8H9lmdVFEW6xnHBDc533/QcGPRB9pLB5whF+l
FhVX611i6/cF9ijZWFu0/FJrN7zJZEzPurXWlQqoXC+VlAg4g4ASikovdGLpN1U4b4fJyQRL8/Nl
fSNSraW/2vqprCymN5CD58X7sMo/RN7yk5mtfOrrA3k5eP65eJqNlNuKJocEfjM61sQ1Ui21cPUl
PSb3HV8ErOfEPvDGECow2TIcfs2KxOuYfp/g+2D+bUeTszxpL5XYhsnqrj6gN/F6CB+HaG5yQY4S
G+zUP/0IDQqPYid4CZAkJDSuYstSSYf+Lpfn8cGL1wQnkW90FcdJQamfZWGVeZo4SYydz5DCSTNQ
+/Lb/+2FUffFhKk7xgr6aX23HhXX7rh/TLsIlgTMS/N1V+tfqABHv6aR0H1svaAQHrVAe89bnoPs
6u4LOxDB6QSenMutmR6daDqbHaNEoBfAUfa7NZ7QKz7Y0LIoxJqdKbpr1N4iVniSqAtIwa5Yv0tL
hGz8cNI9R9fJGQW0a2EUNrGcF+expoNx91fbA+Q11lQRmaXs5vprXqQS9Lk5qPWzKVB7KriThu84
6guLmL6RONhmld9wWcLhQpTnvtt4BE5uBB5g3AZ+mLQKHk3+eAExOXh+9CNEtGhF6hQNOdVERNiU
yxoQRUlVIq3qfRXz94f/1ksZvmSPDWUERPdswgoTCcTe/nvrI4HaSY+KLIGz4eIB4dtoI49KJOPv
gsEvBKepcepz+mMxNhBVJUHRYWd2TGKRKNTBQVSbXYe3VEQ7bOXPbUBVRVaUizVzMjrGqEHqn5kM
YJrS/yF39qMVbafxD1br+bz+ZqGKAyEpMA43VrkN0dx/aJbBDQ76GA3cBcz8BaaW4wqFnGnBDXED
g1/7xIGqokeQTr5p7KRLYt8UBCJXSqOU3vy2fkDRTAxKU99uW/eisaHpMBAfiyLYqMKWvPAoXYH/
Y9Cx4Qpbsk7o0PeMIhAqInorWhdHC7tX3JJvwWBkw4Uzw6kvIFVoCXBSQFp5t7ChUBliXftv2GcK
wRAAgld0o/IOztaLhR4ZMj+70jsur5Rh7uiLk8ugOrCseMriNicgfIwGd8MWz7WFIHaB1b0QL8qc
G1EcV1PNxLblJheNokAbubzsyXNMIYe3Xzi6e6MWQWEl1pJaHz9hgBv5lZGPgxJMc1GTZWlH5sZR
HGj2Np6DmOkrUWrw9IPYx0fnYEOm9cQ5IT7k57S/C+BiS+FC2XbD+LIHUHtUK8iua8ZQHWfLkktH
VH9uDz+uG1mKm4DfUMNbndOVUeh5I7F8Dsjcq15ZY6awyAIvG3ws4hBJaG5CtUvMHBx23VmEgxSa
7k/Q5GmvGgcf/8E9tmiTRarNYH8bGAEhwE4DlVDch1+ipNBCst/HMgr+PsRSgpRJbumFsdFHX8+X
oLD0ksOF4zJYtk8AUikIOY9v9WECW87hyqccNP7OqalCdwSkTej7/iiBFu6ajiu8vOkXKE9ag3AM
ZH4zHDnX5oZyHPIT7BD6ViwDxsrYpM81a/cY6o+aMh25918W+hncnEqwu5shQR7tkfH6qxwPZO7I
zHR/hhjqnQvlqHblC+3Hq41CdgtS6Q5+V/9ohgDte1f9vgWns/g8S7cdZ+yPHaZhDlIaUXyZcl9X
kS/UtQotXHDsFfaxv9j1wRvjub5iRo0L8AiB2OjBx2DH5wttJTzkTz98Hsu/CudH0c6XnzYR0Ioq
f//qQ/v1BMAxtOOrLuykPXsvIbxlB5lhFAOFNn2KLgXgIDdNyrE0HwokV88wFxbw8ADejRhbEgva
eZj+17krWpHQe2UKgw13nCjArobnwV/mQzuGE8QNlqeK1YGVOyxcd0NuEzUMbfrxtNfg9vxWATpk
68ZjzD2xdrjHHOCZjViSkxrpgsWOAvYyiZORKeG7msyjYq0B+7QJ4krt0MP9KW8TVGmmpXCOpWQb
LlYOWW7XHtXJWa/8MXt4ouDSAeJiwFMw0FhyM1hycuogq9bxI1RbxN+xEXq73fLCA0CCb/uLytEv
4XwGdxxfH/TMD4u2WeLgqv0BtHT7dWEcqARzPfFlFU3ME92nmuPO2MdGUZZ7MmZm3aLQf7jy87ST
/JKbtZVpUsxe9OwxXgzcL7Y8ieUoNzqOiJD2uYO2xBaYb2lUiltUsgyTG7Mbews4Mt7O/1aeypgX
T/rAkwOYhvyqa0i/fDKQngF/9QqmdcxMV/1GRnjzMweZ6tnxYXRP+kuDxFRoSVpgabZIUvCD/Cqm
2PBJF9WZ/wO52jmOBx1zXnUe1I5Hix0otew5TeCLlDysYX0/pOEsyqjR0+mFtyN6ZWLkkvsaTVXh
s8/KQ/Ps6x7NxR1lF3Vw9eqNOhXxQo0ZqPmJU1mVDn0BFvOnso5D/C8r0nqyOdYCbVK8PV0SwBUW
l9KSSlQuDx2d9y9117pDMdo7NNu7MRAMAOjwYTGxsOQO1cXUXfMrChKhGJdEyvwBuGYp12kOqDFd
BTUC8LHRQZDH2kTExxVLQFKhT4Xs5/aXQw1PCSINlGVpf8X2Xa4F259Pa9yqHDZvuk42nG+SJIrz
6f4e1gbINQ8od+ccaEk6lOJzwJMAVoJH1N1b6lRbBp+AFIXKuYqmzc6ZG3h7caT4CNA1x2W5o75b
PK8xbEtpOv8krAYHY+Ryu23Fn/413s7pzk+28+bWItkIU5Nav7HqeCeL354qCfVwjeLHnvQKDQTS
pBOpx5sB2l1KvsHjG5KDVgMqYbaObZ5IKSMWcTOyYOeB3Chdh0Q2LLT63HUxiruKVJ1MrCwtx3kf
YJye/lUYPAxGWlnx6gmnNNqOUlsCIDysFQNWszlfmlm7pGc+m3+kTb3IpNnj7k47dVtBWbJa0bL4
JsP/95vRC9knzCMG2+7WkOgxusFIG8cuZ0qiBN2cH8ILWA7FlDhgMbcC/QAX/zaPtYst/NDlmV06
X0Hks9baM9W1IHtpZdpN9s/Ky6tHclEcxttJ79Nm2AV+gsV9TUxL2hF4ZPfPEaGnj9tuJrMWPYVK
xfN9sYd4BAFR54aK8/R3kdBfAgl2lpCe6ubOwdZqilYmmha23yfMVCVPplahni9flJgg2BFYYp60
6Ag/luKfk/E1zT6OSqEbK+li6IhFVoVuaUC9y8SYIOoBd3/PcjUkNPPKgXdxnMA+mptZmcnTAVsX
iC14gHZfLNJ3dVFWceOMI4UFcPjIRxd8QrIFW3vhaN/cfUMta2IwzfKVq9Q2kJw7BIBPW/PB2Hm8
bCo7sDhHC9SjZNrbtieYaFEwRCZWQH5m5gG779BymZEIeXAoaWmEQSXTUvXcTCkPYPRIEM3Mb1pL
A21klNRcAz9kT0HoNiWo6q4SM7zgNgB/5R49OiRXL8mpOAZSqstdpyUGUYSVfYF3ELL3/m4r/Fed
nfydZ8SOYbIorFPmBPAzc3XAfED+xSdK2iLr0xArR3UlbbmwKVGfOFlfUVh/jKwE1kKUsRS/j9Ro
LVD6K3DibXgNjdZXJWALczpwhxRieridZKdfDHj3TCoPvcNayvmYp+48ngCI+wgswtCygBhQP8fY
Uo722V/zjdbhY1Zb1Rbaaz7mSJzhYXJYqL7hD54qL/1ZDqHtjz71rkfn69Col6HwXyYuI4K+wTbF
fmh1kb+duR5xpGvlHSRKLdSUOW1k8vozkMXvackQVIWB4QYlZuKWxKv+kWCoQyecUO5T60nwgsnr
wN6nWI6/U+Lv+jlIGHGuPIwAYMPGfuXjKbENaJ6uaL/zbaYW1G3yV3earl0k3A2NCs2xZtEUIy51
TCB6BQJVB0p1pHuC0/PGvn3b1Tifq+iSXmMOHW7z0UzHbz+fXxlq9e+4TOo6SVOG0nbcw7Y1OaeF
6GMDtusiXnXbZ7da7FoJw0eYuC+JBrq+WQfaPSHSt9t6wDSwoKsD1htKY2Tn2uKIzi8kEEggvvsG
YCXn4EHFddO5ipp5IyRaVQtTcD4NEPXX3YK9SFUkqal49Rd7InwNJHH/LfuFX8KZeTpB9nUIdupV
Drg+qK4H+DyQ5fBvosL1JwQNQOqGRvmOLxctIU7Z8YhoRl3F6gQDF1y6tTXxgghq5oLz9QYndCOI
6V4JQhaay9FoogrbxkKnwd6N6pBlXc94bCmUAw+UiqYBVd3Hn6A16o3+28nF/YasbaK7BOvLrZho
3fdv5EGWCFI6aMqj8dAi/QhiSjh9A5UnNsVmDWcuiS1Otk00k6kTAGm4zPHKtTw6IuOdjgoAMdLF
a7TScr/DyeA9MmV6771FashHdWggyXg0H24pph7bhk1ZovVHi57kU5rmyae03pqnLXqaysYruCUj
BE7I3Ch5F9NRBXryyqVFiiNVH5Sk+2gEcQ4TICQ4aQMoWJh1bzZDRcJxyWLYZ3reiD/r2rFIdS4u
Z7PNLdciOlZ4uqP6v8FvI167iey93qa8phWk12To+1LFc/Xg1xk5EhzTv3XIxQ6713nBOLfH4TBU
cvTNgdBsYf1IbBZno92cHXZwJGISSti9hzfSNNRLZmCnWwAMKPKzHL4fmv01yLSkd7Zb+WqzCRxu
YpPcC0Jsxe8SByunv9kVGqtxGEA2LCqHaLzN9k5MHzAq8rZvb/d3N52qN/v2afCJHBC7NINloVAy
4QIEWGttrR+lpjRzJiAjncctrSYBL4iZSGGueqgKD1bRCMnER0JwItO+oU+IzFc6FsFjICsvJxP3
3lFAXj7F+uYJDFw/LODpTxiPTZ+o68GDsgPioWdycouYl2p7u05HXPdn3ep72VnBygGNK830ItWL
03uxg52n5gZWWWhYAVYL3J0jmvKNvRrGsmcHTM96ulh18pkjxFQbzPkac/elOg8DgXVLFofyeUlb
3HQsLDEDbpd+p2J6dIYDKAGUXTwOnjzx4+eZ90ruF1l2GU6G+C3U96Ln7MH2bT4QKbRrvhjIBzBf
krsZMT+trVPi+2SWOsirlrSiXq4hWE5EQxfPYYOBnGfNawVOqDHUGD8BHd4ANLqmRyK71EchcS6d
1NjefiV5Waqxqz45Z8E3J4g4HwLe8PJ2zXO3zbNR5jMdb9vqxUQKu592zK14rgM6/ZOoDvlZ/XJc
duVtPPByU251TOUG6GKZ5R3UspFZ7881KKYgFD+eMqxbWoAzh6xTNAJgGVixE8YDLh+OqvbwZpv6
e0FR1qUglMGPjV+lOTHcvSGR+ufMtzveea/73ANVzv6yctgvz6Tiy4hgWYTaNu7OAGSL69FC4pS8
aThr6ESihv+P8nDegXcztXfi3UsvuNfxgoNlS/3zUN8ISbgMyTFHhhd+N1aEW4CAScI55Vudeu+E
T6kRZb4TGnEuKEaX7RvWNABpDDaIj0b/nh1uc7Cl1uBRlBLCnvThcrB3E6QJISpYDtgb0KtCNmrQ
YxT2p5Vyd/ggRhjDEPnRNAEFFFhN7xkatUfpBAy6m9hp7XO59/FI76QdusmzXzLmMn3anpcjMT8W
Ste/3DlCk5esrbbjq4Y/gbnLgM1xqeHUOHvI9O83AqbPgkaAzmbwB7KqpDvv6VY6eAoAp+FS4kUh
lmI1LbfQmhoRdlLEAwchnjW9he5CdX7yUNv4xxT/OaFZrF7BFfFNtCJNF9OTcjCugyklvsT9GDoD
RJVbRYDrxXi4rUXXPTHpSlaQ17kOz1mqimzmfvVerdIEQX2tG3fefutEh7dg6OOklzRFhZjEdSjx
EZoyzIPbcB6LfmeHVzJ5TEgSNkhEALPwR4UjjeVazeSymhxBlKfDc8jCZDP1NdfkZnWjto3SX+HX
6npp2lxyTQxiUDgr5DsiANmaCDGJuYH5456W0463FF/zLapMsWyM7LZVzujabm8rjv44n0F0MDGP
hOqt4lG19nymdRb1u+sSQreZEG5mMK/OHJuCMenEknCRDGxT+P1Rks6DEOjhTNSwX0lvPeWri9w8
sazUov+Fw8+oCtx4nJBkzIlqeyycvzGQRIQs18JSnnsBFkvmWscBKmx3XdGDhGKheP3Gjc8c/HCA
TT4KtsnIIFIYTiaBQAzHx6oLrj0eKHZN//Xn/KIDK6gtZ/kLSfQe5Il9OPfRY68uxfdA0CbLqUky
n5UMGTZ99fQYjF4F8V/353irLocXQdvdiqlHcQMrysFBK5E3ptc5KVVuk8I2NqH1R/fepRdczwpV
Ikd1s//kSeSnl4M3Et6cSIIOlI3YXdMdzkFetjk5gVbkpM1HP4SEf6Nxm4W1GESYsajgPShZT0Cc
xVo4pHAozFYl3+sxJv/YuLgTPqJEE0Yyi7yxpRjLCuNcwSqiPLYTyQXS1Qks0kvnjropL+B8AEf7
Mmkgc+jr6U97MCtT+7xOYMM7Pp3zGOECUJn4p1G4SYH5meZHwNMcB8XrhMCy5GQ5/zDf8YiSFbjh
WQFai6mpWvQheM7BG2nWywp8laPJ8BvrJwuarGEyXyCqDIl8dwqCN2BjLMz3dyG9itae32SyIzDf
8X8+ydfANkFSZDP8VWayjn0Oa4l5XwmcnU0+RiOB2ir/LLKyj7FUIQYQnuz8Fp+vafoskGnM9mpt
hHt6gwVmONzaPxw9AFGcZNmFt/bi/ObfuWrzGFlqj6N9aDROb7Oh9bVYQnzi288WYULJl5gb3fJK
RRDrpDMNiR/+JChU9wvVaedLpGw7Hfv8VA/7cFl9pRroTTkHsk+XBnAQdT0z1EeROYMn1MTpXCDX
wG14LGM1RUAewXPNzaLkTDTk6VrfcUkZfmrav9nv23mw+jwvou42vsS+xlr2WBx/4IG29PVS7eN6
Hay9jnQdWtcYKgUtvDtymrYZu/CM6YrdqsIwAJ7Vsxo7/WHah2YhB/QWdcZc87UKdw/TgJXQX/eW
85qcuKY61baKZZZ5XDt1lk7o1dhKLvhZl3DOFcq9O6givhVo7tC6Cqksj7/Vki+HHPW+0YvII3Mu
q0tfY6kdSxIvATXNpAu/nDs2S4LUsheCR0JXZFlheY7E8/eLZh2YERTnaGQRFMcQCX5/dGE6d0hY
ER2fFjdfUIe9f/IVFQPHU5ZZnRb9eXskm0ycBZ3R0Lf0tAp3zSPv9LczynPTdfxPtJgwkXKuH/OB
UWCdfua0lFihny/hSs7NnI0KWPg4YBnZpSUNWbnDjSNsY2ySqhcBXUdpyi6hWMMm57zgDojoCT/y
mbUDeoEiGyyeZoDSbveM4AaHscus61qlSa0z+QZYb4oE0tX7GGZzw4IABH2nnOJbZ6I0qVypGnQv
pcl3l+h27Wya7+WI/vpLpV1XMzeWMr1vzPUBO3YSV5SkCjJMz4hxbDolmplcDW+bFxbpVKgTpOhn
//1n3Weee88bRRf30Y3BsJKaH55AfmZ2HrqNz8kIR7/WukwtaC2aH0VFFEPjjYz2g7vw079wuOuq
hi1ulHusbelLL0TYt1Gypjm7/btFu+A8XIyzdzQs31Fr1qnjOn8m4r9LAxCScvMxNd0zUJlexaKw
IvVP++wkudH5EbymgSoaRgf9ak7Pjts1YZTPHBy3c51SpOJjQI8pssmtCOQ0JBryygmtc1ZXbhEK
s9NP5X0MiYQ2rgoQdSEdDfO+djgB33Rif0sizkZizZJwjPOj69RNoT42mJRa3reTkqGTPJf6Q5oj
meEDD1gmuNSXePKfHXWIlLnZNNyVRF4Y6ey/w8GFOoL2aBrDVY+0+rpzQ6bwNhYtXWm2oGLVMW4x
4eC41eCjGR6/vUEv2T31n4qHqrEz1ABleyNCkWJ7oN9DdCSSEwGIRg3iKUuTzl72hudMTNOxouD2
qmItZ2RfPtrBwc4WADBYRREw2L/MjKEazKJ0EvPkjCzAemr/gXXgLojO0d/Y2x0P77BghPEqcTjK
bqOawtGnp2J4p2x/v1lGF0eNk3dPOaqQAiDfY+MYTkfjQeH7NlLh2JIqNn3C0rI0sUOcVySc3q93
3GE3v6vuRj5skZrp1e1Y5q4yqJRPoRVCwZIhnCsubrzH0flYT2TQ2bsvc0pHPTOf/tpejJ2hsBwm
MeQKtjc9B0bZrU2q5PeH+uC+cvR1yzoVRNG2MEkyorYLCo2w+yV/8bRKyG9Izb5qHzMRbG1+JiGc
4kOg1OGyKjnTrrlLUQWli87JsL6nQFAXBYVN60GkPD5tS1yCPd3U3DaJQ0PtZP06DK8FFHyVsin2
L4Ye+MZ1VXI2jMCau24WnePAxbIWXhNYvzFP6eF53VaHT7sz9BaFU4XEPYf6Fk/0bTqcwtX0vLr4
JdNsIvdM1+CGZSARmTOdql++LIwGSkwx75NxfNDHeF8+wvkyig0KKOrlUMx8rNHFEY2we0QURTpc
QrQWcdYtu5bvTIPnmVeiIjBZwrz0L+0ubjXJVmp17Wp+t9MoVLNGtILzQItBIuQAQp3QkWqJku44
5LoqEcbl2vb6ilxiiE3pAAUHVn2SiB/GMXNiI7zb8sW6AJvUFOq4nWgisFxK2qgXeqYOUqwMWyXF
RIOdKq0FLg7HNb7zFkasJ4aXQuL81u0GIjAlQ1J+DqXiUufbf8LCvXBvRyjAtxCd/b7rQm16D0ui
tN72NQuWBB5fUuUQc1PsXXaojiDMvo5nwPDmsyk2s1XcO1S+JoA9lUFSK0dAlOf6tmY69mCwzSiz
HJE3Sxo3KDcbEAf3aaAKmoKuBtF78+NQ2UWmHvioTR5eBIf3rY0XVpjEjLrUwo0YekJd/CbfJeiP
adZnQv8sUrdtKs9sb5OMRmMK4eRb8ogGu+ECdbz0yxblwX21Chva3mcmdAhmC8HnzWJJRLz0bPH+
DF0iv0nibjXVoyyJGeESGGldnYGG3BKDk8fuQOGE/EQACQTzck0Gu8rh8cb+VGIkpWAHjTWPBC41
NkrgG/R8RqEhsiIPorjQtAm3o/IfR+DRnlHUTGeYhbs62wxLz2AxrBQ+NhQCIAITwsEWu9DhIqF2
KM6qCKfTrWCUZZ8eHUZTVgFNl5h7LpeWOACSogDsbHfQUZWqA1EhzccbuAwuHWY6riryOgcMeX8h
qbMhK2Q79yw2mMrOy1sEdwS3qdPmbIi1aKRW2wPydZF32OSnjYpostF25P4m7iAaQUVaiw1ikn64
a9iuy/HRTm8MdI0DhATUNbXyThe8GM4vSK/axdIcbHov7TAGbWD10NFLL0bGWXYL/BHoaL/03Y5x
9gQsFIQ42rgUsQ0WeEbSKXmyNlqHL54sy2CQ3IE/H3oOYN8+qxl7a/yZ9RN2BDW9WUI29nGOaKuF
vJUp13QsIRIJL9wAyrwRVMvgkZOlO0sf2FPAPg2QGltzHqRJ7MFodoga00J1yQ7e2m8tooJsA8dA
PCFKfP/TV8iA+F3dxshVoBk2C1JWTX/TXBSO8g6L6nIMzTNd5ddMf+0Grga0T5MFYqYlbFeFirpx
o18aOBUxbEtpV40Y8LKwevK61grLEfGp+jJupdwrKMF9p9t6gpGPC71ZxXAOkUIF5XxtJaqD+u8m
8xeERXBBmowItNkuub4O3muyCrGU/DXLaGvhSAFO5ljTp2/QDYMyhWeex0Pkpbdyb6abfqugzFSO
H3eiHvAnuRyaDmTWNJlAsSXnW4PcwRcc3+W8NunKbxiAklC1uFY9yt6fAh3X2ObvuOYeFDapz3QD
C1s0D/0F/rCO3pX1dbToxs+fTV84isZ8AjOL+V1TQLZ2fap3/fMPOUjx5u3KflQ8k/oQ/0skDK5s
R8GJoFu4gi79Vf3skwliwpccg65s/TQKMndvp2i0DWtw9nBBBduwvTjrxoOUxaithsKIFp8Ww+sh
phndgoUre0RWlEy34XoN+Mn0cXyh+w/YDfeU1Be8iD/8x7wytOMKI2qaGwotR7IkCwwbqJ6vM6M5
lhBHXtXrFFrFGFdLzPLVdsPsJMDVRON9ZZ/eWmmqSbTsofEO+mvh5j1Bqd+Q89CGQIfzFIVlc3DU
s0f3QTTo1fyvA4K6xzO/+KVt/oUW6FV1ebF8Jm03x9cTMw7BfIVwBbol399/DN7keaoBwQ+ikyac
Em0nast7ofAKX2s23kC62w9O559NIxH2x7tNr1gP/AsLS+yJCEIwAb2qwhCjw6GCbNPIuBC9h/GA
7OxU9+lsGU6TPVFZBWGBsoqnnG09eTo7ag3iDY+npHod8rHeB77qs3xP30lK+6V5RWSB8hMRfrds
sWN+ZrXZvoX/ADHYpturDa/YVFQsu8Vn2VT1/5WOC0xRvTcBoSLvAcvS51HtwrFacoTmcDLonIWq
8WSfPlETxyVfXGGvoqLOfsRohGa/Rt5xLDMRFFSIk/Fgdu3WYJkPYU0PKg7DnQ0DiUkivD8qgl3E
/USMc4nuB1RDoP2DDtKYETqxGFUz3unK0ES/TyTeuYUwYBEyJm5zpuk1sARzpu9LbIL1AGR1b9E3
jcGqG77GLaXwBqeZH/XTxaawr93B8vTuo6FuPtzDCASh8a5NTYy8dNXXSadCo/oE/HxAZuZxwIXv
1RWGWNk5AWOvTfToAj5V6xuxNUbsaJEisN/UeBk2H3dY8GPddnQsAaq2lKi7UQO1rFL+U6atWmbJ
8HJ1jlv529MmR7t8MpBw1JkRX8quozf+wKRPK9rLt/B8GqvYccPdj3EOWcJCnBxn6A4tWCO9HY6l
sAoyZ1ykMHYN3M6rgOWCbCP903UK3comt/w6Untck2IQVOxXmNNGtwA+Y9OD9yS0px1XRFGJky3t
2+jVNrZQfmrJH3Ao349swSZ+kZPhw2UX8FYrxwC7N+nDEzm2eKkK8wuSCEdII1MiUhONowUQKzy2
0KnjoIBWKBTMRPOdOdOtqAMPf59kK9dlWvLgmwTx4AgwsrG2dGXBXK1BuCTFq7W608edFeP/i9rW
3ERg/R07QHt8UMU4IHINOBY2OL4ujyDX4VK0LQYM24DmQyc6ivIA8AVn3m+xd6wxCATmfYQ1mDzI
Prtcd50doqsTPgYbDc3no2rxBEZgXwgB85PO8j0u9KW21pYn3YZeahe63dTU+5vXM2NG2uBmbADh
zHvSERSh7duFUglJTzlEY+HS9zCNU4KoxaT09H225MdOtQlk4V0XnAX1AcvdXLTIQ1RgZ5zP2rY2
59U8s0iLM3i9wX+2uMcrO2XmymYHF1O9TwFmC4FxfNrDOl6dxMb4a7p+JMIne7r5gZvxpEQWO/se
kI8sqISNFcv1QaL5g6w82L1Q3dvhr29S4dFirFno6HNpERvNh9Y0qbpUbcyc5D4ctxY6skX0vuF9
IcatY0aTLuQEwmkzS5Tpvd3qqzKDDAHI/P+6HMTkvtnfwA4HsVJFOCEOpl7VZEODDFL53wHZjw7F
ml7THHliwFyGJqbRty822DoRyQ12NLpUByt9Qz4KrtAoIex/2dGkHkuXsPDKiHLQOeghJS4D1L1Y
BX3dheoklLA/XGyvWfEiSkgtr5QKvf0SWZCowT4Ie2zWHUP6V4IfvQCp5WorVi3Jmoxpnjxw+nbs
5LCEHFLyeMJa5qqC07zefqxtgUAoFbb0Q75t8hLSPBhxB0cyX55Tdf5F9RBxoO9GYk/1hwlChzgs
zNAo6DsOY/YQxIknIUhJ9KO+aaf4HUEuSxn8gC8sOgSyxYM7BnmtpkfwLzQmn1on1V5Q6HI2aCvr
55M5G42pgmF4101HKs6/hkRz16pjj64FkBQnGqR3Nwj3TxjClc0XYxw8ELFXJE2FbabolkWNxxkh
M2PTWf9LfgIqOapx27/E2ktoyqrbV/ZqTobmeODCBV6Py6X2jkX6J+2p1omnnM1UC7wnxBPVBoMc
EuIJwFsIAxbk83n7OriER4bm2hieQWNaiOn9SC9aFhXmhARRR9cZAxNaOj/CSbFk7BzKH+7WIz1q
Vix2cal1nQk0i3Ix4ut0nn8SbUWxJkX5wpIuCYCxhH2OkKvZZ46yUxoVH7wSMJQFWg3Un1ab7kz0
EYlI4/x4sIoEHDF2NFc8COwYZg5UJSiigpxWidlOrnm9ewMa/qDYeBAqX3NJJCfXr77skJ+lpjUi
cOUpx1gCLN+C0gc9GUQ1HnTpagklnWLgnirxv1Jfuf/7Yt6r+HNB84TLWW9rKUxhrWP8bo6lgusE
Qhj0GQgBPNcBJ5xsjwLzETsbw4weW9ocazXvajKgJKkiZ3jVIzc9vt64rAA+xvdtwf+GNbUCR0tv
UiEpnDp9zj3xThDgxm8r2faGgO5+J8tLbDa9ir+7llpYqVwqWWKFwp1b0aTFHTMLjsgeyMauC19D
2hFMsZdEMBXfIP+I9BF6RSlQ8WS0vHKwJY/wxmwdb3gT0JXiBhwIe+OwZzDtPUsNBY7T8zpGRNID
zqe3qC4w795zCcn1alhiXbW/IESZK+hMOWNPesV0vMMNWup311xgLSwMBnNSKxZupGySQoPH8h+r
i0h0RJAjKJm9jVMUQsOqL0w9SP20CevG70Q/QbXA0RdHrhdg9Ls45MjizFykOj611mQ3ys03SY2Y
WX8+7Wt5SbSbcK62/QApfLTuEVw9Sh7InTFa7oVZgCCm/GDC3qQxeTUNZBccBwRyznij87g8bylh
o6+nIXZ9cWmWJTkLAAsqV3UbprB473HTKZL6aO1Y/WisqAmXZyQpKDwK/Qf0GqJNkNqNVRk71zXk
Gq9NxoZTy7ld18+3MRWHnSwORSiAZHf5Ki77CXzH6lVBjJAr8flXNvroxvUNMdxpslpcGHYZHnNV
7bVVRTw/WL6SoOR00i2mvNk7+1dfxArMVZcucPRWCPpiSurCJNLWLjqXJYVcCxzb/1gGDvpMor5T
/KecN0kaHc90v+QP7cMdMFD9DK3BBt80QlGhIJcF8KgyjxyVDLgUQlT6OhBQaHWrHJ21rwblLDKN
ImPzZI0RomRfGcqYdfjm9QylflS21v4wj8SCOcrqMLoU+/fqZvM9vPSzmZQEYIwVfOjSSfkHbxGb
FtaRZgtrGsOUcOySuapBLAZtLlG+hVCtF9SFHSRgzkUW76nmaix4A6wLT/FLgOoZScDXheOzNTOX
rTHI93vOcxhA7F7q3Sx+Wg1VhwjelWWUpQZiuNe39et2+dCX8tPOD6l/rNxExHPdSLN5cXuzCGHc
8ZGk310fGbLhs+LD2vwzPA8sYezN+6sVNnAp0rGU/tociMBdHfrb1VNwHTNGFD2brftgLg6kayyG
eJXRq4/97xjXwjm4z+NLFFwDN7kYYAtLDemdA42wUijnJgact5mbeF1JEor1kswI1JIwbZwJwHIl
m/2j52rzhhrCHlooCjIqj4JmDEN9kzT3j+zUssrs/uN/OYCh3NH89+TSBuDjRzITpXxy6Nzq3HNZ
KFIzZw85UiRDJo7/qIpeVVYZWYjPWpeIv6n6skikRk3d4RxN6rbCp6bc6IGqhGjBl973CeluDmDU
8KMj/qDcfUW4VyiVryYksg+MX6/EgaLmvEM97p16KLXU+w3yhdyWMuKw7zhLV3Eyo/Q+KzaOdPFu
iwpBLDOdhjTd8GAKN3UGL7Q1BndPHL42EHgbnyGve//p81XRD/wfeouXyTcuqc/oXdqolaWamDkY
3dOivdnRcB7WOTmOzQYke++ta91kgXunFtL+5GE+KQLxbLxILfcN6Y1IS2ETulZPk6zjSallHyuH
cEM+EVth3wVvPv/l6xlF+e596c+IsIhuIDT2h/jFhlqn2n/KJ7aFXQJfq8HXABmLf+NVRqiydOco
9qj6zoLX3LDUFr5AyXPWmEkCa231G5i4GXC7Vnte3GSv3QS+q6LCvrVawSP0bEP+t5c5lSTUfi0q
I3m+ryX9zF0BvfRk12hEBUpb3WVox+nICg/Qcc4iLINDG0/sJ5OTqg0T9NA/wDh2v3hi/XuIuced
7yDuzaOz+qmAuOTkdmb+3UrO8IWW0GSIUw33ZJM95glPHvS/P8Ek6UWKbI6DGsq3BXtfxDtZuCWi
svzj1aAtlRn+Q6GkG6S4oyZcqyA64S59dQoNDZ4Nkm72EMK9yZdG66QF0fl6fiWwUBO8yzE237q+
D2QBQ5iJYe3BGGhc4L7FxJPY8TWNF9e2jrB7LaVeId1fKM+zK84y66a6KPPTB+fDpZ9yyVrm348e
f4ijIPuMe0Whq5Yx3Tqu9qGyxJaqhrsNJHWWCR7In0erXK1MgT8jVGDAi54Gy5dMrGmXsLkaHztN
g4eT4gKIJ+BtzL7ZiyxAV7at7DeP2ODen0H1nzJahCT2VSJCf09MPlkpNyipHOCA+2I7SNfxdSH3
SlnDeDpUxNlnwyuXqcKD+4lYbEWTNAy053x2cGVIBTXZxE3UlAVT84EsdBcWoseFlFHykzH4+ATV
6OU8Os69C4zMKZIJdzTBUKCPwAwOfRKfpra4eqOBSeoE7gGf/uns5UIguh5v/ccu/HWONSA6GVjc
4YurE9JjJZw9eLXho5LOoPYPia4cFBM+e5FaaHOyxMOY3+GVdXmO5+73WTAEEUweWXXIBEZEjXvO
TlBrnp7jRbwoBYwdtfFgQLU/W6nGo7Q2uG0SFMyNAUstQzMYNicO5HU3rAT4RHgwiWm09qIKFUhF
nK3MSvXCIPnJMXsbhVVYIH6tcV0dYv9eR7m78y4rCLsPLlQzVTqO8WgSXo9c1bws2yXwFD3VlcFc
tfJ8wieDOraw4lmcOxmJEDXUhU9H7IhHCI7+4hF/aohmZ9+JdrqzTlklpVnEPTMDhIMpYGyBYzMm
ajZ3HMYIh+zeSOjc3FGnUsnfjjMCIdrimElSGo3QlUezyLog2i6khBHDC5u3b75eXFYsJa9iOcGB
dJjkiJgQQVHpr3LTP6U5pxOFj7QyKsMSDLpKofw0C03WSSXrojec5+XDN8wJs4/F7v12KmOz2v5r
TeCZCJxor4EFt2VP/z3iJkcf/ckAZu9mOU4CA2/8g4s/UpYBvGWQjVId2/jAU6g8tWOkjZ/KSBAB
pQW8TiSLkPZAseikfJGP88GesUvs8q4K9ySJWcLYaOmNAAslVjoGIFzNy7OqVbQ5Pd2/RRWe9sNw
cvQ2K54ypf+oG0W7DB3gIu2qUcNp8MEnj3yh4BHE58CGZxkemWtugcv9t/snZssLtcXf4lZv9Fu1
kDTBwdhHdOfK2wtkotFNOtPLACo5lZMV2uzUjvrzeN1wa4IR8Z8QX6PUf0JSSYmH28Gj7AxMYQiO
4FmsJ7hSUoekPzt7/VbZGycYfznQVmF7WcGg1WP2oldlLtjC5k6++voWYA2I9TCRrfiUki9LGA4z
MTh+pmDqaZrDFe9vTSSVxx5BN+/tqr/ZQtgpQ+amRBUxj8tNEuMr+z9iTzb7PnR/fy/82dYfWUnh
hr+fHPQ3qEedTuDN94TKjZFGODomzDRDacAZF6ClejjOo3mifHXcH6Zsb4zBpShVNxDCGuvudG9g
7YkumhfoN/6L+wXLWddVP+sCmS3l2PNvK89tV0I8ebSfSlxeNy7NqECkVV3Q7Ygm4raFPUarcZOz
OpCq5AYo7rmjeSRfgEGLKAUusmODQW9e3934tNB3e8tAEibJNntjuWjKf54bTnM4ysJvO2BqY02a
HkqRrosTW9FxqSLNXNmuskfJba7umgfXQY9iGXA5wHIuhEnd4z9EeAJaDdfLwN6CGVvOTi89Ilms
PVF97fxEOG6ls+5GluwI18QhEBkBBIVb0QgIF9NMIer7TXd8iFoicY3wXD5hP7LNCoZBmWJRLcfa
bENdmQ+XXcR00FObegoR0C+Ia2E6WTfDnXWJBa/IoF7kbj8AVfRwPk7VORkiQlvs+zIwbtLC/o7U
Lq5Aa2cxNBycPKz45q6kw4qTrhlyXcS6QlxxmAaCGC8Yd7CeZt5n+X0O2lhDWQ39YVqA1wMDXiwO
YB3aMIwt0PFopbKwC41n1ZGoXqPcVwuoAjTcALWGWh7G7soxNjQO3tSfOdbbdvliDOoiyjDIlFVH
woG9/7G0gIleJVUNFbICXs2ZBJjSnDfL8SFTpvoqOn1OesANfBGh3UmkAuZMQes8I5Pw8etvNFQM
rZORS25SEWANYHTPVwmTPJHpySAtmo6VZWhf0dx/x+uzZT9Dwz0j8Ideb0hpXABNuD77psbJhdde
RgjTPxrE7C3PWG3oC9KsSJ2ClBkMpdTVVjJjbcuvmobN9dj4ebz1KMnFuWkqM647ruWuFijWS++w
kloonFcXog55mxtHS3avEZh0D6lbj7irYSEfhQC1sBw4hFGMJXr1hkW/cqRL/GtK8eSVk03dAiQJ
utvi4ssVX3HHJ76ngIgETv5Hc/J3NtNaGvJ0QYNvCA7hbDawTYmK3SttIBS+vPwn8jO9URHvm+ZT
CbbmgnJh3ZuxvB8meecDx75S7pU8UILJ7bmwi0EAyCaT9cri8IIObx+u2ru7bNIDYmQIuoaZJPq5
iJU4w0BXhTRyLecwBA+kq2Pj8HsvIk+mVRR7jc3IHBTEAZU1xJ+0Ga7Sj+vafMWjRx3qayz73X5u
5Bcguvf/0hoC7WraAueAuO3ZmBgIAPmPf+aqxFpSYoSpYZJvfNixGvMH3HCZg/eZK80m5J7DbLVe
jXBtHF4bTZYlHt+Xcj7piRYuqzeyISiYHwlX7+NzIQnT7C7i3wNsdcU7vJLWzW9zlERR36p4crvM
tw69rLl6uPz/ELOsxUxZnchSoTT51PcMlBJ7GnjHcG2i6KHa3iBNYSyVcMjHx3kwdHrum7tAt817
hRKxg9BdaIH+17Q0EQLh8yHlZynkLUhQLiRP8anmc1UUZ/DMaVs5BOmKTjdPnMKhz/ZiIZUBfkz8
BB2lmu4DxAShbSzD543Amw54GyJhT6mcpJCamawLTURr5iVz18zCjF/d71dxBwfqWAA1I0UOUTJR
PqQ4v2fTTd/N1UmK/4VFBPhvdNyY76YbTIUIltbBEY6IW/1DeJSAbrH9EcgeMpERxKZwaT/9/jCG
QFsQmIb9R2dNx/o0Hi1lcRhCO0VKZ1wksRGA2GcZxIxXwhMEqN3o2Je/xkJ8bWgWd5hE+rgvq01T
aixSUzpqLJ14RwN08oN1wLOpxMj+Ne7n0mpAwM+xDY6saNp++GVVVoojKnDU0GSjavREuIsaEAy4
D9PoR2ekwXXAdNTV9Ex0X6sQzPNe4lTkVsCTw3uj0KvBHLCM11bX3vJ2H0nvgRcVX7U224GOKULc
opw2fkpFuMFYHL/sqq+2xZUPh611hRHXcUZb9UH+5Ylp1ft5zY0J3IbcWRujTDuC5jTCcuIS5h+E
PEVuhUNWEiRPz2aAU4IytdV1ALG3m8vhqoWEZwW+CntaejZm4KujwOTUv5jnbDntPk+KatWf1SL/
4m50yEEuG993xypA0uArlzTOYgZxFb4bFb7BMIw16KPZKh9LDwOyF8jVMgm322EoUriDbID/VQqk
Vz0wjFZaqFYcFeGJx/Gzjh9/3E/8VMHl5B7noTcwwQqLzN3FsnCWhJGtcRXKGDr3c5Zr+blRmrBO
8b5BIRg+lW5XIRokRa3KLJ6aPOMJeC5TLV7781H5wU2w332hhWhFRlkCsBXfpXnZotBUxb6aLwwD
1pV8vuqlKtAYdhn6dQR7uEiUrVNVXJgrlZ+BxSjcTKwVvcYdnWK5kevVDxE9jrtsjRIJQUZkIsXR
JdbueJdavR0CVDZkzTVNvpZHqNXKy5Mtf/rlnNEQ4sruZT4LOKB/WMszzjvYYc/W/GfwRUrkCi3C
JnfEY9GsPp/DNF6et/nIlgcJKiAA4OswglQ7iMY3PgKiBDcpsGPLY0b70hUe5UPuFtVuEWO51YN4
5+5lqU6mx3AWZnNlkmLlPlq7Cb29uPMotErcDPK9+QyOsBjeWpEeaGl/glrXWJy41H/yXaXY9BTk
HIKOscZOW3T74Z9v5SlIk4RIX09JiVuUKBzgSHDreLUrZIusTQ+JfGejAReuUEenOmaS+dmw5j1Q
J0hOsDF3eY4CBcCaFA79wuvAl/sagK6xHSiZyKJIlmV1irNHDSMhmoa4MC6eVdBEmwP5Iq4YlPg8
qP0uSpyGf6py0Dcay3tv8wnpGoQ0XX6FaJ21f3IoOBdwRoThU/iW9skMbJ+9d55P0bjVfZeS9ctC
yGvG48+5FlP2eFPo1MZcJJpTai3Z/GjDROIVfNdihGVdWGNxkFVbx0Q3heclK259DXUU/xOtIeIG
oxUOZBNnyzuiVeGs1RMecX8+Ln39Zg6F1m1taslsqhOI5YIFH1PExdm41uL7PUUZ/xOCp4asqU8j
k1VB3fR+lDAefiq1nELhQXqwMW7EEEotmUfny5F28ueps2GdiG+mgKA97IdeXThgCBW7ezRJCTEe
LYJeaP1wZMlMr3r0CwmfQDW0qUXVztq9+ZJLAeomtOsdi6hFvytYMJbVl1YUajGVfzTsXGQoZEXR
Eu/Wu5sk6z/88rkd9hMvw0jBbi1NHloFt8Mb4jFQz4Mo7T7V9MnVfORIgUPdKCiYiCV4hYBY9Uvq
k1HT2wt98Uwt5H2L0TvnMksgQcQGZSPwlng/D0x2mtIvduyu/psQdYlSKZ0KmSG1e/h9zbwpm2ll
k+4whWsiLZ1KufKyKyenYIuyzHAbv1nEptfoupyGiiQ0i2dBcRisS+X7+cMNT+hjJDxhAGTrkHsQ
JUr+YkZEtLheXjD+gtHbg5LE3VZlTITwjVwGyCwvLOYLZnm8B4orQZ2Dm6iGHEtBP3EJqSnRVCoX
T30QVjmdL7gyPdSbnswppa6muIbfOd0dVx3nBVOV3Q9f5Zx3cqLbQ1yGaHVX7KnWFFqL+wxrsyDS
9eGujzGvdhMfMbtEX+hVQ+3+KYoOd9jufV3qz5/OlUL2eS0ALXRkYtHCHPU3IZnR0TOnO/GytUub
N2r0WwTpn4oi4SWUoxHg1OVN4aZInRWtn8Ro9dmwugq56rgId/orxQdqIu01z39RK82LrRmRt41O
4qQjuIRIndDXiOQchOACdXH9KWrbOX8OobQYut8gVv7iTUEpNSXK8RsKxH3U3QN9B+TGAA/ts2qM
HXki5fc42hMh0VVRW2g2xIRQI2/h/yQ2U/XjZTkKO2AzybO2HJCQMVTrPterybdkF5mhkxMYZde+
XVqBziNZhjTieyWFnbCJ7pEUz/DqqKZmLjZEMn5PYxoOjrqJOW45m4Smexym2R2dwdda+QSiSF8S
HeC49hD4gUc31OYz4qjsOEX23sT2Voy04CvLkrlEKgEm09MaJ2LbUAFwIT5LzsXHMIKVdcw+Zlmp
ndUJY8bA2UusmsAyHbuiBQVZ0spYRhlJtGfbQrCDzZlmJI8jP3/6NQCY4TvaKB/0uWUlzqE35Aez
nXAK9EyxxxLtojVLqVERVkh+vDZ59QU5cbNuNNZ7DBWjPS0d6HRXZi7WTqvT9xnj4FS1zWjpandu
saKMxuAbj7Jb3vQLmRcFK5SFlgNesPcQyqVHg0DJDOofVbu0mBDi/Vh05gXYQqKvUpaimYA24EKd
tA6+xn7phXRpWXJMbdaZFx3de9n+HndCivswqvdVasmTqabSbDxZecgnMh0vPimKxaPHW/6hZFKu
74EaFQH0DJ1+yF2xk8gZa3RBadbi+Kyk669wUBKtJV3Tc11HjZr4P/ljd7rZPiV+U7uQN51e5hgA
wN+fK4FQ/qr2kVP+N5NKf1FJCURwKsbfp4AxJvt7kE2CvkhbNv3QD1cQ+GCEsEgBffE07YDgGjMb
KtXvUV6oU7jSti+nr0SZfoZ7923/Mxa0SJCtogHRLz2LSquaRRd+8vGgoK99RxKHxvUaK8XQlnWn
zYkd42mpZH/jPXeeqPQH8IGseXnvtUwxMD/yafZW0uEW3AakLbuQf6z01MGvLylUgYchRpP3DdnX
Up8WXXtYlkfCQV69AufJxYD8szHsr+QkpRvv6tQIy4vAL09iyItsof+SnW9UXY17vuG9damPJiue
Gpr90zLYMc+3aeFKH1A/+iM9iAinqPi88xnFKD0MqatYXrXoKHTSFtOpBJgijVrlhQQqDLNhAdjM
JZl7i7e4QwYGJ81HgRpq3wt0QeqkED8809P8/V3ZX7p81gcPHAFQA0ePzD1OQMUi2d8dJbNDRbrk
6XYEcgw5OXHop55+035s8L0ywiKmpwj/nDiK4B9EMYdz6OJ4n0j9O42TrtD4P4aajpejpb4pmmYq
od4YjOaZ+UEjgvjOpMIZ/s/oYSpXSq11xL/W1+LwWIz6miBzvljp2EH3jvMMlTrwVv/QlJ0G4dKo
ldqkcdyLhow7pRfzKAO1Pj+YhEqRPtbxO5loWdW8rIWWiTvh00+hbQR0pQcuavyc3gYqIUS1Xyxh
r4fwKdzGY+EUIiJRf3tOfWEMCWqMjx6bNpE1A6BueHN4R3g68RiwJ76bk00Ati+/u6U3ew4ifgfj
LCETMJTqbOQs7bX5LN8imq6ecCLnfGbc4Gzuhb9FD6k6E97UDE31jMuBSjVVC2pwVjYeOGhc3/ao
dcmWTUrZRIto3YqVRt+lwCmCaLOGOJtWUQ7FNAfXn2VBOGJ9P/7AYZMjj7XnaxGTDuQlsEWxrSsi
vwdRr+qysTYUTiTTJQd9LahmlShxaYlQKdPklv+Qm80fLI14I7CHq+lV2k/deWw1LBIfX+6NtO1R
n+q2vKklXPFByOX4kTZHBNAPcyngD8T8jhLSd8SO0Gp8a9skLw8arGDxcYQy5BOXv1vOKkj0gN4g
IKz4JYn3RLXg/WCHnMbp5pCsiK8RMNLRbcmRP6WFEonI+SWhHUx7B/daPvvpyXt8ZJcTNaqFtdqz
mZPDGPvn+hQ2z+HJCe95or9eHbXmEh9b/zpBCpM/TXa/olABxCgLlNs58tvobW2DdAgJWrQZ96Hc
SGdBeWnXDH94H4ydeaCOId3OLh6rPKj5UGOTD47PudSVLPo9hVeL0BakldREM9y38BYjy+zWSu06
brDLZZvyW/+sZBCs1PT/0EoJRFLl4t/BRY+MCLzDkEdSloUai82Makqm0UdQxbr8JkqlWrY6ynf4
z2DvHw59tbSWMP7uBXpRj/1r7iClSudU2da/rD2U3ngVfZFeLOg9R6IEpLnaWfVKOrXkqSsdOTu4
v14XxRnWCJnNRvLAhCfRl/XYN0cByu/KjV2TMX1Zm0SAA6oPJkazOQUAok4EAHzj7braZbLxusMf
eiLLA+KdzPdKnfTur6oQIRELZ42u5SluXZXiTtBTVuSbIsdYeEY5YCGxXYrcBaXaioLzyW8nJ1uN
xAAiFp0L3DCKs12JkwNczBFwX3++0ZdXrKCYFGulnWE9f8o7LMDJQs+0cgVin2obcXkjIfdYGT2n
L5OJytJI4j99yBdZ1/SJ7RpQ6hKU6hwokQWBGFZYeYkV39STonsmNMvcIhmDAgK4tQ5t02XapnpE
zDyDVtyjbsgeKJe9d7dPwCYHDnbrage8pGEysuUkJlIksZIq+QEGzYs1gL9Ml39/+EU1i8CtLXYl
f1JMraoAQIQstkDMUrvVWJh/fO39SoHCu76R8qOPehwzuUO5g7BoPkENpl31/snwl5FcZNNLRBfJ
leGdJ8Hd8gbuAXwb2BL9sMP+NyP/ZjpbTtX0ZPPs5/XqdiLuVHKzDaZhU7QmxpqieX0eguo+UGvb
464MB2eAONqjtwjzhBxvU5RBjLe+q0t7KIpmW6uGQclMLwAgQTYQg0lkXNq1jJ2j3VgkGLT0o3Uc
cEMrIMDafKQMCNMw/fhceJmNE/h51BM6+7OEcpzF29ua2M2B3UHoNzGp5ZhA23WMt/4gf/xtcOZ9
aukshoGl0MMVTkVQN3nacED/Hqc3bD8QBJUjhOBvzP1DIUJ4p9Tgi3ChTfgfkSHHNDx/7hdRMO2j
Psjn71E7kzGPsId9IW1iaKldVuVxP3xwT2nrD8bkO1Ec2RWJrudfwTZeoFbOViw3FrloL9JekUJ4
K5YpqWQAvwfUBx6HPOB/gEzALfp26vPRMB4h06QN3s2NpQ89gD2P7tLalTJpY/zAeQWQB8QCumiY
FvbDEFAuVoUwNFQyi+Ael2mMaNmLzqT8DdTF0Q0zpFxLwtmG5HL8k5dHTIJFfjrswS8XSCXIdNVZ
HVdxNQxfMHMAc25JWA1G6vDPTwA4Rpj7JhKalNCTXrYx2eoanLQVXCjrlRcDmQuW9CNX8/9Beu9w
uSECtakxmhSdOow04DIV4sTAkJLXZJCXQMNGdhbbBeb0kcWtLBbbyC3ULQCxpehsf1sB/hKuYBCq
pGsUwgTm2PHDoaJ6ZZ6GTCWbBWN0J8CBBJoSA7OBg6XWSXsXtuXUYfyIdIPEzRnhHqx8+tuk6O5X
o44KFn0mnS4PRbrsazuQ0V2D0q8ve5GlsS/m7vdPU2LNY7RvQacPOktqWq7lfi9eB3eqtU2jMZ2U
V6LyUgx15gWxQ5PFqIbLIpLGXgcb+ICIrIIGKUuef0oou4HUW3Wacb4R50nK4wdWTDvaz/Wc5hyJ
efFOGCta9Acte4Zikt9ZgNDU9AIfmcQmKRWOYc01ohOYGqwTkKMTFWIgujbAbjX0g4LiBr7o3MqR
Otze+PjVGiktv0Asi9bvzQYQeCYKgvhKk2X0mVeysNzzaBpAs21FGLCOe6S87V8dQ24fstEnPrPz
ctkylCsQD+mn7qQWy/hzllyrYHad2TJnjDrL4rnyVaSGrdBuuCI8g6cbmN+jtwABjGMorqJdSJj2
GIvisMVF2TDGuQPh4DuNkQh2D8cpuZXXDlHCM+ZmYjfVq1be76TswhHg5RskI3LyZlj3Lw9YaplE
PB4fqNk6rJpKaHE+nLigbqwJwz6jixDczbSuUl7paXsPkAI3QFQpJNcXnGqkS725bzOF4Mdn5cVP
6CRkSIb/Q3AxZHiwEGWSPlcddRWDl4JBGrKIV37zKKScyQA2jQ3Jvbe/f7xonKA+x49j0WOofBU8
sIZlRjiYy4VWwBC//9csQU0uiN8jqKC3jv9yIc+f/t7JhtowwpkCvjhgEbaZuGoJxl0VNsxxuY2u
zadNQJJYxx1mauxRVSLUtfdFyvTQlOVEJqJWdcuRraAjWUtFiLDIUw19oknXjUyM+FZ2ZHRBH/BY
pUaR87GE+zMGHro7AKiRaRzB0DHbdrSg4hgkxERmGxcBRPuXRAmQNaPGtHERuTwBeQiCBDZYj0p+
eMGNsRkt0cldsYq/7kp1FmPHPIP6E2HpjW5niYbSgdihPl+rHFR+LjqNyolF4ot4fogTFZsplh+q
T/Z9wqrxK23QzPql99BwIQ9Bj/KzTpcBcutX6XloIMdKCI+kSAPmFpXGhJRloE70h4oqF7pYFuU5
1fw/tE7GTXD09N4eYp7uzYqqh40/SE87nBs+wvX7AgNqjWwrxdXEgxbaIx6iypDVlkJnxFmjjCOY
N39cNBrQXiTnlHwLZ0bEAoXjkmYrOpR4Zv88th/GbgJCycE+gDOmI8ZDXrQ5yzq9xzM8YxCgRLUx
RNL025S2zbeZ3dr4HsUazu6qgDUDj6xoN+jli82BmlY4+SHSCTg8fnLgbkpeh0UyAPUX49jcTq3c
M30x2PE3IMfkWU/WKIzuhCc5TkrSEdrDsthbDOKrpGmpmzp7Hy+zG12rPdwdpc3A+TyiQ5FWkjuV
03JXL/tJaY0u7d9T/4fC2ObchV4qzvBGakXlkW00R18x7jzldFAs0kcua9q1LOI6VtyrV9P9PXDa
SgOVSHwt5Hd1CpYtT5nRsFepiC46KUJluF4VqPdgouw6yagyiQe1PccAQcg4ByU2T1Sk24xMcw9i
rCSBG5OUIvKa4ecYilSTMlJoqa/AxEcNta2vH60XKUAxETzbfvo+NWjVLY4kyfCbzMQuC3TafdOD
nhOzP1I99F91U4kWWRQCqsaWCCRWs13gFTCaXDzWY4XiajoChAqvZHpbgdh0nx3h+Tc5K5sutzXu
DL5ID9G1AhSSxukH2Teb6K3hqgmDeJiybpQz+cSqRujPRlecByApwDkizYoAaR+fWwkucMSX0LMD
lIqDCKDojyzk+hc1wnqCspLFJuDRnwhJ/8FbC+Yi8T34cYPZ7YcTqW/43tK44g85J/uhW4jnGi5Y
1Y1vJIY4TaYeooAs5U7QUV7/f5xft34qvcNNN40JMkw5rDgq3YeiwqhIOK1BQADagiyjuUQETWQ8
lamUHpHdCMgZjItmqwjcQmWqJkGa9ZSTlZCqzMPrZ688SmeMCkzRcr+vz4hUBQ/um4Vzxv+goF9j
f5i49zwEHFLu+pxGBwkR8/jRTQW0gPdvTSZ+HNgnWSg4wvt50zxV8t86fHBR1fA/2fWgLDJl2qBH
EdwcoYyNN7nJm71YjAHO1ZDz4+YzezY4Ru7kWdbmDXpI2T5rNZk/cnptFRjdn1ZwDEzCr4echZJI
9FJF/iKHHRjREYAtMnwqWuRNIcrnhAWonDMTKsyoAcvGgyvvlqcQTmN+E00N6cuVyvgJOtvY/cmb
pXt7rki8obNZkC7CfZTtAERNVIBzA3q7oOEKDm8HzjiZem7087nxLABnW3cLXjf8TUnyAXaLAE0T
pYFwXloRVfBmptPKZocCPLFuzEi4UKiuAGI2dY6mHoLnyeI/HWJ77eZjmb9nLWJBXbBdtbJjSrGB
fxDeR4Ld+/ehUXfe9Gfgc44Ap9h48YrP8PWCeKZTA5I6iGs5qvx9cLMQhutEn3GTAPSBsruA+kZ3
Dsw1fGEKR8uNHIGAphIICConXYy+Gn8Ld1Hr5gAfDe1DWhgRnQXOmB3+85jWoaGoduaY/KOTMsTM
ortgxa3UM+Q03ObN8T/OyXzo/PBD4I0IKzIAYuJT1iMRonULVoee7Di0NJUU04sXWQD53ss+r+KT
VrbaS6c8UObP7bABgfW3839uq5pYwiY8v78ovb4CMynyO8+ywZ+Q/qwZOFqUBQx9SUUcU2/DmCYw
woNTNDqtv97AY9d6j2hkVml09AzMI1cRTEGwGh6oKjKSJQOkyUvTJnOyz/H5l0a5rqJBYBjlevU6
A7bqeDip+AxKuEIyni6+5yF4D/1HvHPVPX2hvY6cN4fDtaB9eZrMUFX+qYbc1eEUuTOmTEm5aavV
gcdaCyWCgOvaVEVNOwoaBZTSYdj/uMLOujJBfPmPLwcSWYvw7w5bZOvusK+NA6cspNq2x50cZBDE
1qxH6gz+Ybe17PDetMdlNXHUgzxAfH3iCRbigHLaJ+B/IljToxPv/4RVa77B2EZbVeG4N66c6nMU
evliq3WBvGuwTVM3CGY8XO2iO8IHNoLG707XvjFZUaO8zc6F/cgfcCs+uRkSxuoNxr25xEEElzXn
yTY2dnIb5NPgGWKEPJBlaNFnOvBNNsDvajbgpJ/yyFkne6YvKS+WFB/mc2J/6ybFIFOv96MmMwNl
ev1tLD58+SMyyQQxVstn2q7m3DCVg1dFnIm3CssE2ph4pjkJ0axH5SZqYbNb0ira1UCINyrPmryx
j5c8Jk4giTLM9uD0i5miyhWfZFSTSKFg6hXdlE+TbItwea/UYnEXSnyGkwpadYycfqQyNTItTJQS
w3ju51PmES+PWbdyYCct0mJgBgPX2yb43Y3dZlkos1yits8yi4RMuSW0g/NSfWNQAiixJXjvNCg/
HFru8pw3/80MGKWgjwCBFqof1Z0nGYsDoxEfye3jdy9A/mVRQ2qYuHFDw34zBhTC7UMktE3R+y6S
6XTQU3f25lR/JA33bgB1YnkJwq5/NO9VygHLUBvZFyxYP8JjlvnbCnVnOd6ZChhG0VR1UDmJ6TUp
o7RfJIeCIY7Io2LEJ7ABy/dE0bth0yGZcVW6WVql19nCk/d+psGdOvMIsqn0mv3wOQpQLDhKUlIj
GbYbg5n32D0nsclRwc7omXSwQvHxRgG/5q8/yQaVH+v+2uGBsUpBPUoU6zbRT+ySAi2An96Lq7XY
kmASz+rS3jqlBvpgmdbjn4TxsKcRi6yoJj7ZmVJEYZGmv/8titPMbcpfDY8Aee3HWR3ZP2SklfYt
t6FBRiDJvvG+yrwhHeMzqSzJeHnHJE33kX2WUNLPsXrbY+b++Y9dKvV2QNtqVP91BijQ3reR5frJ
NcW6H7QeF+JeS9tD76JjUgHxlJ//M5iLSCqMlIAxUaig9hnhQrNWUmXnOHfAVQYCEZu3ogQWRkUG
NvtIWJmle2sUHYZDHGiGlKLO0FmFrlW/5HqL18clEt4WfE92xBZ/Kly2oILfl5ibR9/LH4f/cB66
j4fG+nUtDR2kF2tvOqKOFc3qWTuuM536+PH6EZA/KViJjFAnPZlGJUDiopZBDxCDi9Fif4D1u3Fe
EdXLKPSFdba7Gl2PFucbMmQofnH1lLGGw2b/LcQG6hI6uH5qbeUdDYbtLpiNUo68RNrTiZNcT8eG
k/GnPq3Jm1DV0ts+oUvZdmjkW6jhjujUDZtbgDhnpl3dmB75JPVCIG/bEt4B06nikY4kWwQEaAXu
TWPWqGCD0K8uSVPdKtMREeAT7TG6ltStnMDqtOCnRt9c8Mho84DPyPbj3Yuj6AfP0gUcxroUf+sw
G6e85Kib5rTdYXGRS7oK9Meli5ar+fY0dJw60Hq1kS+ACMwNOoeaIf8bCo1BJNdPZobdMwMkS+A+
dRGQ+8AoEcXSEjdXXhGKKit6gAMrWGWWLNy6sQsAbs0MVeZjvky9pzn28D/ybxQ/Njt9FRR09G3z
ru1Nsq/Ctn/jdVU522Lk88IyrEcmL3SNIq/Wxu2lC0mLroWvXQVQLmx1levX1crf74po76luGhSb
5EI809U7itQgJstYmku9IXcnhpJUDN4KzMDHyCMrNXIG9ihwOG/5AbuJYGweJ75dzB3ufhVaBJ1E
dQb+8kYHOc7vTKGaRwtde/NMOCh+12A8uHkoLU3LEocmy3f4fBH5FI7KoCDOPWNhJAWpQWsfi1XA
89URQftXArpbSsd9bsAdQIGaTDZ0s9l2WNaRQ3FD5K3iC/4Qsgs3xkE7/U0Mrro+fU1my6709UCv
gZ1Xr7EC2E7Xop6iyigLFtJ6gRl70bpWTADvNj5LRUzW9bQtnGsiN+6ahZ2bascaq93oNcpnwtNE
B6YAltf/vzSxmpRfp9fNTiDjyD6Qqu8pC19u9bY1zAKosehaaLqfen48d+Fn6fNF69woiOGI3wG/
JpYnt0ePSs8GChbZCDZLRXyI9a8MQoVAkjo7PQ0hlzNdW4wHB5zXmZVxIrS/3yQSGC6t8UnonvnK
guEUbbeSsE/2Mr2t8Zm/yxJ3D81HxKWFqXoRqyr0ghpUeDnKRaNztdXTQnCZxbJsVFsDT4AZYlRS
ZNf5yecejZlZla/AlcXur1E8X9XRc7pcu6x5QvNTTZLuB220Z6mp4UrgBGrxkqupv2vc8ZtHcAUF
jab0dEcoXlE/74QKlyyJQepJv8XtMWWQLILcKkqB1N8Y/sBCsJefNdHJbWmV2M9h8zaIN7KMGq0U
Z/2ejlEjTKcsZAErANDk/R5/F5oy7p9DBUkRk9u8DyHKpIo3kiKSA5+X1zV+NOiJ/PXmHcflRpkx
eoG2gZz7X4gPNRr2muYHqhD4AQZgYfyeI7U3Cnb3LZfRmZC4AEGtM39p3Jppkub28YcCBmKWmKia
SigN1g4MtmJ7QHRVzXzO1lDoLENUeKMFmuQfgWK1Dg+ciL9Wv9dbjDH2VZB8/4Z7jn8N/fNRyng3
hgUDy/K/9FWv3rWN/I61lkuaxwoPpL7aAO7y0XH7wxaJCwGqFdkSohbUxYt7WairqNTkuWH2DMI9
Ak2zOiz9+zAGGXtC/puQhFAdNRipaVpEGvH4t1clpp/yn43otykMP0fhDc6eatDKUHl9v80p6vFy
hvaLa7ObqOys7SasVjsJVzQxfnbNdK9M327JEWW47iNbsOV9jnvUthE/4ss3/1U4gmbYBXk87svj
dgMjL7wfcvv2FNgdWImYp2IUJR+HaH2+jI2EhLWGiKJnyz9NrKwpQ8Gv2vqjdwu0///LZcV3ArJw
73HrIfUxHe3Rk1dRvyCrxLkDsEHEd6jNZEwXSmrsPnaMuDe82E8kfdiz//XGEaPgJuJp6n+wgU+k
WtKcljBeQ7PSZMOw5V27WJhT9iVmjkwtu+rZAI+1soX8zu8dDGZ0hNnAPuWAVyaKTzi2ZDh1vLh2
/RtwcJHzOgdvVWqtHA5Ad0imExCDkvEsedZ1MUIMO+f6J+dMeAeRMeCjahBHhylrr4e5El9wjdVG
qyBds8ZJHPklkbk8l6amaOdRSUH3XuzT6qZJMGGfDXIBnsCK+VCwuDVexfhxkIHsVGzq5gIb2xhG
olrKivgu+Cs4IP8pcdOoMr+i+fWtSLlabWLucbBvjC/Jj6GKDY91A8eOVnp+jbWFaRE+enPGABX2
Y5eyI3jnOHZwHxnHssqiPcS0vi4SmM7QvKkUrzBmIgXlb2yt2XWZI0nYiCB2SKKyfl71DKqutbOU
E61zm7AyM0KKONquwGnd8TLeDXKIJNTA3XNzMZcuarW+re6KsLbkyTEDKLC7SQVX1abE/6mTzo6H
nfWSbayqcid+1exhXIAVwtCgPge0vAsIZZuKhhIHvrhWdVxjGBUMQqLf2J7FLBqJayIbL/LPMANs
yO3hOlnK7RAgmpLQLlZFs3Nhs9hxmKJAM8Ns+UaqfYnCdtZ9leGiEND71X4TRUQ5TRUi56r++4Eg
v5U6pA1nuFudZjAGaGOT0li0+oK6clHYv1U86F4dpDowV9TUK/ewy36soVD54Yk2TbbapaFa31P+
Vfx0BYAvNvTDS6LzoGbJJLwUl23qjuWKwkSocQ0kdsYOpkBAnVTkz1zXgdjqS+2jUI/nq6tZLppK
Z1u2TpHslzH9pU4B2NsurNmo7NkTUI5SkGStVGaQ6MlV6tjpvAilekYW2X+HmZF4OMGWdkvSpTMr
hJHvFE1ANZCerZdokP72goqUv6V6DeTW4fxhQHH+Gnrrrofi9VN/++hKV0XMAIlmp7C0yOWKXPew
fwbHkocO5jGe5gPTSEhbgvXsL5lQInqzdlB5qBTI19GI956rZj0d3uvQIGkJwXeh9LcioeznXWnj
OIVlVQh+76hWf7Y/FgkNIEuBcAo6TwT84P+ll7YW8GyyJPMKpUwjiDG45xEwhyI7Dak1eix7x4OO
RuYeXpFkNJL/1DDycRn9mKgC8pPHMhXuYzOpDgSFTG4gBlrMy/JjCyb5TkkA2lGdUuxAM/icikYS
MZ3PdwcUEGA1wvWtgh7GN0QLizpPU/AADIWxMm36ATFBDxX+apbOFs/znDtBmd88oj/rizK10Leg
ZoECKYh1zsmln53j9YdV20nkpxbYwZc4b0mH4hOqvAERByoYaGi2o6l+iA6YhVVoOGgCsCfuykSL
D+RBYAYLpQ1vcpb5zFCj5CqHw2Ut4kr38xmc6vFI6s/7j20e9uoo7Q38AYe8OoUnirfZJjGPUb8K
lzQ3WVQh1sHNHYMnp9AsqEjsgnOLSPsjlpINZ477NS3gytYOoTkaNarpevZHPdjtqP+EOYTG6L9r
5t7JopQ5cm4tcIklzVrMaUuLspmTCpJ2zNMLcU+ar/hdDqsvyfbJ1vXjvoMUgiwo6aJXu87S8FJW
CZHiJnNLpG8RF7IjUAkWhSiAbqALfT45qYU3hPxiTRjpf3XeHeLdsIv9+WKCfzAQnqd77vY+qI64
Vtt++VEbP24Ys8YcjdhIHDowDChvfhY2Hi4A9Z+KaILsjyIpz5c1pcsbta1Qt4ky4XKqRXuWWJa7
D8phJyuBsm4OtOfzuMJbbLgZSQp4vPS99oGhLSn2MxNcaHYG4OZMsnYUdxenpE2GPzIXpSH3gDSB
P5it/uhHwVMu0Gpw7aQFIlBuI6Am6adsCzqCuvHZOC9aU2l5/4lkZBn2760i/t2UpMviHm3PpgY9
ZEUwokAOg7CBDRZtN6EyYnBg2guxDInkgeqW6tnB6/2O61zvlfxcobGlSWwIHRUpXe6xyJyVWv+l
cAKz5rvmL8NloR8bYNW90C4LSKqV5Y6rApmFQg0NUoOKc52d9oaKojH0KLIlFZ04gaNv3vKTZpJJ
bPVDoV9F6f8Puceq64OsoacFEmOf0AsUlJUkHIGuhm+tkJULLpHxcDMJpOEG7Q8DiKjpqSSJP48v
fCO4HoV7VokTGltVoSaWS2RxGPOg3gAAoqk4VlSBD6jBC4wIfGGjMY3IOCrs3KS6/8SHmFUlQUyQ
CYlhH2tipAIu3ZhDWUFX1uOWvMCHqERxzBo0O5lsLAN0wDVdfY38NWflYyZlpe4FJYzLHw0Ll4X9
X+m7cjmHaNStN0hmP98At5L5epBVptedp1BicSn9YUjojPXXj3amQhsFxBbbnD+JiHSYmmR3PBg4
+3dj5ZG8wFeJu7UFAuWoXo4k4xwUdtjFAZUCzWJAmoB/ErFMHCG764ArVsUVbr64XEC2A+0P6f7u
g7PqHVXUAnlmDub8gY4qwOVXaDGzMz5LCiUEv9D2sz5IZhYQYbVas+vNvHi9U15by6DcI/Aw6MOj
KKIQwsu/jncdRCNrjrjiCg5Y6O+Kt8YUvR9hWn0mN38aGrAYl7hKOle3/1XquPB/XSl+4ZwaeFd6
dLEdLKFV3GSOcgtDkv30Eiw2/UjSNJj898ykCAORCR7P6jF6IFWaxfHPJ0bkADLt0AvS8e6TXrJB
xgclBHpPEi94HAKDmZctcxUQueuxEuOg08ADz+JBgebWhT+vp5XgMaOZa2FfJ/BWzSAFAzTDvpqi
suxuUr5lAWV0phbBWatQJ6stAxZJOSa5lBewSB/pz7Ys8TCYwWDArXoWBLkmuKQ4wKSaH4ymKB2r
HoXr57d0cs8DW4aaNNgaPh9qCZIx8tC87aI3ElZI9dh+7tGOWEc2ZZjfyQsMET5Zq54e5PiXzFG1
02L8TlwzFyWXN7UUZUBv9PXq3GeIFyc66su2d9HtL8teouvcuhYE4g4ZTNmCXIWWvQEbZSKbIBna
qw+t75NF1WIdQHt4PqO/dOmObChtmZ+hRr8jqn833DWEUVSzxRuiWleIhG+qalOZMvaCQrHwPH4E
+X4J3RMEYvBfy2Ud+2pG0T3Yo20rt2RVVFTOA7o6R8mnz4YNHYJfC6f/dQU23GO4Q5GMz/ntbdFu
RnOAKc0r++Jn2hQeAMJAh7n9lXpLWdIZ0yWc0b0vHIzeSG3S29m98VLpcnhC1a51y2i1Thm2mYDO
MDnldKk/Uivcjs/kF7XyR1efEjd08khE33PYKSXIG72NqZEflghf0oyLHksR0jCGz/8rCoj4Gt55
t10LqkMrVga4zIL+jl9W726D5Upx2ecUo9ithRqWvyE25AmBc7StE8m6n7VR0vDsCtEJ9kdN2ZTa
Qd1CKDRWYqWLClOdwNqBaUCe6fskzrAN7q7IlID+MU88hhhUCgNnTZuGBN+n34VicwOPrNIMJagU
heh74TF79AwFfU23FIW3n/5UJ5jH4uttu0VoPmaUY1iZlwPQ7G/jDkGb2lFck9avbZDTu/R7CRxM
G2/REGHm4LglzjznHTittpd/P2Dm4I3bJK3DVQSyes44mRUf13CfnDQ8YmukqIB9ZNcerxtubuBz
JpzFNFIerkUQFKgwhB0A0gyeOLMUwVU3nx3uTSpAiqU7RRzO3pQXqdpUgWOS8vt671rIZ7mROKF0
u49NebwDf0QV+kxGkOO4zWFVYmCBvapAZ92Ud08cmXSs+6+oSg/ulBsp4TpdjE4NTNC87+5bRGMo
Q93Qp0oZigto+bhYl9YrVkq8Ow5s79bJvpAg301Wqb94HYLyiWelG97I5Cbxc1mn1mXrXcAzPHgR
PUCzf2aF24oRP60fSieNpoT4dN1TrWdeQuI8XkZe10Rr/w4yohI9t++nCJ0hRva/HUv8NZ9I5miP
Dr/0aKZEzAl1vacbcGBIMVhW8/I/8OkPoWuUUss7NzCu/lWIr1FqpXGndcwLYjyPPC2ejrOggpoH
LwEAJU4Br6BI8OXUeY0wgCKLtWHmc7EoWzDBODYBIx/Gwixlx2Uk8Wz8+7Z1XNzrFV1ukdrVrIpf
dZDXhRVpZswuQSW2ziJS2yIBorMLOcE6WABTISC7WsapDe0Hv94q1ChBI2BGIjKUHqY3VPzKqBQB
T16gHRmtqVJn42KrushxTmoctma7xj9UkvM+Eh+Rx+HfubtjXu9omVsvz9Oh8TEYIfCmXk6JKuwg
xbygFTG/F9bewuIVTMPWcihKpyrmF9bMfW67DbvsRUe3CX8CdBipra/qFnnwbmt5GZpT83n38blr
jw6jQld8huJ3buE+7yMTO6uWffm9EAf530B+XCW5y9Zs9xoV3aV6LYQJg3pRJBm9dxuYdJmtzma3
6y6YO0Dg76r8hYrcC2rM9uXrUT7GnP11ziXZ0vJh1HTYKoT7PDMUj3Vm1M73h5TYGDLri3hZ0Ps/
8El3S9WbeKKOTjw9ZJLspRDB3yW4wNWUMvPBWq8nc+qs1BV8bw5/a4BBNfSb0VgCmQoneCJPOmQq
8h3Cp2gC43HzDCQx8dUfPW7u52ULytOYEY0QuFrwEGV9KnPD2E7bKtWVUqW5UdAE+i5q7rGv0uXy
nXj/4es6fwMZ4+6e0TOitu8UnnN4wkXCLI+IrKyr1h8WlmjiHEdWOEUYR92LUv3hLZpMNB1c3Xjc
8IiT+tdmLu9oFIn2K6S1c/9uh9kqSxA/6nSZywd0oOzaydw/O1j0CRd9Rb6b2Dt8ySDDUbk22PyS
1HtDQ53tV3S5BcabGeNFFHMA6lb5hYlRNc6v7gAFW9KQYrHGoJYbXGXTlBbLL8YBSEJ+CrFMKeJP
kv/OT68R/SMaZlOUc4VL1i7df7mWuTulXScVJPKL9iAXCFYa7jUt3WnHhigntEnGPc/yIVzxyomQ
y2vwNcMpGS4wBReBBfXmzKjx6X9NG8G7xQK/1gtqyVGE6X37XnCxMLmA6KUNWOQtkDKNUmaqWCg1
Mfr2RlYuUeVDpcNjksK4U8Oz974tqDt2w2XqEM2iU1f2Q0WdRoXSq30Vg+QJQFCI6VJw8m4sjc86
cJ9RY/fYJ/LUsqbWHMbZlobVhbytwlou/LA/CTgGXswmR8Vl9hxhKmyo2ZUPrCGiBejQVEX2LyGH
vCqgQBUWto7Lj55SwWG/ouWq2XKZ97Su5ys7+0qUgcwwXYbOdfIbBVOK2HOCeh7C3cbrL4F1q+ne
i6Hn5bduq8Fzs76FIDikrF7ntU0QSsk81eif/dTE+St5wm73VJrhsJyF6CePxt+SHFfT6FipraAi
iOTziJ43wqQLAGwIbfjvC0J76EXwWaSKdJ2A74vEWEk1AfJRWxupnX8Auxn2DBDT79ZTI99HUgfY
rdawi3xjdTvOrrgIjDdT7bI4smX3JND1ll11WIy4q8+XSmqdXkxRyjPtwMu0tchJjlvYeTSZhLwm
jVx6V3R/YzlhVT8ih42XE40q5merxWTrCfficuJdQxMr2/5o057T2VofltO/J7QzoUw5R7t7AcKW
8TswtFFD2sFVxyHrGajuBlANqqejaYcY8jin0uGPeEFAZrthImv740dmICflL/Qp9axb6Eb2AGCI
1WDlVuqY+FYyU5JTmmJijfQZ8S+Z2lRZoOPHZ0tjgmNCZr/iLQomcnWXLvZFgmEk3S1jhzb8Lppt
oEm3kiM7Ns7iF+RwpBKXDVNzhNf/HHZIsg3iKvIwko7jAgn+VjGufb/Wi49ig9Jyx/B4IfEOSz4z
y7CaZ0cW6T99sdfLt0LbiGN4VA1Nlyd4E/dBiE9Y9CUR1K1apEnuQT+fr9muDlflvDg+mbJHvMA+
9d9XS29fKbBTG/Fct6D8LBkcjKc0OeBIuwRAi9O+AtT7kIXTs9HUczF6vU/th7PDY6CyrESpbPXe
woP82Q8uZGgCq3janu/Hta0h8s+zvQOKrsrBDsjjkVAwGFZ8mq6lAJVyBJscVnx5kn3zZ+o7GGma
GfBP3YH26BuBVYViG4MmwypyQ72IOkN7yWFj5n9SU8c1m0eNkMhmQvpWHVhs6Hj41Cov/NW7Rq+5
eU9cRpcPLEhxo8GoBhFAzX5JsrJrRSVyBEu1OMrL9SQxO06WeMhXUCzS6ZT2FEtAAlR5cwB1Q/+K
12Gwj/Ch5rz0rzKmm2zU2ulX2QGbGhpw5h7YwNSlcGlbldU2A/sj4Z/ZOO8rOyXmukA1jX9UqNFX
5yl1chSWKRU6CK5hhQEYQ+UsqFfW81NZ61cd++cQQMg3GnqgDQd9DbOiwSav12QK7ahYeol47K1P
T5z9jPF1keAZ2k+FfEcN6hjBT65oj1HeBxCj+nIxGKACFsS+WgXCsk0TFvXAqh1x0Pq6SoAzB67u
XzpO5mHub94CznkoBcY2eGG1VCcU2WnHLE+M8vNcEWslOi75NnQk+cbEzGzphJfbWdH+BLNihCNQ
emro8D0bISyY49XmmpigoiR/jIXjmy+E+4RmSUMEo6Nr7JUrvQUxVrCVLorJq1YCLh7MCI8o73bI
/mzFTi4IFmaFWNwhl4dV+GabkCsRwB7M0PZwa5nx1MGN3+NY7VFOo2kWgs6ozvZjDumxIo2fay0K
8KWpF76toSj+/6fBBEW02dVV/dt3eYlTZqOWrcy8+xI/2QfY9Qrk6JjMeqbKyFDRkH6Klk284I5O
BAQagKkgNqOLDcWu3QZ1IqXmOv0bJaQLZ1tFR729AhO3+QfV5YpuuoO63DkEFDivb55QInKvg/Zp
CZhTGavWtwbXD6ZUxkxxY2mUQoY5y3FlAXu1LrZd3WW4e5DCUhwDBp4JI/fF7/HBi/n/X9MaEJE7
Qv9goWNZhqGmQBw5zVePzGbCEUXBRaG5Enps7sUFsVhYsvocaeM0YdUIKX6kPicRZljcxPfof7xt
z3c7vDSQ87ZKzcTxUX2ENw77nrCi/hL+zd9Xe6pwwqKwSFbybf2v4zQ1qmcdelzV6kwNx9mbVWo9
KrAk09HnjcTeG2yK/m7Hu5a0MIc8C7Oli5qVyYOwjEzzkw8UAlck9Qs8CdBsC+XM6IsxfZm58I8H
RBsKnsJAXKqqLOghL/AQTJxhgULEi3aigh5sE19mu+NxKMYN9Ep9m99pwIlgyIEULNM/m6vuGz9b
RdARZcQ+cG+mzLuJciC7P8n89kYCyu06uKgrmSIUg+ZW2645LMV1FQNVg1itSXRXnoarbgpVC7fd
19kCv2Qysck27mT3mhRpAAAomE68mJnSqyvQ53mBGxlbpd9fHSgVr6O0JzmpT+KqRWEHMvf610o9
m02tktGnzbOabnrzUo5TjHDahMfgBAYYo7SQtyd2aYrlW2uMKvdxUKu1B3+1N01vfcUTfj64T0Nq
d2AbhfLo2Z1BTRfawMngGitbTdHXx/W03fCbTmjaxYX1Ho1f3xjpwe7D18Z3FTYnoy13trErZe4z
3X3BMcmRj9txLMkwRuzwxCBS7BRXZDKzgFQeEJjTLub87N2beJ6IQtGI9ym4/Vi5wkTvWfe54//K
bh9NbVRnM4WRe/jP6emdD2TMTnTjpRq86IAio15eWTGkFx5F6+RGL4F6rnuJ9DyiqWNMwsUXDdXj
Tic4nZoaWS6VUxEZycYBuUNIJ7Dvj6OumWjZ2KvlaakGuNIUzi2hi+Ad8HBoFlBTTs7EmOgLr8I5
ArjKjT6wo3BUOdx026EPi2LgjitfNa7Q58mZSbflMh8k+6XL2Z54sqCUEqigoYFFl6Qx+Tbt5qK6
pEuqaOmfnnqofn2vFga6XhIttNWjCWYHWwELF85ba/j5GuSXXJnMewE268Xw/Bsfbp1TSuuk8x1+
wN16UUaDV6Li3tHGu8M6jdFDeBsdkAj//jyDzxqxbS9BanLS8/RlQbC6iA4064YqFMfd3lHNgkn+
y2CajMLnGRuOkagCOAD+Mq0X9GJhw7ZKkxP/i+Y1WBaBZmfD3Q9fDtNzojjlC30bgXQjOPFMKCj9
8tKXR/wYTdU+Fgjg+G+hC/lQCiovylTUltRG3SgTyOP5s5bipaHkBkPhHTQwgUMa0oMwVQL0Z4pA
jCb/R6ijR8WQE6TbzFk2Q4zuW5A9Nbpm4sgYxaAIXgXwR4t/8PmjIe62aALU0A93kLqNJ6WIFLSu
FAVlCaA+jYUedEfH9o8lLF6Scb8RzMvHaTGAG4RhPRi44sly2/61VYaQk7JB4JlIVo0rx41czh67
sce8DjgYpoegrwlHWF83nqWFjecodKLhoRgtyPlm1pvPSmbq4xZSry9WhCpR03gjQ5LvNdvuIdxb
vrvyRJYqhFD76EKsv42G91a8RSa4Hxqh41Q43PlNTcAUvIP38BfWXRNzUb0bnrge4kOB8PQ2pPnX
v6+jTZWLWP5BNmOSztdAA2PblMoF4u/hzG3svd+4+HtUf3qDfpf2AUC6VLsO25NyOvX591eAOvgF
2gHRJvmJxotqCrp6daKsk0OgGnvHOwpIaYs/pgFEi0Re1EtKiEMt/uiI+x49+85mn9AnIQmX5KYf
z3eSF5B1UTI8zKXqKv7+grjLopCV9blXu39GgL8696AEhWAETQFYQCvHVBUFZNlzjWd/Xt9Y93dZ
oE2XPqKfqThoHNR7RnidpSPKSgDG1Ko/GeH/XHzF0y4eMz9HLpEZs6h81xlcm6+kff0d8jFkBci6
Z67RYGcF8r1CHKlbyqe2N/0gdJ08JzuJaki39nxOGJyLQE/Ztp/HxqQuwxamnLQtOq9pVIr7gmal
hbjE4oFoKKsJ2SwO4e0/aGE1+suUpHUvpd/2DwOyRbBcV/xNbIRWOFtydbW+gFOep15RpFW/sQ2q
KIFHf3didZbsvabvDWdfMFL4O02CasGmxRzHWVRoWP56U5ElHTWyVV0ZpDckmGCIAbZDdEza/GK8
IT+mUzgHoqmL92boU0N0QTNIPfhHtW1S0Quv6XhaxraGtRT39jIuqRqu4Uvvd+145qrVJ+elvdIM
Vp95a73kKOqnmxz7ZHwiDhixJlaORfDaNHeweFEkW+Ia36y600J/i4EHalXddrh0rM9jwQhSygDh
GaxSevSmtUwUhEJF81WdSgh9maayS6IYFQO1tuaMbQRglSJpjHEkulSxoI5xmdllGETa8nJS6y9J
QLe8FGdWW73urMcagdd3NvWDfcuuss2aB3VbVekZ7qpBfqAAP1ORBSqxV8pF7b4dX8U1/gOwRPIq
ZJYXWtCqANnpoT53X359OtuWu9Q3FIOan+xNNCEXr0JhUP9oUJtZ+1SxvKQWmXljrKYfStAz41dH
ofv1FdgnjrdNE5mYYf6phvGfDodNOIVasDcE3YFd6vcmo0BH2d2hQYR7HgsuITDVVUVlHZU3l7Cl
aQ0VtI79W1ZAERwFZb7HUzwVxH1S1CpinMbhBst41ExPrr4wpEFQojs+gsxnh+tGqeV8UF0mwaPm
WOAZrFaBSY2VwaLI111Lyn9vXjqbVEXr0y5/H/E+Dj7kNyvOZ3J4eQ/PfLI7BR/UbvpNVM6/PTt7
ux23vHXebr5N8sB/1nueEh3uS+sxq9qXBcezXe7X6dIzM9NBt3c1lcQKLHVkpJSX2FZ95kTeJAOe
od4mGqTPlYJp0JDXoHaPMmGDiCvhmZq1lBaIfrWdJLuYgYPVwoyrYkI2EMFQ2Ns1PVvs0aF2//Px
qh8cprkGAyRHHg23SYX0mn5XCts1OJd0sf9ltUrj4jhJJUlZ58qIgJU+j9+e8sYNSM/XLYViPwAm
oI8tLUK5ZTNE7ncDAv1g95ABOge5I3A+H3yuhNv+rd4beLFBx9DYKq68lz2gEHlMnReYQCJNF8pC
LOMu47+K4wnQCgTc5aAG3pitjE+HmZ0B3/Zt75Rhi/ORJdojGwZuVAt5v0/qHCPHJqUP7wP5nxTe
ncawAtCmQJ1Qwl4vf/GQHMqTl8NLCORaGjEe16NeH5EdEYcLTuOvNv4kU5/aP6rm+Gylpah4spQI
Q1iMFHIO0AMpaj2me+OD3LSYz4njYPlskG1dPbPEdRamCt2KDl+lVvBTEv+CTJJ8T9e2KI5ruTtQ
vo4khMsFN8MjffF5/6IAkVBN0Z/0w0Psjh0nC1M4dol3oAyiNpZDcHmA7GG01BblmGDTJnZkTcDU
cmYRPctwEzw8ByYwiK4089NF96GvO8k/+9PtStL3cTcqKz2+6sn+ZyN2ny8JI46wPw3KffAP30DU
FywKT7N2Xh0N1bdwsKl0ydRjuhw99wH9bVENm6v/qPvCGsDUY/IOMST0JctJw0K969kLfgpb/yNr
mvFu8DJvB2GRSgIj6jGnsjHo31nQju8IGHoMuia6GSHdoVepiQ5Y/jiyIAN8ZzmTMUJJuiqzIDCd
fSgtnnrj6gEp/bRvMi2ptUJRTiyYJSyAOt0z9pXNRHajqeQoKZwnP3GiEZhWNeSgS2ASD1FmLxnl
KJDeBCUkfJuRWKi7qulecgsr4st+2SsiTIWX7TQdJKUY4AIKM55Omktsct7ByU/lnctMz63pEELJ
yUcngE48GmRl2A1QDlAHEY3JULZGoNLaXWuH7WH19i4QXOxuWuKmWStm74xhswWUZLRALkxQ03wM
A546POfhFF3X+SvYVCii2ecUkO4BYPIencDF9APH8gbOrNCviccYCeJgeE1VmHmq8rkYduSuVpXR
Q1QP1YO9a+FuMaDYOuvBqKlB1ygbdQSJqFo28O3DByuou5uDTMAqtRTuMrKE/VlR02cuDo78OQJr
aHAWlA7G/tPhMeb/NaG3UbPJtNxVU+qPtv1dtV8iPnVvPeYzihMK9YM0Fib2MiGwnrMxOscRMkK+
nrxbb7yNz/bYZHDDsxrVEAmxlqmeypP21AcVDhsgm5yJtV0JRNN3RHzqiX46Leuix3gkWtV5S1CR
06yjhJ6aET0aFHV1tTLAx+uSDk34ECU1f1UJR16dhhJQYsfriL7iZSJ/fe+xSz9aeMBfQIKWXI34
FJSf9EfeSeGnSeJAlwaWc50Tc10zxYG+0Vn7C3aCbw/Mb8UmRLEI2XO8ctaADmcsk4tYiz+2x0rt
/5Xdb0dNgHnftuW6VG5fNHdorH+G94eDayoBfFNReMjtsihdCEgsPYZlIfvXiK29FaQCXFar3q5J
up3+Tu1097E5fDWqzuSOxtFZ286M8+uSIxqg3pt3U1V5ZP9uLFz8co5XF8Te5ofrYxf3OXx5+WFc
4ZlOP6k5j9kN1EZG80zNfVaDSJMJpqN1e9xvHKDoRSPixpRNxjX4GSUx9K+879Mquf8BnFsIEAGW
jxhCMX24XmP0rwEio6KnY+mBPb2kgWFqci1XyFQMBiccPLUkm+gxZEPocN779/LYvggZ9jecGHeJ
PooDcIVIYsJcFuZOsdSp7h7j9exULjPnid0lA7o6s4CLNnEwgcQzBbNGnm4Dcowe5mCOIgSu6Sx1
Y5+ZoFX0DqNF+lfp0c9YqVLmgLfVmr1odXdBLS13O8DhxgDuHEMnNhDQcbDb0TYe7YSEP3lewHdU
R0Iccs8N34I0FhGR5aQnXPYViqZ2Qqg3N0NEs7UjS5Soe1aprWWoUMNkLnhSjszVL+dKyQ9MnlVq
xWtNNCqj0FmFjJ19ktG8JA6fXHE2+tGZyNvLUwuaHOUhKgmuR8ebwplp3Z7yW5lrWylC9z3Qza1w
delgkrkpb/BLDFb6AkO7VeT69p/15TQ4yUBRAgGzcvaBDAMIO4IxOxkeOPCqv6VPdTn+9ZCHAEml
EXLU6Q0O0KC2G6c6n8/bF+XLZ5Ef2fzS9ewiTIbAkvTX1FaWYLNeaclZ5EoSOHhj4GJ9lwzNg+dX
JNVfJJffEYsS3OzdtPwo0F+IA4crLE3OtYwZWh9WWbizSckrqsfkgxnYQW9CTbyaWu9gJcCTP9og
DOSokpRsL0osui+TqRL4q5/6EutfSx5KLS84XIwt4FRwl7lEEQ4hWVojaOB/BxLFjLbAsUROqJU3
0RE/m8MnWhI5vPcOgMruRCwjie1h64rhIH5JdHWJO9G5KFb7780GECHcuzTGgDBQ1BpKZ3qSssWs
3gE5IKi291Az2mMX4guHJe+8R24Om5dTusV6mx6m2Va808nRg6uHzyiZi+Ameb6NISvzPhMugUph
IGnv1OPiuNEwxOJ+2vEtHfEhTr6W43nduBZd0JYHqQS8okcq8n1CwBDtuUm3wOPafNIPnQvt0hDJ
+n3bmdLWpuzYQLKRCaxDCRDazmhbPBC+HlkzBOkecvvNeUAHH/bSwlv+8pneFBQ0+o+tJwONEqqj
us0OZm6RRuS5/q2r4EQO65CUMZeHUsHXur4XNLW7hwmyeXXoj6w2FLiSPx7nd57N7/aktPZV/lYj
Mj6LhkIsILgIip+7Aku/qJYiZjZaafIfjKFE6/LkEgO1fKgTBhHjX3fpQkNSV92F1uCSkEKhNKQv
jVFGRl+nob/6IP3VmrRSVc5FzJSmFcDGAgF0XhhH9eVZ04+IKOL1KTmRPzVkyn1yAV0MRY/WD8UR
HeQv/tPUmdh3KTI4NqDZHOd5FZyOX6B34S5xM9FJ+22ZOTAYouaK/abw7FPe6e/Zq0Eviezy3cW0
xhiy/u/YTJjWAha3RO6C5JvscGas+n2GYQ0ELHn8SqG3fRaXCb/wxFs5k3HDRlpKcUJCVeum6hxV
R3sMrh8dxMbeJQ0bGQ901D4u3K4iPzu67BWET9koKoAHWqWCivF9849CyP+8XolgvuNfScNsb2ea
Kge5gtoaqV+O67CNsAhKxSAupfCkHDFd9AXuBxcbw8fREqDhhe423pKDrMlpbc1fZMrGzG8dyzW1
Tw0meB9Q6QM0v68/og4NOzj8YQ2wUQ51UQOApTwQVy6yzSjJihMFh/0926Pt5fKnWTIItLBj2VMd
t0D0ecN9oQpLP5XTnNPx7GpM0S0OgS+VbJbxlyvSENxx73WH0M/AX7C/n4De82nW57t8nD+ze5EJ
SP7V6mW9PG4VlIBQTZEIPux2ZZFUeH0DM0wuDD5U3oW2qP4pFj3z7zugs4UwmIcYrMYePHa91Noo
GNxrlbMhsYMJqqIDlmhbHbcdsSOtvF1m2e83KWCZmijhcOLDMOHh7tdXT2QzSk0XoHms8GXp4oqo
KgWZ1nf6bnnnuhiHau4R0tyJhab77eKqAyd/lVBhGFJMekwwTIfUlagSrsC0SPVxBzWbawPllV6X
mvyTKX5GeZFQHkXG4iQ4vzqX3OzOfZsKOQcyJWS6P2RIeK7lj3JqlqW7LdHBRRRFvtWLA5b2PSoF
QCsFXiYiIXUKMHu4gRl4FLLEmSvVnypq0RuTAzDLdkpcqq06+sPDE6ATo0xW5nof4UBfohEK8Blt
etylpwxyYdEEA/MbSKXSdL9z1euzpiT1SaNT2mCFZ0aOx/u2dI3LYq1/xiJVZDgZpzYwrIElU+Z9
d2NRKrN+IvkrfzNmBQ2QvICQ86KOFUsRWtcg+NGEvx3/t9bFi/7ZyHwQ9zmYuetNvLkgcLV3mYfD
SsZ4BhnyHyOQ0Q1jcIWoJ/ijxMuivczRalgFdsBKFSN6Wmj9E/9thnVKSdFj2q/9jC8USJpytUa0
iDWWosIFdJrVLAbw+9T9VsiT+gB/lWywSnvjgeKMVhu409qUDHBNtkixSnjmLZ71b+JRiG3ET7es
Tc+N6wjsFikmNZwszG0G+U3W9viwMsOgm9fG+CTGavddZv20BtP5PDGXUrHUoapKcjvdhMhyq6Yt
c/gXxBadz6d6dwQy1pJsWqSlSCcoL5TS7q+wMer5AquJYqbFGfQdD3tGC9CXeU/EB/0Pb6r+vftu
lnO7cSPp2jviD4MeTZnpyk4h50DkhhlnO9oaBZIbG6vgVU3dYH09sTTWidb7FnECSK+EG6f9EHu9
d2KIDX9KlLq6+jfVCbiYh8WHjoBwgj483QlyLRnz13YviD+MLcSpRjCQlDIYIS+xygK9pC6PxN7Q
hRxpXyU4MbBWX3YwQtv8cdwj3AOf2r1zO7/tArlfjmxssHe6F63XXxPoBz2JCdNGyPCZLtK7vGB/
Ofonvma5bNzxHDKk2GPIVeIgZz0t5p6XAvJIsNuM4w6iy0NIowxSWdu2bB0hT+oYSzoNYnpUhHuH
wd1gyTicRCXRgYMG78F/Z2zav5h5ZVajrMUphCgJeOOJQ8Df2R7W3CIXJUvgvHYxRtBt6wMFtNml
kOS6xpkl0pkCny57BORRiuCBVp4XKI9x+dUWdD1TRzjYvCtBC2gCigMj0vQ8FsPZTBtOGTNnmg5p
L1Yt5/lorSOBMjF2sgerdY8zRPszv7UcfFXbvMM4BFKnGbr9ofVRqx5OwPREgLjA6JiwA6AQ83KS
RJAWzCmJ2+G0DKussylKs3sBSTnlD3ypc/a7qoxv/JkNljWULtgAejMEQEbuE6oKGXcldD1V7wkw
xO4p1Md9qiBMzyn6LrggkrKYMz5hWqp458T0MlULKrNsLnR8OI1cnyjTD01c/m6GdRVFK+ITezTa
vNQMZJ3CI+KLELNfspR2M6GkJHSoXZIdb3KOJeaSJ5C0GqsGSgg6+ZtjwQudzz98sOIEI9gk7iRb
HS1UQs0+Ofu+r7GBE35Kql2aREBNkR3ApJRvBYEUnsW5afVCws5GqQgolwAbM9C/vHV78UHoHCn2
SAZVfRHjxlACIDLJJ3SvI4FO/y94c+hna/l+ZaGV2U5t4XjrtkkJHLwI489HkY4Pl4Ng71l/cXSC
6n5bBmSrpcmxp0hfFl5EvzekpggwWjJ05IBiq8cqvZBVddtLew7ZXwjfvJm0Zz//+6KVi5oskAEE
0jLD7dsvBnO3m+Iy76Qlr/04DyEU9RIrW0WwrSoVwJE1xDSe+QTQtLnoZyt5Y9mlc66M7acCipv6
cfJLROIVA7PSNvFzmktwvPWCHEdGmAs0Nt2o4Zj38IfZeEV3tkfga1J4l7inQzgYU0NQbSKQxYBR
gYFfFTXgRWFJY1tdyEL6cMvjNK5RxRF+kAVBV1VgBTzWsmAGfih690rMQuI+cKBhgYlZGDCW31Dw
LDqgxtLY7LrRpc1de4CvkZPiZch2W955d7tv3SRddKj7Fg2l6wZWskiLYaAT7DPPdEDM2redvWn/
dEVy5qUH6Qq2XZu9T9i35GTH724Cn9QL6VHZjTGiKHHm1laDBny8D8liHIYrQmIpy8sGXDbYfFH1
LHYUAfmzJSYZ5Irgi5YkGqXkItDhp2SBkV+JP3GlvolqnJ+lwvUkogBfmDiNXDaItN2ifiu9CBv1
K430jWas6MSQyuN0WN/chDQRtoDpFzu+bB1NTT3geZp5LaneMdUpTNuXOR+YOq3Ubu/08CbfiquD
qAs78Yf4QGsSaNauGmnXD+yhYyu/N/i42om4oecoeX4bubI8IQClK9c1R/UP1Fria+IKQlVyPJgU
L5S0XClHtkbm05iYVyGCGKc7xKqKVI+23A/3mlvz13/mBeaAng2Lu3dM7LK4LnndvRaaprW63thp
NSllHfnFvL5tAKiSbTF845uR8UCK4CL+7eZ0oPprU8bTYgaOkbiw43h3Oyx28fmxkC8j1CRJoMfE
ry7AmIIUe6MH/Pct+jOvk+H4YfYf8CRNgjc8D2i8gJGbeYkBFcygQUsPdRLeK739YTCdNx6j1XuV
6dC3CmUoMwd21j59K18y73V+eGDUQAWgjx6brvknOpj+eCeh8JgOl5r279SqeycFRJiJb+mPi9yS
Io1bnQbYZyRRL9lRrozOjdWz8045FQD6IiS5V7Xq3UQo8s7aX1v8iJdJCPfHZCvJNovvd/0z41X4
m3BwM2a3ymBPT3Hdz43vNlVS4okjhfkSiWa+hgGyp2A25YIBwR6iCFP9rFhWJcQG+ufTdp6Vw56L
LvmwAXEmrOm/pSkLJFlavtj+FST0m4tlXPO6ej1uDNrkkXB6gGNpApDvL7WRM3hC3Xe8PbqFxJYO
7h4rQ/pklp0Raqts0v1FLTurswCqrznA18z6U1+p+LVywyXZf9UTZgOUo/TxrjtY4k77TWr81U73
5lWUHthH95OhRD01hottr1gA/xyskCIgpGqtAg1QzOGLhB7lX9f+/ObPsvDLpmyjaOWfRWzNgWeJ
IrsHpYMI2r4wudYnTlg0o4yU6LwFdQgIXSZjFg9lCXkUX8Fm2kWtZ8h32noskA4TbDywDX6rKapG
F8FKP3QQkQ/SKr7YyE6i7EiSGP/5Kc4K7JU1kGw9qHHF+FvyleeJRl+szYiWF0ICBhGOlKNPU+V2
Obk+d3FiLuLe7TQTWbEXBqPF6MxUBZspO9aUWE6ERhV914FsWv7EsDgecIiShFx75X0IGJIfvnQ1
w/IkdyJzo+t/YVIkVonfHaG+YXP+SBZoFvRJ4ws15+HvqkTjsnxbxDkwtI961V0mvVUjOMohlhSI
SYX4H6+CFfXNtpKYlFMkETr9qDcI1ROB3jsd5bbHLVwzJNt3g389OHe5Hw3yhlEeAbsB+vFaem/9
jId1m8vzu0APCsAeH7zP7bxXok7N16KIlABDPW2yAmdPCIpHFHNjbPA345HvVXEVCemhcENc7Rih
C4xFhXIOR+tapZ16lJMZYbniSI9xEz37JiILHJ/RfI9896SCVVNGJxcg3S5EIMjKhycD8/UpJsJo
YMHFMkQ+JhMjIrCKJfEWgXBQMKUOjW4ssyx2+afFKoEylD/ofsoqzdmMgYM15eVc4k0TW6nzxmSR
XmiUuXNgEPLselxh94G8mPnopfVJ5CRfovNTCc0Hzn+RuJ5kKW9gvzwEcv97GRATLNLVT1xhR7Ki
2sTtiIePWgzvmwlG7r9LCtaGcSxRmUAB1sS/UHQ0ii/CuvD82HFEnUb37gVF7MUlE7CljWN6DBFb
6iY+swjn8+CPmaQrhiSyy5Q4iFJKGEDVbT+4e9lFO36N3YeR3DaBOESqJI6A/8uRZpLFuLSdC1/A
a61MQm6cO94YyL4Pub6YyV5zKIhxrNkjX+e8VXgVIidpgN+hcHaZ/ooP6cioW7iSPQKPNUsbEy00
Aw7yO007Foi6kryI4UNXihiM4GhCHVC51CvFygzIjoCkOJ2iCuef4ZvSgwAWCFwjgdVxCEP6F198
AfFD8GmboN9bY7euEtnEvy2bGNGlzkKGD/dSm775gRG5AG5+IwoVVkznArw7hdzGxTPjUUyskDcN
iKxLXbTVCJlCRuY8Azue6QRjMyZuK2lR+hO1B1b2RLwEyPaYIhqrM10UTXMYEdMvh6axp6IdrGTs
99Q1V9Puhry/H21ljzG70Y/onBD0u59gh3UwvBT5WKOgnhKa3sxrn3nmBCqRB2Y1J4VxYw5n1/s8
h3U+xd+7EipqrYyznHrApwuberqzy2R11ffh7h+rw6xm1GUQSRoFYDqPzBg5W5+WL4SiiJlG1w6L
uJFcEQLUvotHGlUT/cliRuay5t+2dW59s98eRmeF1TyLAR06aLNnwuoq4yHgXhBqvy5j38LpZcrW
bjMZ3M5RspUm7YlPRbuho3/rFpAKSE0fuhqIpnd8B2FcFYq1W+PlDGUDvVXxgliTFgEwoB5jq0BO
F7q0S2XM2yQJVojr4X7tPOO2WiJMVy/aA/o3RiLXckgsX3VtNJU1iVXrnhnOACcjYPSBYWSDVRiF
f2JJCAH671jk/k5dEV1rxDmvAQVK+1VT1q7XUPmOORt10HCpT5D0jsdvBfGWQpTkBop16JILsuKD
QgM3Iblu2uICBLUGVLmpY2pBJIDkZglOaEhKu/DhaOTOaYujc0YeVLsqMLq+0QRzGDs73TV2riEy
a0aDhqVdNM+EG9+/2jqVYkup0adBo6jB7xjiIVs32m9b6r2H9Gf6frXNPMd1P2BkaIGk1+z9P/3M
wkmiXIkuO0oTxa3zAEjczpslqh2krllmQ/aJZmf7GaVOJP7bVFJ3ciYHK6IVVRK1ce02hW57iCW6
lsu9/6gc8rcNzNKM5IgK75qqvRaXfjH97VvQrbDxWb5PfcRCBp5NmwbR7fQmPZd6ZebAplhldFti
SK9KKzdx+4OZU/kdRxMcnfIK8DxlPafZJuj7Gy1Y+xKPVw8Gp+TpiS5r37L2jM5CP86r/0Kh0Yz+
4CE8/bweDn+7QvDWVFjeu4c3CMSurlv25vBj1yjhBp7/OWaCT6ZF9pGPHIOvAwg/Z89gdSXYOXHd
dvFJ8uDPyAvdwAIEqg/vTB0vZjk71jiQW+Xhq4uZMCCqPj609T8I3MSTzXd4/3Fu+vTnuiY8cRpI
1w6od0vphWUK01X81UbVnPYj7azvi22lwkwxFLwTDJgy4IW8q8vwlc4CHAHOrB5Z9hTuB9WgUiSO
764uhLvFziMzPKY2zokM7rwogrDorTCrowyxgd4ZlrT+EehiEC4gAPyFZ3UIt/94aNycP6UnJLbQ
s3RmOLe1PchM84oAo3ohat3k/aGAgno/kuFg0IPXnIRVVNTH5h/d0zeS30qZidW6wI4IXvNOezGy
6qXklh8Zk/f7dd6CZwPzqfLhmJSym7rVTYNDuXubp04ycLGbMF0X+J2+dKTbo9iA5bYf/yeI28Fl
L2fOr7VOFos7RtGDfDkjmDGomdA94kbE2HwLXJhKqkoLKmTXJjTjhPvncseMsTEWnk6KjS4zBTGs
KLOnuCZhNOYbL8Nck2+34XWukl73cgKo0qhcWx12RnqSO7C1fyJ4BiCENl74dThKIR7h5kaBi/KZ
9FiPxG+vwXD3Z+FsQQIEia8iWtIw2CFMQ5C4KkC7IzQjC20VVWVAgAJVb0JZrqDJNbOaJNpmJyl/
utLPq6gI9R8Fuo0XyNkUp2PUHXatvOf48zjwiUCZLoSNWHyH+Wg69NtJHC5ne5s6iClW/rgXyhxV
ZCauwW091rBkrsgIBL3pWKTjIZSXWYL8C8lutwWPZzb+LyNKO6IqE7UkhUZ8PceWqlivgikZY2Ng
eEXtL54rYGm4eNhKsHXSBLQU4tvtbgXhB9pHP38csK9wNSgquE+6Nyz1HUSf8rT5dhuFPj3UvHrK
bhXXQfsf9Y4bcnAY5bfzc59UzLsFTOSPLKrj1HN81Cp6impulSvomLKOmsg/ObbSNGDt1I8H3skS
DvAFnRxSzhmk+7Y1atmohkJmIQ4p5IOcJ6/O8AO+ailzcQQwL75CGeJO8FdZr6wHzx4lFD2OIl+B
DnydL0eFaou0tkfCgXrc5mm9cYK/U0aCw6CR5uFQav8PvFY809WZrmqIM44AFGAL32S596Mh3uFd
IBTfFPgPfNppNCCqbk3B/sS+g/I68sgv0n6Ubsm5a1FCF9t4vqqSqkzYQtqfe2oNjC5g+OchYsE6
Vw9j7VNeyCj87ZC6Yt4ypyBVezfIEOwIs3P8ERSOeC2FKGUh70zm0w9TlPrVr+7qxBlPbohbGYx8
+wduAqjPw31yMr4MabtqkdxcI62lemvVoXB0tH1y2k1xwl4GIyJFtSwatwx/XkwLrHFCu/y9mCDw
fW9+v85kZaezrGyNDk24ZDIucbXC+vOlr5YEnXijohFMzADpral7F8ANU6+QVh1KFUlajCKq183i
77puYQEFVTRsD3PL4DyXP/V7hZiXWGZmHnxTf0+V/QYw8NnScM/B1X5/BfHlR0DWCH2nnHi62EeC
79WXRB7jNmdn8nTvynV4r4MR+d4MX/u9wGXrxKenbPnPZQqMt/G2bUSujkQvXMM59g1vPQ7E58zL
OVEd6nDZExfIewAbpkiyythaXWNjUAPraNh+kk6n8Iv7CuH7yoiVLlE7ylUCeAu09Ak1eNmrQTcJ
GybbXdhYmv7ZXozu1OrqbiJzjGzHADjQMnH1sjRnZNgKyV84M6dhEoLVYO24faZS50WkZc8DUEvU
8awOAY/GyhHFIug9VzVY7JDsEB2k32PnoD+HlJCQHM2RJhGfYfA8qpmqHv6+3ux1i4MPsAU2di3f
PbD8OjQxV8LLH3IT8EsD2TNTBYua66uX/1MurKepX5UYOvo9GfblpfS32PUM6T3nhkfz/DTUxHdj
EX1ZrvD9AQ2RzgaXRWs21kkhP42rGQcDJRNYlq+Jr/ao9VWEy9tEPajFAxnpN4av5iAHi525aZPc
TRlDiIe/hNYS59dmPFnW+d1ZhBUtDTkbh7q3umnIMzftMkM8+HEPOyOiDwIYDl5QzRfn0kW1Zlg/
i3gYX8IIII7KbTOzN01zMdxEgfWxAW3dhOfbwTCBIWUjQIIE3WOoe8b7qgjbYcaeNPIAKq8kLLWN
r/Tl1f6EdceZAmc6WFzhW6rhjDyFFRf9Q2hy3v1gn9pjvDmYxMZ7Pev3jb0LsTBcG/pYbcrIl9cf
41nSHnsY/s7Tnhljx6UY+nGGhbdtOsaZCzXMLs3D38jzytjKoO3MU9sFzSQyl1UmFsjZ4ZG4+Baw
Vny2R/OPMlGkhJQbZ5Dal5qnZeFL8TW/5FxEPj52bSgODnV1nNZsNeNjKCHV/AvL2roatHrORGgy
aFX0TGb7vpVShQpk/r2785NI5Kub7r5iwIw5rfayAoGttZ1duKcASLiANJks6/XxYuEcYyKEmzOR
EP3He3oRPPlZ9N4pee9zyaIcnz/mpv7/Aew2LI2OVVoL/C2nuaIpfFiKEQSpiLmUosOPfKb5fymB
92pci1azqjtSnYhnozPvFz9PTTbp5o/gStK5sT5S+/gEEskVq/vxMVYBdzrQhjWb/0skdyY1xQoO
u22lVkrMXAqIVwM6rRRyOe+v0kGptuicB2DZzISJbdp1GRm+n2fhNMHHWK7vaGO+ZzAXjAbxoKqR
Lsp/Nhl/ww2vl83gdtw1HPIqIc5mcKyC/6QtOJDoSA7qOxduJJg0q2xKllJcK2jH2HdElB1y3f1l
4VqKxZbHEi/iNVvOOJTFu4f4PzDgUxDzIppWXwionwY9AxVtbS4D+nrcSURgE2Xt+0L75QTLTmyC
3nkQ2jAJC5DDuF3YPUm9W3Q70enV8LTb6QztxVQsMTsMx2tmkFJ1hd6lPpV2I656JpBDNHVgQsAy
TSU4dVvTvJiEAa7clsf7LQlLQEGvKK6O3SWYQ0lVwVKM+cUUcYhSFGOYpBBEN2K6mnnJK90WJGUY
SaTmTelSUnkn8HIOQrq+cD8h+bU+ZVFaEIrZOvKAKrsHYBEc/SiNnsa+rBTTX6Znyk7W3zH+cYg9
qPjsKsSKJbbM04ZGXDLfYbgJH+JxZ4iL6RHRiLfvD7GoK1RZ1zwVWGmmNO44fe4o1CRFctK8sfg8
eg7v/mKBX+hlNZ3gMhWAY4RTEEZ5tH/z/Mkqak2dxaJiLTh96/ON0G0PCBzjL4hlBZ3ZAdsgVqZl
Zo+B3CEdhApVt6Ab6WaIV9XAT+htkoj1hikVOkYRKoaZ57IlYjze7FZXed3BpN8HQPhqzGowFnDt
Xu38axSr0iho+SwnCkH09XgZcMzvyb5anIU7KNdU+UUjZLGmB6CyZ7lukrA9mV201f1b7V6DM913
dIjq1A/dqexYRTaB2ohO6DlnoZQD12CZD3LsJ8CwqrMQeHXWxcSCVjyYehKm/DSMOSdGXIeP+soi
6PUAkcoe6NIgKgbGla/oHvx9UY6KOpI5WgYxQeisvRKVe4YkMMl06TUbe1SgyJspUSzGwHN0ldr7
o4RtaFrKUPRoKIP4ClTa/kc/630/YHAGEL3ZKRvrskuNFou30KCmbMKJsj1yNMJBtILeag7BCHY+
72Y5/ptjr+ufZs0gEm6D71aagNgy44WoipznF15w9Swhx7UDjt3FYYShShV92Zr2u0SZ5JGdSftq
Ton70EMDLKT2H+xZqQGtXGxfCRIg1Hs4Z/j/e1DR3P6xftAuE32f0+HgVAWBMV8k8X7EpaC5xeXl
yq8dtxd74NNV619W4RQSaffnW/qj4eXSJTZ8xOK4zSVvwFLOQdolmfrQURGrJnTEqPr2IQ6zTOXY
XoXBWSSMaITR3eujPfylo6hP7ha8j2FQb8WKQGeHh8etwaJJmQ/fBOHM5EdtWXh46VWZ30iQYHp6
temnkErsicQiy2xUSuBcBRoA+gd4E5bY5WssTUpMt60SEtygApfmHoqLEgpBGtayT76N3QmgV6X2
s0dBgtrcCAR9Xl2kvZTFnp6YvABgzHfohUbP9nZYy4XsBtDome94ig63RLUrXZNAoBZWxzd5yNPY
UU56gtjnNSBI8/hSVhenPeq6ln6UsPg6TuKGXzt+4ZjeeCyPYzHIEHMcIBFmk1Qo6P9dyFWQ4tMU
7+cmWgDPqnS36OLuEKxy12yv6cU1LL6R/SwKx1rEh3dcpqS9Te1tdX4Qn7l/opqF71i9pQwqKhYU
EN0nmAaouJRB+iDIe5IshNj5eJbmjkVK78TTnX+CjMsTo4XGygjrbxqJZtfsSolCl8Hw1vJX9Tvo
2G356+qpgbkpR1MlDqdKeymygltFWlldcdCzDXrY4isiuePMHMzRIYUocQbHajmCbu9ArxosbuRx
qnjleusEoTgLI/G9UGpOW13F4o0Su7/NKBzvXmvnT58pOqTOPl2Z9z1+aIvy21ZfhxtpdeUis27C
gAe4sdHmdgtJuTMwcy0NFd0B8ppBut+XWTgIfsVWVGaiy2bumqsiohtXFfTF/5ts8oQV15wfLzB+
osLoCg++6VDapC6msBcHJo83JEipm2u6ujQY8qNpXth07oc6dFu4NUFqfv6NBXm5lg5n/MhgkRY8
EcAC7/QIXFtmZQlFDN5mQZnEe/0X7n0qImXftwhg4OessXfpaTEATrLRC9IEjBmdNJ0mREuV98Ed
2LA6h+hem1xSLau9pUk5wjBPfJbzwgvM/2/FMnleBfI0b7VIjDr6n2wnD3DOM0Zz6ARw1R2zX+HU
XZFc+BWWheKJyixA3wOxfjcyHvHqwn5Ou74KIGu73vFR6we4ak6yympJ49GBaQEzI1WTghEG//Z5
IXvQIcawrrKNs36rLTVyRDIGtJUFMXwB+6v6o5DyNKnaVHQsxbzJiHjMwt5cu2hPgmas83hRVaDG
TvG26dHVeCjzBQD4iMsi4gg1OK8Mk7X7Pdwt1wzxwg5WuRA9cd4OggH/TODnecZb+ClVe7U8AA9T
LyyaY7Yk3Hf8FcHwB9Rq8juUj/Nli6mBbW05SPFzv1JKeIjRopjMLmBqP7UFxYhp/035tWdaa7xV
vX4cT7ia/Bg7sIRmEYSxUxGyEOvHNLK5KJtDhYT6xhPwMeKTR09NbZlWSeOstAKs3E80rGdG7kXG
KrJ6fUroIz+ssCGZRpub9NiwrL1Ev/SwH1/zAdlc7j8rEF8RpB2LTQpDnv2yBcUVvm4kw+sCXsjm
1gZpkqd+2vbSSx9NU73F3W4/6tBIc7dQjDOtTCmoh3vpr2r1klcTKrlE6bCUQpDG+r3Kjr4tPrmj
dqvoiwAJPcm1WrUl7ksGx9lwqgSoaY/c863YpeqA9QE5Vau5V0kwXGI7QwJG+JGMlR5LQBSBoGvh
oAvjW7ylmLnZmfqFvesQyaUDhZTIceYi6I7AvBOrZ3yzRy+1VFLPqMa15+ZgK3JF7g9CQF6Fa5T8
Np9ErOod3ienur6NcJzbKBLW3UjmXjxWJjegOJOjtn3cMfnYkJxQn/w6DFq5f331JnOUb18eTpet
CuJbn3GLKJMEpQBdSRfdNvLblJCoyemqBGzUy1Lhay8fmRJEtpXxE6YS9VUhbCmpGtNdRH+WYFYG
QptWAnx53sF8wRJnBG53e8recEKA3UtCgU4/Q5I1CRooJq/kNCyh0ECAC+DTeKJk3PX7JpemoNaE
xr+usI4PRCp3scnwYEgtYiegp+ct8Lbx6Z9NBa85rJOk86ApWRdD8zOCz4QD1MVTFWkd3yUmVHKc
ZsLTnHHeeDZDTQObecL8msxSGH6cbp4w0MI2f+J+5ogMSao+FHRuFDD8MW0QaJwHJkv08rvG4Fau
zdGyOC431nOU0Jm8Ol3pNLNkpm0gfGSUuF3n8S6/zeqaNBP4E6GrThszg7tty0CGZS3k1LcibyfO
VpXUs51TPKc1GVNN9wk4B/KZCXsVDNb1mKB+CmER53bRBsRFqPe9SxXnbcAwJ2TUGxIGpu8hKEZy
XvBJSURk/xjoFUYhfcN0cUX94fgXfpXX0Kzhj3Kped8cOHkAHbLxOp1sDBRhCtsNm0YLDOP/0Zpb
+wVqFBX8uulUURH5o70DuZoLYM5XhQ234zQuFoObKeUXM1KnupW2+Zq4Sx6UxcI/TDs63bCQPsEI
Wwy8kP86RFendU4bOP2CB03bDwEVL1EbbCEVhwF/ofV5go/5dbBKCMUuLEVB7sUBelfzmNCo0jY/
TXd+oX1sqgo1z/IxjCVogcaJeP0z5CYd/Bd9DKWlWYDf8ht3wKhARFIxYOIL146o3ZSfnH3pmTSA
N/kkqK7g8q6vcwf/4ktH6iPsbOe0yI36/JRML9rrZJ8hLlcCW7XXCsESWpvbUM6MmHqJvjlGvcoY
XnSJwzZh8kUt+aporqJasDPhS/q6XjTAZH6TmDfxXAmvGlBfkcmT3UMqvpiljlxLoBuTTDWmkqCH
IMUWy/DR8/y00C7UJaHlAxxYVwvNUous5FQWVX0XXLRVn8qabfsBJDOGpHCfnJW4A7s0v+nq65QQ
8RNzWLsiqNxJD6NXmfl+qqwD0j8/YXXF6B0a704hg1kfBOQv89ou/KgaU6AiKA1jbyMLFUNSblR7
IcGtpFN80p9EmWKrZJOH60WNNuPsxS/1VLqdzixigLSKEA0VUREBgSj1gGqMIz4jmoP9ucap81+M
ToznAApun9svGa3dWonr/55tKZk9gw6DzroDWo71zNF5BD/G/nSORGbj2XCEg8D/aERmVCejP82F
CAkGNyMzlZtoyHpvWXfrcnEfzjTRH0PhUq4u4DA+kA/HJfQa2nFXOX7uFNk+jEIv0ry16Y/3cMMj
j05dmT6igUbLxstRPnuaBjkWB1AEl/sUXvVi9YDArCa2zuGp39gdEdLYPsCGtRUYJS25tH5iReJ9
5sR1uzN5MbLPbAtHEST5fDyHn2XBYiAZd+sh6WXyyH50Z8tP7lLIgAaXi8VP4Ze61b4t+9eHswVq
Z43FpINyVVFFDRMEur3dX1xEOvJWWbtYkMzrRge/pn6LK3p/5pZmgYSh9elwGostijcM0WdVCqNd
CxFrF2DXUwnWx0Rj1T2GGEv7UYTgSVgNTMVsv07bF4sL1LKkR5DbTf2RIQ/J92r3dUsj4xGeUX23
8Gp6Wjt8sG669XDph1HEPFTOuOVnsniBQCpO0RIcf/J7U6EWXLx+NaBJ5pNwVuTmyCCufDMcE7LA
AzQhCO/LWFZl8rJrMMO0uJ/aRom4Z1cK6OQhLwJgse4TxnnlBwjopwdZbtiYLKD/T3jgzPu991AU
1pdkTdbge2/X4di+Xb18HKDUkPqiDXsKGIdRl/OuiOcCW9w3vJuva3CEGPZ8lnJJu4CYsitdAAWk
0ZGBNKZxeJNrj9fNyyQDQ0ek6iU3tCvct5qs/8XHK7oLR9VGDD3Y+TPw7AfhxWZPo00RxkXBUPWb
1X8X0lraIrSmCA3XnnjN1h5cHbzIl94r7q5T4oDG6DkkCejPKOCaosiYlMZ5jgDGEMXAn6iG0OKM
E3JSKwVH6BMcy6Pe6/OB3DsJ5KLUrhWEbPtCvv1ikhuYCZJwWGb6exo027zKu7LAXM8Il54PhvCw
UZSfZMUHPiLT/4Y3v1R9PV4moLCPqtQGyK1uQMdnRGK6T1UW3l7orbOaeBk2l/ZsS02e6eveTU4l
h3R2LGd8cqmKaWU16a5ju7iRZB5vP33FgZOLzphOAEs0udyptgMulY0plz77cvYH8zuf/89KjKJf
o7pCXusxkod40pjkArc8n+n4iutoPr414x334gKTPErHGmmU6DuvHv9kPwyuzDOQPZlqi7u5OGTO
Z4HEiD/yO9+Bj9QcPRff9Os+uiKNNF5qm0kZPc26sYE9uOflALGaUfYFZNMWxJWeZV4XrsbVOXga
DuLymr6JKRThKdSF3JUgqRgo3UgVCER4/YJRT2K4pT/9F221eP0ZZWyNbcPliw9QAqmbRmweRksT
SNwdlMDXDGKmfdtliGDtP0SDaVXVnb9xWfIXLfg7V+vEE/bEMpjvIQAtQ8DRjZkjcM7Az2+JRx/R
Z9OTAhJ5gmYh4Gr4EzUgPYCL2BnXbK3RjShgdiBYGRlqD42yCJpU3G8kgSaYqim6+lf68fZbFcBm
5wmc/kn5QBO4n0NN6AKQaRHX0LHdotRETFmkOajiUbHpBL1HcwM98oI+Ia/r+FWd/ldAPU9Zzpbf
DtCJX/cfR+ZRxPPdovkLs61J5Wl2mHwT+ZM6tf1gtFxs2B3MQXL/vSym6VU7ps+FQu2hEHcxU8ok
JphmLoi57OGbK6hodhQqdf9W5uBoauIV9vAV0W880u/X6X0px/DNZyh+gVNHXkSFFMCAf81CO931
lUTnvR9eo4ImaoPE3O0mcemoHO0W2HBsz79wAbvfBITwNYjtaR2b0TyJepF0IjKtpAU1L49B4MxA
9PRB0ytOObLyxqxGy/Nx9mHaT79Ba/mgu15eV/DPm0vU8rNcKpIhAvSDze0MD8gQKYYzWybxEA3V
CmKy/WiYb5cSpKk8byyteu/1PF1bRgD6x7JPLVY2Z/CEYilDC7+E6J/3RxmIOohLHpPnnZ6TCIfI
VmwOIliD3KAqZw+l5gRzh1PDC5fMalZNDxSV0tciRuW1ebu0DKAO/4TAsFa+1/yQ8zVkYeU+0Y2G
0L0qRlkWJ9wLcE57RkF5hoNPetNzexuMt1c/7V2Jczv32k7lDc+BWfur54IRvFEKQiGe3UBJu/40
65m1T8H+NcVtDKqC50aboeX1QD2CPteUDXZ1ycrm2ZuSglVHXu/z0p99FXsyfE2X1G2iFJzF7pcn
VxbMPy2M9Hk7g1011dP9DtMpwxmPxN1YNITURuWxY5/aG9pihb8rLbMMqcqb2WERQMMEtQb1+/jH
6rXvphPBmhBXfG5wRIJwzTd5YaIqKHNt7q4LM+IM5sYN7jITQHBoTDON8WPYpAX8LL6WRkhtBPt0
tv6ELSuG0FaQl/Py6b8OT50luFkZN6FNvVjzP9weBIPgyh/tjsH0YT06mtxOG+txJUvrX6qkpqFI
/6KWvpgBWr/Lw/NE0nAGNb+HqvXIeG9Au8E6z/WDsySJPdOyOsY6CgHyPRmZ9eaWO4Ac6AUCVdVT
vjfo6wtEUKvFFunPJSOFR5qGqCGpI5KKQY6sfcPK7xuH5Hgn3MpSUe3nq2/llBaQyjP8Qpbpe+ks
3A1DiX5wPGbS2yvFbRH3N1mcZPJnjyf1nNMDSpjEjUg4ShvAnYXLS5E7t6S/SSixu6stFvlrsg70
4NN8Gu02Az8buu+dm7NBQWJ3u9mwwMzxpCpm+4MkIa+t7lg9nMdshByCxnO713nofJEyAhheffQo
bsTLsFEQmu5TiOGTTLbWe9U4PAqCwJghIvobjgaAcsDtwHsFHYcCXjUIIv73b/QNQbadpeRyL2fU
SAMHjbSCwldMgHSyGEbhhYwCh10D5DcU+e73dLJrX0+8HxByUBL83qU4h8xG7uP1qfMkz739EcMb
zTmaoyr70GIL3Q1VAXAoOH/qc+AqJir1Va0+ENFu6FhBFEC/PSeKtjrfYVbCKUAUVikLdT5AhRvS
yS4y504ZRXBaU2dL0d6vUgmsWCmVcCPc5gXiafT/PXk62IeYjE9NpdoAPlPzz3lOfLpFKoa6yGu5
St2knQJn28Qu6XRbgOuPsIVMbIzr0zNp2jfQGas3w/iFeli7c9EyW3/9UenZtoFhl7N/ACeeHbKX
ctLlZ/pvh9djEH+BzdEPvANwzHZIpHw84rfNAHQjnxS7Sq+6w1S4Ls/Yg+I2JG+Q/Vn2s/l+n8Ba
/3BMkQw0Txp3eamvZmfsN2Duf2+AcZt8JqnAgP72bpmQOceCa3XbfIj0GOGsa6FJ5m5CUa1Eobr0
QZE+x6mpZ7+wJiaLeDVdJ1RZQ1BwKd6LZYq1U4/RRXMd+2ViDw1LYDjRFFWXa5brzzfWx3pz6Ibr
8F/iZlyVyIFASRxvYUmi2TTAUXnbsIk2X1Yt5cV0y49Giq8KRqPQkROZ5IU7n1ApYzY7kUI9lad7
mobk8K4C98+QiXmigrV3IfaQPyBefux4kx8b4xPfqBrBpZLIPi4AQf2qpv0gl1oYMaX8ApyNaL21
V3SIoNSHHW/tOhKzYGsr6ZPw93a/V+PR1vGwMEJoDfQplXonzkVg9WVMTlNLaLsBW3zm1q9NP2u9
vZSRugZTma2VFHZEidlMphSlmeuM3LNGU3/+FNxJKxYFK8udnbg20S3py+P2OdrWK8/VGWhLaNdA
5KWeFoP11eK42PmHqY/obRKXs/hVwAbjEHP+ggaHeacf5y70Bo+LxYBVf1B29P05kblMvBSOmktE
1pjDYLABkdEp1mglYjhceYCM0wnp0EAbB6JISsdqg/A+K5t6APCJBy03zv/PFkJT3Svm6n5iTufl
sBwRNrXdRH/YT/OWbxhnPjSKk1AgqS8W5/Ot+xtEI+RlNejY+SS1ZTu1zZiaFV/dr7HthbcAz5C5
cdF5gcoDuHbDbqHoq+FR61S0qCLSlcKG+T/OPp++tPhEu0gqevDIoX6RA2UF5vcAa4NzPG8p4vxX
8MjTIsI0OAXXxMPaxD84a4/I6eX4nEP/RN6jbwFClL2Lctu5uVoZIoR4UT+HjdQh63RoT/Qmq/Yd
ZnrkpLXXZoCjjfH32r/VqL1E7Ki6gSksJfieSUEV5Wx8QgE5lD6eytdu8CudMeHal4lMsHLm6V2X
ftYdml2uIlMfhwMhnZ9gmbne9260B4A64aOkt25XcKxDVYQ+av9ctxf+ds/CkoBLZ5Cq7qkrP2qJ
zZ9HiNZyAUXUSE7KuOB6MIvMB3wMW8jGSItFL/H1zPw+2xgunOWLpcOnJ0Ybas9mx0HSyYPBW21K
cdF/4zLYvzrMdiz2a75lKti7eXRy3OV0LBgTOyjFlGgtPRlpU9AkxNxiH4NwuZ7bmiyVndUF+E5p
hMw0TG2u3EvD6g7xpDiewQRzMLNqmtLW+c3stps5fPGHFOZOMKLPGpgzvYj7MFA4yKyvg0ECI9BE
MMUqzxKQP2ZQQVmRvEErWYP0hrUSUoHiq5oj9izMr7mwAJZe0BsYmC3OUTo0Wyxk3mfTLPrN4A56
3Ovem2Mvm53TL9w8cNy4MQgcLHZ71uHMgOsoc+P5kCLWmlVj6XzBflEQ+qBi9W01dGWicRYndU25
mD8z7MvWQYHqFo2sDYT8dFA9wou25xfejPnsKg3zfhsBbS8ZaEHej1VwqaqD26dDpQsp8ElfToot
m6q30ScbZNSlOKWNnl6j0jpMEy0hrESJ7KAFrKsNUnOPcDCM6ETF1IWcYiWtsEpUXAB+p5ZOdkuy
zsE3fwH5yjWLFE6bkPDe7UDM8y+7MPWaGBVCtVG9Heukk9tEPAf/SuUk87/TsN7wkFrPET+yjzT+
YzlerBmwtWpKcOJXHf88jXXQ9ub01hkqgOE1qGa/uLKiz05gHCz/6H1cijZ3RjBjlqVko/piLiIa
h2o5yZTYHlQM4yrTRk3V+VWENI1Pp6C0fLtaL1SmOYFUOktRHFJqB0MzYhgE+jtYrR6MLM8fmW/Q
j9AneXCKHKIeWPRlg6rgb7a7sjdD+Tw/mrl/CtaYLyt1DP4KyjjNi6GE13I7A6LpWJ6r5ekPCEzS
nlHZtGZ8JavHbrr6rDQb+hQlpfZSSeBP5Pd5+to49JdsbFMSUKkJvuq+QiYTvzoaRTYeJmPb51hJ
Sk6Jx8BAlRAKUbow2dcH9SlOQwRZDDhhP26oWpCkD6cmtv6gP0jq/GmZnJ9/KR9sz8YPl/Fsy8GX
TeZbfUWN+nBxr+d23e5BF82AJuYFAU4CPu5Cu40eZy9tmqE9zpusMFD0VvNYGbQvm493tTknCkqE
Q1nhLxUq/H1DHSFRVPXHtSw2VbD+8OuQbQgBKMnuOlAUz6P8y5F09VVQnzjW4SBTHMXSmO+Emecp
zypkjENfOhlOcqkrryIbMBO9ctFNNmymSPSwxxeCwMrOO0G+VBCEyxdM2WBEIsZVI9Tzc+L1PQNP
jG9jFGt3b5RnAAH2C1lSNxrH6AVW90eKwQyuMY1rDLw5oeHUAGBBnwhDHadSuJEl7J+rvtBD9OGd
JB3ssq/WfFiaPLPelZSU0DAMzLk4idQnjL2L3Qx48HayEAivJ7RTqOAFaY0xufJbsNE72/Rp+MvE
Z+uQdqdYAp7zKk/C238e8QqH8w1qMQhYc9Cx2NN1aDDM6jVEQuCGZT38R0TTKC7uY8NcMUV40cyC
aeDO7Q03hZE4HaphaB6EHJAYYLpOwpPTzHt2l2xqo1/qKLTlLMX0MC0h5/0yI3XIhE2u1CQi6Lj8
KtQTjFY5/eHDhYAUxIcmvnkt4hBhhfU2GDnHgUwNMROfgxR9fWMhDR2ERgc8x0mAJcbYiN4RGPCw
F9P1lX6HIyyfbp0zP6bn3DrsxgbDQDi7zxNH5Mss+ZEswrJ+IlvwzBskR3JQbsDh1p+UmqeEpERt
DsSeXr4M5dPSd9aoakpsKJbM72NjdkU4Atn0xGn5vzdKGZE/2t8h4qWbtPri81zY5tVbUuG03/ET
MRj7PopO+o06co5Q2GgQEqLOIdOXrR7JW3r9LFmsXoBeh5Cy3j3cxhNZs2C7jyLkv13xXBZbbCip
MHLyLNefGZJExmG+5atQzBz2K/O7Qhc6+XQxshUt0M9X6gzVl8hVq0jSBNzm67sUcam8Dx6/oAjA
HxEAgnqMIwnsuySSlsBrcVNm5YLFeDJBoBUJnW0JEPiqD/41B9vt1g7SRvphu15zyA1SsMRf1/vB
qkjEPiL48Fz8o0IvrWuAWD26SDOc8iGHEJ7KzCUcNluxlVQIFZsDsib06AOX+bxi94WwhQxZoNeT
HimrOz4wvsLlK9hJ62tVwSLwDWXyq/LaPNXAWbzs933whC6tXe1e+oL40c823ivvGRMVLJjTHIAi
ZrEt7TzJubQWIy4xDXwtJ+dIVVGjD3vtRtrplLcih4+LLcPdbtPM4nlgOhQ+DJiXWxO35wJ2vPTO
TLVFFJf6Rn6qyJvTCR6EDpTlamV861M5DQTXJ83R6YcUd9ST4U01QqhS+8VqTg3uLzrOsKaFsA1u
97wpv8K1Qum5Ei45NyHigRV+zgXy1/SRR/NbTd9dwCob9OaRzdfnpw/6Ysa/iADFjPnkab/+BF/z
cnt2fZVTR9NlSjGLsIp1bTDxssMs87tj/SGohNKqEI+6wJ8OMJKzrL/1nRSPMxQbVI7QuPrPQzHG
97vH4sCW7/rjzgGhjqqz1AaCFa23fMPdkQTHE4wfM8sqVWVijUgedTJMEpHBaotcD94gXTyJ42kS
gcnccha14l4vRfAx1F2TdNh0NWFfS3aZgwGrZKJqRxL8sdyl23u0eRQKvusP0zx7FPglxcUkS3Rb
2GaWq8zs4yFflrV/VYDhf8uNRjiqcZ4eUutXY3RAZhO7H1K4XGA3n04XZ7lgi2jLAfIw1r+f3Gw4
I2Uou1kixF8W+qUoqjy++yjUv1azzi97RzepFJ9O/LHz7CdNi6u6S6c2aU9pQlM3K1HVkrMMqfSe
8euq/iGgv/BQgPMN/yBbbbIaQUcYZ6IEpa+2L2KyK3lZ1Xkcrxm3kwl0VMvoThtSzSa3sil4+x5/
kBuzVAoy534FWHxNZEB2vpGlDkW1oiQ5fC5yHeNqaVBsevEw8xJz1meHQWCE3t0isf4c8kovigHL
moRezwUhxecZbLP1g8D0/jdDJbjSKUwKfp1kcoxWoQQCnkkf8aJl4M/B6eYZCoSSJJauAsBIS5MD
s1IA/5+mYkWUZFM4daMC6oIwnG7MvIXJJFP/5CdJVlQV4AFHD2vV/gvqKDn39gVfPsXTI+r0Z5HC
QO6Vt0K5+aBgg6+FTQePzqR/ef+Jv6eUquX/AN9SOybeTjANZFQqST20p4UqrfaksiyTIhdp9/Aq
KsGmsKe0S/I0eyrYV2dEkIqDFnMRp1sNg6oFHlZP78dRE5iKkEEEfsqVE+TWyA4MKu0GefMFdxJv
1LqNG4GkXbSSPL48vw147fWCiZToEPq4rb2xSE8jkdTlxcjs6ERYJ9Eir/agA51w2S6HH+n+z9fZ
/BKGkXOxjTU/nvYH7MB+kac+qfN0r3MmonDVvWGFhgWVYs+q4L4eMgyQsZ/AGQz8s+iVR6/DWXlr
93aSFZNDZ2ONnBELV7dNbz3Dj8AwP//IRu3yAYByaOB9QIq64LD8rBR3ExKiXWmcSie4exxuvQCR
iFF0wdqIgtuky4VRk3hFr008kUkZ28ZHW2p7fkyOFOpx7rTBFSbZ4YoS6UcCRiXj1AN+UM7gP3ad
3+91tR+HkSK2Xq1dFSuHIiRKJ5ADtyzjwJ7AItgaj16cb1axBj5AR4rTkHaqVTr/7FE6Zl1zo/jm
mUxsgGXAfOlt3jlqdjK0Oey13eYpMtqLuXATm8+4XOQfDXY+/Wc3/BNiX3dFBtc0amU6dnayGUkI
liHtsy7Zd3qSW+102vZjoq89rNiIsknLAt86APfcweEFNXsalge69O4PDvW5cc7SC+rs/k6Gno01
Q17IzpW9ChS0XvvQiV0Vl/b38LhjinP1aICoWrEwgdSSGisw+WyHAdK/Lik5rEElJjn2l0lgbZPx
PNU23PP3DXuulmBaX1kaLJmXhQBb5HPe7+vJodtk9eaiC+dmC6AFWHmIhTVslZq7vVKrmErj0Mcj
9isC7UdeZEYYUs4MQoj6fThpc0cr+HIuQTQSbXpkYYiE7ButRHehDRRaKXlmfl+s6HO0cKqBchdD
5sMNlKZN+rs7F/sj2Gy87LBFJm087ysw2a7EdDjAmC0HJdBZ4aTLnovyv/MnI9HMyxYDgn9TfLkj
230XtdqSw6vcjWSb/eh6UA/Z8dKe3g2/ZF5YzeUvhfPeySv/MHZdwMRQBZhJhNY2bAzZzwCoUr0O
6AtR5wZMD/tWSJQcdfFrfBzB+U5xlfEIi3OImCwEEEejdno8Vx8mCACHZmDkePDwsaJIfGo7CVC3
Ys7QpdNQ74Llv182T2QcrlYRNysLzr8uM1t96qVJAsibk4v6c3dxutg2kQfko+Vg1oZNRjS9AZLC
SyKgPgEdr0k6FfwRRZgd/6lmjnzQRnQd+xNAxb9Y7vYJ2bTTBwyVK1CxI90g0IhidCUJEuu2ugWc
Yxm2IdDEL6EwbFQIJ2TNXm/YaSVfeRWCcZeL5xCzF5SRvdIaa0yQ63u0CO80CephFqIay5ajEedR
sAGaTBmoX15InKVlFU7F8393dZRc0Z+BWNOx2CO24PJ9yeQojGkW7tffy8hnXm+ICCgCuIvYUQsx
krykKHvKjVH9ShImtr1itosHUugmUHIYq3gfCUyMYnEKk3NNI5Aid8Oz9a4RpixERb0UhYH/KaEG
fUFh3uxFNALqfIR2Es3jdkLsmuAdY2zyFa9OoVWq+xvaNRy53+3byghypp3HhBj3vx7zPNuVKX4u
r/uAUw4qht1mRoRaz0Kq9vJbJ8gTjW/gRhqaD+cWUpo8XbHgSNnfG7iDVTlevVF5/2Ov+ruUER+d
KAAIBsoxs4VUNWJyog6vCaC44fKthbLgoqhE23+4dxb1EPI+Yc2jHuvlFpJIzEuml9OTeC24WdZI
7R1TKuaJ91MuskyHyaXezgyJZbghKW0Lhuxtj75NYVA0jn9itj5MjXNKXOiJWwnuZdtrXWatvr81
NqQGKdggksazxzZQwzmyT01Tz79qMX9k2+FGLFEeqV2f3Spk4dCxBbe+KIYIxSNu3ryl+TE3H+fH
fzLcE/zNMHuqQQMOQaJfHddx5n7wiPB0kK/nE+1U7Xde0hb2HzHYY+BOt6u/6WNeotFlJFi1IeuD
yVpZc4ni8pi581BMGc/DL/ZYlJZYmTOZtc2X7SO8hAlSOPZArt7O+sNetFHInGKqyki0S9QGFiV0
5TZ4b5u/U1YjHjiqrWSVH1pjwfIbL1ocbaEOUS6q3CK8YLOHAlemBziarkYWtjEE2pJmGASnJLTT
NqVoIhXFyB02yJrRHUUraxR8eJR4y4DgnWIwq/stZ9YDzBFVElx0mBoAJrFIVsmoXKRuOfEfCpXp
nCcy2lyVlQQVsvOnbYA+sksA3yL/aVcVxcMxks3eoedKqmoUDopMXlqLN73Ugy7W54g9fgI43gvI
g+O396wDptCcMV4HHNrEwOy/Wp/eFd22f9hs36dqKxYcj26EZ4y3gWwD4fKhlvrmRQ842dAOvoCT
0qKzbi8df474L6UMFAW4/qxmy9GXMrYipcOeW7eWnx2YeVZ+hNAmLK7gO6lKQcoWCpOqbPkoE2Ij
WIWsgfM6FP37WC45ht4u7uwdJTJKkCxId7AxzGSq+xDpqMbfON52UE15+7b10N4+tSgJq87a4Kad
NxgTZyP4A1M6Nx7xHa9S4FyRkXdvoF7r65XxduLIepQBaDTMFvSOxMHqUPgqkCC+kege4u9+74A8
+9i8tSwHOw+iUNYFTaIMb8nkKZeSBR3MCNP4oKYhipbMhwXqaVm2IRzu1Xr6ZxHlVQZEVqW7zH9l
eS2ku4BjRG/tQXEGIuytefcEsDTz6jB1WmafmCTnJePNTJb/bRB/ChUlOSu/aj4kWRuDVHNyfHX9
suOLBOPnWi9Nugv+VWGg6XpB3BxUGzBjNdR/8fEb9brMS6R1BXBJbHZpsQiYpYAiRrc4rYhqRzzq
B0tbKSkQ6FlX7flvB3TKbuw/4wQl7RFxLiFwlU5cc0dGF+QAASOvmb5VdhgqDSnJ1YEHb4gySZ52
LIPNg8qudK/UwAHvboagzb9lGvMPzzDUdXdU3olAX5Ry6R1O8S1KbWnguVS7XEKkTHOf8+N+V40H
z/S7qn0FreAO/ygloiKqsYCq8tMYFeVe+CNyWSeX98ae6HLC8V0rI/T0XnuAnK3NXyRLapnrHRRR
KwjDIJm/oIz8ki6BQ0YkXh9hr3XFzsvdai6lWqudyhgD7DlOOyn4mY/wkoPG+HmbFHAZ+8one8jg
orLJ9Ov5NjGZTsd/OU3q9kLEry42R9gAJsgcDjroo7cjaJB6ah3h1drrn9aqFl5EnUhJokwIgrT7
AuBKJBOYDqp8TqcF6mLVfYDocz7/lF9vOA/2YJMzXgJimIP5DvxcYOgxIJxkdlCC7At+/r9KPAYt
GtTwooq0ws4X+8namZKcKNtkKlBSdHQwjdlIgzDgBejTCoOHuyTnLCgiDS4vY60d8ttxQdo0mhw3
M1YU7g8tYZu7ayPWWiLGTvfeMZnAA+e7QBE6sx90M+tqk86xETJWmhzBuQ/LywHXIx0EUtYiaZBb
p1mBCcUVN7nSbT3SDWqQIHZgDXxu+o3x/44fY48h3iv3HIbr4mJ8lv+xyDNdGSOo1qfEewN6qT2t
ZyTtsM45DSDBWnainNO3bfETeKGbzNduOAg+3ZmlEnVIgeoglORsbLZEFJi9UaeGfxWan5wA/jdW
2FPFTntDCZ8QMvAXm33udtnLMVlTdZ57tPK4X496dFCiabLgQdM9MyhEHbN29aR1hNUjTSsoUASh
+GHX42SyN2RAo3WxINU6gIPBP0/oXW/XOsi+PNu0KXJYlI2raKZyKzMblvFEJ11Ki+W9GKm/EUOU
FYgHPdrKbnvIOH+j19UHipDBsVnpy+dLEBdEEAOO2jAC/Nes3v6zJRhPIkUWPTp26Qoorr5ih/kb
hykeVBC4TC+abkhb2gvdAaly3deT9dSMgf9qOmSKsLfE0fZfEmuaV+nwljJE8m5JkvL5DTpzC6s7
r3I8o8obB+s8m/dUqYf+WcbTM28Lqowx/UIVdD1zUxiqHC68gKPwBnGMPKtZXVDeSlEEQRwutQS2
Mo3p2OlZDhj5wjQn4tyizagA++7k6toWZeg/wB4ltJ0JoOtRvG26z+7B3OH4rUkqAmOVrudBaR/R
ZcNq1VdV03Ck15HNottH97z7qoZFu6SN3LbeQwfAiQKyN+Sziam/BuWWGlI+RGJDQnBmXXDMgCaq
/MgVb2aBL+UWW53gqKX1f4QJMPbksrpamMT4Ir0D5elIcguM7mVBQvG00TcquNWq5WG2vl1k7qIb
gGMRBXZTEuHIPOqWxkD/nMQckzcvWDvYT1FAdZxRdQiCRZbuZ7J/2oaO+aNG2l82tV+S5D8102ch
oTtLYPu3cRw0K2r5uN5NtHzJ/p9rM4pQeNxbKq394FNNsXaSfiZaF3pks2x6JCzRbTkMjiLiW9Nv
A2ACBq3oK/J/XwIseVfDfBD5BWtxLM49Niqz6AVTPiQIG4AmbSi70tyOQu6t2rb6YLbPvy5eNN0V
ajkYyBfgdFDzkpJt05dPFy6ETbqv2wFrf2FlEz+KmVzISWX6a93nGSiEp4MVSoK1xH0qervQMtad
ud61c+BkwNBMjerUoeF1McAEGinM1M0mOBhfZeJaUnTXY5OVBrm5whvTwApt8sJ0mggg8VkG+V2W
RDWUJGJuU9SzdYbqQgVrpuDP2sga/TkMG1vtaiAwpL11pPl6dgpqT3STJ4QSQaYHYb6LQ1xw3pY6
EIEghg2qiPcyK/dRR90GXz+rEsTgLidMjVghGDLMEAbY/ukyskcCjv1P5VWqVPSDy1QHu9hhFxLq
YQG66JTZH5+mXnQcWMHxlYfAROqLTTKL+dUJ8a0eak7ChgO25yf6fP5eo4IAmwqdX/D92xl2d2Ea
l6goV3Y5DG+O5ausScv2C8o5L0UwH2zOcKKVoCK9x5H4QO92xjjnqSh2N/XN6iex19Yfn1DN2Ili
ulyW+7nBvgLoYG1/sybkOSzdO5ny00SdmY7PZf09dkPy82A4KbsaUEv77mC+kq4OBZuvhfCq+9MS
N5Pc2NtGWuXofdu+zTGTgAVB7nsSxG23ABrglRdi1yMgXEELnjERJiobGbPa27a57nXSDqxHW72q
zL4r9L4az9Bf++vQ0xq8gDVvS6fGY1GPSqEdVGbzKRiK9N+tRwQAMzwqvjsWJjJQW3mAE7/ZPYX0
iZJfpz88RzFYzhOMWyiQCe7ndkVpCMXXYvX1w8mV+Tj9HgJiIm7EYU2+rtiNJ+5MHrNt9kS4khdj
SfxFKJtWGviUry+g1UDo9fy+BC3L53rwJZdiUyUVtCNSx5Rn3YKqMegPMv1MrDQCktrK9LGzS1Ko
UDSMUgVyax29WgQP+ycdZOc1Hp/HeS87H+vyI+xxBYQ7NUtgucc9AxeuN3XTNHJydovb9mBEB0H8
rTxZHvJJisX0kgb8Z0P7ozTPAk1Ed6g5+qEUuF30Ccfcq0fORvAbkdunoH0O3f4SgpeqvP3pBvMG
k9l2PuxDZ2BoSSb8Swv+HzanxFnfRn/KUY0Y5oC1NC1vdCKNdfXY6B3Cu0PeTTFUpz0zOImmk2cD
vLMtT0Fp7e+/3yPY+pEYomuTbtAlKbrJ3al2DAWbSRtAq2zkYDyMd4/GY7gKr6fr170NYaMdFNvG
9wLCXCapLGNomh2TFd340TZuhlnt/VCAdPQWm8B77bOUUx0Qau96F+zTc0/v+NqrBGmAdTisnyJ4
EeH4If7KOpgI2lHU6pcFLRci0OHR6Bt+eCVJPx1FsVmLA3cgHaulZfmRuXXPSUukBeVPPffeOxZ1
Tf2vUNkL7GSIItKnAkcVr59qf1VxZw8xXH39hOX6GeeGjh33lkLHDGX6mtQJM909ser5r6s0rWuG
TxBkiDbvLOZ0l/PM0HhIJ07DfgfoDi69azK9G5p0lhzNc9AJppMSIvK8o94igCFAypRm/ffpVIXD
e/TF7ngz5M5yQ4XJZj67MoYu6AVPtNGwvMlJM6ULmL8EElfxN+YgPnTNo1SUe5S+kngHiiLU1dnO
mtvgfaoDHkXqOOaX/jqj0iE18Pt9nFPtvOfWwIx5TDQG8HwIiAPi1w7yLu5LO4dAyb/jfLzN0yEH
pp0UORkL3qeCjaTKCBMxnVUDxlspNDgSX7yIqnDudovGGHD9icKZSXnbSg34Xid2Zjkth2uzC+h5
1Vjz3/3kk5gsZBYo3cHBYt5qNsPXjC+AvNCt1kvv3CFnr4SkOAk3tuVdTOzlVS7vgBQyMmZ1AeO3
hatpTV4LBAKXoDhjCJCT5gah8EzjeRlH+rTsEeQZxFcyMd9Ga+4bbv4KBNUMdVsy2KylPSytsVHq
SqRZ5aIqp+P0GdViPzLgXmSTjWh3iomTng4FE4fmWWV5Whuz9FRAMTcptL1ZDwqfvj1ik+V2YY6Z
yuS1i/Q0ecsBCj61e/IO0VVrpWBtDImfEq41uXjibj3GGih+XyXX4PUnXKSS+mFNQBUqGzsdVo+B
ddhJW7Dw8rrZ+oZjAO86/0Vk0laAbgU3Y+KCEp8RiGDLFUWnABeCojMzcWn5hyfh1nhoaG59zqix
CREX93WVMIYmyb2wjS3t0pJZ4S7YcVsjbp51xi3wkFa67/rXgid9lfVq6kGjl9dKKivmHdR/yrfm
bUtHJd7TyL6zd+qVoeaXgEXmbGjb6mu+a9zpHJO/41E9McCvLUI6l+7YhtnRAg8N0e7quPa2IfMU
Qk1J7Y8JNw0RQlhRDRxCZGPjcNriZmk08/Nr3W6c6fcxTwifswkF0vxCXcwMipA9ci4wOgG/eW3a
Y+1XUKkDr0IRs11+/q+b8Pw+n1VME/p4jFSqM+ffSSeMJQYs6RJm/+I+ec0XvqmKTYIDBgbHPL8T
F744WSQrTUo2SE7E8/faz6vFxx+x8u+DR/IlkcKzMwMonpek/DDjin2Kq8O7JuypRVpZ+LLyMzRZ
2LdPs+NWhnqMcCykn5XiDKPgkgCoBNKRd91ojuXsfuWlG8hpF4lizjGpgbzLz0hACjUVaIVoAZiv
x3Hxst5SIVdKHH2Tequ1igOgF01N4r1Izn/h19USosDAPVbolNH3ojS1No3zMvOdRpTZ4E9qa3fk
hik+xUIR8Uc+v9MHj82HHoJ4YjBsqiC7qY64ETmVq8wAqWMplYO93dfgst64vFH91xW0kDm0aDWm
oseNjW5tNz/nyt7E2I804VqiVb51/W8sESEzys6OBtZ6fbD01UTxNGuttGZTzg1vo+GOCBGIAyCQ
bkxNs0Hz95W0pV+ZMBcBNbiXFqnoyNsPgmzMoIcPxep6B7nOHiyUejyzzozEhb5jAMyJ3L7nzL6s
dW7XDa08ckEeOupXfEvYqV+tYL9Yt2qZ+GpSgr9PYt+XbwOaB6vG9LryaPMw4PHG1TUlFjBzuO9K
KXCqMYBaiQQt6dW35WpeMTWyoo15tfvwoG7crKgJVe85b/UQkY7lYx2vsVEJuhgVthaaObeV5Wqg
wSIWqg0thbKkf7dksv85NeSTe+5BHBMqeXDyXdBB/TMn52s+TXSXxzHIdOgN+8aFoFgQ1/wX9hms
Ch2hdZynQv8S/IPke/07sLR+UpTRuJYPpOuCFUvg5EQBNvs7CEl0BCEzp5zwWYacNLUjCueCsVF+
VH4s1i3Rlt90yAtyqfetcfBC4DfPhnjlp1CZxmqGUugkYV5mTzIg/chVh+4IIisMugAAY2VDmZE6
5Yzkb5ljcAsrvSS/ivW2Csn8s3mNSy3G9rFkJZaKHqB+0aX3JyJ6dsV16lyXWcMjlTgh2gLufHEi
s6zo8su1LZNILeOOTDCYZ3dxI2gyeGwOIPwv7eZbrrUkQaFYw4NGYg7pWlvqI+hONojqVRxCr9CN
srWn4GQod0pLmx1Ud2Lt1eQWPqLEwFZ5kVdvBbNd04v2gnbpUdCpdITGn1Kcmf1lg3SmJHRp8oaM
1lafhoeDL7OHed2f93tsauSdnnyHouZ4fQVIpscQjy2SRdGTpXzxsV3aetaTUOd3rjLX+Vv8+8OY
5AXVkkjubDy+w2Yq+l8yWyRq6Dz5uqbY9WDncIf9ZViAzELCiVnQPMpzh5I4KHnx8UZE9/5eVuIc
qiNwAbJftTdXyDrhvMqBAupYR7s+Xjj8kPagYDA6Mq6XKNlbvFOnVOiEWM1sSebeqPDIOJvcY8rS
d37wIXNdtjHfekH5nNFoaK56pbFLoycEKho89OK1/qn/GlXO9hvQufreVG9bNldsxrU5vzIsrdPz
tn7XpCs87jyuMWHZL+f9Mb2sRvfwPk3YWU5WxIlkRukAXUz0woGlvoCeAxfU2Bz1yIAAFVxSNKWk
SOH9Hbwtnkp8yzcxT2Je82P8vX1YN7ab31kMndE2Ek22fpcdcQ6JYygDqS69ElBVoTkQ3UODn6fF
ZPnECsD03XThONFi/YX++6DO54LqZkyOLMYJcKOQekSdOREa92zojRniTXMlOkp+ctT+QF/lh0nw
JbtA1IleNYgcLw2GtByV0S9koWe7EJizZjc2Fa4VFmxBkI4Vd/uWKYr/1EbiysrqKI1xCkGAKLpP
KVBFK8C7GQaWf4zze1x5zma/rMqLSyjzRHW2Nw3L3j7aHgY7FihXqAVE1i06f5SODKt67HYz6bwj
bzO+suL35asX+wnS0ofUG6SLw72Ih+qrj3rs6wrANbaf63PkfPkuolFvulP6pBi3kwnhDk7UJ/Ii
U8zxZ3Qd9kmNoBlOweKj2QQ5ZKGsG3D9b8HGz7sNRtBC2pmNaukdXvfjWhPc52aaHbY1BpWmpRYL
SM3lZoYBw6Q10ORvlQBR3hLrE79kizJmDHCoR6W7fmnVsqof8yTzOQ5w2380O1JRJitBejauyta2
tYAWApcyWqxazmt/HjKStgbKxHx+ZqqdrShNkWXj2wnRVL/HvxT1TE8ENurukRxXd2WEwhVeoB/f
Wnhd5Q8RGgLbEXnAdonXldBdKRmU87PAki0aDvLPYKIcAhkVbSTtql/G8jc/7p9ErJiwaOjpjVo8
x4f73XKF/v+4QdsztP3HZi2OIKbUXgl9S9goyK3HLYcyvOr4BgLm1YNwmyRHWClu5aiwMj9Ygq7f
7BXgezzu1Bf65U8CUkdpu+UXj/gVoCX0wjo0NZAOmHtgAcBWCcLHHI4uhlvB5z0ztar//0uDvI8a
oKb1agF/rzmALOl0RxwCj9UgxF4SG3UbTTCMz1C7/JY/YgYXtrJJoF62dS7yGruEuZ5wTszwB+Y0
Omo9KOb+uabmChgVMFJ0EtPrt/GJALn2Au2+jq2mQbguf7ox86uNTfZla1Gwtb8ayiRlhKYjM7oo
RZP7cDEC4EgpzYXHWGLPSjY8kPe5pG0TNi+bT/N+ldYzFEJMSUCx+Qxh4K23xccit4YX2/eYTvK6
CvkZB0bO5wOheYeK5F/L5Vnw5yAtJxPG3PCt4ipAneN9WIsjwM3oCbF6HDFA4otYyHDPXVAuLaSX
ac1C4lR4jBsJiGDhJS/+iYsvo+sjA8vbixQTbyhgZa3qqWksdz7UNuqnMV71PMccJec6FqtlB5yA
wBZ9v+fe1WQkpFpPVssuEf3FmSJPcg1iEIlDB85pVaoWc0KmRSF87zYoLiImizVKPLD/uvaHBstv
55zINoRMhrPR1LBLldihZJ0RyixCqY6K1vn2jCjhwAuB75viy7x8diH/0CHClqz8JnJjlDq8wGFf
u3/EbbXqnNMuvpbm8KpkFvQAcwHWiSCTjZ9SebIurWAnCCytcXgo91kIOBC2GaTCvipfjX6bH8P8
tzWaeJ0MgWrhPH3lN4DGlxPEiG72BSPLqh3BTKNdPnwEOH2vTJUsEE140OLNiKdnjm+RmzhiF9CZ
Gdo7KTUObXwE8PFsQLROp9C/LrinlW5ghwAZFF6HPS86WMMhDSZV615h4ogqjP5jNfWiPC3ANhPB
gGbFwIMwF1aAqzRQx2j+b/LzyI5a/9vVSPcIOMiGqlb1/G/tsV8mQasjCQcKKVlHpp+orbFcIhz3
JD7zGPADCULrx8AZr9/62HRcxMyazb5wAspCx3vtgmGa5xlc3FtJHuLQRH2fHXw/M9OvXfDTMMCK
y1f1snss2lSviZ4um22RZ2labl0tlzXZByo/FaIK8jHemWk3jBk5QaMSya4KhZXLrZXFQa6SqXnS
smOW3Knhq64lJ2zEC9QdkP28G47gbROu1OPHDm4cFIPNDGaCnJxSKxWRoBN2C2nw3/aBPpNJe5If
hfbjtBHEOlVlKGcABq5BjhvrD5iVMXSC+AbiCNvnJj29mTopSZLaMJL97njDMFFA8nLVdEwKEZmL
NXP+XE1jtEddhb3A1vk46VS9k5NVew4bele5ZIYHSYX/YRdusSDtD/EmHwkv/iM/n/Zve9N7NYpZ
0iDjB4yiDeTkxVvGjYIjUISUiHHvDUq5PVZ95BwDh/0zhQSLpolvpqZX/xDqGgCo0hcZc0mnUzaZ
rV0TKHgt3zy7yrtjErGxEsQlU/NCiohRgeI96hoKw0RcFl39AZwnNB/ryq6stQdRRpW200uH+aDd
Df1rKkN0dPkBfloxADeZMc76DxQn0rebNxjJ8M6qZQawrLYYE63tunyX4cxhg3m8Jm+pbaMWvvNS
shzZzSFt2UkhcxwMaWHPmCB6xlng9SZynpuCKenyI+bNsIZ8muDmXxdpJNDTTjmmgW5QrPQdDV7O
Y4YWFs7QtzPhKNt9w0Rk6ywlmHe+0T3DO+6HRbFikP3Xu69X6FJvKMOOLVDMeUVVRHq3946FNKHx
WF+xltlvx/HMWdXJxLc/03NadoSkofkL1pObwsBV2mivXe8MXGBtB6RgkFApBKfwuCZYU3gVEWvW
5hHETuDm8wDrALebgi17J5c/HEj80TFeJpNOjiOfZ/THncpVtuncEyVXGr0+6g89Tn5+U4fDJSyn
jkJz3RHou+2mUH7FLzSulH+z9homT9OkcIfc/eeIhyH9umSpgAdwDtf78iu4QFjaQCT+IaZ6Lj1t
R92VDzD4Amj/3j3hLfkHQSTb6uU2M//4xLU9XhCVMvXF+4QUnnCBgR5/pX1t8fS8VC19AEhL4V3f
RPnHR4NixNKAd5c6KuPNNzzSe5TMsBVuompWxzxJuh3x40fGBv7W2jlmPT2EQq/kfLVlOcLLfwIP
3hytAn436TkCnRkKAUQg26HT1Rtnkwudlujq7sLasOfkCuaJTSNG2Pi2l9GfrrYiEISXBtWHzO09
sC3CrmITBp84h3CxaGNc19KTMmyPaUHYOTsv4rGqabCINsLQ9QLNdsVz5ucz5QyQhb8dXDyiMYJb
47UozqU0wqSeHt9SCY3Mt3m0tgDcCixwdDBYDscUk5jXkZ4K/7JRUVfzvwYWZ9wNvTMSrw5iF8xB
ZmoiqF0tedDmMgtRTxEtJqIdBSbzzyWWA+GQ4H3lrD54wHNdzQodZ2N9ftp0RA7VcsrGcaoz6W7Z
tnyBJjmcFhnvgyXF/3KQ3eH4yt8IJ0wHfRR/aweC4EkQawSZDGDKSdLAtMp3UierZ1WC7LfQO6u5
VhQeDgPDqGqzJRUfFv/5IALV4xoqEXDiWB2/9MM9VnShx4dehSMVvcBsFL/Wk3Z8vjiy3dGvJHne
hMNQZ9V9QU3DfTGRs/J7NMWxsRmpE9peJ/h5TQ6JDeHbZ4gAWQ2Auu8MSe2Yf8poCHPu5Xrr414/
Wg2EI5Hgf54oczXIPOUpof318+XxYuo0kO0KDLhYUcmMOvnBGoUkTpYZj7pR5EjAwk7k/O/1ns95
BG7Y1ll3fUIt1in/0rQc0r+hOiBI4V/hU7wR76R7ijt05Fj9F2ZavuJlSpU2TBnTqj8rwczsLaG0
DfSwKKOTFp5WqnWKar8GSKvPIcnbZJKa7QOKglmLGcDV9/WBplSuTVQJXTmfvVx7GdSSLe0nAkiK
LvUv9uEoidW4VlRdy3sHmFQfmI3OdzWyUSiJpdxwhDcONsjFhnUieW+ioCG1pBd/IjjG1zmmHPe3
AjHQoZVdy2jzzS6fjwlXFtIk2kjr/fkuuoB9hDye8SX5qnVxlZiR0Ib9s6H+Hi0seSMgczR6EZUx
YozI+ISx2pqPcYcvh3MlQaT8UzaUkCTNfkPjQCeIRgwoIhTul3+TLJ/lJXVTZGbijb4bOu099yv/
kSWKiEH8R60/i6W95D5Ehb42qDkXJxe6jvtDmcSqg0CsrL7xCrvXFPUAKGVBtNLXvmAB4u+6mSuw
Lx9gM1SXeCWvC4Db7ayjVtQpkDDtYXgLkj8m9eCuWv+qWEVXFvZUtSgvIgN4vYZuzaYfp/bv1M44
xuAHeGL6IrRuOmWUJp9gH5PEDRb+6y85tOMPPWaCevJYcpm666IWaJpaoj3+5yd0Nzky7mu9clHu
W4IoTViIikMe2DK2p2KpURqXxnc67PUiyLrzpYYulmwkLoVfHFl5iZTIsElQ0d6uNLz6q1fvys0A
cQ99mFzKRo9MN36C/wRIbg57h//g6PvEgyNXZuWYZlZjKrEICyZc+PhmlIEdwXbc1dSrUSDFI6IY
QTi4+Y7enKeI5ifsjaV8dHjQ5JJZTQA5dblMSHYs5dmosf1Pyk4/wO1yXWt5VRsEkRrKcZa5QDAh
aBHVmOkTVegMQJXN79Habcrz3HS5X8CPTYj0WeKQSiZQWlIivN4FwsQlUh7Dl9bcp/LCpPz9bE49
witI78ksidlvx4DjH8YMm8s2qwMAkn4TGaeF4pREmJxHELfIap6uVZSqPYvzPSAindWaPiqPdtg6
1rdjXIJawpjPAzFBIAQCQPAx6lwoQvvgd+yxVtPituttY66+Vr2TXYELYlBGAlxjyCblZAoJ6IE3
VMx9bQt1inINjNtprA6faXL+wP2UIbJZKMMqMfyCVvUpcKCxazlp5lhauBYsPe+yUQvieD3EVmZp
2hcaj3xJksObdH2iDxjP8GozKOCFt8R59WRTZkfuUUkJTqxupQDhb31njHQcgGa1IyRmVOyPWSGx
7zDCEyqG/sCm0Xg8RGJzbPV5fALiNzYExVnQxwTXO0DNvMXLff+OgoZD43EMgh9azmmee2ftOuFz
h+HvHz5ulX1qByU1813my4cbL8u0CjJPb9AmrAJsQWfz3igA3WogfjiZily+D4YqO/CD1+ejpG99
QYeoHz1JO+TRcoealKmTIUam24cpFQryZOpF4hnVZVIST8OAyxoIc5q+nGgdj4yViCE/u2u3UmuN
nMFI0W4qvRDmc0t0QPQWw07rI5xVydMnpPwi1AsOyVi1g+osA8VJn+vuJAb5oXjgHIofcWhw/teb
WoLQma9JsRsBp8jO8ubxa+L+mVY7Vw0jg1UKgMz3NMkWow3hZobq1UO9DTgMmaP+vRAl9AVgmtnc
l4JTQwoGiFlofHsj/cIvilx4LJtbdFS2yXVRovX77Fh37q5aj/akE+Bpg2TsE5NkQL6e2fFVcJv7
Evpo4tO4Y3FTybsfTN111MczI/ZzEkmLXOrDvxL60sn7d5zT4r0Vl8DdB8pnsqXnYEObTzz4UKRq
mYDSkDm7dxMN9SffamSBej8NKiABBCnncmrr6LEG8/jRhj+ATUZYlPkqgI87eURv2bi+AIAUQ65b
8mK3UWG2CtiqaifOZQekyKB+1r53w4ESaDjllpGUjBrL6IAPOlnQbFS8DbvEGJ1Ez7GPYzAjQbqm
yz6mC9jC43uMUmTSBZvNqZ/dp9qjUmFFy2eUtzO6l8Z5je3YX+krCi5cC7ctC8uPnSOjs6Y7YzKn
0YaITxvcmasMOQMfRvHzhgOMHTRvAlYwzQb9WOtPQvQTCfuoAiPOiF6sQB0VRVxSiAN5QiYS3MU9
I0EKNaJ80oWRZBp9s6kgtBcjumsAupZLs86E0+trvKsQDjyiZjXn2Pifjgna62HEGqYN+R2flDvS
VFT5WuxsFMobECmG8QUNej7nB6UEC6f/YtG0F8atAXBE27fQGI/H7ZoweYJ/ZVeykCXOpS29hQTa
fmaZ9FQcYmMtvckkTqWdWPTCW8/8ifZLGV4hECzpXPX4H14NnEO0jTiLwbRZoEbda97cMg+7J139
F/LArL0vUtI5rKN02mbvzvqDW0BisF7p6NE8YsrkzE0QCCP3JAS36BkDYhr7bQJslqzlCcUcISow
KgItDjfyvwCJY3msALr4bGvOTR4g3d96+JmWvK0lTs/UGnPqs3utKfzABkw3CN9pZwJImgyqVYtx
mmbo0EW7S7TDo665sfH3wGBP41ERYjfygk7S1eE9G/naPNcXdXeF2Ie0YnhVWe2sxCK/bmY3Ihc7
8pk84MoYugMXgJ2SeAdIrvy6wJaeKEninYFDu/vrXTjZqpCYVSGxnuoJ7koIc+HF/wdjiEIaW37b
N3wZ4uSTuXgqbOAtGzWcmAi3eUmz2htKlSmZmzLUCrSeit/T/j7ES7YrTSlLcmTuh0CqxDt2MgUH
pqABOr/hvVivlYDUucc8RrWlM9OQvbAOJ1wmYtH8fRj/pFDmIQSKXr8HfTaXyHfIvuq+ZOZgEKfE
G/peO0dhhA+ZASUtiDrSRyi78X4v2W7YzpCjPc5usI4Djnkx47t/eiSVVpCvJsw0NM+IUzloHNa2
uDyjasZZYtnSqbXrfoGGwnWykua8t7gq0vZKwZDa57jo3Y6zn5FazSqrf74+Ltban8hQ/9nIiUO4
O/qRj9Y/sQ5TSzJiLeuNNg1RGXUzUjtbRg9FKQr8FRLERCkrZ0NcO+gUQUGk/mjs3NQIuXqf0Wv2
2fvtbFIbab45uE9gzqa4zNPK3JW/rc4Z7+yHpjniMoyO2OrVsDiGTLtVmvxLr6ohKDtHldltmBvL
9QUTnzyGYrSlo+WQOcLvDDSka1s/hsEwUYM6puNNqi9+WSot9ZauOXfdEbaVFdRu7L2cfK4qT8wy
WPQDQlcLMsV+zqYpV7/OaZyG7xWq8bdDF8kS/C/lJHJ8mKSbF/8PMMn3eM++9GcOtM6Sgpzw49Nv
0dXLoqwcozWEgrsxeANtDIDyxGcrWUV9cJKiWGwk0s5T50NIFakr2kGOdVrUNPMrHliKVOr+DWWz
Vj7OgLzrUBmQ+w4eiLjzZKVL3+PS5YzCCP1Yknrcr+w75qwzmOxAzjXEA+gXm3wGZ25wHXQvH7uD
20Yqo2+sDIE7erbJE6E5O886Tngc4GAFiFuSA0rbXzxisgZCxPxlOS73i+0e+RFTnaMODTt61vpL
2qcuBVHRRPxpYBT+hs7eXnT4XVWTqyOJlG2rnLGGKSqKDKJxba4TOEO3DgbXCJRcXx8peCnMNoQy
zqXhjdsm4CmnaaNeFFPYBvCb3gnxn/IhqMbkDLFXlxjhke7oV3AOqLe5T17tiOEMY7wXpMMOj13K
Z58banyj+C/KwuvwoOo1YLmCLteRoTduW78xVy0yOISps/4/EvoFNp8/zgf16IgFVeb4MbmonOKY
DQLrzrLY3AmMrM0p5wNssDNQBdHDwiv2LPT8gHiuxGOr8lc8ILJp694UdoGff/MwdUxEuJJlXrjx
QMq3H6QqISZWSfHpszakMvE2XaJVWLkvNixcsLyhif9XfSpRlS/SNeMr7PtuGaNCPrHObFE/cNFW
t07n6mgx/LcSWWRuMq8kgRisGNmBq9kqoRXF9IHzAGRXxlsKJkJQw+fqxgG6I0Fk1RqmKuDVER2l
c0UjUSRIzqjKp3b/j8oe1D8w9CjQIJL2b6GdhJ4xu6sWF2EI184rhHFU2kyjDk8Bj2WcXo1mWqnF
OxBySAmv0PUZGzVOzhhJV5SJl5bKBAgayNwmCf3Dult0UPwAClA+aL8TIrqBuabjordKwxTTRr8z
JrbyBT1Gf2HUyXeNbI0M+1GdikjwzkfGEhdqeYC3esB8W3rE/J9XfOpyxS/v4ISmj12GoAS2p/wy
ADmO/Ym6kkUPAC5BthMsjgo/yxI9mHdl79Ap7l5Evnq+6nxDY+F4DZuxWTqTltowlQfuG9oyMOMy
n8j070Dftih7dpCnN37voXBJxxshA9juHnbcUy2ur37nQ9OjSKwhFBEX6OHFkNMO0DeR/6tnj8jQ
G6AN8kGtjyR1JA/yBIDAc8bGHhhZVH7WyC7VZveC8f9Fx3eouPP3p2QdNy2QDJvzAA32fYcdY1FC
X/CB2cxNvdXE2/TXT2W14hI96azxzwItYeAp89PWu90tJ2L8WLNhdG5YLSYNIPYXM7vGkEHtC7zE
dBbwyER9AloJH30/z+GbkGEsx2xP9ONt4QDsSOZfUsHgygjvgEYinPzh7RebHPFkDJKUjJSo75tx
Sw0xRjWYkfy00uoOBQf4mehSlVCwQqhlq3RAfSinu6AfXf7LSgpPFt5jLxIMYDcszE/lVejAORcl
grzMpihFnq8ELoQ1BdhOWaSYJ6u4HtQrVve7uLItDvXEViIvzpZFfVQ/pTxTfs8lZ6rXbWytclPF
A/NOxi+lCrdj7ZoTe1twFzAjndm1Sr81f59Pg/W1x9nV6jgOAOohwrzgwMrRCite9WEnsWptvUYU
MI9ddPxReFxtDjyIJn2Z2ZIPl1k6yt5/g5SDdoWhn+Yp5tbIc+WJHS+IXas0cSn7V5ywO0pyUN0+
rIdTm2Hf+196hIm5Fq4m6pHzpyDAjTiYxJDPw/O9ICI/cU2cjhDXaXqu1RNDWkba89AuP5VH5JZj
NnPS7jfFgLT5kJwW8GrTAv6rGp/R9vP6fHQZXbTEVg63tUACIeAYRyz2CBilMtHOdRSM6XYoEdS+
b/vrAswLELlRmd/USE8PFSxEpPQh1lfclct88CRZJxUShItiSLgJ2qUbMLSW5EXBeckBXDNTKeoL
iAS/e/ELYnL5YQjn0UM8yGjET1JU0XymUWdhXU988lwDrLz1R//CySVUolouWscgW14yO1L7gDsh
YeTrtaVI+QRXtDZP/MhDNUgvKaSywe0yacxb8J5olRBSupYNx0ahfP6jXqKRI0Djm3rA2GGT8+b6
9N7+BFBju3WsqYjxYCtbKpXvUsaGnjyldKv3NJt9IGC4c+jkNzb6EXm6X+TJ49sMYE7prbNO0r04
W0ju2NxT1U7cupxfjpnRn9aHYgpG6oFTGSoItxPYkbqyRqAWR8i1hOqfXvin+v4NROAHbGfAojUt
lxGDtNQkYTG8SvpERVIvs2EguKf8dgl83UJLT4/03uonGaHw48O8jghlENqvF3Y8w3HCggYBNGdm
3HBcMEHvmr9sfsLs4ankKX4fAlDKuyIyq2qVtL8IWV8o6p/cKAw6w3c4ELMKbm3uDcI84edZsCOq
JNiBoY1UVivac8HceeQM34ACVOiQzFpAlyD54o4zUYCFLdBbA2JVK/8EtSt2DCzPxZPYZTEI43bT
eKUpYEbZgY7YVOsriZIemR4ft5DbPbD5AO8rUtI6hA0rmuSpoibXM6nKIEwimslAC3uvfe0ZC1Df
oaT3JXtkOPYjE6q57RUV5giCveSwYAJ/Oz+jQtxCMcVbhCbQPme5FIbMZbcHePyUPe4QWBJSsBNS
T967gUtuJTg6qI7TUnxYCbClRyMB03tPS3s2nYmfj8R7jL/a+LTqsbbG2Kou/uYQF6CRmE+VLbYG
KgU80+KkITRh0Dwy7948y64KRqlvLjuqTm+PQfWthS17+ZjggPSVfpwE6B42puuK9E7eLgs5Mabg
f9tU0ZC1HVRyVpBdxPmiZBCE43Cw+3ZCj9xXF2YX2KAeyfV1dbm4/zS85MVqZDKdCXYP4SubqfW+
V638DSSD2m+Is81PS5gMAY1uCRpKP43L+9KL4U7AAu7HHm30LTFGRsCERTcw2bxPGKIHxjPLZ4T1
8vfP/KFw8ZU1GGWiYVuSAQrjw6DXvX/te0LdgYX/QrznOX7kBVr6u9eMDgFoq2C3ygerkS97UIB1
yPYHR35pppO+M48hgdPKDN7co3IAnZz/OzSRTCh9wMut3PGCV95TFwK/4yqbjaO/Lkm2VeyfbIwm
vDAhatTPyoJxad1bsqcGY9RcXZ8jYo6Gv0su/yxFSCGjEzelGhKAVbWPfP4pyAFlZnAKkIWmJezT
k90O9CFJVM3ph/LEZnnwOgSkUvn+84PxvXzNj7NQns3hMFAUqK7Jg8mGAPVxqoj0AjrE4dlkxXyX
cQ4PWeJS6eRA6J10fXg1ijWJW0O1ePtS+ES2TRsBoqFNUMJ4cfgAEQZwA5Q1j3weOhYpUVtWpWOR
hErjKCTT2mPWgMaPrb4jvcOpQEMJNA4n/YZdAYDxx8LxGa/t1Cc0ShsOETtSs0yhSL6yJbMQcdnw
6M9/JbmIqMK9QwymIiMyQMMrRRE2prGxTNUNb49j152FpF63k20LNRLFCNr/bDJjmTILc47UChdl
Nv+ocT1bMGrMF9RcQ6nP0iNXNQxRIVZ/fSQRYkGVAIX0eKQfc9UgYGynYfNwxbtT4rRt1LVpWzuE
kyezOtq5jJaxMaAobF3sYugyrxxbTg6Ap6709RM8BxV6lsXd5ClguPVyKjN9XODE1KVjfacMw4cs
S+veLvIq/xIBH7hQH6e+utRaPFWvl2dhpLGOMHaqkEr0N2Y3qCsAL5XpK5hkoxivB435eeSFgLU8
I7rvmFdZduwGqqOa8GGcD9ax7zYVxbPqsMZ/lSswrWuEnsz/nrxuPFdXtANz8AkzWfx5qUL4J3rK
Cg0RiotD+OOvsDhNmfXbZHaMFX76Qau2ZZw3oVFQPX0V9UE2pbtb1jf3zUnEBeBW+Amx8HedO0wR
6zCw8rDTJi68o5Gak4eESbzoU7WdIKTfs9BIWiP0zZDJSmbXF/S1fJvgUVEcLjj/SrXCpFP6rUhM
evN+4jx6yZRMYPszOGL0+iDeLGY9nG+fx1sVqN2Am5H8SuFJecKPkQs2l8/hbM3gzPBWZJqk4mw6
m/YPxbgscpbWCC0Ey8soOLdtPkik3EN6rBgYQnDKKWkG4eb2rrPg/tXMAsdEVdnBzan+aSwyJQFE
4D6FSkVpbdhZfzbuSk+yuJNGvzrPhRVBZJ7mE5D4SSRBZGrCH95SpaL14C3vFZDjcxfEggML4I9u
1wzzOCZUtbujW3EAzu5yGwU6gn/T0le/P7psbrIln5VBu54nwbyhWLkBl8Y3Ms1K02g30I6YbAHS
MGnIVsjaEe4N6Aejd9Y0jYE5RWvRpZYwFQlyXuHT0VFkD7rgiXH9kjL7qzsAc+t7IMTj4gBPx45S
exxfP9K9oP7t5ZhdctanTzZeWDMUZNY2nS2H31uVOYiv1IqNBdy9BDJWM7sK+uOkmLfXc/qOmJ4n
Vv0Hw0VxNYoZNlE9akd+eXHYyT45xCIP1jBIR3TdhNY8R9Yus3gUgnVQJj0oIOPt31BsgJnajmif
Y/5aIX7kYLuAptBT2eeAFlduEeM/15gADu9TuyRupXDdVhmvgZ9dYH6wFU4kSEkHblszYl+rzORV
bHw+FXLRVXgw0fnHqxY1gwJa6BAQq+hQcX9PrAIjb19OUoxuOEnatukY9O/xzSr1EZqhAa9vCST/
37IwgRBeed9LeqOZfa5jE6cu34HWDxOezdFJoN1Qy5Bhr2JoJmt4E7mJ2cCzKuVsZjszJgHSS1Yw
wtnwMujzgqrLmtVDiQJbP+Wl67kbAUja68GNVeUmJqS3sKeRNhAI8HRdFk2EDozVccPJ/gElMm3j
s+TtzOYmpmqjVEAxOHCKmOQlrRYiQ3L0K9y3OEK15B3l6IRPie41mdv23yr7XoeRoaj0aOgul82Y
aAed5Qe3rAUMEQsnLwc6qYC0hnSYlSDHILdI1F5weyloTdveXjU0lTim9a2ymiHQeod4GLbUpSGZ
HmwxGb9MfjICTy9nEl2wAkG+UIVw2ENZBw46Vw9V2RWlqGb3FlnEUYEutLkJFawY1QpG0iv95FuM
cOsCh/DioGI5qYzdU1uPRZ0vHe8UBIABNLGxh851rlgM2Nf63fhpE0OIQWYIvEctKtHwkLfyivUN
eqHeuxPgMDE3zobfACNv6YJrbEQzjKIA7POTmVFveZkPbB12ggQGoK72YON+sAGrmGB3wlhZZd7U
T1cgZAlfNVfY+0iKyosg3l3RbR8eJkgibic6jvVy1n8h1f07Hp0JzNWLkePTUzPUg/GEVZlAS1GL
MrQKDegWMZCJPCeMJKD5Vap02mxtkoIqTZ1EVHKoh6b6719b7hBEBkTKMUs5M/BzRC5oDbkQ5uA9
ERVIxNSZnCWZEstprMMp/zLnSAyg/pMpIHy1EkQxKIh7q7SxbMSL1VGPSjVfOUUf6zMkoGrx2Eet
IIFfSAjai5wx1p+WlO+lpQJTOvEE0HNUPQ+3UqY8dR9ONdV6tf7g7qQdq0ch0zlKUvTDs8Ud+RLV
7tCp6h75f+veHwl9wFI5KRts5W7P5WJoNByBq4inX0E0yL0cG2gwk/dupXBTbdVoacFfRKy6xADj
a3ykUFpyKgoQkN94sOP0FuaXoZNqhkrJyTC62+JqhDu6BaSyp+HrSPIjwBUguf8f8OLzKVFGPxF5
/LCcwK3RjxqM39RyHdaltC7c0LytuSXnIsIalTmdYyiVH97MkeCsQmVm8pFLsMjm/ZVdWUN70Jth
MmipKanjuo3lBuWsWfRR2ca6kQFWxjohd9RIbBQsYy8kXj3bvr06IOy/19enwVoogJoW46y8OaR+
ECycWZEcSXX9p97Xm0rS+fqWRiMED0NFbOtqtB/TrsDAQpfO92jaRnwexxsNMEa1RBjWuDJ2d0Zw
BLEfcbpPuL/mmM8FCrmIaGs+PGjFzUDf6tIzKnE41yOuBOllP1yblLTJLWSE1SmgQnipI31xg1J8
NdeP/K2RD4DwcYJHVOjw7Ev5dCk/xO8c4Q15iLC/ulitSLqHdPk9QEcw43SmMlxAVCVY3tkK+WDv
d996tIoY9OLsIfSH1S9Sb/K268J9uPxtmhno5zk/L2XCjNGtJ4AZ9BAOPOUefpcUOr9FuEZZRkl3
eQsrPsXziIbmjruhkq0YBdhmSVRM6PETfL0/Gnns7I87cZr0PFaaIWNt/akJNCgL0/grggFl0w/w
c3frJSJBQDQMvSd9L3aIQUQYnMZPCwqarbEngBkU208+krLlS/n4n/9UprxJGmRQYmV6xiYAPmUG
a45lX/fQeG84FOvnavvy6F7ur0uJT+xs7RFm3nZqQlS4GIW/GaHB53ACqreYI3xH3a0KU8fzQdho
DP6GWFr+ED4Ccduc+fiLW9PtQtk4/X2Rwlww/2ABClzI1GbS7uErPJcgvdMl1Wd5w5PSAi4r+2Bb
tx2L78f6bribkJV3urhi5tLbq1DR8MnqquUMR/aqCg2rIbkBYrjL1FCP0JHfX7FVUyDRKqbJGOJ7
ehFl/9zzdZDf/Jgtg5yxwIO9qHmmKSslN6PV+7aLb4WmXyPnnSD+0NcjT0SW+oskxx9KnIYEiuKo
xhCDsN8WzQ8fRPONgGSSBUTVpu0nZsVTwG5PiZgK0Q0yEGuxP8flRh8Cj1pt9JIUfRNNjHZ5KyrC
LOhTJQzAfxr71DVWve2x4Xy4LzMqxdI8lwCaxsBeTFJLiPhyTFaDk5eSdlTXwQn+8T9E7DI2aJVG
FbPGhBFMqvZ/WeAsEUnjSTg7WC6vD+erWBq9agQM2Ee8U2ePs5ORRqgA3w2HmUFCM+gRAHGNh9GP
9Sw2WdUKn/1Fi6ALwKV/vlERkeAHpL/UbzH6SGUIAPjfq4jlluWFok7gBwKWVnzcCFhbk3qL9C1Z
OuuD04RWScDxSoKe38A8I2PvSP52aDLSS5WZ+b3vHFpnPhgPph1TyPbJfp+TmeoVrFePphixUhvU
V5jHulRiUs+XYvmjJknZlljzROopUIGbrrZh7F8ZraJyMi9hNk+VGrEbAUmc+ab/iwAbvSUYB5jK
p/XDJDY2OWWogiNMY+XeZMn1IKQtRvk4ZSjmHXvGSscKN5WFRIdHAVRkfNCRco29IkKtuerY62QY
CQ79bt6MjZql03oh1VjMyED/ZbnjEY6Pk9SG3es+uRgU9xPXQB1Sc94+PpJbr5Hk3QdHnFNlGFsB
qHlEdJGIbvnXzYMYMOglTMcQhrkmOrSZ5SCep0YsxvvGWdLofIyO+5aL+UrPmN+vvaZc9f1qJPBK
CdmbKIDbyZQ0318qVgYrdCH00rg3nHxfTksWlIUMTQ88b6WL71EEXl2TPUi3NVAClXxRcO+6u/1+
Begfn9OSKnlqRJVn+Zp2THS88HYjOIPdLMqDQZAVsfskshHNfkjLpj1+BxbG8uf4MQqESBJosO7Z
EJR817DNJcGvwKoua5WfEQ05rYJ2TOQ3gU4cQwzezkV9sE8gAeLdUJHnqj1RWALbKGY5c6TZSjWh
EBvyhk3An1xTKCd5cZRxXcNorOcj/ZHtG1Bu6YDsX+l3VMie2YDYi67Zn6jNN5DUT+HkPFSr89eS
qEC48S0xJf5RtAwdOpdFuECw79Q5Bvf7Q2C2CDsJEIEaroL90vX0rfye76ZULEUcSdvKdj1W797g
HxBT9Ps0Qc4v5HiHD3JZipMUTpl37pgdCq5fqaErbNHckpLd2+dyCpQaynDALj5JApulyiKcckSL
GKPKmicEnSbQOCJ1SYGKukNyVkq7bEFXQcssEHZadN1GtPOpuV5fa5U7WOehWWfLOAB2Bgkqt20J
2eYut+p+apMUqtR4X1hlyAlLjDTPTdLs28qYKhzTivuHpCO1BMisERBDDgTorH3RXsk6KsrkhgOm
9XKgpFZ9MXqKEmjFL55lK7tg61I3rTFj5c5EdlX8+aXo7b49xkIpYOaT0+k1PHPezq0VIAJFOBCS
ELIfW2QQvR+UQwcOt30RqIfZIXYW5Jqrw21o1ZGvH4cwEyUK8gx/D1fLACOAu13/NyrcQ/YhG+NA
oMc+ZMyBfI/Aq5dmSH1Rt/zr6NRDFQV0lNJYkNzykyvP1V7XG2Slmf7dQ4wNZqr4BvU2gq6X0KZ1
kI5AOdMZEQYB3VgTa6aiAnx1pPrwJYegBo1Mu/QdiKZ7ujqlVSUKDIP+Da1NDWdPJJwxdIXvdR2r
Q05b4oiWH0f7tt3XHQyYuHIYQgKTqOGnYFtXaqxyTuGUvl8lCv5P7+J/fE5VZJAvuz6ckrRtJeAh
HoQFJ3whNm75yC7P/pB8appe8+jdOZHxZalu1cMizOUZoAepgC+5cQlB/rH4vW3joKqxILQuBTNl
pIuPrYiOcjb9Vye/M4SCsd6qtM/yzJi8aQ6quLPtjHr5eE3rNmClE4E90U1ghInQ4LJkInxvFfzP
hHI8ehcKlXEsSAbmpBuNYRrpBtGVcZQaWG8bjmbIIsi/0bMIBJEqZGTNZZGE1m4oo7r/zS5oGE7Z
B74PauW4zCSyIcYxFStu3NL9M1L3lHqUTiq+lngw6Zyc0IiGQCpnc8ILFHEQ4/0b2PJOpI85ikkG
/tL8X0976Rbmvz1w2B0FcgXjaedpBH+b4QJCmJQgVvRbLsVvDnnSqQ76k8PAREeO8sku6r+DqgO3
GXx7y6ntX/IX4s8IYcXELadnuuBte8o26HV+fFwdNgHh/NMgScy9Sa7SzbPZ4jBiFWqYybkX0Lob
AOLOy2vPJsNV/0yg5QAva/apV5/naDgZXVKOe/DyZmGsM07i4Zc4QbTV0ytZQS6g+dz5ic2wDhY0
DzYo0/O219vHDqz0ai3WHzcj5fz2Wn/xeYPn3TpPFDkj/1O/9d7UbzaQblmtWKKRG7D33CSrgBTh
OOn9uMQtf1yilBrr3yRymn+g7JgrOOkfvqPqzWVmKGhtCDCpbjOXk/Fths162DVMdwMa3bEZcuhR
H2Io1MHXZaNvgGxOzT0IodD3opRr6G3z5OyN80WdS3wEmN1lzS5Cpf7DgTUSW71G8+LVwALmBX4G
3KQjgaxrFdUn/+yCCLG9A8WjkFH8QJNo0ThziThUfW7lBOTqEcDkv2opyWCHwXww8zU8PVhdE9Bh
93g6pLudd5kSS3hZZM9rbc08yaA2SpLHY2vCwJzOT9VS9EIYcnFbTkUqdxSDIVvdEzX6YFvAUcSV
RKOCDjSqfknzAD8l4WSz0BiibPIGdS5rVaq50B9POFxgZn3kdKMiYhvNy8e4qG1TJpDxBtcGzB2r
q35wukgB4ycnE+zC6RP37Al2wa0qO8VU0d/Uyk4oKSeZlVJ8FzpqANh80gMeaPm11TrjBqdw8ri1
Pca5hB2B1GJB6oSv6c1jUqq7+yoUTvrihTAa11TEITIPAvKA2Phgj5k9An62Ku54ApW5dSnjSw/O
4g6+Y95auSV7Kazaq6X+ocqHi+rEb0ssLRot0z5m1Zx41SYFQyHGNjvNJrapdVxcdwj9a3jvSbvE
XTxfksU1G6cgvrBWdjMix2g1FTgAjrAf9bdUvlDIPlr1EzIwWRl17iJ5CNJpkeQKcVb5gcDKbtN3
tzdqDQUeoYDSgr6/b1PjysT4dJBb0Cb6dTeA+LVZlmanYei7feWn8GwlpkmfubmBOSp9x5YnbnXL
avzxnAdKj1nOF+DGEw7vSHz4cQNHrRmMWCyT+O7IRC+lmLGJl5QEFX/Z6tzco/OASJMwhhuKWmtn
+SPS/nuni5tpnnaXHhyO2vc79lfgGDXbEbc3bUhRerb42s2R2mL3vjhryQA+287iE35K+ImCnzOw
/NzzXBesLSF3v2JUxzxuvWvCevK1JaoiuXNHHWCozoP4PJulfnioKwW1H3o1wk2Hgpqkmze/Rlzp
iru3Du5CNo8HcCend4mosRCj9dfWDNgtMHN/2iW8Uo4/Z7TfhqbmIV/vhQgCPA84bBdKBQnAO6xH
owr39RvciATfoCuEVPnbnfvaUfpwaTAC8XlCqvlqKGM5DnrOchhNLtOQryDjmqB7jeVDaJx1tbJw
jEDrN5n2O/ia8dUZg1VzYxWfVbVbIsjOVnkzoKxJfG9ro+2gRQfnO9t99nhWhv8l7B6Ngzp6fsfz
A66BCUbAcJ3CF/XqB90TqPnhpm0jlmV4kYGuiTyATOk5oTlja1CJZc7mvDm+MapOWrQdryTtcIeA
squy8psc2osMMpyz9nb+VWCLuNa5kUVmqXWAtfEgSQ/Q62+SbzIE7aNz+CR8XC1E+YKrxUIdj9W1
K5FzeWy456sHkieM87lMMMnEqrPTDPkjOOO2TLxyKGfiaHXf69XCqabQ7wJmOz8eNt7YnL8vL/q+
UjnzroVSbw2jGBwm7fO3gsDGJkpOy4rukfwnSk0tOOiZzXPlnYRw67sNV2HM+ktayiUWgsvH51HX
H+93hxllI/4PsJhbZIPBhs1BA+CzMjFAvs7J+xFdfNjitR5ZOY1Z/oHc81jSzIpwd5ZyUuuAx5bI
axHbRS0uBcYa/1NdpxPPqaFHni/zV3ZXGqIrifbegtWa3WQQut6afdcEcY/3YOhQnM0tXRmmjDJD
GhAqBy64N486yc3TcpK9K+LMw4CTaKnoiXHVPf6FOsTlgwmfXvD4/tZl0DtZy6RBAryRIAWyqwiC
R+XS8yO5DgrSIFMC04um1b5wbjEm6F1Ila1MXHqPh7kOO+uL/ePpYNx6ljSAA37L0GlW7WOzekUd
SvWSQLT9RDA+LaLgTOINww8AWh/MiDZ7upwUPiWOAZR+up31m9YYtSiCPbkmFO/ZQk6ap3V70LTT
RR6x3O2yhrSMWmB3NZSi1X4jDFLhz4+hxhx/nsOtKoHTO9AaoQHhQCUs25fM8xBWzuoX5AOPvcsr
dXW2aadgZtkEKpkkrApSVbIyhTmahk5dR5Cx0OPogAhJMpX5GpTYFkNt/dLkvZzQjsKG6Yhc2uif
0oJE9dq7AulOiq+ccX4JfylH6AcSoEkv5xGM1nkGCSTisqScOgweDcNHO0egfFfQ+3FcLwYb0arG
uSHuBHzbphVGouUaLdxF2s5C5MT4R00yYOLAVH2q0VnsqegrpMKUT/pOCRl/sHL2uECIkvCdpX3+
974ne+A/LD3X6+VtgkXHFDsvOO7UGbV4y1MbX760PyGc2BU9TNrMorsGkiXg8liUrHvR4Q8wY6ux
YTNP5TIxW/zygJA8f54lDmFaqDByPeX+HesfAKm4LybkKjm8N/I9lrKmVyfcQsaBdoHMvGkhIK+S
7ff7LdPTiZtycsB4wiMwccR+LMfK6fo57cMxmUPwK+p4eXBzDC4CAN1R+k26VhWCrALrYL2LKBCP
4DQUhF8dxi0HQ2sTbwC/RMXW7+no/0jULgcYGM34mKCuUKis+/ho23JP5sJg5EiowKFycdovTAZT
CEKON7sa8i6CVdipIurLOHbRvG9oqSCplx0ROyqzSfWk7/Eut8fs5+MDutdUauReH3Z0fA15us2W
dYpsi0vM9ceaKd3YQgeHjzA/37X1zvBvMyJy5nBN59h/EV31PVhPGA8/uqdYXUJjuoC7Ucqv9X46
F6Bu+CIKArPoBpUXWfGP48pQc9FSRm3SSTQRJTWC0CcgdMBwzYB2z6GaL/NKg+8HgB6qF913rDRB
I6pvjUZ1ZOPTrlYaqP7v/JzqNQxBApWlHxKi9OFO+y4RIY7s/Q/pnlKcPh3uFjZPgkntx2F5D1In
d+LcTG6lzCoYK2n+Tr/3FX2YZ6SqBO/40laKlzCTvYOnh0qcP+pi9YVowl8bcO3P4ILJqwvutOXa
m29IAuwIHmAB5j9PMtQvApncgcwZC9sfAimCSbnRG1MxV5BsF2p3t8leV3zmrXhNZ0y19I2Gpzag
eWzlLMMiKYi+C5hMRDxMRGXNmy79Q33pW1BZBSCSIWHdwsjOx3khx2wuqxS2+ISD60Zzzs3X+2TN
eJKgS6wpOAGyCv6BmWZ8zR2XxirU53LPE+RoYsu3/8+oZD/K9edvnEBT8/2dEOEiVyBKtJ992ko5
tkVGPKJR2z9im4iooQ9GW4sTe7kgFzmU4PQ+G8/b45b5Lj1NS3qq8Pul5h+3Vk8PmtxgjjApu4Pw
cMcK1b/mAe3kpbK8OBcKQZVXCKjfj2T1wVcTCEnE89ARIP7tkaX7ZcPNpuPk7JK+/7zxhVVgUsK6
KfEAC7exD6QhuwyWVwswkN7m7AqSE/p+BOlGXkC7yOhoqpXwcV/ZR4E5QEcgGDBY1WLumYoitWKh
orgCMCbJjB1ZTUWfrE+eBX/G5A6U8/Q1RhXempeqR9gYVWD3PAj/Y2nYlM8dOeUqQGSopFvnxEVF
QKtv6mtFtSzWJGlxWUCuvvsgQqNb+AkeBj4nmmsbeL7c2qEOYXrtxJ1SP/ze7B8pMkgKUd/6+W1T
jV7KpL/drFgNU6Qw1o4hjus3mG8cuy2LS7dBxfoXu1hSyvinMgsDjWc8/ywTO5ulPYa7uZUMMItp
iCoUdBdKVC01hTVFsZ1eaJkKE+e/Y07KA072tUZkZ9cxHjkmAOzO42GwWtGm2+mgFvxN10MuYztN
yxvYz6rKjPdGKhiYuSN8GySEd3x8fC9z5jjnLA7w9fqCv45B5swX5t8Uavt7S8OYiAxpbGECmxnt
1XVXIuANxQNUePmPvUw0+fvlT2YcWpdWNiJghzgmtdp63jybomn26oR8OY0Nu/jwcSr/M+xUSqpx
SEqd6+lV7WQs+EM3BbosUnc5AF9x4bmp5rLLRP/RcVEKhvit8xXqFtCsTd+brTTB88OZgkXYRm/R
fdlWBZ1qRXiFyskp77SVik04KrdovZRF4j2OJdZSY5PxK95u6zEef781o1DTzKs/Agx6LBarLSbM
iqr+xGwfUE0+xoutH9JqZBGheS1TRnkjIcEezsLt5R5aW7tCXns5MByTa4JjwnOpJNFhO6jI1cAH
fP4T6YStvbtVursDhQHbO9ZWVoAKyrFoF/LQ6Yuv1zK7je/NmMLGleWHLHJvXGd1w0to4NspH/y3
/YedeuKHOzWfbZwsY7zXrgrFg87pGmUutOQ8Mpypu3vjp6LO09qZWwJKPSwZBQ7/5KKtBdetx914
GauCPBGFBiyblZ+QWAvzrQCiX803MAqGbJtU27ZUEkyRPG2jspKGAdtxN3XYvSIKfWi0SThhRka/
PTxCBZZK1WX31hfHaxdMzaSy0eO/3BCniNOF0G0tgVR+lc8FWQjV+34ULsxvQMgpHDJp+pX6HhTw
WmLCs3XP+6ClOYq134+qQ8KWRp+ZYqrZjTmrXBdEWIr0Yjw/1Vo38zhPqoPdGt5aZZVS2sRxmAH+
z1LcUmjsLorRvBhA4VCWFd03912i/mkvyiRhZVPaL3Owg4IpJadwpHF7YxmF3EkirkkJ2IdwuPUS
k5fJcwzzv6+Rpby+qEzspn/FCg0lJOs5hIzyhEHt+qXh1l2SkyxpahpXJCH2PDEP5v54kMQT/6kg
r2/p0uIQZifeGBHGMBvOff4TYLR4HPIvcAxeWnXfrafnonHj46tXO/sGFC4XdlZSCYrPS/+1oJqm
W5EWrAaek/TyrqNEkg4o2thmDUZf4dhrzKYoDUbJLtq/Bz+NXp4RvomlWLhzhGZ9mnD3g4MTChwq
PuSbpRzELigoT6OcnoEOKKC0BR6KJbsmYfE7o8WkqDGg4lzzRZ1r58EHGWMsUeW2T5NxUTD4+7cy
Bz6/0W1mkTk4ssMM1nioWZeTXWKzDwpuQ7S/EzjdAmfW7TEHflhOp0kfVHvcuf37Li1gMKS/lP4J
lWDQtglRZ8is7Mm6/tvwKepJAAUNjydap4FQpHvfeQgAYHwHf+cE3ekgmgZYjgBUa753Og0Y+VY7
PRXctq7R1PelVdvXNeqWZ5mfnzT2DHgKlpj8AJTt+1Y4k8kCbexb3dYntVkbXUny5cDCSs8eUPCN
FGz1kP0ISmIE9Fr7h2GWZ7izJDHs2pFoLHJTZul5Nt3MbW/lLZUErrbGGyosRJEAUoJJkYq5UbHv
77OweHLaY+3kI+owdyNRhJP3Myp/kcUl6ZJn6e75HAu5v+Qz3KkKKNrt3R13h8b8zLbhVsIYBKeQ
ucN3rrL1mRdOC0693RZUuoO8PVgui30HW1WW6i1+jc8OkIae9XLHR7KAUvFOTxIlmL5KNUEXMl0A
VkEZEyBC59dE2S6uqTHF6SAx7LPA+FUHEFOE1muwjmmcLmKfqPCvHYuTAOwk2pGPOL9l9YGkXnE7
bM7QGfTSGvQYbNNaULufV1KOkM/hYGQ+F9Z+wOVjuhp2lpK7ITaNmBrRZ4lwc8rrMZMQTPfMO8cx
cT5oUoszd1jcIjGtdXGgOS1OkMGPEoTDYGK8+tt3MLFf9b38pi5zSXy4apryPyjGCP+faEZFKk9u
KFEgPLk0w8iReeEP/VnArmvpwgfDtljTTTKea4x78mbVS1dTMYNINX/mRRu2/+Ugnwbn2yubosZ2
9CvTy/1mn093uaI+UDzIrCujdPqqS+Wrx2FIBdRWkF34bfbTWG8N3vhe9a8YtK0T6Y4l6h2P1bsl
qN8FUtqoUyGPDmntWe2YLaxKp5kDHdz8mkS0+kSGSVm11xW4tp8yqKnu4/E8MyYrHsfJtO0sjR4H
oZbO6H1pTNRINbSfwYYuPclMhyJ692zKAvRW7aDaRN0nzovnrB2NwdKvpqYdux2VcpDXQpJkjp7S
9bky9cC22vhQhq1MTntosJx3fvJnZgemwc76Yx5H6uergmEidN4Zy6OkLuNzPMqAJPIgPGy4ZILC
DzwtcsiVAvEpr6Y530DER7bbMTp6hv6AqraRWtP6TBV3iF52zSM/biaL5hObotaN2z8WtLosweLm
UT7PYeFWnQEG95g5X0VOQrKUvuwIm/5OiNJnvr8/pWzvL1zMrafKyvPjS8ruLBcNgA4HaloTwNVW
s+z5bRhgHXSXwKfKrPLNzvnradIn9oNKO8vd+X3KFrKzAsWStHMrTXiquayVIrMmt1RNGb4uK3nW
73kgPxWWWtUr7h6Bk6dbBxA6Ps6MiuwVE4VoK7cS3ez1oPys08ZGk+prDeBMr5jx6FHW8aDWA3/l
PbOvmH8yvVV/EujKh8MK4BPqw6DhJFgFqFHl7X9OfLTuaibgWRAjuaNgBCYq74tF8W/TtB7k+6jG
5ykk8BHu/inxiz5vq4SJF0TDCMbDIZUc24gsYL27VbOgVjC4vOtq4IubxeccyLDKdw9pSERsnRiF
F4SfXz4WkTCkqjQC90uBZWQQuQXS68DkqzcR5DZJHgUj7T6BFHD8wWqQXu6EFM9vq0JIBOj40NVO
Wf1T69hPd/0sUEVjj13dQNHQRTVhU4c4YHlXXu3YwpcdfFAU+h2a6LbJo4jAkzIaV4Nsj+4lLkCP
3euKgRDKLcXBDvrDEv6fL10OuupF0pzWdKMzL2TeixM+S2pT4QQLIKWlvlrZtIHoFZciuIUNtTdI
d50pqsNbD+SixfOmI26uJaPkD6PjY5hq0oweP41Tuq0ZeayqpfraG+EbKOVFVV0Hpb9srxegDr1R
5lvDwVRiQW5fskmh2wmlYyTPv+DQ46OdMMTgbFtEIw0PVCKZgJgzme0Oo3W/RwZLYHoXRq+0kdak
GWrzkWHIPnzmbfSt3EGlUDdJIe9+bIPEXqJApNHtB4SmiyTw00mo+PJ+ToPBugF/qopvGEwQLap/
BNGpIzT9CGAfzp77mUnM6dCJ1NqjQcUniIkYoYSDOCC+9uK2hkSDMjAvuac+OOqgcT0s+I/Em1ag
ICJlFk4W7XQzy1NfP8fPP5JyNq9ahRYl0UXmZAgtdkWE6UfECytN/RWC4DAmt2/q99xjEMcY+KxG
xlAZ6B45/Le5KCACGDmfSNI5AD3rdBmQJSEx6XUMgKpwofhlD+KxLSCkaURAOfP2OlVvKMEtIBN6
5oa8MTBHr52nHhmWqzCPZCgUONj311Nlu5lzLl4u/E5Jx3SLRTm9kavNkQavhELh36k1MmmxDT9+
9hn1uX8YqbFyCEfiACbYzXXVV6425mqXBteZ/Q7FIO9m1l9oNuTNGGQ7458Gb9EgDg7TwYTmHH/U
+Sd/UXWU1oanoehKGbhP7fAcGCvXMSKl8tIBLvHc9jHEOgjcWB8yUKxLjcVD8++qIfiIPMIvaGVL
Vh4FBA0AR5A4hx9AvUb1bfM8oyxwleUQ1iNJ0aR1PWybJU5vm5/gj9Lb5ychC2xqlQaN/JyFL+7l
5aNRJQA30NHT17AZOW30pFecvcF6zmi/SZ/Uj5A/VCMWRYJzaC2RJzZwNU/n2/J/OAl9UqhU3vqr
Y+ZYdTqlMl1kz6c9HDQzKXt+58mC16aLFLsaLlbHPM/Ur49gKW0s+SX5IJlc4y3X+84JtvcgmdH2
2KbezUWbPbNuDiWiY8Xkx0I3pDChQ9U6BLpxEI5KTMqz+YTYLDGvLjELReorG96um7P8/n1RsQB+
aop4WTxiLel2BI8EuWU2t5dRxyud8HzjIggfo1ferCOM4RIFamAWwB87X1zOmHjBJJHwS3RPcqnr
vOtKmDSjZlBY7vCkjSDDtZMql9AqilX9GB2+RybkjVWkIG870UFD5uacSuPjlcPRlSdIoMNZeh/D
/VdW9LgB7VqqyBfJJMx7fyn6Mnd3Q/lnCDEi59VrwHUuj3ps6h8zdOtjYzJJ7hR8KYONalZYfwrq
CI/7M5/z4lJHQ3n5Ki0/b9rQKSgUlNDInnLmWLSqxazs31tMbBtqu2UhAt5Kp6rdIu8lUHVkTypv
z7jQlv/vB/OaGiHrkt2pmS5gFd4h56sdWvi0yD3sDC6YsekW+ddN5AmQFATj3P9soBmNazNy62pv
wUhDFyw+EzanRZ67jQNGoO0qi2dpPd+lCGWGPsra0aAO8pEjqzcVEdFKO6Sm7wROSpbW+puBR1F7
e/Z+nYSNZK87krnPj0vG7boJfLuRUYLSL+1PmlQTQvljb4y7YCp5e8XEAgHLkr8d5PMXfWrHjWq8
DwUxj7BYKebhwmfEhsLmGnctIowuUaK1mmIbzW/doiS1jJiy4m8FCvYvnJF743JypfyXEb+c8lSF
BYXdzQT/vJyaBC7EIxTNcvFXqBNCJCNcgRZNFTrjbO9B/3+2d/8/8EVgctb1AiXxoztxVffbNnkv
Wfea8WBrbA7H2ULbodxzc5MI+/TD6QoQjdGRa18pRTgFSEyrzZsnsc+gnP+siU5Qrj+gerX2UIm7
Jvl5w3c9+lFQT1yDEj8NPoYycYVGl64oqFzkw3INJeylFxBnnPHLfpgEUN1Mfcg1GdUr8M4cqhAz
7ztoPyPt9ONxFeDogGbU6y5WpFDd8/4Uwo59AXVb28p1UL2b9EqQadh2Z16Os2r97KXTg8Jcn9uJ
+DWrkpORLbNACooNkaOjcbgN6XfDWad7mbdoVhBphduYi6BeNoW6XYcMJJrggwguNWGFMUDS5He3
TNkk6xI5OF3iaGA8TZtPNz6txjKj/NOM0DHBtck9kI3/cnHEtIarh5D0Ekfkp9dr2o16GpSDGM5l
XHlwKdAJg2jntfr8jLNXWXMhunKZSUIda/1ELjEFIUpGSU8aoJ/AgymEQxI544uG8mq81lfo4K5z
/VUCMQTBXj35EoLrz2pzuuUX1ZYTdBits7KdCRHeZEBSx0aORIAZjaLhXZPYvc5TDGXZ1xZntfgh
S1FGlxtQnW4gjQmjprOVF8B6uh+W/G20F0PRmGqX/sr9gTh5M2ZRdbEsHUL/Xk227MLbWX4WIHlo
TtEArleVUOesGkVpuNOG8tgLCwYy3vESJ9CaUXVK3h2JU5MSpwNyvPOHmhr9/2iEbCh8N3DmhcCm
+5DVN8mI/J6jIDCbNT7F4TDfYCkQh94YkMPhiAmu5vxTojrzaROUEHbmgE/j046tewiDhkD3f0zl
1A/Vjt/TKq65JFOyFajj3Q4Acia2+c4zj6e5o64ag0G6KC2WefxHomceZK3ouTSdjGhB2Nin4kZ5
a05T7gcgBcklNEXN6TVuYTqhDO+X8HVvyL6dGiFJDMzpv3WTWpG/nUiH9qvB9Ei7d8/aJSHv0GGu
q58aR/v0PEVhTgnTu9ZINIcd6ciIC4f2a9YkkLiT1gzg8RfE1VWTU1SFI25Y3eyRcy3uR7cqBb77
0rTKcIK4gFt7FHxS5LBod+MfKWl2S7UuiAFYNg3Aus5GnOKUviKn5K+zg/W9ZqLyzkairg2VkCwc
H0SRGyorRAtBzaaVLbG4kMbY+MBUn/SbMAf7MBhTjI/PDBBb1FhEK5LnDdbv7hpYdiJj/8XGiIep
Lbj0AUxS7ehnVh5tWnslEuKk2ASBpmvJg5KwZrMEpkvagpNt5T4lcZzmQItM5CplQ143y3ntVdOL
FesVS6+oUqWBbs69RUVJ0lCEuhdUA5XInCxooY05kU162btnkOv7q1rkMjHCMXwsHb5jD8w11zqc
1wsSTNY8WJDGTOBXI0sLT81F48I2ZJWQ2BIwH0TH7TyFYWY1FQEfzHHbdHosXuzjtU9QjMxzP6OH
mcJsYdvy9Vy4ABaij2sH+js8LXRleQARIQ/KFAgFfmBdhTpv1+21bPuHZefvlsiUHW+JwDyUPCdh
cuPxXyMJmUwF/N0KOhERNkoc0jzqGqeITSj106gGoYA5ruU3RfVfQzM4TEGFQebH7nLXPphsd6gu
50lTWKOMX6YUc1Q3moAxV3DjON2MzLuJa4y7+M6EUDR0pTdFJiuc2QnmJg6LaVs7YCFrrb9jrFJq
mxHM2wGJ96PQ1iOdSWyznjEUslW9n31VI5KMC/UodRb9UlvUSr7A5Qtummkxc6+NENkoJrWT2DTe
6Q80hee+BLUN0TrZUTRF3WOMJcOPJ4/BnlJSWaPwEsi9flP001CTRNI4nt9uDFieWmXzPrHAsLUX
Hm9N6f2fmr7e5DJGDGc7tB8wJAJZB8ztQdtX6lriywBZaME9yAHUlSF3w96CaZlPHNuXlSSJ2YLf
sMuVS9FvVqBFKaWiTT0cchgLIAUGrMTB28c3v+CYqgPDwKzZyFiQIjvvspGUwOZlqi2GoGAwRCVg
hnTL0KCK1tJRm7i5Qo+2uRvWfa5CHpTFWJQd9rRon/HirpzBBA8ozcaMUMEknGf+UKsDVP+Ddp+h
+ubTKfMWCvsgJhhCMMIYcuIAra+2vX/tFMmTSPui7oRP9sO1Dee58K4kUSuyuEBx/3gQNF1D6Ubg
YkG9Vf54/xXZZ3++LqsrTNTn7Mpc7k3KVJMDiioUZrNYR+U2rMQqyV5g7RsRsS1kQr/1NGBVhPza
RPSXLJ3da2P1rWKgBCZsv0LrKv2W9O87QD/Q+wRYfLCcYj10rxkn0dDiw8iW/u7pK89O3zm9oUY4
80h62XwN3Dch1tEtCHAfkcL83wxdm9NBcMorioqIRG6hJRBWgGflirl0N4RTDagyEzJRki5zmBVQ
A5rxSD01/PfyuVG4h0omfaGKk9Jhg73s2QKODlDtTnvqvAvAvOnZj1GcOovJzJQCE0+uIAw8yJ0j
KbySULX3PtfqBrScQD7wWTumkEW3Kowu4jBDIFSXjuacA3+Nfh+yorzBFaGgM5ic+7bIY7Pn7WlX
4yCh6GaEGLITemO7jkG3VY5Cd1QLdqZ975oMcdDuuFSB3yNVcgMQ+i4vahL0y51qegrdbeWC8PkS
yJ3ZgXi7bT+fXLPJvQHLd03FqeDDyN+AKtGbbUFsQUMVLwG7ITKKR8S0tcrZcWFksW7sxY2w3uo+
qKZWmfP8fgk3W2zrFAVvpUYcDVeV5irM8TP9mObX1mH//M2qbB7c3K8wl3qzLBZB6Ug5Rx1is8Zz
832nzSZ9eZEFQU0QZSoLOuI0ei/82diSgRyEXMCIrxxw8tZOzVQeg7avISfsKn5xcLucUpctoJlh
0UidSm5ehHB/MI9+L1EoFpzsDBiUNt6OA93boPRX0rKzuezwzbf0n0I9fmAlEnIA6OZ8gh78O06m
29H2xBjLbH/XFz+Vfp6ltoKrcf48pKmpJBG+CqRbwKPrNNDWxi2dbzsPfFuYAacNcqostt+XppsZ
K9U3eKGxMu8ZHW4iegH7SB+PIK2fJOataqqEc6SfSnkm/ENNSoBXYxXD9imzF4oTysGMJfuGAO/1
E8Ly6pxyrWopFsYJM6/b0wY6/SAU96rUcITOdYwW83cnCOEj+/CZqHLPleX9DukAhZMYz+fXJkoU
6zmmHF0L+TwkNIbCBAzC6MTC84o7rURjwpTkmDBVuK7qN7P72gMmbJN11ybyJs3TzjjPYO51pJyM
s2l3Ec/SUFAYoEj31/4XO0ueEv/OuNHN8ke/uPxYwFARd3U81Dwm0U1Bf047Hw6wWcM5Khvt+32W
NOunwMGQ6qTMNsaguhAGIPCg+LrqokBOSFsC8cuFfuduOy3tIyEta3ehKrrT5Nq6B4Li8zXSDy5h
FQ01xuuHucCJ6f08rlW/OsrMWHM7pOdPqnoEXMbsXoWtFuiqCOFQj4wlGqjL8GTFJV1xMCVdI1Cj
pArXtp1KFvDU2noDMp/WYO5dxJfwcD1fkUplPt4WmXqY2yQZ+3Au13qqE1AMrQG80klOHwv800kR
Rmw0UdwUyZtRLlzH6nLUyBANdN2hjBG56rijriRqCOjIPg2n7ZQ6AV55dUcscEU17W0gjMajOa+N
Q35rJYeREIf6nDmzXoUo2HkvM/mPOCRJoCA14ogz4Z0TG3NfigXZ90t9lm/mTpccuCBf59ZOPiMQ
sd8RTvzxr81grqhUOhCz41IZPmLEVQnnHtbViN6ZO2ptifYZSyjdeGy6VrTRsT31sXpR3k8FWWz+
iup0Rqh+jp5QF9g1pYxxVdxLTzFZPODX3KNIW2m19qJFfye05IQpJXr1Vb1ENQYyidZ1RZyiFEb5
3YtYZ7XElkZaTgiDYE4wPxjOAcH9C0tOm5jzmAZBKM6kwOwK8KlX+wAb0Y9vxkf8E4rLpfiAvtYO
TTscxdQZJuvvdQku5bRya2oGMdHlsCHgVVQrPQVk3DFLMTpxkKaA/ANbneBQn38tmKuZTU4fG+LR
SJws+V+pMEc/a0pJZqzOE88lpEQgjJyGaNnWzlqyxZmA1YnvaJ9jf9YEkGXiVL6YNqhkwXSuVWtb
N3wi5u8GH3uMaYWjC+f8FrFQV6WaqeNczkOpuDe/nsE64//B8PPReurJvWQlb5Kq65jGmiNCtXXh
z/IEKKLCVn8PpTVQG5azMEjY0KfsN5vOPjqgwK0ROYRbx+sE2ToZqOB+3GE3bWCI5pa4QkzeywJW
mQBxll4vyK89dIg4xZ49JDw3qd9CPhN+Q14iiZgs9qhgNYirgL7iSqUvQYeaheJMeSf909x/Y5Ei
wAD3SnIn6cc4pIOzAIbaxyIvW7Ikj6kI/UkAJYVPdxknALDNBqdgGmhraNmLKdvUoQhYWabulDAa
YVYlrID2Z1NmOtGlTowzyLlAcArfh1n/KJS4osYyFobwZ7XQGRoHpiR2K/wsFdEzpcAShu+KyOC7
ODhXdyq8sxPV3BfbNsGaYznZpH3lU1m/XSwEmgbrC1eZGW+WMoJMkBdD8Ju7Eb2CuPd94ORYbl9o
YmyNHOTkfMpetxiUHGtRG70uS3G0/MndPLJNQaxaXiDgDYIM3MtaT1AV9DRYJwwxxo/UsfloK3zk
6m0VePq7rbWRG/bCpBGk02nTXL2A6Dt4mwiBH0F/OziaSje64PvkXU50h0KS++wn61ynmGfGrwbH
8s2zYg23IS2I16xoVltEUXhlWLedmtBu6ns5e6cm0dXEuj/Srhqs1bu9JaDqmQfOSqj3gKYSB1jm
ffQ3x8+RRAOSCCmL6vdzQKkkDFhG+8gaf451KIIufTFenHiq0PXlUSFQkJ3teW0f/KU8jnaVA3q1
IkYvPqEM89ab7NujrctQ+9ofT6yo9beiL3zc5zmZrkPT8Bz+UQvY5eON3Y0EjBam3w9cbkiqjy5S
LwS5n6fi2styXzd5tzU8Cjjzl3dqtNdbyNFnlL7WtatsiNsrS/cdQG2aroiV5BqtQLnz7cVl2tky
hVXgUaHHnUMmtRJwAkyW5NyVJdfeuTAURRALaP4AWIaMP7rw8sHMj+qLeoUwK0nURak+u7XMi3xC
HbIuz8WjG7Wf9JzhzGR9oaCZBy1666cNL09JxEFjlLGpGVBwxCw6W6GgxKIh7wSegSc76NVwt7hS
7ZVSd/S8rfiuHwovihh0US5MvtnvVW1z2wZECI1XaSBrLjVcG9Y9CaGdmU7b02Xhm0lVzs9koAho
ZgRwSF9XPWc9ArxrzOPNvH5HScYcb4cE7Iw5KfUk+HZ3Hhu+sSHEr3t+PEXDcdDHclobyDS2yewe
ePRZPsNEX6OZoBwhun9zKEuYQ/EQE0Wz7PMGaxFl6HBjjdq5j7VtiPE6Q19xfcBf4vOlddCUb2/P
QUBGYCFbo9ctPi5Ufy9nXR98KfnR67QbJU0CtxcFkZcOXNeRPE7fZ+bhq+pcsSX9UhRyl04KanyA
o5CVkos5Y/c2FGjgYytV6K+NfibdhBMmsIypC+XmrIHfWOsUHdQjpGQ1MkRNN05g/FigOhraeyFs
ooBcm0TMRJFXmoxrGc0M7Ollh8XinWHtdP4hSItryy4VMk+nC8N4BibRB4GT4xszvmxQcp+kSk8Y
MsLXR/zBozaduLxyV9BjEPpvA3QPmCtu+DEW8anT+ITr1woCixCew5BrThZxYVmmKqXd7PMv00Us
qjivlbK6fhgq7YBKQJeUIMiP/r6vRvUEEY4XrTCQorCQMHdCLh2coRJHwIzjY+HFhA+msnNLsX1g
hc3SPUxCPAnApOKHcVUIO/CY/uOT82AFm2BKb/oq/JeNVQC8wcW7NqYiu8J97gV2u+D/X4KBxiVF
oOPTj+gTruE+VDjDAvLblBdSqGtOjxFjnJAijbHIuarWbKEnUwTk/XcMVsD5c/ryjSezlSoKO1a6
saC0WLUDzOY2eBG8usIDSwERv5RmdX1Cr5ogje+P0yrmmXjhZxrFXZ0VhUkpQJ7IfuSI6JAiUUcm
b1ibMZsltqvmE39cQ36/cOoe2Us0iwAWARzq5WnojDsFjq+7emZg7NPut/xBIpXa82cJF04gxZB/
8AozDUesmD/7GzEpFZ+2kIqP8qjrEsPITGxx9RMxGCR9kiaXSpdnPqSQZYd/xix2nzsS42bf62D4
zlS0Us91dBVoMvKUc5qtlQbAACaTvPzamQhf9PNAHJqMdLd96lsTNMcjWeyLMgOKme1wycUehvtC
6OhsLk9Dkd8HROhi4RWt6sQ/UAXaNr3o2NkWR0S9AkMNc96TpUZ+jhgItIlpCUpLjzZKtReVHzjp
+FRtd1o5tCLuRHgElv1v6z2z38oOcJ+nPfAESBFrKvhszurxB7qwKLQW2LkKbn6OeweQqpyq/spx
B7VgIgShdaOS2bP1Q496RgUQHZ3VrETe2067Eg0EYyjAdeVYF/tlDq8PsiA2M8KTm4YN8nP08UJA
MkV9ct1wyJe2I7my2cicg5zWtqrwSqNhlr/oDnUYxiHgnM+RzJx8RHDO3GdandAGsHpmPc/CrvjU
FTM1Ggik4wxm2N7YS86+/F+QYs9g0+92XWl5/gTUvx7EU19nYMI/7cxexgj6M4RroroGQP1bPJnC
ZWB+0jaPz2R8IruBPN2+WOTQ2mH8fjkgSRjtZwyUEvr/w4Vdr5soFe9GvdfkgdDjjL/f4zJtuOa7
eJZzj+4oEkG93DSv+x+MqZVOJftrzKrd7siwR+4edSAZN/bVYvvQTqhdUS9E9uO3dsZjgK4uHk7d
a0vsJIRp/HzF75574qAHhwwBA7AMtf+MkWxM6CsWr6WmLduArQs99gJt2a4TNBVM1lWE7I07gVRV
zVxybeppNiPkpoMCJKhKX6d7729rt7/OzL5FBFg2+IOAB1YkpeqbAYY1dvsWM+KElVvOFcw8sxl5
bK4TrPGxUvoDXZc6sLyUc4Tnihz8AS4DWbusgSDUH296JgfLS5hukDV0yesuvtMcbrC427152bTM
qau/qbMhxxRLk46h42cOGDwPYWs86tId7q1IdsGOjd4anWGxK4QdimTe0+IOtQWseTv0CSDwf3k6
msdRf+9R+7Aye+V286HvkmuJn8lCIYqZwrGsTft4AYb1kdlFAUbHJWFRYe04SedIP1PeiLLBrdgN
iEwfuW6DZSG7Ogmfwwm5OZiwiCazzqwaGYlraLeTLSnl7L6TIjDmPVRLl/E+v5gtntnCKr2vKtrF
n33KgoH9RYZvzfhh2qLg6YmozyVNfxR+4BnmAkDT1mDfmqPCC9JrFQKq49eNe/OQLDU2NH3/ndeq
Y0gx6sVwF2Eo4Tp7QWOM+rwJgas+7lpazoW0p2RJRHAyaEhqisK2TQRUs6QfE40utJ6Oquy69r5B
wXfyuP0S0gqNx9hrjZnSFbhB43r3obgNog5AEmpEMEf4YazEbelsrMQsmp1+IBKrtpTaEU0MAW5X
b55MkcULRbLeWdwok2naIig0Q8+fFF6EGSmHMMXeAACn7n6b+enefbJ02NzZfUN3TWPM0GH04UI5
8ols7Gt24hbQchwPe436cnubmVy1aztTWIb3AHnfhPLMq9cOGINkM366UEvLGy4+vnkZOph0M2Wk
pydWF2PLHqgTMFge72TvwdDqMEFcQ44qXOCtOmLK9KAlyxeZkNat/fiS5FG4em8TWVYqH22gtdUx
WEEZlpklqsTcso6byMcpZ5niCvs/UTvchLg5CoHOamp29ROvhc/o8kUxv6XmqbjSFKDGKzTEKrkE
wbvFjD3lqund8+Lim/MDBNW+w72QYaYDlOAkxZ9mbsQ0xrI1YUNBlLyCKIw6QSsCthEjWv2j4ToM
V1iicUqJXvsPm+P6mYZgKyFru6fI5Lh/Zvppd4dTICFwZ8MQC2Ldy/6/8IknoGLLGZylZZqMNhLW
v3rmXNnB/FD1kGvvKKA3JibIci1tdjdMKlZu1lqRej1c0hqcV8Mc5p/DOXJPQpqCK/H8Zfwg44N1
xZKdczyK4pwyB+lrLQV5XZuUa0xQVkDJPdrUQ91BJ8gAtcR4CCSwAIouBMPyArcdv8bK1KdPM9Zw
jaQsbww+gsC742vTd3AsFpXQeBXfSMgeHN4o6AD5LwPH9KY+7vAtZblsQRe0zOQtzMXbBBp4uvXu
sQd1d1uSxb62WF6s+Ubh1HHjqkUHBWurLUikGWrnjQa2jvJzE8v33hKHtuHpnUuN0owAeAYBOXbW
oWRahv6c7p+T2QPHCukKkP5umt+lPfGD/4czM2pi6dqjdGeBxtObmKdjYb0MX51vap6bOphexOku
UtNkCHv8ssImrX6oQIMlDzaBlKjyMsZdBx8hCdisKUnZP4K16CIcCKoxppIKQBR7z5JnPzCRRQgt
kSgWb70UFqLFc4m9xsFpnUlsTzqo6llXc7KH6AmYBJlTnydSci1cCzwQ0oVOZp3X5PC3FM5mF74U
ySDCsiy1gLVSQFVosgeGFzrK2Hw7Gh693DWiw82Ahs9VrlGrPH7m2nxlKv7gYLyFNeqf/gc82qsl
aeLXisxkpaoaezSDfZXfk6ldX5LjaA7SmqdJIrO8w+O75zNM3GnaC42qfHZZMzcM9LurHhgxH+3A
0K0LFG2YTuxFlWXCi1JaGLqNIAXzzuB4llmYQ4VYBwxhKmBUAzwvhGNjF1BoML/c++s4kSaK4NFn
O3CDAH+3Dygki+73+ZRvEoo5uQCN2XMVO0xd8Z/mxk77ya5E87IxCUDC63QszpzDVx7HnCpkQ76Q
ohojd7WIJlSrWMcraAwGF2vJY8A9l7n+9y3ksCm2WvxVERFu/Ghc3w0HcGkabYDQ6QQSc4LaLSLs
CxMoKDrXW2ughWvpxAMSrAftqZfEytEG3SQdW+fifLkduGeecu+9UDeO2EfdlXrZzX60/obUssGT
prSAIi5GZaZNOFfiwcb0dsN+POMzUdStQozRWomKzzIkpeFvIs0O0Nl71GeLRSBqUBoFEoQGE3jK
SJk4hgwrYN/MS82nHXyhEw8mgo06VzsekpxZHfEF5k2Phw/IaAGnr3+iZhOXEk0TenmdomqrV7NX
0+fMkjv7M4onLGbALUdyGbfNTY9NetM3SFyAYduS4hnx1YpYFlR8/jvfCzbtv5MgK+9RQg7qpxta
IixEmQHtfyzzlHMwqd5hkuGujDEf6DqMNeiORDXSJ6x1Qqsto6kHah+QB/snuZxs+WSqAT7EoTxN
yTuRjdj8Fn0wiw2ni7gHMcVmu0b9gIq/pKJx+kBsEi6G8JaDSbLvvhtkWTjHDcrpQZ3oXTrkTrMR
+MDL7j0BCMHu0kYZD+hZqlEPRkIy06pr+U/yLbMDpQMlfcYH4yJ7WWi70WE0nKZHIbtbDtLdDc8i
jz5jy+sQPSl875qCc02fZnG6TxMogLHosfmcAISboh1Q6/+wcdxr8RNdyBcYdj5ACQ+QUTe+Fagp
GoW02K1uTTlbGjL4rmrPjTBSMYyjKncTvHtVEzU4JwZprTONipeuEhduDl3nhTsx/UM3JiJ6M9/r
iq0idDdEPfPJ/FWbrVFKKkMji2b9zUYAbjbAZZS9kSQc1aq03hEb6s1e4gjKeZomNq4GB0mcbCNj
6BShyOEBmXExhH+SAWcvoV4iML1SOzmIjlBDsb2CdHi+C5i8mSxU/qEu3EfU6+uH05FHYMOAZnb5
jptJMyud0o6YlDb52YfgguGVohlA7/TLxmrw7TIM118j+guvIbYvCj3+yUaHHITa1Kdmx/+vX+60
UwjXDtIKod3BQgSkTOg+w5e41vPvozvql6jdvT6Ua7lxtfvAQZ2PkvHeNsP6SRxu+FwU1++Ifn/c
4+k5JzgwVbZSW9Ioyot2Noxz/R1M4hptWFri8ivZ3nvWSNd1f+Vr7x1ZjsLzeVSwppfYIVf+e9Te
9lEP2X3SQS9S8A3Cz/ZBWdXklpn9gpn7vD2rJkfbGSEI7iHVRq9UqMusCCxznX1+RZflcE3RGCnE
d3jqchERUNOGaSUuWQrKbJYyBb7a/0MJSQ3kYG5Wbs1cp4wi2XxoCWojXa5o//rK0FQyJdQ8cCdY
whUypG6/qSmhleUAbPyYsqCNZZgOaeoD4eoVNgUBDw0uvoObAZDrYV2Rcwkbax/CJSebifwh7sMO
sQjBcqXud6dvy3E4zNotURbOgIWVRnlxDGIkd3wqYGD66L9/skHkaEWUwYz1m3jfF7AadglTuTdO
CBnBwTOot60zo+BxzwhFy/PgXKVA32oGX0wDZMLYHAfAFF3ZHb5UyLfkyl2NyfFU/P13Qh6rR5So
O02hZIvoodp2+/Tr8rQnOs6AaEI5/XUVOibI7WyAo6jsdrezcTox+3Irw0tx1CAturHj5KxzAu11
W3as0/Y1a2K4h+PdX6bn+9jablrlSCFLNcmvXepL9iSwjJgOUJ+bTOFkcVlO1bmYYZueXuUQ/5gk
s7Ufi8hw+ON4qlTHmkIQFNX9lWRXstr0G9eB+dmPx1OLbOK6U6dxL/zoHdttXKsEUWy98wKpq9z9
tj6Hav0nQrNhSRvWLbBX/eCvQMlV2bp9iME4Rd9lHm1eRJhlkg5k6C9/exeg3eJrlTryJrPnRqRp
ttHMAEROzykiYJbrNWRyeLixCY9I3RWpX9aYSFdV3xkCbjSUwTonD4rEspgAza8ge7fi9kCd6Yf4
NtXfuVGyMoLqNOFDloDQyebfpevOe0aXYwVb989M/TGBbiRz2CW7TXwQhiQ+Xc+ZllxXsHRYFzVI
z+2G/SEWMG8o5U95ApfyTbV9CAWCngq0jJDj3CaX+PnQekBf4AwCk7T4ubiDuhonQfQ0VqIRO3y+
N3qIk/P3jJdCsu5G4y2t/fhlSZ4tfOzpFoLUFdQ4upI0lVLtPqnGd0rXAjviqG1V1716E6e39AkZ
Zc3MGv69+aHLO8XYjYUENaGuoMNgWEBftJCt7BMDQnL7T1T1NC55vyAXITd1GRSbTUTdRptzOqLh
3e/SfgkY/55HNSQZG7LFJddYwI4lr9sTmMQWM5HD/7BmragfnJANHoJu+C4BnOaadqT4cAKZyoI7
ZpqJJNh6XinE+ZDAIpKz3f7ZQ5drSvE/segkE5B8yCWBoQ0V9soGYacUFrt2rjW6ZbcFRLODHqcW
VHFTcomggR+NQRW7TQNtDJCPrSovRok+85R+x3PezqwO1k8LaxaPfF1wJA0Rap5GzaF9xM7eQI0u
irHTjuFYXQqE+SF/8deo/FtzGGBJs3Pc/A9XYoSFyqTFEj1uiIsRKcB68bM6Uya1JVnPl64st9Hg
GAZ2GFj1ApBUoEzq9hX2PiL8O7FUUmItVn2JfjAOz2ZOQNCLXJTQKY3gutkPv3sZW/58hv055b2i
lzQ8CFhEQGqvtl0+4gkRsBI7J4ysCGcFQS7HLDXOpK/nviaOH5fdNDVWXfcq0zMIEl2qfG00B5qK
y7PWHaNz6wC87Yr74oEBZUi5XchnxwS46Hbn6smoSz85xm5U589oSNtwqFnDScxAHp164kM54QsL
J/0cEPSJA8BhEky7FOpFVG1Q+PDF5gqC60rPsiR4bQfFnoCXHAU8M+P7jwsyuluwJCGvme3THD52
fQ2jWn3zdnyZgp0Q3S6+dWDrre4dJJTJBeSCPdl/anvXNSSGszWdq6Sxg/g7tmOK52Pj957ywheH
itKh5welPE5QWVvMSPQgd3UgQLzyfvRmr5oAxEGwpZ54UBmcxJ9nrw9NEAtMjHcUYnctpFYsuT+5
Nhz2ni9dwXdqJZ+/olMVD7afYJy6UhV+OBA8u2AYSAal9FjYrC5TigZm6HCoQ4/clJsNxp9nH93z
7GoXEP7OU0cQgAGum5ihE1LANkLbYMPHXUbLJPb8P1g50GAiiwQ51rbWdM+U+3QcPV4Hja5xPA0S
VGqv9ObMl7j4z/Oc+disUvnvzHUVqUsDOOKocvuaIF3kw1OiZlJU0XVSgT8nRVh0wn5eyA6mbB9b
14kUAyQfru2SQe/Mgk5vFaouNXfKEz+wTttAFhuG5QmTy+9yjGnoXOGaItNqRUIQJcynBA+CWs2k
7tBB8U2Qq9JJmHArgI9fyv/QzrINjOJhlkBgNNUilF3pCkvKwvj9UFkk9aW1sVuBuXmHNjVFbPki
CkQAsctbnnSMme+Y1OIWqkDshLEAc+KXFPZ2569AoQehGpf8d5YfR5Om32ZxUWHTGcHCpskl486A
9UieM1fkdCGLTUxpPlN1O7PfocN9D8Dk7S4BdpYhmLtxv0sc/bPHa13kXydrLnmpPFPFEElpyHNY
EjZ72XlSAPiwM/I0Awdte5fU2JqiLOQO96FtPeu/VGydM0/vt7FhNM8sxIyGMyQsgI0WbTiewKbi
UW8gM4IxDiVu7VCpE/KzhNUIHUX48Vsr3uU7DFiPD3IV3gJH2KCW+Xr6h+b6P2O9FG2pzQyIBQm1
eRfzpDdb3rRvcFsg1UjIlZtEc3vw2ZQ7vH7FxRLLrAmYcH5cFtJQf2thmgpCT39CuaR7KZ2bUmVV
haGVfnRSODeCsIdwApHLF2VlCk7LwhCnYHGkY1BNIZhZ1LddFd85PGIMfo4p0wOJXpD5yxdQkJEn
C/pIWMdnoTWadlG5Mb4urgMuDUv9msm49YKN1v6HtObqODtiHHzGnf6Mj59dYXB/QHpQhWN4OJFe
QR0InVlKuS9+v3zgwPQPaxYuPLpW1i9/oQ6sh+Vw6voBUv+sOMnG+B3mNdrDWmv99nh/habPB2MQ
yh/NJrujku/ZTDjryiOSfAP9gOoxlw2sK5IceX2qp36aJXg5jTpa4S5tmvD7e2wCikyvKKpLOCkQ
n1tq/jQGefjNqG271ZDGeoWilX+JEzd4uWLptztVLeguTo23tOGUywFbJC6cwP1ewzk+6LnZsKRR
ZlejKMv0WqpLjId6aZdeY2tS7kNIdx6e/GtJW1BCoV/Dn8f2x66qggD8bI/FtZj707gNEi5ogkTx
gioHtk3t1KVWFq6oTIiHfAS+Ja/wwOWltTrNh59niOpioHISu6UrdSv4PmYTzQmhN7cyhSIbUUwR
B3H6AySgEsmEed8WGCY/MpV+TsCe4vZQvC38SulzVFX0M589Y7vhAGVUpVi2NcCf9sUmDsNVdto2
Y+4R2ecAwZ6ECba8f2an/t4J2PRbtVrRUGRD8gnuIaiTLnpYNT5JyTqFERr/szHPsWOROSMHKDBk
YuAn+9femuPKwMI6y4febyF62LBuSv4S6XLvopBsyWs++nXn8lNP3aYoI2Tjnqyxq4m7G/5+0lzr
F6BENzM1LiIwZSkf48sZA7+wf3pUqqEw8hr2FVAYeFIQ658mJir4OojSrkuxSxWwL39LmO3W5IT4
FnO+B+cxUWCnqiubdBHzUBLk09B2LmBThpSwLFF3IkZcq0FfU0wc6ktBMiLm3cG9CBLbNbSzBTe+
/iqjFQEbPq+ApK3dlvnxCBI3wvQKNoN6fuk51XlAgoqL9P+GiAkNw2Xz/gr8/UEPcwsIj1cqcrnG
vIBhEuzjHhXjKNAbKtG5sFJriKC+Tz1kslcNmz5EqvXETHJQaGIk2hu/6eX6U5UtMHsG9g+AvRYe
oH9Dv++l3a0oxpzLDTtyWgGqGQFRTLFW+ISJzxFfupdBmdz6U9DEu2KYk5182aRHCeRCgEpsYNsI
cntO5l+RZRpRUBSIe2yRaWRGquByZLX57LGz5i+foWWnwKvG8HGnOwyM1vXw65x0y2z2Z4qaDSYC
8vHrx+dPLvymXxJyxLmkDcUZAmasW049MPNepTzeV8VwQ0QZATEX6y8EBlW1Mo72WXmxh4cIrILG
RHyns2+sjFUV3eCebRlG+0fp2IIB5kGoaQC503u5ClYCcYU5VUx241qnvFhHorIr6AT0alxIyJP8
Mchq0C0xMonSnhQ00uDodmPxQSpTReWLU11W4YIEY/AiXS5nYP9lPdj78+4AtFIuB7nUcN8Ulcpx
a36CUAPYajofh3f75awreb9WXePRQAJXuYDD7z5qRHcR2t7qba7scVKH90XAS0NlNOStRmpPXEBc
GYe56U/oP0Mn4f78Z/4FDVW+4pHknlbpa/Ex9JF/JIw3KZuCtUtutxIjAvDwqDoSXD5umktTvzsw
b0q6Ndqd3tPl/9AdHIteu1Lh3dCnpfkcXSgtSwqqE3RXBrrGacPkn/zhnP6GK+/i4cw+nJARRz7u
dlsGz8I7lZ+3iZYO7DNfda9mtTdxEUg80oU8V9d8HmRyKzFR+L/uyINhSp0nzXQOzfEr28y72gHx
JL+1RecKzyQJw5eV1AjwXkgkzUtVqTLxuk4nV+PP5+VYBIwW4NiQ1itK0euzJJWC15hB3Q4rtTq9
Nbojr6T5+yf6EpFLX6SGvvkSsPOGHnseeaUHwSgz4ewsTX2sLbPPhCOz801elWryNp4ECxmD6cHS
guCBAWtoTkPR5qAUCsGxHHkpYbu2jEd0It+bP1RYju/1QVKcFSSTnwb/vtiQ/VjE/8KiBxPKbc7i
uzR2C2ptUd4gr9cBrNCJcvgNQYMt8FfnjJHqWbJmCf9rLYOJJamO+c0M9RW5U0IZl5cOtH3WS49h
zy7eCv0mYpjZVww1Y1QbLXvkZhrUXgKoSvt+bNF8v/RQWguDsIppYUctmSlW7s5skNP+HM60dx3o
KBJ8GxRhcJ/ljTr3l0wEMqmfoKb/L03euSiH4dCHZHLm3p8yw5sVCcIQ0AKeOdE05C/KV+v1BtXr
EQ57RjZEBwKfIQtECaER3ZQ9JwY+62mabirjkK/J6P9kRMCVuRg1tO2x+Yl+yN1luUJebD7whAs8
OFTVvBzbP+2YOU4EEKMKXu5+0FQ6sFiiQv1HiSkYd7AVVF6B68nWbS2H9y0V5cnjgMON/igDznAG
uT+a4hMuWH3Fadb6u/1xZq323QwsfGp6v1A+xQnyUueupPh8ltbC/f24S/s7Q/vYqVd2aC8xT7ik
vb6ukP4LAGQAekqGDMvQCDGP6WR7VZKV0KCsWz6KGZzxFYlk1tYE5oxnxaDzilR+4m6Y4spS3Ml0
9j0vw1H4PsBG+9hGiQNwlc2/bwtQXycU//fJMaXyxsAiPPeDdkUeZKwG1EqYV3CuFpWKvDF0ilgV
r29Z0tnbUh0x7rAC0uFnkfsXdZ2HuVGAGQk1Ktbl6F+hneH+Cs5caxgObAHUMuoZZNuC1X+ji91f
54tw2SEQJxTiwa1VsrFiXUwiBXgatKBGy9lNBs/qRr1N94Mo0vZyvaO8gHsMwWH+MZb1kGHkwQQT
ZIdh6bkpGcdxU0XG/4DhVFSdN3SLPwCENiO+14FDOABHHSkYt2x9D8DJmjYUVb1OL7AZhcpUhmZn
3eS10nw7wkBWNOWvkOSMP3FOFLQy6eJqCiR0/g9YKPdtKAc8mtJqovwW578ggxfEMRykdbKkx4TJ
Mb1P2JXljIqBgUGceSlx3YAWvIDNvm506QYrxTBoznbLOv4oksrrsYPTGDP76jel8JKTn1EegT5F
matHVcoObWSQH6FKzooR3o4Xx1xzD2Q7VYML5gUWv1q/a4PwZlngajvdXpJq0ucBTv4DkPOcmQDC
BjDbF+tGtEl2FV8qyPsQJYf5b0VeSZPFHXur5dqJE+6x0drc1WwQ4EwQVESL7RcbsKybfWfqVn42
l2EAloe8TcRHzCzGM65LxG5LhFcv0qmYP94J+Z/Doq0Z0NxBELnrArDlowLoifbdFIvwzN28BEa7
Ilx6zB+jrpiBisFrT/cgS2UyE9Mo/VAt4BrDSE1oxXfRtTezmKqbNQ/4USTYa+xszP/XOwVn7D4z
slRCgiJEgYqEOoShTVlIbxxRns1yniZsXPI3tyYldys9bqfvnX6NSO14CsmsgSlmdI80zHf4P5hV
XSZvxN5ZWwsWSOtTSgW7n/a+qWtRcSobtKXHNMXZAmKhw8fVkvKRQMqVXQP9lH3/ZL6fHEoYffbe
IGpMFMJXUSrF6v1mtdvo+84EL4yBeuoh8Fft//sPFmeYp9UuGJOmFovDdycPQHUCTGhsQUxMXavF
YmLFw7rZWw9QJ3dln8hF2h43y5uvrmOphEKQLWYP7+bO07pbjkX5RpTDqIx9X1ii0Yo9bi26J80o
+I8NFOuXSpNZZmq2tcFTPNvQV/0ahxwjv/XLG7nqMRzpL2N9AlYE6VBRb/TeR6/L3gXBATwvaU4J
f5tFhSg8awvZME8VRFz2UMxBxi4sFDMydtmJbXrGB39AqsPKGyTrlUAPCLP8Eh3y4BOvUvOF//4U
NvnUgKlE8xKvUgOGv21GrXmXRmj/Ek0GkNnymAyh2XWpEZkgTzjkaUPUIcszo884X4J8CjjSo3fm
WCpXLCevzmX4E9+edYXLCW2Wqmv8XWBnpf85Ke57/Hj85USaFjNxhWqIVylmAIj0rgkPG5OfLQ9Y
7BMOAa4eTuY1P/0thl+cMJY4QRmsWU3hr4UUNkRVKpQ4qsiEO7xcW7qUHPyO6ZJN0Lf0oEyMSH+E
StxD9vJNV1WBU9O1aWYBwh6LF3kDoiRPxlDBdJO+GvmAKaaJWxdx8GkDHsmNSp2ayFrj+rx/384H
92cBT5m8mnGe4SAmPqitrE0LBnUvoE7Hurh9vtFmCFErNXt1PCyOxZS1ZSCUbV9x5V8q+I1Pzh1z
VgoGBKZIH6Bc2UpKiwNf67Sh+Z+c0nmat1Y4358I9uZNGnwx16SjiMrSKKIyQULoNCl5/aM/D77B
jmTai+C9VmqkCogZOzz+C8PS9h1kbpSH0tYEfIZ7wB8v8grXuTrSojIkvD2QlNEsT/sYuGQiR4GT
UKVNboqwRZFmfXhxfzDMr8vIN5U+DBd+pbPMb7YgOkHiGBL1ZiqFrTuv1vSmTZvh6/DIwdaVF0sB
6uP4bbcJeD4XQ0mMQU/4GU3UyUFEu/eOIkua9HnZYujottImJPpcAAfOp+Q0WBfjqf3GDYqzKnWf
ZavupJl3dhih2FOhs/4WaBnZBvR7ovRgM7/QD/PWGXJ8ii6NYVmWbwf2+jve+IjK86xrOT0+6g8U
AEzMkXbdKWFdnqeqeZLpznVCuvd4c3W2On0NOBHlvqC5CTnc3w0r+Y5Huq9pjvOvVJyQd/optZOe
N+rft2BDb8/JF0EOSTNyneYBvj78UqviC/RMC2SE1g7gFR8s+La+vpJUC/mtCLF0c9fXFsfWvSUk
vLHA55F0Kq03TmyZWOgU6cUMW3DFvfLGtb+euKvESXiZD88gDg0w1fWk+UYx2ESbDYgIfl9TnPN/
nWEC0a+WNvxjAfUB6vNs7P592yeuH781+zQgY64EMvazLhrL5FrVXGQvDpwWkqbdpdml859PS9K5
IlDsKkwvaezfFMgL+IlnvxugeJSOga+8VfuNohxSqNGMtJsCQNlj/dIWLvV06KZpuqgQV8wYjb8o
jUusSBNSLAzjfB/xpHChs4ZGsAZ87dIhWr2ArGlZiwU1mIzQf4wMJwBf8O4YZxs4BpNqY2sH/YpY
/24npBI+4E9m/guO3tM99+W3m8vX0hnte0W3bTu8TFGVVi8350ShEewlSHDUyiGq1ihLiqe9spkP
Z+dH1m58dEmk4qhtxOD1vax+dzbohwqGtkUdB2PeF60SUoFCBXadeq3HkA++WdUzwUOcfhCzFD16
Fv5k328XuC+68O5ITnq60Pa9Q1mfUGJO+u/NcS2sYW1mH02cf84vGVkpYGN9/1ooay5DzadI1XP9
xLLsJ5Jba/5H/hOMSJ745/ZnPTrAis65vUYY+mDEHmanagqS9nFP794LYFsI+TSec5lI84xCAYQh
gVcLuC3SI2RwGsG78VaYWC/O8Rquz5qEQ7IAdntSnwFqEtx0roAffkZQk3yGL0gUZZBxJPptrr0x
jbjiq2BIUUaPxAYIEEYevVXsxqq7npxFc904NsUTc1jFxJwSGWr2uYqFZIizU0owjGegC6arb5g6
iaW8tzDo8xKHaqkBDnW7AZr0m0tgtxBBIQogdj7xrBziNc6t3zqcTpOi1zM1jT5yg1H7N7uxkQ06
n5FLg7/dn46nQ4xYF9eA7f7PsPRzpqtZp/AAhkXQCu2fqWJWcuhrUH3vywvwBkfiR6AKuq+A8MZl
nYxs4AxY3mBrF5NP6KksCLTFZL9pbIP4mT+UhMx0CP6Rvjy5oK4w5uwglRgOzse+TrMDvV9dDQ5H
RoXN8SaIoIQqfGEx7UeqibIkyxLRbQ0FDHxs/tad540KlyvuPSUt2tTiwGzAACsiIRAIB5+tN8hn
CvSZZrCsspnXnR+sxfyge8D7xZTliQNWpadYYrLsZedDKf4xpINuN/fCCQna36jmkEhacICicFHC
47eoFvF+ihD8pF83491VppIYjkODyeZ2F+noHv6cJ+tpuMRPFcWWF+1S2ndQnFv2o97GTHdKpsZG
wJlvoXkDZXtWocYWcrDWlK9Xiq754ZLYwKYpe6HoeMg65W900cLW7TuiPUfLB5R3HOYP9L3+1ls1
g0s7qb7lSWGb5BA4dQO2tnV/OtqKAQW6qDL68h6iNpXniEJ1ICBL+Gz4D+3rBG9tRfXuAlWiQdnd
RDWr7cpORrjESPoE3CGuhhlGaEWov8T9odk9ng1LnkSI0gtLX1fl27l71+x4mdRnaD4fbEg1OrQ7
Sn1k2MGz8zOsW5ibg7wWU+kIcAVB5cDsz/g0NrHDwxRnH709tgNBVLsAx5x7M88y34ZvEFy76lPm
sNt2zKbD2E3Z9KSWVLmDDPnqDGGxPqX0ZuLTcDP6CqrZWRqeaAOtI34O1OQVoJ0MmKIvqlVL8Wiu
bztm6DWnGZitt7UyBhmytcLZv2Ki0I000NhSx7hnwjC/CHzgjXum9EMs5Rt0J7taQzNK7mD+qAvL
8mg6C4ki8Ch/7TagNzmAydaRxVGrjrXwd6ccjM+pxImj3hjhMG1Ufr4bElRAA6KWD9mieN4WCUyO
vWiUAwLHG0Ao34VcsKk1tJC+ktnySybeeOMdSzOr06mbpb2wgg1P+BUfGKEsuhytKy0iUrlD3VVd
cfb4tG609P/zWv26wkf9aY3JSWHYbk43i4wDhfW7SdNS0A/XJ4+lqnAN3dgT385w5poriNnWtzTI
2tgIRYfeNwQpSQ8ahhMEukVG9hbxjFSPU3NuOIzcP5W2ahdVDJvSs3+5U7wdsce3bh0rggqZaV7l
I3hr/OriVFA47Fja01BS7/+CiRISWQmh+7P5nE04yv15BIq4G0GLaJo7IVLdZKRKHe0thDs/g+K5
cFWgMTLOgIsUZBssmnJC8rqM/tcNLwJWOzrxy+AfnnVvTXcwouAM9DZhMBm9Hx4aw6eHlUvYQI8h
T8YgQYPeDrKG0HJFWmq+D7zwHUYPzkWqGibTEUrMrTBVnPgnzVXnzNiAEkv6JhX6ZaODeb4yIGkL
kMa28n9kCI2KBWT4Pki+sN7LlMRQnWYxIxBrlN1jXqfGN6kozhQivzCpBXTkoPfTjZGDGcCMPiek
cOl5m0Mt1vEgdawRA6H/jQ/PvZN/089pELJGoquoqrfi9Z4uFmUWkDbpkZpTBf8NkSNT2ra3o4CM
ghnZuRYxB4HW3Mo9uKuELtZIP/hNqykLaqLRJGH54pvyhInH590thqES/gDV9OKmwoDDiV/BFh9U
ohpYgK7H0f+B/2DIWC2OwxM5ngDZe3SRNB3usOjFdby6Ta62bUbQhpI3vdDuXklFlAKwAruOAg==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
