<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIModeRegisterDefaults.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIModeRegisterDefaults.h</div></div>
</div><!--header-->
<div class="contents">
<a href="SIModeRegisterDefaults_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIModeRegisterDefaults.h --------------------------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIMODEREGISTERDEFAULTS_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIMODEREGISTERDEFAULTS_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="FloatingPointMode_8h.html">llvm/ADT/FloatingPointMode.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Track defaults for fields in the MODE register.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html">   20</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> {<span class="comment"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">  /// Floating point opcodes that support exception flag gathering quiet and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">  /// quieting.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">   25</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> : 1;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"></span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">  /// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">  /// clamp NaN to zero; otherwise, pass NaN through.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">   29</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> : 1;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"></span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">  /// If this is set, neither input or output denormals are flushed for most f32</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">  /// instructions.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">   33</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1DenormalMode.html">DenormalMode</a> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">  /// If this is set, neither input or output denormals are flushed for both f64</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">  /// and f16/v2f16 instructions.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">   37</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1DenormalMode.html">DenormalMode</a> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a5c51e7c717aeeb4ea130f6a95f8d7d6a">   39</a></span>  <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a>() :</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a>(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>(<a class="code hl_struct" href="structllvm_1_1DenormalMode.html">DenormalMode</a>::getIEEE()),</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>(<a class="code hl_struct" href="structllvm_1_1DenormalMode.html">DenormalMode</a>::getIEEE()) {}</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a785285b13b67a380426876b52ae4d811">   47</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#a785285b13b67a380426876b52ae4d811">getDefaultForCallingConv</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_variable" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <a class="code hl_variable" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>.IEEE = !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  }</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#ada223cd35c40f958ac1f70c1d0fd60ef">   53</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#ada223cd35c40f958ac1f70c1d0fd60ef">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> == <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.IEEE &amp;&amp; <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> == <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.DX10Clamp &amp;&amp;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>           <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP32Denormals &amp;&amp;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>           <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a> == <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP64FP16Denormals;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  }</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"></span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">  /// FP32 denormal mode.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a6590b6137a9fe659ad1ba3b2387b4cbd">   61</a></span><span class="comment"></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#a6590b6137a9fe659ad1ba3b2387b4cbd">fpDenormModeSPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a> == <a class="code hl_function" href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>.<a class="code hl_variable" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code hl_enumvalue" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>.<a class="code hl_variable" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code hl_enumvalue" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  }</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"></span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">  /// Get the encoding value for the FP_DENORM bits of the mode register for the</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">  /// FP64/FP16 denormal mode.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#a98055d81c972ca478d57d2b1a871ecd9">   73</a></span><span class="comment"></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#a98055d81c972ca478d57d2b1a871ecd9">fpDenormModeDPValue</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a> == <a class="code hl_function" href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>.<a class="code hl_variable" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code hl_enumvalue" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>.<a class="code hl_variable" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code hl_enumvalue" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="comment">// FIXME: Inlining should be OK for dx10-clamp, since the caller&#39;s mode should</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// be able to override.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structllvm_1_1SIModeRegisterDefaults.html#abdddc79ec28eda713a19458d04d46fd6">   85</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SIModeRegisterDefaults.html#abdddc79ec28eda713a19458d04d46fd6">isInlineCompatible</a>(<a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> CalleeMode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> == CalleeMode.<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> == CalleeMode.<a class="code hl_variable" href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  }</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>};</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"></span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/// Return values used for llvm.get.rounding</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">///</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/// When both the F32 and F64/F16 modes are the same, returns the standard</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/// values. If they differ, returns an extended mode starting at 8.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7">   96</a></span><span class="comment"></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7">AMDGPUFltRounds</a> : int8_t {</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// Inherit everything from RoundingMode</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">TowardZero</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca2113e9520b32addb451df3b9fec51a96">RoundingMode::TowardZero</a>),</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">   99</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">NearestTiesToEven</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca44467144e3b6bdac3e85ef6f90e7d832">RoundingMode::NearestTiesToEven</a>),</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">  100</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">TowardPositive</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca9f5fca8e6c87d7107d7203b4c2ccd1af">RoundingMode::TowardPositive</a>),</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">TowardNegative</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7cacd6fee581a325642b84f1af5c0be5140">RoundingMode::TowardNegative</a>),</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84">NearestTiesToAwayUnsupported</a> =</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84">  103</a></span>      <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7cac88733f0acde4922deb25917d884f7bb">RoundingMode::NearestTiesToAway</a>),</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11">  105</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11">Dynamic</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca971fd8cc345d8bd9f92e9f7d88fdf20c">RoundingMode::Dynamic</a>),</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// Permute the mismatched rounding mode cases.  If the modes are the same, use</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// the standard values, otherwise, these values are sorted such that higher</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="comment">// hardware encoded values have higher enum values.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641">NearestTiesToEvenF32_NearestTiesToEvenF64</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">NearestTiesToEven</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a">  111</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a">NearestTiesToEvenF32_TowardPositiveF64</a> = 8,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217">  112</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217">NearestTiesToEvenF32_TowardNegativeF64</a> = 9,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f">NearestTiesToEvenF32_TowardZeroF64</a> = 10,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57">  115</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57">TowardPositiveF32_NearestTiesToEvenF64</a> = 11,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52">  116</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52">TowardPositiveF32_TowardPositiveF64</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">TowardPositive</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168">  117</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168">TowardPositiveF32_TowardNegativeF64</a> = 12,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554">  118</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554">TowardPositiveF32_TowardZeroF64</a> = 13,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883">TowardNegativeF32_NearestTiesToEvenF64</a> = 14,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8">TowardNegativeF32_TowardPositiveF64</a> = 15,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a">TowardNegativeF32_TowardNegativeF64</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">TowardNegative</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5">  123</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5">TowardNegativeF32_TowardZeroF64</a> = 16,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a">  125</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a">TowardZeroF32_NearestTiesToEvenF64</a> = 17,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9">  126</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9">TowardZeroF32_TowardPositiveF64</a> = 18,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc">  127</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc">TowardZeroF32_TowardNegativeF64</a> = 19,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4">  128</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4">TowardZeroF32_TowardZeroF64</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">TowardZero</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254">Invalid</a> = <span class="keyword">static_cast&lt;</span>int8_t<span class="keyword">&gt;</span>(<a class="code hl_enumvalue" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca4bbb8f967da6d1a610596d7257179c2b">RoundingMode::Invalid</a>)</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254">  131</a></span>};</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"></span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/// Offset of nonstandard values for llvm.get.rounding results from the largest</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/// supported mode.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a91dd49bc5d7d7e50ad119bd2503c0f2b">  135</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#a91dd49bc5d7d7e50ad119bd2503c0f2b">ExtendedFltRoundOffset</a> = 4;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/// Offset in mode register of f32 rounding mode.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af50a4d5a0883514dc033497a59d1a83d">  138</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#af50a4d5a0883514dc033497a59d1a83d">F32FltRoundOffset</a> = 0;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"></span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/// Offset in mode register of f64/f16 rounding mode.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a68537a8a519fbda96c4a5f4c163ac5a5">  141</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#a68537a8a519fbda96c4a5f4c163ac5a5">F64FltRoundOffset</a> = 2;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// Bit indexed table to convert from hardware rounding mode values to FLT_ROUNDS</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// values.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#affdb41b87378347264f7ff1c58150797">FltRoundConversionTable</a>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>} <span class="comment">// end namespace AMDGPU</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_AMDGPU_SIMODEREGISTERDEFAULTS_H</span></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af6d5cafbdfc5313e65d990120021a3ec"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01865">BasicAliasAnalysis.cpp:1865</a></div></div>
<div class="ttc" id="aFloatingPointMode_8h_html"><div class="ttname"><a href="FloatingPointMode_8h.html">FloatingPointMode.h</a></div><div class="ttdoc">Utilities for dealing with flags related to floating point properties and mode controls.</div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aRegAllocEvictionAdvisor_8cpp_html_aef71c4b21823f236e70cc6d62375adcd"><div class="ttname"><a href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a></div><div class="ttdeci">static cl::opt&lt; RegAllocEvictionAdvisorAnalysis::AdvisorMode &gt; Mode(&quot;regalloc-enable-advisor&quot;, cl::Hidden, cl::init(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Default), cl::desc(&quot;Enable regalloc advisor mode&quot;), cl::values(clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Default, &quot;default&quot;, &quot;Default&quot;), clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Release, &quot;release&quot;, &quot;precompiled&quot;), clEnumValN(RegAllocEvictionAdvisorAnalysis::AdvisorMode::Development, &quot;development&quot;, &quot;for training&quot;)))</div></div>
<div class="ttc" id="aSIDefines_8h_html_a0fac6d4c330d9dff100bc9b62ba9f2a5"><div class="ttname"><a href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP_DENORM_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01170">SIDefines.h:1170</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01172">SIDefines.h:1172</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01169">SIDefines.h:1169</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_ab15f612878863c5bd138b803fa1c1419"><div class="ttname"><a href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">FP_DENORM_FLUSH_IN</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01171">SIDefines.h:1171</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00061">Function.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00034">GCNSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a68537a8a519fbda96c4a5f4c163ac5a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a68537a8a519fbda96c4a5f4c163ac5a5">llvm::AMDGPU::F64FltRoundOffset</a></div><div class="ttdeci">static constexpr uint32_t F64FltRoundOffset</div><div class="ttdoc">Offset in mode register of f64/f16 rounding mode.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00141">SIModeRegisterDefaults.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a91dd49bc5d7d7e50ad119bd2503c0f2b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a91dd49bc5d7d7e50ad119bd2503c0f2b">llvm::AMDGPU::ExtendedFltRoundOffset</a></div><div class="ttdeci">static constexpr uint32_t ExtendedFltRoundOffset</div><div class="ttdoc">Offset of nonstandard values for llvm.get.rounding results from the largest supported mode.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00135">SIModeRegisterDefaults.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02023">AMDGPUBaseInfo.cpp:2023</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7">llvm::AMDGPU::AMDGPUFltRounds</a></div><div class="ttdeci">AMDGPUFltRounds</div><div class="ttdoc">Return values used for llvm.get.rounding.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00096">SIModeRegisterDefaults.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11">llvm::AMDGPU::Dynamic</a></div><div class="ttdeci">@ Dynamic</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00105">SIModeRegisterDefaults.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641">llvm::AMDGPU::NearestTiesToEvenF32_NearestTiesToEvenF64</a></div><div class="ttdeci">@ NearestTiesToEvenF32_NearestTiesToEvenF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00110">SIModeRegisterDefaults.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">llvm::AMDGPU::TowardPositive</a></div><div class="ttdeci">@ TowardPositive</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00100">SIModeRegisterDefaults.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">llvm::AMDGPU::NearestTiesToEven</a></div><div class="ttdeci">@ NearestTiesToEven</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00099">SIModeRegisterDefaults.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a">llvm::AMDGPU::TowardZeroF32_NearestTiesToEvenF64</a></div><div class="ttdeci">@ TowardZeroF32_NearestTiesToEvenF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00125">SIModeRegisterDefaults.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883">llvm::AMDGPU::TowardNegativeF32_NearestTiesToEvenF64</a></div><div class="ttdeci">@ TowardNegativeF32_NearestTiesToEvenF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00120">SIModeRegisterDefaults.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57">llvm::AMDGPU::TowardPositiveF32_NearestTiesToEvenF64</a></div><div class="ttdeci">@ TowardPositiveF32_NearestTiesToEvenF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00115">SIModeRegisterDefaults.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554">llvm::AMDGPU::TowardPositiveF32_TowardZeroF64</a></div><div class="ttdeci">@ TowardPositiveF32_TowardZeroF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00118">SIModeRegisterDefaults.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5">llvm::AMDGPU::TowardNegativeF32_TowardZeroF64</a></div><div class="ttdeci">@ TowardNegativeF32_TowardZeroF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00123">SIModeRegisterDefaults.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217">llvm::AMDGPU::NearestTiesToEvenF32_TowardNegativeF64</a></div><div class="ttdeci">@ NearestTiesToEvenF32_TowardNegativeF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00112">SIModeRegisterDefaults.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254">llvm::AMDGPU::Invalid</a></div><div class="ttdeci">@ Invalid</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00131">SIModeRegisterDefaults.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f">llvm::AMDGPU::NearestTiesToEvenF32_TowardZeroF64</a></div><div class="ttdeci">@ NearestTiesToEvenF32_TowardZeroF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00113">SIModeRegisterDefaults.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52">llvm::AMDGPU::TowardPositiveF32_TowardPositiveF64</a></div><div class="ttdeci">@ TowardPositiveF32_TowardPositiveF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00116">SIModeRegisterDefaults.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">llvm::AMDGPU::TowardZero</a></div><div class="ttdeci">@ TowardZero</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00098">SIModeRegisterDefaults.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84">llvm::AMDGPU::NearestTiesToAwayUnsupported</a></div><div class="ttdeci">@ NearestTiesToAwayUnsupported</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00103">SIModeRegisterDefaults.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8">llvm::AMDGPU::TowardNegativeF32_TowardPositiveF64</a></div><div class="ttdeci">@ TowardNegativeF32_TowardPositiveF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00121">SIModeRegisterDefaults.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a">llvm::AMDGPU::NearestTiesToEvenF32_TowardPositiveF64</a></div><div class="ttdeci">@ NearestTiesToEvenF32_TowardPositiveF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00111">SIModeRegisterDefaults.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc">llvm::AMDGPU::TowardZeroF32_TowardNegativeF64</a></div><div class="ttdeci">@ TowardZeroF32_TowardNegativeF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00127">SIModeRegisterDefaults.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4">llvm::AMDGPU::TowardZeroF32_TowardZeroF64</a></div><div class="ttdeci">@ TowardZeroF32_TowardZeroF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00128">SIModeRegisterDefaults.h:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9">llvm::AMDGPU::TowardZeroF32_TowardPositiveF64</a></div><div class="ttdeci">@ TowardZeroF32_TowardPositiveF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00126">SIModeRegisterDefaults.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a">llvm::AMDGPU::TowardNegativeF32_TowardNegativeF64</a></div><div class="ttdeci">@ TowardNegativeF32_TowardNegativeF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00122">SIModeRegisterDefaults.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">llvm::AMDGPU::TowardNegative</a></div><div class="ttdeci">@ TowardNegative</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00101">SIModeRegisterDefaults.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168">llvm::AMDGPU::TowardPositiveF32_TowardNegativeF64</a></div><div class="ttdeci">@ TowardPositiveF32_TowardNegativeF64</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00117">SIModeRegisterDefaults.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af50a4d5a0883514dc033497a59d1a83d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af50a4d5a0883514dc033497a59d1a83d">llvm::AMDGPU::F32FltRoundOffset</a></div><div class="ttdeci">static constexpr uint32_t F32FltRoundOffset</div><div class="ttdoc">Offset in mode register of f32 rounding mode.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00138">SIModeRegisterDefaults.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_affdb41b87378347264f7ff1c58150797"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#affdb41b87378347264f7ff1c58150797">llvm::AMDGPU::FltRoundConversionTable</a></div><div class="ttdeci">const uint64_t FltRoundConversionTable</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8cpp_source.html#l00086">SIModeRegisterDefaults.cpp:86</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">llvm::IRMemLocation::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdoc">Any other memory.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7ca2113e9520b32addb451df3b9fec51a96"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca2113e9520b32addb451df3b9fec51a96">llvm::RoundingMode::TowardZero</a></div><div class="ttdeci">@ TowardZero</div><div class="ttdoc">roundTowardZero.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7ca44467144e3b6bdac3e85ef6f90e7d832"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca44467144e3b6bdac3e85ef6f90e7d832">llvm::RoundingMode::NearestTiesToEven</a></div><div class="ttdeci">@ NearestTiesToEven</div><div class="ttdoc">roundTiesToEven.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7ca4bbb8f967da6d1a610596d7257179c2b"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca4bbb8f967da6d1a610596d7257179c2b">llvm::RoundingMode::Invalid</a></div><div class="ttdeci">@ Invalid</div><div class="ttdoc">Denotes invalid value.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7ca971fd8cc345d8bd9f92e9f7d88fdf20c"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca971fd8cc345d8bd9f92e9f7d88fdf20c">llvm::RoundingMode::Dynamic</a></div><div class="ttdeci">@ Dynamic</div><div class="ttdoc">Denotes mode unknown at compile time.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7ca9f5fca8e6c87d7107d7203b4c2ccd1af"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca9f5fca8e6c87d7107d7203b4c2ccd1af">llvm::RoundingMode::TowardPositive</a></div><div class="ttdeci">@ TowardPositive</div><div class="ttdoc">roundTowardPositive.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7cac88733f0acde4922deb25917d884f7bb"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7cac88733f0acde4922deb25917d884f7bb">llvm::RoundingMode::NearestTiesToAway</a></div><div class="ttdeci">@ NearestTiesToAway</div><div class="ttdoc">roundTiesToAway.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7af0c09900daed62bbdb01dba180f7cacd6fee581a325642b84f1af5c0be5140"><div class="ttname"><a href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7cacd6fee581a325642b84f1af5c0be5140">llvm::RoundingMode::TowardNegative</a></div><div class="ttdeci">@ TowardNegative</div><div class="ttdoc">roundTowardNegative.</div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html"><div class="ttname"><a href="structllvm_1_1DenormalMode.html">llvm::DenormalMode</a></div><div class="ttdoc">Represent subnormal handling kind for floating point instruction inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00070">FloatingPointMode.h:70</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a1b79f1995991b0a757a4d04969c3717f"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">llvm::DenormalMode::Input</a></div><div class="ttdeci">DenormalModeKind Input</div><div class="ttdoc">Denormal treatment kind for floating point instruction inputs in the default floating-point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00096">FloatingPointMode.h:96</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">llvm::DenormalMode::PreserveSign</a></div><div class="ttdeci">@ PreserveSign</div><div class="ttdoc">The sign of a flushed-to-zero number is preserved in the sign of 0.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00080">FloatingPointMode.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a8b25a485fab5c4ade966d2ad73bc2ccf"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a8b25a485fab5c4ade966d2ad73bc2ccf">llvm::DenormalMode::getPreserveSign</a></div><div class="ttdeci">static constexpr DenormalMode getPreserveSign()</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00118">FloatingPointMode.h:118</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_aa1be940c9e7d0c7ed20dfdaf5731b082"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">llvm::DenormalMode::Output</a></div><div class="ttdeci">DenormalModeKind Output</div><div class="ttdoc">Denormal flushing mode for floating point instruction results in the default floating point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00091">FloatingPointMode.h:91</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html">llvm::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00020">SIModeRegisterDefaults.h:20</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a5c51e7c717aeeb4ea130f6a95f8d7d6a"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a5c51e7c717aeeb4ea130f6a95f8d7d6a">llvm::SIModeRegisterDefaults::SIModeRegisterDefaults</a></div><div class="ttdeci">SIModeRegisterDefaults()</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00039">SIModeRegisterDefaults.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a5eff9b4ca99cdc0544e946f36ba98458"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a5eff9b4ca99cdc0544e946f36ba98458">llvm::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise,...</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00029">SIModeRegisterDefaults.h:29</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a6590b6137a9fe659ad1ba3b2387b4cbd"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a6590b6137a9fe659ad1ba3b2387b4cbd">llvm::SIModeRegisterDefaults::fpDenormModeSPValue</a></div><div class="ttdeci">uint32_t fpDenormModeSPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00061">SIModeRegisterDefaults.h:61</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a69743300b37bda17c4cf7690f2dc2fac"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a69743300b37bda17c4cf7690f2dc2fac">llvm::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">DenormalMode FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00037">SIModeRegisterDefaults.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a7238526aeceaef9a0db1ab0c21a0cf0e"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a7238526aeceaef9a0db1ab0c21a0cf0e">llvm::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00025">SIModeRegisterDefaults.h:25</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a785285b13b67a380426876b52ae4d811"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a785285b13b67a380426876b52ae4d811">llvm::SIModeRegisterDefaults::getDefaultForCallingConv</a></div><div class="ttdeci">static SIModeRegisterDefaults getDefaultForCallingConv(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00047">SIModeRegisterDefaults.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_a98055d81c972ca478d57d2b1a871ecd9"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#a98055d81c972ca478d57d2b1a871ecd9">llvm::SIModeRegisterDefaults::fpDenormModeDPValue</a></div><div class="ttdeci">uint32_t fpDenormModeDPValue() const</div><div class="ttdoc">Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00073">SIModeRegisterDefaults.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_abdddc79ec28eda713a19458d04d46fd6"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#abdddc79ec28eda713a19458d04d46fd6">llvm::SIModeRegisterDefaults::isInlineCompatible</a></div><div class="ttdeci">bool isInlineCompatible(SIModeRegisterDefaults CalleeMode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00085">SIModeRegisterDefaults.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_ada223cd35c40f958ac1f70c1d0fd60ef"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#ada223cd35c40f958ac1f70c1d0fd60ef">llvm::SIModeRegisterDefaults::operator==</a></div><div class="ttdeci">bool operator==(const SIModeRegisterDefaults Other) const</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00053">SIModeRegisterDefaults.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html_af1d0653d028bac2c78f7eec72f32472e"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html#af1d0653d028bac2c78f7eec72f32472e">llvm::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">DenormalMode FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions.</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegisterDefaults_8h_source.html#l00033">SIModeRegisterDefaults.h:33</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:46:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
