/*
 *  CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 * 
 *  Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.
 * 
 *  Use of this Software is subject to the terms and conditions of the
 *  applicable license agreement with ARM Physical IP, Inc.
 *  In addition, this Software is protected by patents, copyright law 
 *  and international treaties.
 * 
 *  The copyright notice(s) in this Software does not indicate actual or
 *  intended publication of this Software.
 * 
 *  Compiler Name: High Speed Single Port SRAM RVT MVT Compiler
 * 
 *  Creation Date: Tue Apr 27 11:31:59 2021
 * 
 *  Instance Options:
 *    Instance Name:                 gf12lp_1rw_lg12_w32_bit
 *    Number of Words:               4096
 *    Number of Bits:                32
 *    Multiplexer Width:             4
 *    Multi-Vt selection:            BASE
 *    Frequency <MHz>:               1
 *    Activity Factor <%>:           50
 *    Pipeline:                      off
 *    Bit-Write Mask:                on
 *    Word Partition Size:           1
 *    Write-thru:                    off
 *    Top Metal Layer:               m5-m10
 *    Power Type:                    otc
 *    Redundancy:                    off
 *    Redundant Columns:             2
 *    Redundant Rows:                0
 *    BIST MUXes:                    off
 *    Scan Only:                     off
 *    Number of slices:              2
 *    Soft Error Repair (SER):       none
 *    Power Gating:                  off
 *    Back Biasing:                  off
 *    Retention:                     on
 *    Extra Margin Adjustment:       on
 *    Advanced Test Features:        off
 *    Bus-notation:                  on
 *    Power Ground Rename:           vddpe:VDDPE,vddce:VDDCE,vsse:VSSE
 *    Name Case:                     upper
 *    Check Instance Name:           off
 *    Diodes:                        on
 *    Drive Strength:                6
 *    Site Definitions:              off
 *    Number of banks:               4
 *    Vmin Assist:                   off
 *    Library Name:                  gf12lp_1rw_lg12_w32_bit
 *    Liberty setting:               nldm
 *    End of life guardband:         0
 *    C4 Full OBS:                   off
 *    LeftRight Bank Enable:         off
 * 
 *  Compiler Versions:
 *    Memory Version:                r0p0
 *    Lang compiler Version:         4.9.3-EAC
 *    View Name:                     Liberty
 *    AMCI Version:                  2.0.14-EAC
 *    RTE Version:                   2.4.6-EAC
 *    EOS Data Routines Version:     2.3.5-EAC
 *    liberty_memcomp Version:       2.4.20-EAC
 * 
 *  Verified With:
 *    Synopsys Primetime, Cadence Encounter Timing System, Synopsys Design Compiler,
 *    Cadence RTL Compiler.
 * 
 *  Modeling Assumptions:
 *    This library contains a black box description for a memory element. At
 *    the library level, a default_max_transition constraint is set to the 
 *    maximum characterized input slew.  Each output has a max_capacitance 
 *    constraint set to the highest characterized output load.  These two 
 *    constraints force Design Compiler to synthesize circuits that operate 
 *    within the characterization space.  The user can tighten these constraints,
 *    if desired.  When writing SDF from Synopsys Design Compiler or Synopsys
 *    Primetime, use the version 3.0 or 2.1 option. This ensures the SDF will
 *    annotate to simulation models provided with this generator.
 * 
 *  Modeling Limitations:
 *    Due to limitations of the .lib format, some data reduction was necessary.
 *    When reducing data, minimum values were chosen for the fast case corner
 *    and maximum values were used for the typical and best case corners.  It
 *    is recommended that critical timing and setup and hold times be checked 
 *    at all corners.
 * 
 *  Known Bugs: N/A
 * 
 *  Known Work Arounds: N/A
 * 
*/

library(gf12lp_1rw_lg12_w32_bit_sspg_sigcmax_0p72v_0p72v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Apr 27 11:31:59 2021";
  comment             :  "Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125;
  nom_voltage         : 0.72;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit        : "1kohm";

  /* default attributes */
  default_fanout_load            : 1.000;
  default_cell_leakage_power     : 0.000;
  default_inout_pin_cap          : 0.005;
  default_input_pin_cap          : 0.005;
  default_output_pin_cap         : 0.000;

  /* threshold definitions */
  default_leakage_power_density  : 0.000;
  slew_derate_from_library       : 0.500;
  slew_lower_threshold_pct_fall  : 30.000;
  slew_upper_threshold_pct_fall  : 70.000;
  slew_lower_threshold_pct_rise  : 30.000;
  slew_upper_threshold_pct_rise  : 70.000;
  input_threshold_pct_fall       : 50.000;
  input_threshold_pct_rise       : 50.000;
  output_threshold_pct_fall      : 50.000;
  output_threshold_pct_rise      : 50.000;

  /* k-factors */
  k_process_cell_fall            : 0.000;
  k_process_cell_leakage_power   : 0.000;
  k_process_cell_rise            : 0.000;
  k_process_fall_transition      : 0.000;
  k_process_hold_fall            : 0.000;
  k_process_hold_rise            : 0.000;
  k_process_internal_power       : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low  : 0.000;
  k_process_pin_cap              : 0.000;
  k_process_recovery_fall        : 0.000;
  k_process_recovery_rise        : 0.000;
  k_process_rise_transition      : 0.000;
  k_process_setup_fall           : 0.000;
  k_process_setup_rise           : 0.000;
  k_process_wire_cap             : 0.000;
  k_process_wire_res             : 0.000;
  k_temp_cell_fall               : 0.000;
  k_temp_cell_rise               : 0.000;
  k_temp_hold_fall               : 0.000;
  k_temp_hold_rise               : 0.000;
  k_temp_min_pulse_width_high    : 0.000;
  k_temp_min_pulse_width_low     : 0.000;
  k_temp_min_period              : 0.000;
  k_temp_rise_propagation        : 0.000;
  k_temp_fall_propagation        : 0.000;
  k_temp_rise_transition         : 0.000;
  k_temp_fall_transition         : 0.000;
  k_temp_recovery_fall           : 0.000;
  k_temp_recovery_rise           : 0.000;
  k_temp_setup_fall              : 0.000;
  k_temp_setup_rise              : 0.000;
  k_volt_cell_fall               : 0.000;
  k_volt_cell_rise               : 0.000;
  k_volt_hold_fall               : 0.000;
  k_volt_hold_rise               : 0.000;
  k_volt_min_pulse_width_high    : 0.000;
  k_volt_min_pulse_width_low     : 0.000;
  k_volt_min_period              : 0.000;
  k_volt_rise_propagation        : 0.000;
  k_volt_fall_propagation        : 0.000;
  k_volt_rise_transition         : 0.000;
  k_volt_fall_transition         : 0.000;
  k_volt_recovery_fall           : 0.000;
  k_volt_recovery_rise           : 0.000;
  k_volt_setup_fall              : 0.000;
  k_volt_setup_rise              : 0.000;

  /* Additional instance information */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  define ("inrush_current", "cell", "float");

  /* templates */ 
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_outputload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_bistload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }

  type (gf12lp_1rw_lg12_w32_bit_Q) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_A) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_D) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_WEN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMAW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }

  /* voltage-maps */
  voltage_map (VDDPE, 0.72);
  voltage_map (VDDCE, 0.72);
  voltage_map (VSSE, 0.0);

  /* operating-conditions */
  operating_conditions(sspg_sigcmax_0p72v_0p72v_125c) {
    process      : 1;
    temperature  : 125;
    voltage      : 0.72;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : sspg_sigcmax_0p72v_0p72v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  cell(gf12lp_1rw_lg12_w32_bit) {
    area : 16572.023040;
    dont_use : true;
    dont_touch : true;
    interface_timing : true;
    is_memory_cell : true;
    /* Peak current of all modes. */
    peak_current : 23.877107;
    /* Peak current when entering or exiting the power modes. */
    inrush_current : 7.718127;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 0.085233;
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
      direction : inout;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
      direction : inout;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
      direction : inout;
    }
    bus(Q) {
      bus_type : gf12lp_1rw_lg12_w32_bit_Q;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDCE + !VDDPE + VSSE";
      memory_read() {
        address : A;
      }
      max_capacitance : 0.214000;
      max_transition : 0.235200;
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.551279, 0.556357, 0.561361, 0.568852, 0.580154, 0.602384, 0.642995", \
            "0.551321, 0.556399, 0.561403, 0.568894, 0.580196, 0.602426, 0.643037", \
            "0.552279, 0.557357, 0.562361, 0.569852, 0.581154, 0.603384, 0.643995", \
            "0.553661, 0.558739, 0.563743, 0.571234, 0.582536, 0.604766, 0.645377", \
            "0.557186, 0.562264, 0.567268, 0.574759, 0.586061, 0.608291, 0.648902", \
            "0.564818, 0.569896, 0.574900, 0.582391, 0.593693, 0.615923, 0.656534", \
            "0.575198, 0.580276, 0.585280, 0.592771, 0.604073, 0.626303, 0.666914" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.576523, 0.583524, 0.589644, 0.599688, 0.614294, 0.641197, 0.693203", \
            "0.576638, 0.583639, 0.589759, 0.599803, 0.614409, 0.641312, 0.693318", \
            "0.577679, 0.584680, 0.590800, 0.600844, 0.615450, 0.642353, 0.694359", \
            "0.579385, 0.586386, 0.592506, 0.602550, 0.617156, 0.644059, 0.696065", \
            "0.583207, 0.590208, 0.596328, 0.606372, 0.620978, 0.647881, 0.699887", \
            "0.589524, 0.596525, 0.602645, 0.612689, 0.627295, 0.654198, 0.706204", \
            "0.600253, 0.607254, 0.613374, 0.623418, 0.638024, 0.664927, 0.716933" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.563107, 0.568185, 0.573189, 0.580680, 0.591982, 0.614212, 0.654823", \
            "0.563149, 0.568227, 0.573231, 0.580722, 0.592024, 0.614254, 0.654865", \
            "0.564107, 0.569185, 0.574189, 0.581680, 0.592982, 0.615212, 0.655823", \
            "0.565489, 0.570567, 0.575571, 0.583062, 0.594364, 0.616594, 0.657205", \
            "0.569014, 0.574092, 0.579096, 0.586587, 0.597889, 0.620119, 0.660730", \
            "0.576646, 0.581724, 0.586728, 0.594219, 0.605521, 0.627751, 0.668362", \
            "0.587026, 0.592104, 0.597108, 0.604599, 0.615901, 0.638131, 0.678742" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.588351, 0.595352, 0.601472, 0.611516, 0.626122, 0.653025, 0.705031", \
            "0.588466, 0.595467, 0.601587, 0.611631, 0.626237, 0.653140, 0.705146", \
            "0.589507, 0.596508, 0.602628, 0.612672, 0.627278, 0.654181, 0.706187", \
            "0.591213, 0.598214, 0.604334, 0.614378, 0.628984, 0.655887, 0.707893", \
            "0.595035, 0.602036, 0.608156, 0.618200, 0.632806, 0.659709, 0.711715", \
            "0.601352, 0.608353, 0.614473, 0.624517, 0.639123, 0.666026, 0.718032", \
            "0.612081, 0.619082, 0.625202, 0.635246, 0.649852, 0.676755, 0.728761" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.608810, 0.613888, 0.618892, 0.626383, 0.637685, 0.659915, 0.700526", \
            "0.608852, 0.613930, 0.618934, 0.626425, 0.637727, 0.659957, 0.700568", \
            "0.609810, 0.614888, 0.619892, 0.627383, 0.638685, 0.660915, 0.701526", \
            "0.611192, 0.616270, 0.621274, 0.628765, 0.640067, 0.662297, 0.702908", \
            "0.614717, 0.619795, 0.624799, 0.632290, 0.643592, 0.665822, 0.706433", \
            "0.622349, 0.627427, 0.632431, 0.639922, 0.651224, 0.673454, 0.714065", \
            "0.632729, 0.637807, 0.642811, 0.650302, 0.661604, 0.683834, 0.724445" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.634055, 0.641056, 0.647176, 0.657220, 0.671826, 0.698729, 0.750735", \
            "0.634170, 0.641171, 0.647291, 0.657335, 0.671941, 0.698844, 0.750850", \
            "0.635211, 0.642212, 0.648332, 0.658376, 0.672982, 0.699885, 0.751891", \
            "0.636917, 0.643918, 0.650038, 0.660082, 0.674688, 0.701591, 0.753597", \
            "0.640739, 0.647740, 0.653860, 0.663904, 0.678510, 0.705413, 0.757419", \
            "0.647056, 0.654057, 0.660177, 0.670221, 0.684827, 0.711730, 0.763736", \
            "0.657785, 0.664786, 0.670906, 0.680950, 0.695556, 0.722459, 0.774465" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.653711, 0.658789, 0.663793, 0.671284, 0.682586, 0.704816, 0.745427", \
            "0.653753, 0.658831, 0.663835, 0.671326, 0.682628, 0.704858, 0.745469", \
            "0.654711, 0.659789, 0.664793, 0.672284, 0.683586, 0.705816, 0.746427", \
            "0.656093, 0.661171, 0.666175, 0.673666, 0.684968, 0.707198, 0.747809", \
            "0.659618, 0.664696, 0.669700, 0.677191, 0.688493, 0.710723, 0.751334", \
            "0.667250, 0.672328, 0.677332, 0.684823, 0.696125, 0.718355, 0.758966", \
            "0.677630, 0.682708, 0.687712, 0.695203, 0.706505, 0.728735, 0.769346" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.678956, 0.685957, 0.692077, 0.702121, 0.716727, 0.743630, 0.795636", \
            "0.679071, 0.686072, 0.692192, 0.702236, 0.716842, 0.743745, 0.795751", \
            "0.680112, 0.687113, 0.693233, 0.703277, 0.717883, 0.744786, 0.796792", \
            "0.681818, 0.688819, 0.694939, 0.704983, 0.719589, 0.746492, 0.798498", \
            "0.685640, 0.692641, 0.698761, 0.708805, 0.723411, 0.750314, 0.802320", \
            "0.691957, 0.698958, 0.705078, 0.715122, 0.729728, 0.756631, 0.808637", \
            "0.702686, 0.709687, 0.715807, 0.725851, 0.740457, 0.767360, 0.819366" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.772755, 0.777833, 0.782837, 0.790328, 0.801630, 0.823860, 0.864471", \
            "0.772797, 0.777875, 0.782879, 0.790370, 0.801672, 0.823902, 0.864513", \
            "0.773755, 0.778833, 0.783837, 0.791328, 0.802630, 0.824860, 0.865471", \
            "0.775137, 0.780215, 0.785219, 0.792710, 0.804012, 0.826242, 0.866853", \
            "0.778662, 0.783740, 0.788744, 0.796235, 0.807537, 0.829767, 0.870378", \
            "0.786294, 0.791372, 0.796376, 0.803867, 0.815169, 0.837399, 0.878010", \
            "0.796674, 0.801752, 0.806756, 0.814247, 0.825549, 0.847779, 0.888390" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.798000, 0.805001, 0.811121, 0.821165, 0.835771, 0.862674, 0.914680", \
            "0.798115, 0.805116, 0.811236, 0.821280, 0.835886, 0.862789, 0.914795", \
            "0.799156, 0.806157, 0.812277, 0.822321, 0.836927, 0.863830, 0.915836", \
            "0.800862, 0.807863, 0.813983, 0.824027, 0.838633, 0.865536, 0.917542", \
            "0.804684, 0.811685, 0.817805, 0.827849, 0.842455, 0.869358, 0.921364", \
            "0.811001, 0.818002, 0.824122, 0.834166, 0.848772, 0.875675, 0.927681", \
            "0.821730, 0.828731, 0.834851, 0.844895, 0.859501, 0.886404, 0.938410" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.865863, 0.870941, 0.875945, 0.883436, 0.894738, 0.916968, 0.957579", \
            "0.865905, 0.870983, 0.875987, 0.883478, 0.894780, 0.917010, 0.957621", \
            "0.866863, 0.871941, 0.876945, 0.884436, 0.895738, 0.917968, 0.958579", \
            "0.868245, 0.873323, 0.878327, 0.885818, 0.897120, 0.919350, 0.959961", \
            "0.871770, 0.876848, 0.881852, 0.889343, 0.900645, 0.922875, 0.963486", \
            "0.879402, 0.884480, 0.889484, 0.896975, 0.908277, 0.930507, 0.971118", \
            "0.889782, 0.894860, 0.899864, 0.907355, 0.918657, 0.940887, 0.981498" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.891108, 0.898109, 0.904229, 0.914273, 0.928879, 0.955782, 1.007788", \
            "0.891223, 0.898224, 0.904344, 0.914388, 0.928994, 0.955897, 1.007903", \
            "0.892264, 0.899265, 0.905385, 0.915429, 0.930035, 0.956938, 1.008944", \
            "0.893970, 0.900971, 0.907091, 0.917135, 0.931741, 0.958644, 1.010650", \
            "0.897792, 0.904793, 0.910913, 0.920957, 0.935563, 0.962466, 1.014472", \
            "0.904109, 0.911110, 0.917230, 0.927274, 0.941880, 0.968783, 1.020789", \
            "0.914838, 0.921839, 0.927959, 0.938003, 0.952609, 0.979512, 1.031518" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.907537, 0.912615, 0.917619, 0.925110, 0.936412, 0.958642, 0.999253", \
            "0.907579, 0.912657, 0.917661, 0.925152, 0.936454, 0.958684, 0.999295", \
            "0.908537, 0.913615, 0.918619, 0.926110, 0.937412, 0.959642, 1.000253", \
            "0.909919, 0.914997, 0.920001, 0.927492, 0.938794, 0.961024, 1.001635", \
            "0.913444, 0.918522, 0.923526, 0.931017, 0.942319, 0.964549, 1.005160", \
            "0.921076, 0.926154, 0.931158, 0.938649, 0.949951, 0.972181, 1.012792", \
            "0.931456, 0.936534, 0.941538, 0.949029, 0.960331, 0.982561, 1.023172" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.932782, 0.939783, 0.945903, 0.955947, 0.970553, 0.997456, 1.049462", \
            "0.932897, 0.939898, 0.946018, 0.956062, 0.970668, 0.997571, 1.049577", \
            "0.933938, 0.940939, 0.947059, 0.957103, 0.971709, 0.998612, 1.050618", \
            "0.935644, 0.942645, 0.948765, 0.958809, 0.973415, 1.000318, 1.052324", \
            "0.939466, 0.946467, 0.952587, 0.962631, 0.977237, 1.004140, 1.056146", \
            "0.945783, 0.952784, 0.958904, 0.968948, 0.983554, 1.010457, 1.062463", \
            "0.956512, 0.963513, 0.969633, 0.979677, 0.994283, 1.021186, 1.073192" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "1.000403, 1.005481, 1.010485, 1.017976, 1.029278, 1.051508, 1.092119", \
            "1.000445, 1.005523, 1.010527, 1.018018, 1.029320, 1.051550, 1.092161", \
            "1.001403, 1.006481, 1.011485, 1.018976, 1.030278, 1.052508, 1.093119", \
            "1.002785, 1.007863, 1.012867, 1.020358, 1.031660, 1.053890, 1.094501", \
            "1.006310, 1.011388, 1.016392, 1.023883, 1.035185, 1.057415, 1.098026", \
            "1.013942, 1.019020, 1.024024, 1.031515, 1.042817, 1.065047, 1.105658", \
            "1.024322, 1.029400, 1.034404, 1.041895, 1.053197, 1.075427, 1.116038" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.189256, 0.194613, 0.199317, 0.207103, 0.219510, 0.241276, 0.282156", \
            "0.190256, 0.195613, 0.200317, 0.208103, 0.220510, 0.242276, 0.283156", \
            "0.191256, 0.196613, 0.201317, 0.209103, 0.221510, 0.243276, 0.284156", \
            "0.191431, 0.196788, 0.201492, 0.209278, 0.221685, 0.243451, 0.284331", \
            "0.195556, 0.200913, 0.205617, 0.213403, 0.225810, 0.247576, 0.288456", \
            "0.202765, 0.208122, 0.212826, 0.220612, 0.233019, 0.254785, 0.295665", \
            "0.213266, 0.218623, 0.223327, 0.231113, 0.243520, 0.265286, 0.306166" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652", \
            "0.020577, 0.028795, 0.039192, 0.061987, 0.097774, 0.177986, 0.340652" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "1.025648, 1.032649, 1.038769, 1.048813, 1.063419, 1.090322, 1.142328", \
            "1.025763, 1.032764, 1.038884, 1.048928, 1.063534, 1.090437, 1.142443", \
            "1.026804, 1.033805, 1.039925, 1.049969, 1.064575, 1.091478, 1.143484", \
            "1.028510, 1.035511, 1.041631, 1.051675, 1.066281, 1.093184, 1.145190", \
            "1.032332, 1.039333, 1.045453, 1.055497, 1.070103, 1.097006, 1.149012", \
            "1.038649, 1.045650, 1.051770, 1.061814, 1.076420, 1.103323, 1.155329", \
            "1.049378, 1.056379, 1.062499, 1.072543, 1.087149, 1.114052, 1.166058" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.194944, 0.202069, 0.208245, 0.217481, 0.232529, 0.259864, 0.311181", \
            "0.194963, 0.202088, 0.208264, 0.217500, 0.232548, 0.259883, 0.311200", \
            "0.195879, 0.203004, 0.209180, 0.218416, 0.233464, 0.260799, 0.312116", \
            "0.197135, 0.204260, 0.210436, 0.219672, 0.234720, 0.262055, 0.313372", \
            "0.201280, 0.208405, 0.214581, 0.223817, 0.238865, 0.266200, 0.317517", \
            "0.208484, 0.215609, 0.221785, 0.231021, 0.246069, 0.273404, 0.324721", \
            "0.218954, 0.226079, 0.232255, 0.241491, 0.256539, 0.283874, 0.335191" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585", \
            "0.015829, 0.022978, 0.031153, 0.048470, 0.081739, 0.148345, 0.286585" \
          );
        }
      }
      internal_power() {
        related_pin : CLK;
        related_pg_pin : "VDDPE";
        when : "RET1N&!CEN&GWEN";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.020882, 0.020902, 0.020923, 0.020944, 0.020965, 0.020986, 0.021007", \
            "0.020902, 0.020923, 0.020944, 0.020965, 0.020986, 0.021007, 0.021028", \
            "0.020923, 0.020944, 0.020965, 0.020986, 0.021007, 0.021028, 0.021049", \
            "0.020944, 0.020965, 0.020986, 0.021007, 0.021028, 0.021049, 0.021070", \
            "0.020965, 0.020986, 0.021007, 0.021028, 0.021049, 0.021070, 0.021091", \
            "0.020986, 0.021007, 0.021028, 0.021049, 0.021070, 0.021091, 0.021112", \
            "0.021007, 0.021028, 0.021049, 0.021070, 0.021091, 0.021112, 0.021133" \
          );
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.029234, 0.029263, 0.029293, 0.029322, 0.029351, 0.029381, 0.029410", \
            "0.029263, 0.029293, 0.029322, 0.029351, 0.029381, 0.029410, 0.029439", \
            "0.029293, 0.029322, 0.029351, 0.029381, 0.029410, 0.029439, 0.029469", \
            "0.029322, 0.029351, 0.029381, 0.029410, 0.029439, 0.029469, 0.029498", \
            "0.029351, 0.029381, 0.029410, 0.029439, 0.029469, 0.029498, 0.029528", \
            "0.029381, 0.029410, 0.029439, 0.029469, 0.029498, 0.029528, 0.029557", \
            "0.029410, 0.029439, 0.029469, 0.029498, 0.029528, 0.029557, 0.029587" \
          );
        }
      }
    }
    pin(CLK) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.011537;
      clock : true;
      max_transition : 0.098000;
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.119132, 0.119251, 0.119370, 0.119490, 0.119609, 0.119729, 0.119849");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("2.899758, 2.902657, 2.905561, 2.908466, 2.911375, 2.914285, 2.917201");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.150702, 0.150853, 0.151004, 0.151155, 0.151306, 0.151457, 0.151609");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("2.938323, 2.941261, 2.944202, 2.947146, 2.950093, 2.953044, 2.955996");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.151235, 0.151386, 0.151537, 0.151689, 0.151841, 0.151992, 0.152144");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.083811, 3.086895, 3.089983, 3.093073, 3.096165, 3.099262, 3.102362");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.151568, 0.151720, 0.151871, 0.152023, 0.152175, 0.152328, 0.152480");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.204171, 3.207375, 3.210583, 3.213793, 3.217006, 3.220224, 3.223444");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.152161, 0.152313, 0.152465, 0.152618, 0.152770, 0.152923, 0.153076");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.421706, 3.425127, 3.428553, 3.431981, 3.435413, 3.438849, 3.442287");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.153683, 0.153837, 0.153991, 0.154145, 0.154299, 0.154453, 0.154607");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.571409, 3.574981, 3.578555, 3.582134, 3.585715, 3.589301, 3.592890");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.153698, 0.153852, 0.154006, 0.154160, 0.154314, 0.154468, 0.154623");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.592128, 3.595719, 3.599315, 3.602915, 3.606519, 3.610124, 3.613734");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.155425, 0.155581, 0.155736, 0.155892, 0.156048, 0.156204, 0.156360");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.690139, 3.693830, 3.697523, 3.701220, 3.704923, 3.708626, 3.712336");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.165919, 0.166085, 0.166251, 0.166417, 0.166584, 0.166750, 0.166917");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.422977, 3.426399, 3.429825, 3.433255, 3.436689, 3.440125, 3.443565");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.197488, 0.197685, 0.197883, 0.198081, 0.198279, 0.198477, 0.198676");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.784221, 3.788005, 3.791794, 3.795585, 3.799381, 3.803181, 3.806983");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.206828, 0.207035, 0.207242, 0.207449, 0.207657, 0.207864, 0.208072");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.823040, 3.826863, 3.830689, 3.834521, 3.838355, 3.842193, 3.846035");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207648, 0.207855, 0.208063, 0.208271, 0.208479, 0.208688, 0.208897");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.968312, 3.972280, 3.976253, 3.980229, 3.984208, 3.988193, 3.992181");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207731, 0.207938, 0.208146, 0.208355, 0.208563, 0.208771, 0.208980");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.088708, 4.092796, 4.096889, 4.100986, 4.105087, 4.109192, 4.113302");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.208320, 0.208529, 0.208737, 0.208946, 0.209155, 0.209364, 0.209573");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.306273, 4.310579, 4.314890, 4.319205, 4.323524, 4.327848, 4.332175");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209876, 0.210085, 0.210296, 0.210506, 0.210716, 0.210927, 0.211138");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.456006, 4.460462, 4.464922, 4.469387, 4.473857, 4.478331, 4.482808");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.210211, 0.210421, 0.210631, 0.210842, 0.211053, 0.211264, 0.211475");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.477005, 4.481483, 4.485964, 4.490449, 4.494940, 4.499435, 4.503934");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.175197, 0.175372, 0.175548, 0.175723, 0.175899, 0.176075, 0.176251");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.435573, 3.439008, 3.442447, 3.445891, 3.449336, 3.452785, 3.456238");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.206766, 0.206973, 0.207180, 0.207387, 0.207594, 0.207802, 0.208010");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.784599, 3.788384, 3.792172, 3.795965, 3.799761, 3.803560, 3.807363");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207331, 0.207538, 0.207746, 0.207954, 0.208162, 0.208370, 0.208578");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.823422, 3.827246, 3.831073, 3.834903, 3.838739, 3.842578, 3.846421");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207668, 0.207876, 0.208084, 0.208292, 0.208500, 0.208709, 0.208918");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.968709, 3.972677, 3.976650, 3.980626, 3.984607, 3.988592, 3.992580");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.208258, 0.208466, 0.208675, 0.208883, 0.209092, 0.209301, 0.209511");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.089117, 4.093206, 4.097300, 4.101397, 4.105498, 4.109603, 4.113713");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209813, 0.210022, 0.210232, 0.210443, 0.210653, 0.210864, 0.211075");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.306703, 4.311010, 4.315321, 4.319637, 4.323956, 4.328280, 4.332608");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209897, 0.210106, 0.210317, 0.210527, 0.210737, 0.210948, 0.211159");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.456452, 4.460909, 4.465368, 4.469834, 4.474305, 4.478778, 4.483257");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.211490, 0.211701, 0.211913, 0.212125, 0.212337, 0.212550, 0.212762");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.477453, 4.481930, 4.486412, 4.490899, 4.495390, 4.499884, 4.504384");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.175215, 0.175390, 0.175565, 0.175741, 0.175917, 0.176093, 0.176269");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.783464, 3.787247, 3.791035, 3.794826, 3.798621, 3.802420, 3.806222");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.206787, 0.206993, 0.207200, 0.207408, 0.207615, 0.207823, 0.208030");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.822275, 3.826098, 3.829925, 3.833753, 3.837587, 3.841425, 3.845267");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207352, 0.207559, 0.207767, 0.207974, 0.208182, 0.208391, 0.208599");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.967518, 3.971486, 3.975458, 3.979432, 3.983412, 3.987395, 3.991383");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207689, 0.207897, 0.208105, 0.208313, 0.208521, 0.208730, 0.208938");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.087890, 4.091978, 4.096070, 4.100166, 4.104267, 4.108370, 4.112480");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.208279, 0.208487, 0.208696, 0.208904, 0.209113, 0.209322, 0.209532");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.305412, 4.309718, 4.314027, 4.318341, 4.322659, 4.326982, 4.331309");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209834, 0.210043, 0.210253, 0.210464, 0.210674, 0.210885, 0.211096");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.455115, 4.459570, 4.464030, 4.468494, 4.472962, 4.477435, 4.481913");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209918, 0.210127, 0.210338, 0.210548, 0.210759, 0.210969, 0.211180");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.476110, 4.480585, 4.485067, 4.489551, 4.494041, 4.498535, 4.503034");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.211511, 0.211723, 0.211934, 0.212146, 0.212358, 0.212571, 0.212783");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.573845, 4.578419, 4.582998, 4.587581, 4.592168, 4.596761, 4.601357");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.175232, 0.175408, 0.175583, 0.175759, 0.175934, 0.176110, 0.176286");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.783843, 3.787627, 3.791413, 3.795205, 3.799001, 3.802800, 3.806603");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.206807, 0.207014, 0.207221, 0.207428, 0.207636, 0.207843, 0.208051");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.822657, 3.826480, 3.830307, 3.834137, 3.837971, 3.841809, 3.845651");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207372, 0.207580, 0.207787, 0.207995, 0.208203, 0.208411, 0.208620");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("3.967915, 3.971883, 3.975855, 3.979830, 3.983811, 3.987794, 3.991782");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.207710, 0.207918, 0.208126, 0.208334, 0.208542, 0.208751, 0.208959");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.088298, 4.092387, 4.096479, 4.100576, 4.104676, 4.108781, 4.112891");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.208300, 0.208508, 0.208716, 0.208925, 0.209134, 0.209343, 0.209553");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.305842, 4.310148, 4.314458, 4.318774, 4.323092, 4.327415, 4.331742");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209855, 0.210064, 0.210274, 0.210485, 0.210695, 0.210906, 0.211117");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.455560, 4.460016, 4.464476, 4.468940, 4.473409, 4.477883, 4.482360");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.209939, 0.210148, 0.210359, 0.210569, 0.210780, 0.210990, 0.211201");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.476558, 4.481034, 4.485515, 4.490000, 4.494490, 4.498985, 4.503484");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.211532, 0.211744, 0.211956, 0.212168, 0.212380, 0.212592, 0.212805");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("4.574303, 4.578877, 4.583457, 4.588040, 4.592627, 4.597220, 4.601818");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.055877, 0.055933, 0.055989, 0.056045, 0.056101, 0.056157, 0.056213");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.022038, 0.022060, 0.022082, 0.022104, 0.022126, 0.022148, 0.022170");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.036200, 0.036236, 0.036272, 0.036308, 0.036345, 0.036381, 0.036417");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.022038, 0.022060, 0.022082, 0.022104, 0.022126, 0.022148, 0.022170");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.036200, 0.036236, 0.036272, 0.036308, 0.036345, 0.036381, 0.036417");
        }
      }
      minimum_period() {
        constraint : 0.665067;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.676663;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.721470;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.765491;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.884535;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.977643;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.019317;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.112183;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.678475;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.690071;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.734878;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.778899;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.897943;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.991051;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.032725;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.125591;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.005702;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.017298;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.062105;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.106126;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.225170;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.318278;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.359952;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.452818;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.019130;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.030726;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.075533;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.119554;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.238598;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.331706;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.373380;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.466246;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.718921;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.730517;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.775324;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.819345;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.938389;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.031497;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.073171;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.166037;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.718921;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.730517;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.775324;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.819345;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.938389;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.031497;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.073171;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.166037;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.005702;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.017298;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.062105;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.106126;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.225170;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.318278;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.359952;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.452818;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.019130;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.030726;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.075533;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.119554;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.238598;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.331706;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.373380;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.466246;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 2.932492;
        when : "STOV&RET1N";
        sdf_cond : "STOVeq1aRET1Neq1";
      }
      min_pulse_width() {
        constraint_high : 0.203872;
        constraint_low : 0.212219;
        when : "!STOV&RET1N&!CEN";
        sdf_cond : "STOVeq0aRET1Neq1aCENeq0";
      }
      min_pulse_width() {
        constraint_high : 1.466246;
        constraint_low : 1.466246;
        when : "STOV&RET1N&!CEN";
        sdf_cond : "STOVeq1aRET1Neq1aCENeq0";
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.183664, 0.183886, 0.184471, 0.186032, 0.189800, 0.196664, 0.207420");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.006686, 0.007686, 0.008686, 0.009686, 0.010686, 0.011686, 0.012686");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.183664, 0.183886, 0.184471, 0.186032, 0.189800, 0.196664, 0.207420");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.007629, 0.007646, 0.008646, 0.009646, 0.010646, 0.011646, 0.012646");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.183664, 0.183886, 0.184471, 0.186032, 0.189800, 0.196664, 0.207420");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.007629, 0.007646, 0.008646, 0.009646, 0.010646, 0.011646, 0.012646");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.183664, 0.183886, 0.184471, 0.186032, 0.189800, 0.196664, 0.207420");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.006686, 0.007686, 0.008686, 0.009686, 0.010686, 0.011686, 0.012686");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.260738, 0.260896, 0.261590, 0.263094, 0.266626, 0.273702, 0.284497");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.006686, 0.007686, 0.008686, 0.009686, 0.010686, 0.011686, 0.012686");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.260738, 0.260896, 0.261590, 0.263094, 0.266626, 0.273702, 0.284497");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.007629, 0.007646, 0.008646, 0.009646, 0.010646, 0.011646, 0.012646");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.260738, 0.260896, 0.261590, 0.263094, 0.266626, 0.273702, 0.284497");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.007629, 0.007646, 0.008646, 0.009646, 0.010646, 0.011646, 0.012646");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.260738, 0.260896, 0.261590, 0.263094, 0.266626, 0.273702, 0.284497");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          values ("0.006686, 0.007686, 0.008686, 0.009686, 0.010686, 0.011686, 0.012686");
        }
      }
    }
    pin(CEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.006894;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.129521, 0.129724, 0.131165, 0.134435, 0.142081, 0.154265, 0.172682", \
            "0.129208, 0.129411, 0.130852, 0.134122, 0.141768, 0.153952, 0.172369", \
            "0.128813, 0.129016, 0.130457, 0.133727, 0.141373, 0.153557, 0.171974", \
            "0.127037, 0.127240, 0.128681, 0.131951, 0.139597, 0.151781, 0.170198", \
            "0.123266, 0.123469, 0.124910, 0.128180, 0.135826, 0.148010, 0.166427", \
            "0.116263, 0.116466, 0.117907, 0.121177, 0.128823, 0.141007, 0.159424", \
            "0.106634, 0.106837, 0.108278, 0.111548, 0.119194, 0.131378, 0.149795" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.117606, 0.117771, 0.119258, 0.122250, 0.128837, 0.137566, 0.147262", \
            "0.117353, 0.117518, 0.119005, 0.121997, 0.128584, 0.137313, 0.147010", \
            "0.116431, 0.116596, 0.118083, 0.121075, 0.127663, 0.136391, 0.146088", \
            "0.115108, 0.115272, 0.116759, 0.119751, 0.126339, 0.135068, 0.144764", \
            "0.111140, 0.111305, 0.112792, 0.115783, 0.122371, 0.131100, 0.140796", \
            "0.103950, 0.104115, 0.105602, 0.108594, 0.115181, 0.123910, 0.133606", \
            "0.093630, 0.093795, 0.095281, 0.098273, 0.104861, 0.113590, 0.123286" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.098696, 0.098395, 0.096983, 0.093358, 0.086031, 0.073465, 0.055254", \
            "0.098723, 0.098422, 0.097010, 0.093385, 0.086058, 0.073492, 0.055372", \
            "0.099286, 0.098985, 0.097573, 0.093948, 0.086621, 0.074055, 0.056035", \
            "0.101223, 0.100922, 0.099510, 0.095885, 0.088558, 0.075992, 0.057781", \
            "0.104680, 0.104379, 0.102967, 0.099342, 0.092015, 0.079449, 0.061589", \
            "0.111922, 0.111621, 0.110209, 0.106584, 0.099257, 0.086691, 0.068594", \
            "0.122180, 0.121879, 0.120467, 0.116842, 0.109515, 0.096949, 0.079214" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.116647, 0.116347, 0.114894, 0.111617, 0.105468, 0.096686, 0.086092", \
            "0.116756, 0.116456, 0.115003, 0.111726, 0.105577, 0.096795, 0.086201", \
            "0.117304, 0.117004, 0.115551, 0.112274, 0.106125, 0.097343, 0.086749", \
            "0.119262, 0.118962, 0.117509, 0.114232, 0.108083, 0.099301, 0.088707", \
            "0.122779, 0.122479, 0.121026, 0.117749, 0.111600, 0.102818, 0.092224", \
            "0.129897, 0.129597, 0.128144, 0.124867, 0.118718, 0.109936, 0.099342", \
            "0.140211, 0.139911, 0.138458, 0.135181, 0.129032, 0.120250, 0.109656" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.738109, 0.737659, 0.735984, 0.732492, 0.725378, 0.714560, 0.701004", \
            "0.738313, 0.737863, 0.736188, 0.732696, 0.725582, 0.714764, 0.701208", \
            "0.738980, 0.738530, 0.736855, 0.733363, 0.726249, 0.715431, 0.701875", \
            "0.740495, 0.740045, 0.738370, 0.734878, 0.727764, 0.716946, 0.703390", \
            "0.744400, 0.743950, 0.742275, 0.738783, 0.731669, 0.720851, 0.707295", \
            "0.751464, 0.751014, 0.749339, 0.745847, 0.738733, 0.727915, 0.714359", \
            "0.761930, 0.761480, 0.759805, 0.756313, 0.749199, 0.738381, 0.724825" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "1.417418, 1.417085, 1.414218, 1.410908, 1.402943, 1.388184, 1.364217", \
            "1.418088, 1.417755, 1.414888, 1.411578, 1.403613, 1.388854, 1.364887", \
            "1.423818, 1.423485, 1.420618, 1.417308, 1.409343, 1.394584, 1.370617", \
            "1.430438, 1.430105, 1.427238, 1.423928, 1.415963, 1.401204, 1.377237", \
            "1.446368, 1.446035, 1.443168, 1.439858, 1.431893, 1.417134, 1.393167", \
            "1.475888, 1.475555, 1.472688, 1.469378, 1.461413, 1.446654, 1.422687", \
            "1.523818, 1.523485, 1.520618, 1.517308, 1.509343, 1.494584, 1.470617" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.124232, 0.124356, 0.124481, 0.124605, 0.124730, 0.124854, 0.124979");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.211614, 0.211826, 0.212038, 0.212250, 0.212462, 0.212675, 0.212887");
        }
      }
    }
    pin(GWEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002933;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.143503, 0.144357, 0.146285, 0.150261, 0.158247, 0.175517, 0.204712", \
            "0.143319, 0.144173, 0.146101, 0.150077, 0.158063, 0.175333, 0.204528", \
            "0.142954, 0.143808, 0.145736, 0.149712, 0.157698, 0.174968, 0.204163", \
            "0.141474, 0.142328, 0.144256, 0.148232, 0.156218, 0.173488, 0.202683", \
            "0.137428, 0.138282, 0.140210, 0.144186, 0.152172, 0.169442, 0.198637", \
            "0.130361, 0.131215, 0.133143, 0.137119, 0.145105, 0.162375, 0.191570", \
            "0.120023, 0.120877, 0.122805, 0.126781, 0.134767, 0.152037, 0.181232" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.134354, 0.134999, 0.137075, 0.140315, 0.147713, 0.161571, 0.181146", \
            "0.134045, 0.134690, 0.136766, 0.140006, 0.147404, 0.161262, 0.180837", \
            "0.133413, 0.134058, 0.136134, 0.139374, 0.146772, 0.160630, 0.180205", \
            "0.131962, 0.132607, 0.134683, 0.137923, 0.145321, 0.159179, 0.178754", \
            "0.128038, 0.128683, 0.130759, 0.133999, 0.141397, 0.155255, 0.174830", \
            "0.121436, 0.122081, 0.124157, 0.127397, 0.134795, 0.148653, 0.168228", \
            "0.110555, 0.111200, 0.113276, 0.116516, 0.123914, 0.137772, 0.157347" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.096439, 0.096087, 0.095061, 0.091631, 0.083865, 0.072291, 0.055286", \
            "0.096608, 0.096255, 0.095229, 0.091800, 0.084034, 0.072460, 0.055454", \
            "0.097228, 0.096875, 0.095850, 0.092420, 0.084654, 0.073080, 0.056075", \
            "0.098965, 0.098613, 0.097587, 0.094157, 0.086391, 0.074817, 0.057812", \
            "0.102573, 0.102220, 0.101194, 0.097765, 0.089999, 0.078425, 0.061419", \
            "0.109650, 0.109298, 0.108272, 0.104842, 0.097076, 0.085502, 0.068497", \
            "0.120515, 0.120163, 0.119137, 0.115707, 0.107941, 0.096367, 0.079362" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.104015, 0.103403, 0.101618, 0.097902, 0.090352, 0.076557, 0.066222", \
            "0.104241, 0.103629, 0.101844, 0.098128, 0.090578, 0.076783, 0.066504", \
            "0.104714, 0.104102, 0.102317, 0.098601, 0.091051, 0.077256, 0.067037", \
            "0.106348, 0.105736, 0.103951, 0.100235, 0.092685, 0.078890, 0.068731", \
            "0.110167, 0.109555, 0.107770, 0.104054, 0.096504, 0.082709, 0.072475", \
            "0.117399, 0.116787, 0.115002, 0.111286, 0.103736, 0.089941, 0.079517", \
            "0.127769, 0.127157, 0.125372, 0.121656, 0.114106, 0.100312, 0.090383" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.071589, 0.071661, 0.071733, 0.071804, 0.071876, 0.071948, 0.072020");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.048623, 0.048672, 0.048720, 0.048769, 0.048818, 0.048866, 0.048915");
        }
      }
    }
    bus(A) {
      bus_type : gf12lp_1rw_lg12_w32_bit_A;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003527;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.216349, 0.217349, 0.218204, 0.222710, 0.230196, 0.246644, 0.271442", \
            "0.215553, 0.216553, 0.217408, 0.221914, 0.229400, 0.245848, 0.270646", \
            "0.215143, 0.216143, 0.216998, 0.221504, 0.228990, 0.245438, 0.270236", \
            "0.213038, 0.214038, 0.214893, 0.219399, 0.226885, 0.243333, 0.268131", \
            "0.209498, 0.210498, 0.211353, 0.215859, 0.223345, 0.239793, 0.264591", \
            "0.202864, 0.203864, 0.204719, 0.209225, 0.216711, 0.233159, 0.257957", \
            "0.191374, 0.192374, 0.193229, 0.197735, 0.205221, 0.221669, 0.246467" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.198383, 0.199047, 0.200480, 0.204501, 0.211043, 0.222448, 0.235742", \
            "0.198122, 0.198786, 0.200219, 0.204240, 0.210782, 0.222187, 0.235481", \
            "0.197710, 0.198374, 0.199807, 0.203828, 0.210370, 0.221775, 0.235069", \
            "0.195718, 0.196382, 0.197815, 0.201836, 0.208378, 0.219783, 0.233077", \
            "0.192338, 0.193002, 0.194435, 0.198456, 0.204998, 0.216403, 0.229697", \
            "0.184939, 0.185603, 0.187036, 0.191057, 0.197599, 0.209004, 0.222298", \
            "0.174201, 0.174865, 0.176298, 0.180319, 0.186861, 0.198266, 0.211560" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.106857, 0.106595, 0.104815, 0.101227, 0.093049, 0.077115, 0.052353", \
            "0.107188, 0.106926, 0.105146, 0.101558, 0.093380, 0.077446, 0.052684", \
            "0.107808, 0.107546, 0.105766, 0.102178, 0.094000, 0.078067, 0.053304", \
            "0.109530, 0.109268, 0.107488, 0.103900, 0.095722, 0.079788, 0.055026", \
            "0.113326, 0.113064, 0.111284, 0.107696, 0.099517, 0.083585, 0.058822", \
            "0.120306, 0.120044, 0.118264, 0.114676, 0.106497, 0.090565, 0.065802", \
            "0.130952, 0.130690, 0.128910, 0.125322, 0.117143, 0.101210, 0.076448" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.113894, 0.113444, 0.111769, 0.108277, 0.101163, 0.090345, 0.076789", \
            "0.114098, 0.113648, 0.111973, 0.108481, 0.101367, 0.090549, 0.076993", \
            "0.114765, 0.114315, 0.112640, 0.109148, 0.102034, 0.091216, 0.077660", \
            "0.116280, 0.115830, 0.114155, 0.110663, 0.103549, 0.092731, 0.079175", \
            "0.120185, 0.119735, 0.118060, 0.114568, 0.107454, 0.096636, 0.083080", \
            "0.127249, 0.126799, 0.125124, 0.121632, 0.114518, 0.103700, 0.090144", \
            "0.137715, 0.137265, 0.135590, 0.132098, 0.124984, 0.114166, 0.100610" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.074573, 0.074647, 0.074722, 0.074797, 0.074871, 0.074946, 0.075021");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.068032, 0.068100, 0.068168, 0.068237, 0.068305, 0.068373, 0.068441");
        }
      }
    }
    bus(D) {
      bus_type : gf12lp_1rw_lg12_w32_bit_D;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : CLK;
      }
      capacitance : 0.002219;
      max_transition : 0.196000;
      pin(D[31]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[31]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[31]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[30]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[30]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[30]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[29]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[29]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[29]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[28]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[28]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[28]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[27]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[27]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[27]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[26]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[26]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[26]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[25]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[25]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[25]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[24]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[24]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[24]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[23]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[23]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[23]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[22]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[22]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[22]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[21]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[21]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[21]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[20]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[20]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[20]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[19]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[19]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[19]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[18]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[18]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[18]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[17]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[17]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[17]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[16]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[16]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[16]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[15]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[15]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[15]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[14]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[14]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[14]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[13]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[13]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[13]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[12]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[12]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[12]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[11]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[11]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[11]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[10]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[10]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[10]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[9]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[9]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[9]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[8]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[8]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[8]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[7]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[7]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[7]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[6]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[6]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[6]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[5]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[5]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[5]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[4]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[4]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[4]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[3]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[3]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[3]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[2]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[2]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[2]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[1]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[1]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[1]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
      pin(D[0]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.011063, 0.011788, 0.013189, 0.016778, 0.024986, 0.038657, 0.059485", \
              "0.010831, 0.011557, 0.012957, 0.016547, 0.024755, 0.038425, 0.059253", \
              "0.010190, 0.010916, 0.012317, 0.015906, 0.024114, 0.037784, 0.058612", \
              "0.008765, 0.009491, 0.010891, 0.014481, 0.022689, 0.036359, 0.057187", \
              "0.004944, 0.005670, 0.007071, 0.010660, 0.018868, 0.032539, 0.053367", \
              "0.000000, 0.000000, 0.000415, 0.004004, 0.012212, 0.025882, 0.046710", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001246, 0.014916, 0.035744" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.002030, 0.002554, 0.004217, 0.007497, 0.014598, 0.026348, 0.042030", \
              "0.001971, 0.002496, 0.004159, 0.007439, 0.014539, 0.026289, 0.041972", \
              "0.001158, 0.001683, 0.003346, 0.006625, 0.013726, 0.025476, 0.041159", \
              "0.000000, 0.000315, 0.001978, 0.005258, 0.012359, 0.024109, 0.039791", \
              "0.000000, 0.000000, 0.000000, 0.001538, 0.008638, 0.020388, 0.036071", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.001657, 0.013407, 0.029090", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002675, 0.018358" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.184221, 0.183817, 0.182368, 0.178845, 0.170830, 0.156885, 0.136662", \
              "0.184667, 0.184263, 0.182814, 0.179291, 0.171276, 0.157331, 0.137108", \
              "0.185160, 0.184756, 0.183307, 0.179784, 0.171769, 0.157824, 0.137601", \
              "0.186842, 0.186438, 0.184989, 0.181466, 0.173451, 0.159506, 0.139283", \
              "0.190353, 0.189949, 0.188500, 0.184977, 0.176962, 0.163017, 0.142794", \
              "0.197646, 0.197242, 0.195793, 0.192270, 0.184255, 0.170310, 0.150087", \
              "0.208117, 0.207713, 0.206264, 0.202741, 0.194726, 0.180781, 0.160558" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
            index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values (\
              "0.187670, 0.187409, 0.186048, 0.182879, 0.175566, 0.163674, 0.148578", \
              "0.188221, 0.187960, 0.186599, 0.183430, 0.176117, 0.164225, 0.149129", \
              "0.188595, 0.188334, 0.186973, 0.183804, 0.176491, 0.164599, 0.149503", \
              "0.190277, 0.190016, 0.188655, 0.185486, 0.178173, 0.166281, 0.151185", \
              "0.193863, 0.193602, 0.192241, 0.189072, 0.181759, 0.169867, 0.154771", \
              "0.201068, 0.200807, 0.199446, 0.196277, 0.188964, 0.177072, 0.161976", \
              "0.211705, 0.211444, 0.210083, 0.206914, 0.199601, 0.187709, 0.172613" \
            );
          }
        }
        internal_power() {
          when : "WEN[0]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.024284, 0.024402, 0.024426, 0.024944, 0.024969, 0.024994, 0.025019");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.016561, 0.016689, 0.016706, 0.016723, 0.016739, 0.016756, 0.016773");
          }
        }
        internal_power() {
          when : "!WEN[0]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.026186, 0.026729, 0.026755, 0.026782, 0.026809, 0.027038, 0.027065");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
            values ("0.018487, 0.018817, 0.018835, 0.018854, 0.018873, 0.018892, 0.018911");
          }
        }
      }
    }
    bus(WEN) {
      bus_type : gf12lp_1rw_lg12_w32_bit_WEN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002511;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.002276, 0.009669, 0.024161, 0.045219", \
            "0.000000, 0.000000, 0.000000, 0.002103, 0.009495, 0.023987, 0.045045", \
            "0.000000, 0.000000, 0.000000, 0.001684, 0.009076, 0.023568, 0.044626", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.007003, 0.021495, 0.042553", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.003541, 0.018033, 0.039092", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011161, 0.032219", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000212, 0.021270" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.003888, 0.017006, 0.034409", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.003272, 0.016390, 0.033793", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.003269, 0.016387, 0.033790", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.001205, 0.014323, 0.031726", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.010639, 0.028041", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.003796, 0.021199", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.010357" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.186679, 0.186340, 0.185486, 0.182265, 0.174430, 0.160564, 0.139862", \
            "0.186839, 0.186500, 0.185646, 0.182425, 0.174590, 0.160724, 0.140022", \
            "0.187512, 0.187173, 0.186319, 0.183098, 0.175263, 0.161397, 0.140695", \
            "0.189123, 0.188784, 0.187930, 0.184709, 0.176874, 0.163008, 0.142306", \
            "0.192547, 0.192208, 0.191354, 0.188133, 0.180298, 0.166432, 0.145730", \
            "0.199579, 0.199240, 0.198386, 0.195165, 0.187330, 0.173464, 0.152762", \
            "0.210575, 0.210236, 0.209382, 0.206161, 0.198326, 0.184460, 0.163758" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.196219, 0.195674, 0.194647, 0.191401, 0.183958, 0.171574, 0.154605", \
            "0.196401, 0.195856, 0.194829, 0.191583, 0.184140, 0.171756, 0.154787", \
            "0.197081, 0.196536, 0.195509, 0.192263, 0.184820, 0.172436, 0.155467", \
            "0.198408, 0.197863, 0.196836, 0.193590, 0.186147, 0.173763, 0.156794", \
            "0.202131, 0.201586, 0.200559, 0.197313, 0.189870, 0.177486, 0.160517", \
            "0.209226, 0.208681, 0.207654, 0.204408, 0.196965, 0.184581, 0.167612", \
            "0.219770, 0.219225, 0.218198, 0.214952, 0.207509, 0.195125, 0.178156" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.025590, 0.025615, 0.025641, 0.025667, 0.025692, 0.025718, 0.025744");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.015215, 0.015230, 0.015246, 0.015261, 0.015534, 0.015549, 0.015565");
        }
      }
    }
    pin(STOV) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003004;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.731828, 0.732828, 0.733683, 0.738189, 0.745675, 0.762123, 0.786921", \
            "0.731032, 0.732032, 0.732887, 0.737393, 0.744879, 0.761327, 0.786125", \
            "0.730622, 0.731622, 0.732477, 0.736983, 0.744469, 0.760917, 0.785715", \
            "0.728517, 0.729517, 0.730372, 0.734878, 0.742364, 0.758812, 0.783610", \
            "0.724977, 0.725977, 0.726832, 0.731338, 0.738824, 0.755272, 0.780070", \
            "0.718343, 0.719343, 0.720198, 0.724704, 0.732190, 0.748638, 0.773436", \
            "0.706853, 0.707853, 0.708708, 0.713214, 0.720700, 0.737148, 0.761946" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.731425, 0.732089, 0.733522, 0.737543, 0.744085, 0.755490, 0.768784", \
            "0.731164, 0.731828, 0.733261, 0.737282, 0.743824, 0.755229, 0.768523", \
            "0.730752, 0.731416, 0.732849, 0.736870, 0.743412, 0.754817, 0.768111", \
            "0.728760, 0.729424, 0.730857, 0.734878, 0.741420, 0.752825, 0.766119", \
            "0.725380, 0.726044, 0.727477, 0.731498, 0.738040, 0.749445, 0.762739", \
            "0.717981, 0.718645, 0.720078, 0.724099, 0.730641, 0.742046, 0.755340", \
            "0.707243, 0.707907, 0.709340, 0.713361, 0.719903, 0.731308, 0.744602" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "1.469203, 1.468941, 1.467161, 1.463573, 1.455395, 1.439461, 1.414699", \
            "1.469534, 1.469272, 1.467492, 1.463904, 1.455726, 1.439792, 1.415030", \
            "1.470154, 1.469892, 1.468112, 1.464524, 1.456346, 1.440413, 1.415650", \
            "1.471876, 1.471614, 1.469834, 1.466246, 1.458068, 1.442134, 1.417372", \
            "1.475672, 1.475410, 1.473630, 1.470042, 1.461863, 1.445931, 1.421168", \
            "1.482652, 1.482390, 1.480610, 1.477022, 1.468843, 1.452911, 1.428148", \
            "1.493298, 1.493036, 1.491256, 1.487668, 1.479489, 1.463556, 1.438794" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "1.469477, 1.469027, 1.467352, 1.463860, 1.456746, 1.445928, 1.432372", \
            "1.469681, 1.469231, 1.467556, 1.464064, 1.456950, 1.446132, 1.432576", \
            "1.470348, 1.469898, 1.468223, 1.464731, 1.457617, 1.446799, 1.433243", \
            "1.471863, 1.471413, 1.469738, 1.466246, 1.459132, 1.448314, 1.434758", \
            "1.475768, 1.475318, 1.473643, 1.470151, 1.463037, 1.452219, 1.438663", \
            "1.482832, 1.482382, 1.480707, 1.477215, 1.470101, 1.459283, 1.445727", \
            "1.493298, 1.492848, 1.491173, 1.487681, 1.480567, 1.469749, 1.456193" \
          );
        }
      }
    }
    bus(EMA) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002348;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.216349, 0.217349, 0.218204, 0.222710, 0.230196, 0.246644, 0.271442", \
            "0.215553, 0.216553, 0.217408, 0.221914, 0.229400, 0.245848, 0.270646", \
            "0.215143, 0.216143, 0.216998, 0.221504, 0.228990, 0.245438, 0.270236", \
            "0.213038, 0.214038, 0.214893, 0.219399, 0.226885, 0.243333, 0.268131", \
            "0.209498, 0.210498, 0.211353, 0.215859, 0.223345, 0.239793, 0.264591", \
            "0.202864, 0.203864, 0.204719, 0.209225, 0.216711, 0.233159, 0.257957", \
            "0.191374, 0.192374, 0.193229, 0.197735, 0.205221, 0.221669, 0.246467" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.198383, 0.199047, 0.200480, 0.204501, 0.211043, 0.222448, 0.235742", \
            "0.198122, 0.198786, 0.200219, 0.204240, 0.210782, 0.222187, 0.235481", \
            "0.197710, 0.198374, 0.199807, 0.203828, 0.210370, 0.221775, 0.235069", \
            "0.195718, 0.196382, 0.197815, 0.201836, 0.208378, 0.219783, 0.233077", \
            "0.192338, 0.193002, 0.194435, 0.198456, 0.204998, 0.216403, 0.229697", \
            "0.184939, 0.185603, 0.187036, 0.191057, 0.197599, 0.209004, 0.222298", \
            "0.174201, 0.174865, 0.176298, 0.180319, 0.186861, 0.198266, 0.211560" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.088770, 0.088008, 0.086269, 0.082470, 0.074129, 0.060872, 0.042540", \
            "0.089002, 0.088300, 0.086292, 0.082541, 0.074152, 0.060981, 0.042563", \
            "0.090002, 0.089300, 0.087261, 0.083541, 0.075050, 0.061981, 0.043540", \
            "0.091254, 0.090492, 0.088753, 0.084954, 0.076613, 0.063356, 0.045024", \
            "0.094856, 0.094094, 0.092355, 0.088556, 0.080215, 0.066958, 0.048626", \
            "0.102118, 0.101356, 0.099617, 0.095818, 0.087478, 0.074220, 0.055888", \
            "0.112607, 0.111845, 0.110106, 0.106307, 0.097967, 0.084709, 0.066377" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.082050, 0.081305, 0.079621, 0.075763, 0.068440, 0.058874, 0.047245", \
            "0.082277, 0.081532, 0.079848, 0.075990, 0.068666, 0.059101, 0.047472", \
            "0.082853, 0.082108, 0.080424, 0.076566, 0.069243, 0.059677, 0.048048", \
            "0.084501, 0.083755, 0.082072, 0.078214, 0.070890, 0.061325, 0.049696", \
            "0.088374, 0.087628, 0.085945, 0.082087, 0.074763, 0.065198, 0.053569", \
            "0.095279, 0.094533, 0.092850, 0.088991, 0.081668, 0.072103, 0.060474", \
            "0.105855, 0.105109, 0.103426, 0.099567, 0.092244, 0.082679, 0.071050" \
          );
        }
      }
    }
    bus(EMAW) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMAW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003685;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.216349, 0.217349, 0.218204, 0.222710, 0.230196, 0.246644, 0.271442", \
            "0.215553, 0.216553, 0.217408, 0.221914, 0.229400, 0.245848, 0.270646", \
            "0.215143, 0.216143, 0.216998, 0.221504, 0.228990, 0.245438, 0.270236", \
            "0.213038, 0.214038, 0.214893, 0.219399, 0.226885, 0.243333, 0.268131", \
            "0.209498, 0.210498, 0.211353, 0.215859, 0.223345, 0.239793, 0.264591", \
            "0.202864, 0.203864, 0.204719, 0.209225, 0.216711, 0.233159, 0.257957", \
            "0.191374, 0.192374, 0.193229, 0.197735, 0.205221, 0.221669, 0.246467" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.198383, 0.199047, 0.200480, 0.204501, 0.211043, 0.222448, 0.235742", \
            "0.198122, 0.198786, 0.200219, 0.204240, 0.210782, 0.222187, 0.235481", \
            "0.197710, 0.198374, 0.199807, 0.203828, 0.210370, 0.221775, 0.235069", \
            "0.195718, 0.196382, 0.197815, 0.201836, 0.208378, 0.219783, 0.233077", \
            "0.192338, 0.193002, 0.194435, 0.198456, 0.204998, 0.216403, 0.229697", \
            "0.184939, 0.185603, 0.187036, 0.191057, 0.197599, 0.209004, 0.222298", \
            "0.174201, 0.174865, 0.176298, 0.180319, 0.186861, 0.198266, 0.211560" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.020326, 0.019543, 0.017530, 0.014108, 0.009430, 0.003589, 0.000000", \
            "0.021326, 0.020543, 0.018530, 0.015108, 0.010430, 0.004589, 0.000000", \
            "0.022326, 0.021543, 0.019530, 0.016108, 0.011430, 0.005589, 0.000000", \
            "0.023326, 0.022543, 0.020530, 0.017108, 0.012430, 0.006589, 0.000000", \
            "0.025702, 0.024919, 0.022905, 0.019483, 0.014805, 0.008965, 0.002021", \
            "0.033263, 0.032480, 0.030467, 0.027045, 0.022367, 0.016526, 0.009582", \
            "0.047060, 0.046277, 0.044263, 0.040841, 0.036163, 0.030323, 0.023379" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.020508, 0.019748, 0.017787, 0.014824, 0.011056, 0.006948, 0.003340", \
            "0.021508, 0.020748, 0.018787, 0.015824, 0.012056, 0.007948, 0.004340", \
            "0.022508, 0.021748, 0.019787, 0.016824, 0.013056, 0.008948, 0.005340", \
            "0.023508, 0.022748, 0.020787, 0.017824, 0.014056, 0.009948, 0.006340", \
            "0.025881, 0.025122, 0.023161, 0.020198, 0.016429, 0.012321, 0.008713", \
            "0.033486, 0.032726, 0.030765, 0.027802, 0.024033, 0.019925, 0.016317", \
            "0.047202, 0.046442, 0.044481, 0.041518, 0.037750, 0.033642, 0.030033" \
          );
        }
      }
    }
    pin(EMAS) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003926;
      max_transition : 0.196000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.216349, 0.217349, 0.218204, 0.222710, 0.230196, 0.246644, 0.271442", \
            "0.215553, 0.216553, 0.217408, 0.221914, 0.229400, 0.245848, 0.270646", \
            "0.215143, 0.216143, 0.216998, 0.221504, 0.228990, 0.245438, 0.270236", \
            "0.213038, 0.214038, 0.214893, 0.219399, 0.226885, 0.243333, 0.268131", \
            "0.209498, 0.210498, 0.211353, 0.215859, 0.223345, 0.239793, 0.264591", \
            "0.202864, 0.203864, 0.204719, 0.209225, 0.216711, 0.233159, 0.257957", \
            "0.191374, 0.192374, 0.193229, 0.197735, 0.205221, 0.221669, 0.246467" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.198383, 0.199047, 0.200480, 0.204501, 0.211043, 0.222448, 0.235742", \
            "0.198122, 0.198786, 0.200219, 0.204240, 0.210782, 0.222187, 0.235481", \
            "0.197710, 0.198374, 0.199807, 0.203828, 0.210370, 0.221775, 0.235069", \
            "0.195718, 0.196382, 0.197815, 0.201836, 0.208378, 0.219783, 0.233077", \
            "0.192338, 0.193002, 0.194435, 0.198456, 0.204998, 0.216403, 0.229697", \
            "0.184939, 0.185603, 0.187036, 0.191057, 0.197599, 0.209004, 0.222298", \
            "0.174201, 0.174865, 0.176298, 0.180319, 0.186861, 0.198266, 0.211560" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.064077, 0.063568, 0.061902, 0.058204, 0.049868, 0.036014, 0.016442", \
            "0.064285, 0.063776, 0.062110, 0.058412, 0.050075, 0.036221, 0.016649", \
            "0.064624, 0.064115, 0.062449, 0.058751, 0.050415, 0.036561, 0.016989", \
            "0.066239, 0.065729, 0.064063, 0.060365, 0.052029, 0.038175, 0.018603", \
            "0.070071, 0.069561, 0.067895, 0.064197, 0.055861, 0.042007, 0.022435", \
            "0.077401, 0.076891, 0.075225, 0.071528, 0.063192, 0.049338, 0.029765", \
            "0.087836, 0.087326, 0.085660, 0.081963, 0.073626, 0.059773, 0.040201" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000350, 0.002000, 0.005000, 0.011000, 0.023500, 0.048500, 0.098000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.064077, 0.063568, 0.061902, 0.058204, 0.049868, 0.036014, 0.016442", \
            "0.064285, 0.063776, 0.062110, 0.058412, 0.050075, 0.036221, 0.016649", \
            "0.064624, 0.064115, 0.062449, 0.058751, 0.050415, 0.036561, 0.016989", \
            "0.066239, 0.065729, 0.064063, 0.060365, 0.052029, 0.038175, 0.018603", \
            "0.070071, 0.069561, 0.067895, 0.064197, 0.055861, 0.042007, 0.022435", \
            "0.077401, 0.076891, 0.075225, 0.071528, 0.063192, 0.049338, 0.029765", \
            "0.087836, 0.087326, 0.085660, 0.081963, 0.073626, 0.059773, 0.040201" \
          );
        }
      }
    }
    pin(RET1N) {
      direction : input;
      always_on : true;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.008029;
      max_transition : 0.196000;
      internal_power() {
        when : "CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("4.063677, 4.067740, 4.071808, 4.075880, 4.079956, 4.084035, 4.088119");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values ("0.803706, 0.804510, 0.805315, 0.806120, 0.806926, 0.807733, 0.808541");
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.737835, 0.737573, 0.735793, 0.732205, 0.724027, 0.708093, 0.683331", \
            "0.738166, 0.737904, 0.736124, 0.732536, 0.724358, 0.708424, 0.683662", \
            "0.738786, 0.738524, 0.736744, 0.733156, 0.724978, 0.709045, 0.684282", \
            "0.740508, 0.740246, 0.738466, 0.734878, 0.726700, 0.710766, 0.686004", \
            "0.744304, 0.744042, 0.742262, 0.738674, 0.730495, 0.714563, 0.689800", \
            "0.751284, 0.751022, 0.749242, 0.745654, 0.737475, 0.721543, 0.696780", \
            "0.761930, 0.761668, 0.759888, 0.756300, 0.748121, 0.732188, 0.707426" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          index_2 ("0.000700, 0.004000, 0.010000, 0.022000, 0.047000, 0.097000, 0.196000");
          values (\
            "0.036219, 0.035769, 0.034094, 0.030602, 0.023488, 0.012670, 0.000000", \
            "0.036423, 0.035973, 0.034298, 0.030806, 0.023692, 0.012874, 0.000000", \
            "0.037090, 0.036640, 0.034965, 0.031473, 0.024359, 0.013541, 0.000000", \
            "0.038605, 0.038155, 0.036480, 0.032988, 0.025874, 0.015056, 0.001500", \
            "0.042510, 0.042060, 0.040385, 0.036893, 0.029779, 0.018961, 0.005405", \
            "0.049574, 0.049124, 0.047449, 0.043957, 0.036843, 0.026025, 0.012469", \
            "0.060040, 0.059590, 0.057915, 0.054423, 0.047309, 0.036491, 0.022935" \
          );
        }
      }
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"CEN&RET1N";
      value : 0.04321;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"CEN&RET1N";
      value : 0.062932;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!CEN&RET1N";
      value : 0.131779;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!CEN&RET1N";
      value : 0.063008;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 0.042256;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 0.044601;
    }
  }
}
