WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14341346 heartbeat IPC: 1.071 cumulative IPC: 0.618 (Simulation time: 00 hr 01 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 30355976 heartbeat IPC: 0.6244 cumulative IPC: 0.6223 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46361737 heartbeat IPC: 0.6248 cumulative IPC: 0.6233 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62439452 heartbeat IPC: 0.622 cumulative IPC: 0.6229 (Simulation time: 00 hr 04 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 78449860 heartbeat IPC: 0.6246 cumulative IPC: 0.6233 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 94456117 heartbeat IPC: 0.6248 cumulative IPC: 0.6235 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 110519878 heartbeat IPC: 0.6225 cumulative IPC: 0.6234 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 126546734 heartbeat IPC: 0.624 cumulative IPC: 0.6235 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 142549589 heartbeat IPC: 0.6249 cumulative IPC: 0.6236 (Simulation time: 00 hr 09 min 55 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 158604663 heartbeat IPC: 0.6229 cumulative IPC: 0.6235 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 160398169 cumulative IPC: 0.6234 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 160398169 cumulative IPC: 0.6234 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_72.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6234 instructions: 100000000 cycles: 160398169
CPU 0 Branch Prediction Accuracy: 70.88% MPKI: 51.7 Average ROB Occupancy at Mispredict: 3.631
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.534
BRANCH_INDIRECT: 35.9
BRANCH_CONDITIONAL: 9.91
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.36
BRANCH_RETURN: 1.33

LLC TOTAL        ACCESS:     606814 HIT:     605411 MISS:       1403
LLC LOAD         ACCESS:     428476 HIT:     427082 MISS:       1394
LLC RFO          ACCESS:      67244 HIT:      67244 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     110636 HIT:     110636 MISS:          0
LLC TRANSLATION  ACCESS:        458 HIT:        449 MISS:          9
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 193.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27719206 HIT:   26592611 MISS:    1126595
cpu0_DTLB LOAD         ACCESS:   27719206 HIT:   26592611 MISS:    1126595
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.709 cycles
cpu0_ITLB TOTAL        ACCESS:   11995734 HIT:    9643956 MISS:    2351778
cpu0_ITLB LOAD         ACCESS:   11995734 HIT:    9643956 MISS:    2351778
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.953 cycles
cpu0_L1D TOTAL        ACCESS:   34743014 HIT:   31134460 MISS:    3608554
cpu0_L1D LOAD         ACCESS:   20778891 HIT:   18830621 MISS:    1948270
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13963511 HIT:   12303839 MISS:    1659672
cpu0_L1D TRANSLATION  ACCESS:        612 HIT:          0 MISS:        612
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.892 cycles
cpu0_L1I TOTAL        ACCESS:   13522639 HIT:    5832836 MISS:    7689803
cpu0_L1I LOAD         ACCESS:   13522639 HIT:    5832836 MISS:    7689803
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.464 cycles
cpu0_L2C TOTAL        ACCESS:    9422049 HIT:    8913714 MISS:     508335
cpu0_L2C LOAD         ACCESS:    7697970 HIT:    7269494 MISS:     428476
cpu0_L2C RFO          ACCESS:     581839 HIT:     514595 MISS:      67244
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1141628 HIT:    1129471 MISS:      12157
cpu0_L2C TRANSLATION  ACCESS:        612 HIT:        154 MISS:        458
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 20.06 cycles
cpu0_STLB TOTAL        ACCESS:    2105938 HIT:    2105327 MISS:        611
cpu0_STLB LOAD         ACCESS:    2105938 HIT:    2105327 MISS:        611
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 40.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        645
  ROW_BUFFER_MISS:        758
 AVG DBUS CONGESTED CYCLE: 3.953
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
