Timing Analyzer report for uc1
Fri Jun 10 01:59:49 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_reg'
 14. Slow 1200mV 85C Model Setup: 'clk_pc'
 15. Slow 1200mV 85C Model Setup: 'clk_k'
 16. Slow 1200mV 85C Model Setup: 'clk_ram'
 17. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow 1200mV 85C Model Setup: 'nRST'
 19. Slow 1200mV 85C Model Setup: 'clk_rom'
 20. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 21. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 22. Slow 1200mV 85C Model Hold: 'clk_ram'
 23. Slow 1200mV 85C Model Hold: 'clk_pc'
 24. Slow 1200mV 85C Model Hold: 'clk_rom'
 25. Slow 1200mV 85C Model Hold: 'clk_k'
 26. Slow 1200mV 85C Model Hold: 'clk_reg'
 27. Slow 1200mV 85C Model Hold: 'nRST'
 28. Slow 1200mV 85C Model Recovery: 'clk_k'
 29. Slow 1200mV 85C Model Recovery: 'clk_pc'
 30. Slow 1200mV 85C Model Recovery: 'clk_reg'
 31. Slow 1200mV 85C Model Removal: 'clk_reg'
 32. Slow 1200mV 85C Model Removal: 'clk_pc'
 33. Slow 1200mV 85C Model Removal: 'clk_k'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 42. Slow 1200mV 0C Model Setup: 'clk_reg'
 43. Slow 1200mV 0C Model Setup: 'clk_pc'
 44. Slow 1200mV 0C Model Setup: 'clk_k'
 45. Slow 1200mV 0C Model Setup: 'clk_ram'
 46. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 47. Slow 1200mV 0C Model Setup: 'nRST'
 48. Slow 1200mV 0C Model Setup: 'clk_rom'
 49. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 50. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 51. Slow 1200mV 0C Model Hold: 'clk_ram'
 52. Slow 1200mV 0C Model Hold: 'clk_pc'
 53. Slow 1200mV 0C Model Hold: 'clk_rom'
 54. Slow 1200mV 0C Model Hold: 'clk_k'
 55. Slow 1200mV 0C Model Hold: 'clk_reg'
 56. Slow 1200mV 0C Model Hold: 'nRST'
 57. Slow 1200mV 0C Model Recovery: 'clk_k'
 58. Slow 1200mV 0C Model Recovery: 'clk_pc'
 59. Slow 1200mV 0C Model Recovery: 'clk_reg'
 60. Slow 1200mV 0C Model Removal: 'clk_reg'
 61. Slow 1200mV 0C Model Removal: 'clk_pc'
 62. Slow 1200mV 0C Model Removal: 'clk_k'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 70. Fast 1200mV 0C Model Setup: 'clk_reg'
 71. Fast 1200mV 0C Model Setup: 'clk_pc'
 72. Fast 1200mV 0C Model Setup: 'clk_k'
 73. Fast 1200mV 0C Model Setup: 'clk_ram'
 74. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 75. Fast 1200mV 0C Model Setup: 'nRST'
 76. Fast 1200mV 0C Model Setup: 'clk_rom'
 77. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 78. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 79. Fast 1200mV 0C Model Hold: 'clk_ram'
 80. Fast 1200mV 0C Model Hold: 'clk_k'
 81. Fast 1200mV 0C Model Hold: 'clk_pc'
 82. Fast 1200mV 0C Model Hold: 'clk_rom'
 83. Fast 1200mV 0C Model Hold: 'clk_reg'
 84. Fast 1200mV 0C Model Hold: 'nRST'
 85. Fast 1200mV 0C Model Recovery: 'clk_k'
 86. Fast 1200mV 0C Model Recovery: 'clk_pc'
 87. Fast 1200mV 0C Model Recovery: 'clk_reg'
 88. Fast 1200mV 0C Model Removal: 'clk_reg'
 89. Fast 1200mV 0C Model Removal: 'clk_pc'
 90. Fast 1200mV 0C Model Removal: 'clk_k'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.2%      ;
;     Processors 5-16        ;   1.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; clk_k                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_k }                                                                                                    ;
; clk_pc                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pc }                                                                                                   ;
; clk_ram                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_ram }                                                                                                  ;
; clk_reg                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_reg }                                                                                                  ;
; clk_rom                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom }                                                                                                  ;
; decoder:inst1|ALUC[0]                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:inst1|ALUC[0] }                                                                                    ;
; nRST                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 126.55 MHz  ; 126.55 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 148.99 MHz  ; 148.99 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 173.61 MHz  ; 173.61 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 1422.48 MHz ; 250.0 MHz       ; clk_ram                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -12.566 ; -183.515      ;
; clk_reg                                                                                                  ; -8.761  ; -3572.825     ;
; clk_pc                                                                                                   ; -8.188  ; -672.292      ;
; clk_k                                                                                                    ; -6.484  ; -102.461      ;
; clk_ram                                                                                                  ; -6.378  ; -38.913       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.456  ; -73.898       ;
; nRST                                                                                                     ; -2.041  ; -2.041        ;
; clk_rom                                                                                                  ; -1.984  ; -3.762        ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.951 ; -17.579       ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.265 ; -0.714        ;
; clk_ram                                                                                                  ; 0.359  ; 0.000         ;
; clk_pc                                                                                                   ; 0.478  ; 0.000         ;
; clk_rom                                                                                                  ; 0.809  ; 0.000         ;
; clk_k                                                                                                    ; 0.882  ; 0.000         ;
; clk_reg                                                                                                  ; 0.931  ; 0.000         ;
; nRST                                                                                                     ; 1.214  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+-------+----------------------+
; Clock   ; Slack ; End Point TNS        ;
+---------+-------+----------------------+
; clk_k   ; 0.004 ; 0.000                ;
; clk_pc  ; 0.021 ; 0.000                ;
; clk_reg ; 0.024 ; 0.000                ;
+---------+-------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_reg ; -0.120 ; -51.160            ;
; clk_pc  ; -0.094 ; -1.034             ;
; clk_k   ; -0.088 ; -1.389             ;
+---------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -467.000      ;
; clk_pc                                                                                                   ; -3.000 ; -90.000       ;
; clk_ram                                                                                                  ; -3.000 ; -21.392       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_rom                                                                                                  ; -3.000 ; -7.348        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.257 ; -10.720       ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.390  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -12.566 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.378     ; 5.975      ;
; -12.449 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.376     ; 5.860      ;
; -11.833 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.145     ; 5.975      ;
; -11.716 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.143     ; 5.860      ;
; -11.681 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.140     ; 5.912      ;
; -11.617 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.138     ; 5.850      ;
; -11.517 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.129     ; 5.979      ;
; -11.414 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.373     ; 5.912      ;
; -11.400 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.127     ; 5.864      ;
; -11.350 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.371     ; 5.850      ;
; -11.323 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.140     ; 6.946      ;
; -11.250 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.362     ; 5.979      ;
; -11.244 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.120     ; 6.887      ;
; -11.206 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.138     ; 6.831      ;
; -11.133 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.360     ; 5.864      ;
; -11.127 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.118     ; 6.772      ;
; -11.056 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.373     ; 6.946      ;
; -11.015 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.140     ; 6.466      ;
; -10.977 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.353     ; 6.887      ;
; -10.939 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.371     ; 6.831      ;
; -10.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.273      ; 12.191     ;
; -10.898 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.138     ; 6.351      ;
; -10.862 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.139     ; 6.496      ;
; -10.860 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.351     ; 6.772      ;
; -10.794 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.123     ; 6.430      ;
; -10.748 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.373     ; 6.466      ;
; -10.745 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.137     ; 6.381      ;
; -10.714 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.129     ; 6.204      ;
; -10.677 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.121     ; 6.315      ;
; -10.669 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.137     ; 6.396      ;
; -10.631 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.371     ; 6.351      ;
; -10.597 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.127     ; 6.089      ;
; -10.595 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.372     ; 6.496      ;
; -10.527 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.356     ; 6.430      ;
; -10.514 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.140     ; 6.150      ;
; -10.478 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.370     ; 6.381      ;
; -10.447 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.362     ; 6.204      ;
; -10.410 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.354     ; 6.315      ;
; -10.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.273      ; 12.191     ;
; -10.402 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.370     ; 6.396      ;
; -10.397 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.138     ; 6.035      ;
; -10.362 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.121     ; 5.997      ;
; -10.350 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.139     ; 6.075      ;
; -10.330 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.360     ; 6.089      ;
; -10.267 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.138     ; 5.911      ;
; -10.253 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.278      ; 12.128     ;
; -10.247 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.373     ; 6.150      ;
; -10.245 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.119     ; 5.882      ;
; -10.244 ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.952     ; 9.069      ;
; -10.205 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.136     ; 5.851      ;
; -10.168 ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 9.013      ;
; -10.167 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.865     ; 6.057      ;
; -10.148 ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.946     ; 8.979      ;
; -10.136 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.127     ; 5.873      ;
; -10.136 ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.939     ; 8.974      ;
; -10.130 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.371     ; 6.035      ;
; -10.128 ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.967      ;
; -10.109 ; super_register_bank:inst2|r25[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 8.954      ;
; -10.095 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.354     ; 5.997      ;
; -10.089 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.289      ; 12.195     ;
; -10.083 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.372     ; 6.075      ;
; -10.074 ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.951     ; 8.900      ;
; -10.054 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.865     ; 5.925      ;
; -10.050 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.863     ; 5.942      ;
; -10.024 ; super_register_bank:inst2|r0[10]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.945     ; 8.856      ;
; -10.022 ; super_register_bank:inst2|r9[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 8.867      ;
; -10.005 ; super_register_bank:inst2|r22[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 8.850      ;
; -10.000 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.371     ; 5.911      ;
; -9.987  ; super_register_bank:inst2|r10[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.951     ; 8.813      ;
; -9.978  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.352     ; 5.882      ;
; -9.962  ; super_register_bank:inst2|r11[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.801      ;
; -9.938  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.369     ; 5.851      ;
; -9.937  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.863     ; 5.810      ;
; -9.937  ; super_register_bank:inst2|r21[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.939     ; 8.775      ;
; -9.925  ; super_register_bank:inst2|r11[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.764      ;
; -9.923  ; super_register_bank:inst2|r0[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.945     ; 8.755      ;
; -9.915  ; super_register_bank:inst2|r9[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 8.760      ;
; -9.900  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.098     ; 6.057      ;
; -9.895  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.278      ; 13.162     ;
; -9.880  ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.952     ; 8.705      ;
; -9.880  ; super_register_bank:inst2|r26[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.934     ; 8.723      ;
; -9.878  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.129     ; 5.613      ;
; -9.869  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.360     ; 5.873      ;
; -9.866  ; super_register_bank:inst2|r0[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.945     ; 8.698      ;
; -9.845  ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.952     ; 8.670      ;
; -9.843  ; super_register_bank:inst2|r11[0]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.682      ;
; -9.840  ; super_register_bank:inst2|r11[8]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.679      ;
; -9.835  ; super_register_bank:inst2|r9[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.950     ; 8.662      ;
; -9.829  ; super_register_bank:inst2|r15[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.946     ; 8.660      ;
; -9.828  ; super_register_bank:inst2|r17[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.941     ; 8.664      ;
; -9.823  ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.945     ; 8.655      ;
; -9.821  ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.940     ; 8.658      ;
; -9.820  ; super_register_bank:inst2|r11[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.938     ; 8.659      ;
; -9.818  ; super_register_bank:inst2|r6[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.952     ; 8.643      ;
; -9.816  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.298      ; 13.103     ;
; -9.808  ; super_register_bank:inst2|r6[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.952     ; 8.633      ;
; -9.795  ; super_register_bank:inst2|r4[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.946     ; 8.626      ;
; -9.792  ; super_register_bank:inst2|r15[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.932     ; 8.637      ;
; -9.787  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.098     ; 5.925      ;
; -9.783  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.096     ; 5.942      ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_reg'                                                                                                                                                                                                             ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                        ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.761 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.906      ;
; -8.761 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.906      ;
; -8.761 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.906      ;
; -8.761 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.906      ;
; -8.650 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.347     ; 3.788      ;
; -8.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.437     ; 3.659      ;
; -8.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.437     ; 3.659      ;
; -8.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.437     ; 3.659      ;
; -8.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.437     ; 3.659      ;
; -8.598 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.742      ;
; -8.595 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.342     ; 3.738      ;
; -8.595 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.342     ; 3.738      ;
; -8.595 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.342     ; 3.738      ;
; -8.595 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.342     ; 3.738      ;
; -8.594 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.350     ; 3.729      ;
; -8.494 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.573     ; 3.906      ;
; -8.494 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.573     ; 3.906      ;
; -8.494 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.573     ; 3.906      ;
; -8.494 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.573     ; 3.906      ;
; -8.484 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.626      ;
; -8.482 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.442     ; 3.525      ;
; -8.426 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.337     ; 3.574      ;
; -8.426 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.436     ; 3.475      ;
; -8.422 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.346     ; 3.561      ;
; -8.422 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.445     ; 3.462      ;
; -8.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.338     ; 3.534      ;
; -8.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.338     ; 3.534      ;
; -8.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.338     ; 3.534      ;
; -8.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.338     ; 3.534      ;
; -8.386 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.528      ;
; -8.386 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.528      ;
; -8.386 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.528      ;
; -8.386 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.528      ;
; -8.386 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.343     ; 3.528      ;
; -8.383 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.580     ; 3.788      ;
; -8.369 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.514      ;
; -8.369 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.514      ;
; -8.369 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.514      ;
; -8.369 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.514      ;
; -8.369 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.340     ; 3.514      ;
; -8.353 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.342     ; 3.496      ;
; -8.348 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.492      ;
; -8.348 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.492      ;
; -8.348 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.492      ;
; -8.348 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.492      ;
; -8.344 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.670     ; 3.659      ;
; -8.344 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.670     ; 3.659      ;
; -8.344 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.670     ; 3.659      ;
; -8.344 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.670     ; 3.659      ;
; -8.331 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.574     ; 3.742      ;
; -8.328 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.575     ; 3.738      ;
; -8.328 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.575     ; 3.738      ;
; -8.328 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.575     ; 3.738      ;
; -8.328 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.575     ; 3.738      ;
; -8.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.583     ; 3.729      ;
; -8.241 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r20[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.351     ; 3.375      ;
; -8.223 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.350     ; 3.358      ;
; -8.223 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[11]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.350     ; 3.358      ;
; -8.223 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.350     ; 3.358      ;
; -8.222 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.366      ;
; -8.222 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.366      ;
; -8.222 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.366      ;
; -8.222 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.341     ; 3.366      ;
; -8.217 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.576     ; 3.626      ;
; -8.217 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r3[5]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.346     ; 3.356      ;
; -8.215 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.675     ; 3.525      ;
; -8.196 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.354     ; 3.327      ;
; -8.196 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.354     ; 3.327      ;
; -8.196 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.354     ; 3.327      ;
; -8.190 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.337     ; 3.338      ;
; -8.190 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[7]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.337     ; 3.338      ;
; -8.190 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.337     ; 3.338      ;
; -8.181 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.338     ; 3.328      ;
; -8.181 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.437     ; 3.229      ;
; -8.163 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r23[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.303      ;
; -8.162 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[8]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.302      ;
; -8.162 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.302      ;
; -8.162 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.302      ;
; -8.159 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.570     ; 3.574      ;
; -8.159 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.669     ; 3.475      ;
; -8.155 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.579     ; 3.561      ;
; -8.155 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.678     ; 3.462      ;
; -8.152 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.439     ; 3.198      ;
; -8.152 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.439     ; 3.198      ;
; -8.152 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.439     ; 3.198      ;
; -8.152 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.439     ; 3.198      ;
; -8.152 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.439     ; 3.198      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[8]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[10]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[12]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[14]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.147 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.345     ; 3.287      ;
; -8.139 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Working_register[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.337     ; 3.287      ;
; -8.120 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.571     ; 3.534      ;
; -8.120 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.571     ; 3.534      ;
; -8.120 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.571     ; 3.534      ;
; -8.120 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.571     ; 3.534      ;
; -8.120 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -5.346     ; 3.259      ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pc'                                                                                                                                                                                           ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.188 ; decoder:inst1|Type[6] ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.374      ;
; -8.158 ; decoder:inst1|Type[6] ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.344      ;
; -8.109 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.295      ;
; -8.105 ; decoder:inst1|Type[6] ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.291      ;
; -8.081 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.267      ;
; -8.034 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.300     ; 3.219      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.992 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.292      ;
; -7.928 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.114      ;
; -7.921 ; decoder:inst1|Type[6] ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.374      ;
; -7.907 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.300     ; 3.092      ;
; -7.891 ; decoder:inst1|Type[6] ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.344      ;
; -7.891 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.300     ; 3.076      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.851 ; decoder:inst1|Type[6] ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 3.037      ;
; -7.842 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.295      ;
; -7.838 ; decoder:inst1|Type[6] ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.291      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.834 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.142      ;
; -7.826 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.126      ;
; -7.820 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.193     ; 4.112      ;
; -7.814 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.267      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[15]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[14]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[13]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[12]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[11]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[7]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[6]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[5]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[4]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[3]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.791 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[2]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.099      ;
; -7.767 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.533     ; 3.219      ;
; -7.738 ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.300     ; 2.923      ;
; -7.736 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.036      ;
; -7.722 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.030      ;
; -7.722 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.030      ;
; -7.722 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.030      ;
; -7.722 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 4.030      ;
; -7.710 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 4.010      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.692 ; decoder:inst1|Type[6] ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.291     ; 2.886      ;
; -7.678 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 3.986      ;
; -7.678 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 3.986      ;
; -7.678 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 3.986      ;
; -7.678 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 3.986      ;
; -7.678 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.177     ; 3.986      ;
; -7.678 ; decoder:inst1|Type[6] ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.307     ; 2.856      ;
; -7.672 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.184     ; 3.973      ;
; -7.672 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.184     ; 3.973      ;
; -7.672 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.184     ; 3.973      ;
; -7.661 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.114      ;
; -7.640 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.533     ; 3.092      ;
; -7.624 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.533     ; 3.076      ;
; -7.620 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.920      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.601 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.185     ; 3.901      ;
; -7.599 ; decoder:inst1|Type[6] ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -5.299     ; 2.785      ;
; -7.584 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.037      ;
; -7.584 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.037      ;
; -7.584 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.037      ;
; -7.584 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.532     ; 3.037      ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.656      ;
; -6.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.656      ;
; -6.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.656      ;
; -6.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.656      ;
; -6.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.656      ;
; -6.441 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.613      ;
; -6.429 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.312     ; 1.602      ;
; -6.429 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.312     ; 1.602      ;
; -6.419 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.591      ;
; -6.419 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.591      ;
; -6.419 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.313     ; 1.591      ;
; -6.390 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.315     ; 1.560      ;
; -6.390 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.315     ; 1.560      ;
; -6.361 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.315     ; 1.531      ;
; -6.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.656      ;
; -6.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.656      ;
; -6.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.656      ;
; -6.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.656      ;
; -6.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.656      ;
; -6.174 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.613      ;
; -6.172 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.312     ; 1.345      ;
; -6.172 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -5.312     ; 1.345      ;
; -6.162 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.545     ; 1.602      ;
; -6.162 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.545     ; 1.602      ;
; -6.152 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.591      ;
; -6.152 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.591      ;
; -6.152 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.546     ; 1.591      ;
; -6.123 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.548     ; 1.560      ;
; -6.123 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.548     ; 1.560      ;
; -6.094 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.548     ; 1.531      ;
; -5.905 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.545     ; 1.345      ;
; -5.905 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.545     ; 1.345      ;
; -4.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.170      ;
; -4.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.170      ;
; -4.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.170      ;
; -4.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.170      ;
; -4.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.170      ;
; -4.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 5.116      ;
; -4.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 5.116      ;
; -4.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.112      ;
; -4.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.093      ;
; -4.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.093      ;
; -4.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.294     ; 5.093      ;
; -4.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.296     ; 5.067      ;
; -4.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.296     ; 5.067      ;
; -4.366 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.296     ; 5.045      ;
; -4.164 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 4.846      ;
; -4.164 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 4.846      ;
; -1.663 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.479      ;
; -1.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.358      ;
; -1.394 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.210      ;
; -1.364 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.180      ;
; -1.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.168      ;
; -1.264 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.080      ;
; -1.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.061      ;
; -1.226 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.103      ; 4.040      ;
; -1.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 4.011      ;
; -1.163 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.479      ;
; -1.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.106      ; 3.968      ;
; -1.149 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.103      ; 3.963      ;
; -1.107 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.106      ; 3.924      ;
; -1.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.103      ; 3.888      ;
; -1.042 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.358      ;
; -0.961 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.105      ; 3.777      ;
; -0.894 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.210      ;
; -0.880 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.106      ; 3.697      ;
; -0.864 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.180      ;
; -0.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.168      ;
; -0.832 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.106      ; 3.649      ;
; -0.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.080      ;
; -0.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.061      ;
; -0.726 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.103      ; 4.040      ;
; -0.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 4.011      ;
; -0.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.106      ; 3.968      ;
; -0.649 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.103      ; 3.963      ;
; -0.607 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.106      ; 3.924      ;
; -0.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.103      ; 3.888      ;
; -0.461 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.105      ; 3.777      ;
; -0.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.106      ; 3.697      ;
; -0.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.106      ; 3.649      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.378 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.233     ; 3.630      ;
; -6.311 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.134     ; 3.662      ;
; -6.211 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -3.133     ; 3.563      ;
; -6.111 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.466     ; 3.630      ;
; -6.044 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.367     ; 3.662      ;
; -5.944 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.366     ; 3.563      ;
; -5.887 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.120     ; 1.285      ;
; -5.832 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.118     ; 1.232      ;
; -5.815 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.119     ; 1.214      ;
; -5.784 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -5.121     ; 1.181      ;
; -5.620 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.353     ; 1.285      ;
; -5.565 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.351     ; 1.232      ;
; -5.548 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.352     ; 1.214      ;
; -5.517 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -5.354     ; 1.181      ;
; -4.536 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.532     ; 1.022      ;
; -4.385 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.455     ; 0.948      ;
; -4.297 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.321     ; 0.994      ;
; -4.283 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.313     ; 0.988      ;
; -4.280 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.318     ; 0.980      ;
; -4.264 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.321     ; 0.961      ;
; -4.250 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.531     ; 0.737      ;
; -4.248 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.319     ; 0.947      ;
; -4.180 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.450     ; 0.748      ;
; -4.180 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.458     ; 0.740      ;
; -4.174 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.454     ; 0.738      ;
; -4.170 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.458     ; 0.730      ;
; -4.168 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.451     ; 0.735      ;
; -4.165 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.454     ; 0.729      ;
; -4.155 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.455     ; 0.718      ;
; -4.153 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.459     ; 0.712      ;
; -4.150 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.459     ; 0.709      ;
; -4.042 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.320     ; 0.740      ;
; -4.021 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.314     ; 0.725      ;
; -4.004 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.320     ; 0.702      ;
; -0.977 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 2.117      ; 3.579      ;
; -0.536 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 2.117      ; 3.638      ;
; -0.225 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.470      ;
; -0.173 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.408      ;
; -0.111 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.356      ;
; -0.106 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.341      ;
; -0.096 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.331      ;
; -0.095 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.330      ;
; -0.090 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.335      ;
; -0.088 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.333      ;
; -0.088 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.323      ;
; -0.054 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.289      ;
; -0.027 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.272      ;
; -0.027 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.227      ; 1.262      ;
; -0.017 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.230      ; 1.255      ;
; -0.016 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.261      ;
; 0.024  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.237      ; 1.221      ;
; 0.031  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.766      ; 1.220      ;
; 0.038  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.236      ; 1.206      ;
; 0.297  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.061     ; 0.637      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.456 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.758      ; 9.777      ;
; -5.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.615      ; 9.585      ;
; -5.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.623      ; 9.777      ;
; -5.090 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.756      ; 9.704      ;
; -4.959 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.480      ; 9.585      ;
; -4.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.621      ; 9.704      ;
; -4.664 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.614      ; 8.864      ;
; -4.457 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.614      ; 8.746      ;
; -4.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.619      ; 8.729      ;
; -4.444 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 8.759      ;
; -4.299 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.479      ; 8.864      ;
; -4.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.630      ; 6.702      ;
; -4.123 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 8.450      ;
; -4.092 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.479      ; 8.746      ;
; -4.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.484      ; 8.729      ;
; -4.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.532      ; 8.759      ;
; -3.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.671      ; 8.200      ;
; -3.868 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.495      ; 6.702      ;
; -3.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.671      ; 8.183      ;
; -3.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.535      ; 5.991      ;
; -3.763 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.533      ; 5.985      ;
; -3.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.534      ; 8.450      ;
; -3.627 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.536      ; 8.200      ;
; -3.568 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.763      ; 8.145      ;
; -3.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.671      ; 7.888      ;
; -3.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.536      ; 8.183      ;
; -3.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.651      ; 6.983      ;
; -3.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.879      ; 10.212     ;
; -3.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.400      ; 5.991      ;
; -3.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.398      ; 5.985      ;
; -3.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.014      ; 10.212     ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.878      ; 9.961      ;
; -3.203 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.628      ; 8.145      ;
; -3.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.536      ; 7.888      ;
; -3.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.933      ; 10.026     ;
; -3.197 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.883      ; 9.974      ;
; -3.171 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.931      ; 9.986      ;
; -3.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.878      ; 9.926      ;
; -3.119 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.013      ; 9.954      ;
; -3.069 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.022      ; 9.890      ;
; -3.068 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.935      ; 9.776      ;
; -3.064 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.068      ; 10.026     ;
; -3.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.018      ; 9.974      ;
; -3.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.066      ; 9.986      ;
; -3.002 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.013      ; 9.926      ;
; -2.951 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.879      ; 10.212     ;
; -2.934 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.157      ; 9.890      ;
; -2.933 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.070      ; 9.776      ;
; -2.907 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.935      ; 9.759      ;
; -2.816 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.014      ; 10.212     ;
; -2.772 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.070      ; 9.759      ;
; -2.754 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.878      ; 9.954      ;
; -2.699 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.933      ; 10.026     ;
; -2.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.883      ; 9.974      ;
; -2.671 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.931      ; 9.986      ;
; -2.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.027      ; 9.721      ;
; -2.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.878      ; 9.926      ;
; -2.626 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.013      ; 9.961      ;
; -2.569 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.022      ; 9.890      ;
; -2.568 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.935      ; 9.776      ;
; -2.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.068      ; 10.026     ;
; -2.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.018      ; 9.974      ;
; -2.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.066      ; 9.986      ;
; -2.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.162      ; 9.721      ;
; -2.505 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.935      ; 9.329      ;
; -2.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.013      ; 9.926      ;
; -2.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.157      ; 9.890      ;
; -2.433 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.070      ; 9.776      ;
; -2.418 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.020      ; 9.532      ;
; -2.407 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.935      ; 9.759      ;
; -2.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.799      ; 7.109      ;
; -2.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.070      ; 9.322      ;
; -2.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.050      ; 8.522      ;
; -2.348 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.894      ; 7.317      ;
; -2.326 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.797      ; 7.048      ;
; -2.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.092      ; 6.573      ;
; -2.276 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 7.155      ; 9.525      ;
; -2.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.070      ; 9.759      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.934      ; 7.109      ;
; -2.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.029      ; 7.317      ;
; -2.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.932      ; 7.048      ;
; -2.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.220      ; 6.475      ;
; -2.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.027      ; 9.721      ;
; -2.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.162      ; 9.721      ;
; -1.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.935      ; 9.322      ;
; -1.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.020      ; 9.525      ;
; -1.885 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.799      ; 7.109      ;
; -1.870 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.070      ; 9.329      ;
; -1.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.050      ; 8.522      ;
; -1.848 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.894      ; 7.317      ;
; -1.826 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.797      ; 7.048      ;
; -1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 7.155      ; 9.532      ;
; -1.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.934      ; 7.109      ;
; -1.713 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.029      ; 7.317      ;
; -1.691 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.932      ; 7.048      ;
; -1.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.650      ; 4.740      ;
; -0.910 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.849      ; 4.632      ;
; -0.797 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.827      ; 4.497      ;
; -0.754 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.836      ; 4.463      ;
; -0.737 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.836      ; 4.446      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                             ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -2.041 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 2.171      ; 3.737      ;
; -1.422 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 2.171      ; 3.618      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_rom'                                                                                                                                                                                ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.984 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.218      ; 3.210      ;
; -1.983 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.185      ; 3.176      ;
; -1.876 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.218      ; 3.102      ;
; -1.778 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.113      ; 2.899      ;
; -1.768 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.218      ; 2.994      ;
; -1.751 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.218      ; 2.977      ;
; -1.733 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.217      ; 2.958      ;
; -1.725 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.425      ; 4.658      ;
; -1.690 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.217      ; 2.915      ;
; -1.676 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.217      ; 2.901      ;
; -1.633 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.218      ; 2.859      ;
; -1.593 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.113      ; 2.714      ;
; -1.592 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.080      ; 2.680      ;
; -1.581 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.112      ; 2.701      ;
; -1.560 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.113      ; 2.681      ;
; -1.548 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.113      ; 2.669      ;
; -1.489 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.112      ; 2.609      ;
; -1.427 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.320      ; 4.255      ;
; -1.404 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.113      ; 2.525      ;
; -1.331 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.112      ; 2.451      ;
; -1.328 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.425      ; 4.261      ;
; -1.208 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.320      ; 4.036      ;
; -1.100 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.425      ; 4.533      ;
; -0.803 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.320      ; 4.131      ;
; -0.776 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.425      ; 4.209      ;
; -0.624 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.320      ; 3.952      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.951 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.804      ; 6.079      ;
; -1.912 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.904      ; 5.218      ;
; -1.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.900      ; 5.263      ;
; -1.835 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.977      ; 5.368      ;
; -1.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.904      ; 5.334      ;
; -1.787 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.896      ; 5.335      ;
; -1.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.571      ; 6.079      ;
; -1.700 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.708      ; 6.234      ;
; -1.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.766      ; 5.316      ;
; -1.671 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.759      ; 5.314      ;
; -1.471 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.804      ; 6.079      ;
; -1.467 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.475      ; 6.234      ;
; -1.432 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.904      ; 5.218      ;
; -1.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.764      ; 5.602      ;
; -1.383 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.900      ; 5.263      ;
; -1.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.977      ; 5.368      ;
; -1.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.904      ; 5.334      ;
; -1.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.896      ; 5.335      ;
; -1.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.571      ; 6.079      ;
; -1.220 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.708      ; 6.234      ;
; -1.196 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.766      ; 5.316      ;
; -1.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.759      ; 5.314      ;
; -0.987 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.475      ; 6.234      ;
; -0.902 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.764      ; 5.608      ;
; 0.156  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.705      ; 8.087      ;
; 0.241  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.483      ; 5.950      ;
; 0.282  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 3.991      ;
; 0.325  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.034      ;
; 0.378  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.079      ;
; 0.389  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.472      ; 8.087      ;
; 0.424  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.133      ;
; 0.425  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.126      ;
; 0.425  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.191      ; 4.146      ;
; 0.426  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.135      ;
; 0.432  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.173      ; 4.135      ;
; 0.433  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.134      ;
; 0.440  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.141      ;
; 0.444  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.153      ;
; 0.457  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.158      ;
; 0.474  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.250      ; 5.950      ;
; 0.482  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.484      ; 6.192      ;
; 0.485  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.194      ;
; 0.502  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.797      ; 8.525      ;
; 0.508  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.209      ;
; 0.540  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.249      ;
; 0.553  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.179      ; 4.262      ;
; 0.562  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.385      ; 5.977      ;
; 0.576  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.171      ; 4.277      ;
; 0.631  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.650      ; 8.507      ;
; 0.636  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.705      ; 8.087      ;
; 0.703  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.583      ; 6.512      ;
; 0.715  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.251      ; 6.192      ;
; 0.720  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.330      ; 6.080      ;
; 0.720  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.649      ; 8.595      ;
; 0.721  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.483      ; 5.950      ;
; 0.728  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.335      ; 6.093      ;
; 0.732  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.388      ; 6.150      ;
; 0.735  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.564      ; 8.525      ;
; 0.773  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.329      ; 6.132      ;
; 0.852  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.308      ; 7.386      ;
; 0.859  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 4.152      ;
; 0.864  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.417      ; 8.507      ;
; 0.869  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.388      ; 6.287      ;
; 0.869  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.472      ; 8.087      ;
; 0.872  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.387      ; 6.289      ;
; 0.921  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.799      ; 8.946      ;
; 0.936  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.350      ; 6.512      ;
; 0.950  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.655      ; 8.831      ;
; 0.952  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.987      ; 4.469      ;
; 0.953  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.416      ; 8.595      ;
; 0.954  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.250      ; 5.950      ;
; 0.962  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.484      ; 6.192      ;
; 0.982  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.484      ; 6.496      ;
; 0.982  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.797      ; 8.525      ;
; 1.032  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.651      ; 8.909      ;
; 1.044  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.709      ; 8.979      ;
; 1.053  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.708      ; 8.987      ;
; 1.074  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.389      ; 6.493      ;
; 1.111  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.650      ; 8.507      ;
; 1.154  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.566      ; 8.946      ;
; 1.183  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.583      ; 6.512      ;
; 1.188  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.707      ; 9.121      ;
; 1.189  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.422      ; 8.837      ;
; 1.195  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.251      ; 6.192      ;
; 1.200  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.649      ; 8.595      ;
; 1.215  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.564      ; 8.525      ;
; 1.220  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.331      ; 6.581      ;
; 1.265  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.418      ; 8.909      ;
; 1.283  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.476      ; 8.985      ;
; 1.292  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.475      ; 8.993      ;
; 1.295  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.152      ; 5.977      ;
; 1.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.308      ; 7.386      ;
; 1.341  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.163      ; 4.534      ;
; 1.344  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.417      ; 8.507      ;
; 1.360  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.988      ; 4.878      ;
; 1.401  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.164      ; 4.595      ;
; 1.401  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.799      ; 8.946      ;
; 1.416  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.350      ; 6.512      ;
; 1.427  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.474      ; 9.127      ;
; 1.433  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.416      ; 8.595      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                   ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.265 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.544      ; 3.279      ;
; -0.261 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.707      ; 3.446      ;
; -0.188 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.708      ; 3.520      ;
; 0.072  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.434      ; 3.506      ;
; 0.113  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.415      ; 3.528      ;
; 0.230  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.707      ; 3.457      ;
; 0.248  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.544      ; 3.312      ;
; 0.327  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.425      ; 3.752      ;
; 0.340  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.351      ; 1.691      ;
; 0.341  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.414      ; 3.755      ;
; 0.353  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.708      ; 3.581      ;
; 0.464  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.416      ; 3.880      ;
; 0.482  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.425      ; 3.907      ;
; 0.495  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.415      ; 3.910      ;
; 0.534  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.426      ; 3.960      ;
; 0.571  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.435      ; 4.006      ;
; 0.577  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.434      ; 3.531      ;
; 0.614  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.415      ; 3.549      ;
; 0.616  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.414      ; 4.030      ;
; 0.633  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.414      ; 4.047      ;
; 0.741  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.432      ; 4.173      ;
; 0.755  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.415      ; 4.170      ;
; 0.792  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.351      ; 1.663      ;
; 0.832  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.425      ; 3.777      ;
; 0.847  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.414      ; 3.781      ;
; 0.961  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.416      ; 3.897      ;
; 0.982  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.425      ; 3.927      ;
; 1.000  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.415      ; 3.935      ;
; 1.041  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.426      ; 3.987      ;
; 1.076  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.435      ; 4.031      ;
; 1.077  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.414      ; 4.011      ;
; 1.148  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.414      ; 4.082      ;
; 1.231  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.415      ; 4.166      ;
; 1.246  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.432      ; 4.198      ;
; 1.505  ; constant_reg:inst6|k_out[10]     ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.604      ; 3.139      ;
; 1.592  ; constant_reg:inst6|k_out[12]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.328      ; 2.950      ;
; 1.638  ; constant_reg:inst6|k_out[2]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.439      ; 3.107      ;
; 1.728  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.360      ;
; 1.737  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.439      ; 3.206      ;
; 1.744  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.376      ;
; 1.752  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.439      ; 3.221      ;
; 1.815  ; carry_block:inst8|cy             ; ALU:inst5|z[2]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.427      ; 3.272      ;
; 1.919  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.321      ; 3.270      ;
; 1.926  ; super_register_bank:inst2|r0[10] ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.574      ; 3.530      ;
; 1.959  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.601      ; 3.590      ;
; 1.980  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.601      ; 3.611      ;
; 1.994  ; carry_block:inst8|cy             ; ALU:inst5|z[4]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.591      ; 3.615      ;
; 1.994  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.332      ;
; 2.064  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.696      ;
; 2.069  ; carry_block:inst8|cy             ; ALU:inst5|z[10]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.590      ; 3.689      ;
; 2.087  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.425      ;
; 2.101  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.320      ; 3.451      ;
; 2.130  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.310      ; 3.470      ;
; 2.140  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 3.773      ;
; 2.149  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.574      ; 3.753      ;
; 2.175  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.807      ;
; 2.190  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.822      ;
; 2.205  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.321      ; 3.556      ;
; 2.249  ; carry_block:inst8|cy             ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.297      ; 3.576      ;
; 2.251  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 3.884      ;
; 2.254  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.329      ; 3.613      ;
; 2.266  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 3.899      ;
; 2.269  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.607      ;
; 2.277  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.605      ; 3.912      ;
; 2.298  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.330      ; 3.658      ;
; 2.350  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.689      ;
; 2.352  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.691      ;
; 2.367  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.329      ; 3.726      ;
; 2.368  ; carry_block:inst8|cy             ; ALU:inst5|z[12]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.317      ; 3.715      ;
; 2.379  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.574      ; 3.983      ;
; 2.380  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.604      ; 4.014      ;
; 2.383  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.329      ; 3.742      ;
; 2.391  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.320      ; 3.741      ;
; 2.412  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.604      ; 4.046      ;
; 2.414  ; carry_block:inst8|cy             ; ALU:inst5|z[3]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.752      ;
; 2.423  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.320      ; 3.773      ;
; 2.425  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.320      ; 3.775      ;
; 2.426  ; carry_block:inst8|cy             ; ALU:inst5|z[9]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.765      ;
; 2.439  ; super_register_bank:inst2|r0[2]  ; ALU:inst5|z[2]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.410      ; 3.879      ;
; 2.461  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.800      ;
; 2.464  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.803      ;
; 2.476  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.815      ;
; 2.479  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.818      ;
; 2.493  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.310      ; 3.833      ;
; 2.495  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.319      ; 3.844      ;
; 2.501  ; carry_block:inst8|cy             ; ALU:inst5|z[8]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.839      ;
; 2.505  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.321      ; 3.856      ;
; 2.506  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[8]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.292      ; 3.828      ;
; 2.516  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.319      ; 3.865      ;
; 2.528  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.574      ; 4.132      ;
; 2.529  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.310      ; 3.869      ;
; 2.548  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.309      ; 3.887      ;
; 2.558  ; super_register_bank:inst2|r0[6]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.574      ; 4.162      ;
; 2.566  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[7]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.281      ; 3.877      ;
; 2.566  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.310      ; 3.906      ;
; 2.568  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.293      ; 3.891      ;
; 2.568  ; constant_reg:inst6|k_out[13]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.308      ; 3.906      ;
; 2.598  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.328      ; 3.956      ;
; 2.600  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.320      ; 3.950      ;
; 2.605  ; carry_block:inst8|cy             ; ALU:inst5|z[7]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.297      ; 3.932      ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.359 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.061      ; 0.577      ;
; 0.482 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.404      ; 1.113      ;
; 0.489 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.928      ; 1.104      ;
; 0.516 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.148      ;
; 0.534 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.166      ;
; 0.537 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.398      ; 1.162      ;
; 0.542 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.174      ;
; 0.546 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.169      ;
; 0.586 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.209      ;
; 0.618 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.250      ;
; 0.618 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.241      ;
; 0.623 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.246      ;
; 0.624 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.256      ;
; 0.628 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.251      ;
; 0.631 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.254      ;
; 0.643 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.275      ;
; 0.707 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.396      ; 1.330      ;
; 0.758 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.405      ; 1.390      ;
; 0.857 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 2.201      ; 3.245      ;
; 1.436 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 2.201      ; 3.324      ;
; 4.399 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.961     ; 0.655      ;
; 4.416 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.955     ; 0.678      ;
; 4.440 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.961     ; 0.696      ;
; 4.537 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.094     ; 0.660      ;
; 4.543 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.090     ; 0.670      ;
; 4.544 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.094     ; 0.667      ;
; 4.550 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.093     ; 0.674      ;
; 4.555 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.090     ; 0.682      ;
; 4.559 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.093     ; 0.683      ;
; 4.559 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.089     ; 0.687      ;
; 4.567 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.086     ; 0.698      ;
; 4.570 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.087     ; 0.700      ;
; 4.629 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.159     ; 0.687      ;
; 4.646 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.959     ; 0.904      ;
; 4.659 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.962     ; 0.914      ;
; 4.668 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.958     ; 0.927      ;
; 4.669 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.954     ; 0.932      ;
; 4.679 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.962     ; 0.934      ;
; 4.771 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.091     ; 0.897      ;
; 4.904 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.160     ; 0.961      ;
; 5.318 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.493     ; 1.042      ;
; 5.364 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.491     ; 1.090      ;
; 5.391 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.490     ; 1.118      ;
; 5.406 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.492     ; 1.131      ;
; 5.646 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.596     ; 3.237      ;
; 5.723 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.598     ; 3.312      ;
; 5.745 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.693     ; 3.239      ;
; 5.953 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.628     ; 1.042      ;
; 5.999 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.626     ; 1.090      ;
; 6.026 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.625     ; 1.118      ;
; 6.041 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.627     ; 1.131      ;
; 6.281 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.731     ; 3.237      ;
; 6.358 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.733     ; 3.312      ;
; 6.380 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.828     ; 3.239      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pc'                                                                                             ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.478 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.064      ;
; 0.515 ; fetch:inst4|PC[10]~1 ; fetch:inst4|PC[4]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 0.036      ; 0.748      ;
; 0.527 ; fetch:inst4|PC[10]~1 ; fetch:inst4|PC[5]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 0.036      ; 0.760      ;
; 0.559 ; fetch:inst4|tos[8]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.076      ; 0.792      ;
; 0.568 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[15]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[13]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[11]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[19]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; fetch:inst4|tos[31]  ; fetch:inst4|tos[31]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[21]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[7]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[2]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[4]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; fetch:inst4|tos[30]  ; fetch:inst4|tos[30]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; fetch:inst4|tos[1]   ; fetch:inst4|tos[1]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.076      ; 0.807      ;
; 0.574 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.793      ;
; 0.588 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.174      ;
; 0.596 ; fetch:inst4|tos[0]   ; fetch:inst4|tos[0]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.076      ; 0.829      ;
; 0.607 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.193      ;
; 0.613 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.199      ;
; 0.691 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[6]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.910      ;
; 0.694 ; fetch:inst4|tos[14]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.913      ;
; 0.698 ; fetch:inst4|tos[10]  ; fetch:inst4|tos[10]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.917      ;
; 0.704 ; fetch:inst4|tos[20]  ; fetch:inst4|tos[20]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.923      ;
; 0.705 ; fetch:inst4|tos[27]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.924      ;
; 0.705 ; fetch:inst4|tos[18]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.924      ;
; 0.707 ; fetch:inst4|tos[12]  ; fetch:inst4|tos[12]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.926      ;
; 0.709 ; fetch:inst4|tos[24]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.928      ;
; 0.710 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[3]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.929      ;
; 0.711 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.930      ;
; 0.717 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.303      ;
; 0.718 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.304      ;
; 0.723 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.309      ;
; 0.730 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.316      ;
; 0.743 ; fetch:inst4|tos[17]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 0.962      ;
; 0.771 ; clk_pc               ; fetch:inst4|stack~37        ; clk_pc       ; clk_pc      ; 0.000        ; 2.584      ; 3.512      ;
; 0.775 ; clk_pc               ; fetch:inst4|stack~7         ; clk_pc       ; clk_pc      ; 0.000        ; 2.565      ; 3.497      ;
; 0.785 ; clk_pc               ; fetch:inst4|stack~9         ; clk_pc       ; clk_pc      ; 0.000        ; 2.565      ; 3.507      ;
; 0.789 ; clk_pc               ; fetch:inst4|stack~40        ; clk_pc       ; clk_pc      ; 0.000        ; 2.584      ; 3.530      ;
; 0.816 ; clk_pc               ; fetch:inst4|stack~39        ; clk_pc       ; clk_pc      ; 0.000        ; 2.584      ; 3.557      ;
; 0.828 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.414      ;
; 0.833 ; clk_pc               ; fetch:inst4|stack~38        ; clk_pc       ; clk_pc      ; 0.000        ; 2.584      ; 3.574      ;
; 0.835 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.070      ; 1.062      ;
; 0.840 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.426      ;
; 0.841 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.427      ;
; 0.843 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[12]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[20]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; fetch:inst4|tos[8]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.076      ; 1.079      ;
; 0.846 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.065      ;
; 0.849 ; clk_pc               ; fetch:inst4|stack~5         ; clk_pc       ; clk_pc      ; 0.000        ; 2.565      ; 3.571      ;
; 0.858 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[3]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; fetch:inst4|tos[30]  ; fetch:inst4|tos[31]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[4]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[29]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[6]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; fetch:inst4|tos[0]   ; fetch:inst4|tos[1]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.076      ; 1.096      ;
; 0.863 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[30]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.082      ;
; 0.915 ; clk_pc               ; fetch:inst4|stack~3         ; clk_pc       ; clk_pc      ; 0.000        ; 2.565      ; 3.637      ;
; 0.916 ; fetch:inst4|tos[29]  ; fetch:inst4|tos[29]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.135      ;
; 0.918 ; clk_pc               ; fetch:inst4|stack~36        ; clk_pc       ; clk_pc      ; 0.000        ; 2.584      ; 3.659      ;
; 0.945 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.070      ; 1.172      ;
; 0.947 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.070      ; 1.174      ;
; 0.947 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.070      ; 1.174      ;
; 0.951 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.429      ; 1.537      ;
; 0.953 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[15]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[13]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[21]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; nRST                 ; fetch:inst4|stack~9         ; nRST         ; clk_pc      ; 0.000        ; 2.565      ; 3.716      ;
; 0.955 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[10]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; clk_pc               ; fetch:inst4|stack~6         ; clk_pc       ; clk_pc      ; 0.000        ; 2.565      ; 3.680      ;
; 0.958 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; nRST                 ; fetch:inst4|stack~5         ; nRST         ; clk_pc      ; 0.000        ; 2.565      ; 3.720      ;
; 0.966 ; clk_pc               ; fetch:inst4|stack~17        ; clk_pc       ; clk_pc      ; 0.000        ; 2.208      ; 3.331      ;
; 0.970 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[19]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[7]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[20]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.062      ; 1.191      ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_rom'                                                                                                                                                                                ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.809 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.399      ; 3.435      ;
; 1.043 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.508      ; 3.778      ;
; 1.110 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.399      ; 3.736      ;
; 1.228 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.508      ; 3.963      ;
; 1.428 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.399      ; 3.554      ;
; 1.578 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.228      ; 2.033      ;
; 1.624 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.508      ; 3.859      ;
; 1.745 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.399      ; 3.871      ;
; 1.772 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.276      ;
; 1.782 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.285      ;
; 1.833 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.337      ; 2.397      ;
; 1.838 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.508      ; 4.073      ;
; 1.861 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.364      ;
; 1.916 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.419      ;
; 1.930 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.434      ;
; 1.941 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.445      ;
; 2.005 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.508      ;
; 2.017 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.386      ; 2.630      ;
; 2.017 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.385      ; 2.629      ;
; 2.072 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.385      ; 2.684      ;
; 2.115 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.386      ; 2.728      ;
; 2.124 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.385      ; 2.736      ;
; 2.131 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.385      ; 2.743      ;
; 2.166 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.670      ;
; 2.223 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.386      ; 2.836      ;
; 2.260 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.386      ; 2.873      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.190      ; 3.485      ;
; 0.922 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.190      ; 3.525      ;
; 0.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.586      ;
; 1.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.187      ; 3.698      ;
; 1.124 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.190      ; 3.727      ;
; 1.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.190      ; 3.755      ;
; 1.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.187      ; 3.765      ;
; 1.219 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.821      ;
; 1.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.187      ; 3.839      ;
; 1.253 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.855      ;
; 1.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.860      ;
; 1.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.967      ;
; 1.382 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.190      ; 3.485      ;
; 1.395 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 3.997      ;
; 1.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 4.003      ;
; 1.422 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.190      ; 3.525      ;
; 1.484 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.586      ;
; 1.522 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 4.124      ;
; 1.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.187      ; 3.698      ;
; 1.624 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.190      ; 3.727      ;
; 1.652 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.190      ; 3.755      ;
; 1.656 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.189      ; 4.258      ;
; 1.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.187      ; 3.765      ;
; 1.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.821      ;
; 1.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.187      ; 3.839      ;
; 1.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.855      ;
; 1.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.860      ;
; 1.865 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.967      ;
; 1.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 3.997      ;
; 1.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 4.003      ;
; 2.022 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 4.124      ;
; 2.156 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.189      ; 4.258      ;
; 4.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.130     ; 4.709      ;
; 4.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.130     ; 4.709      ;
; 4.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.133     ; 4.904      ;
; 4.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.133     ; 4.904      ;
; 4.859 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.133     ; 4.923      ;
; 4.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 4.945      ;
; 4.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 4.945      ;
; 4.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 4.945      ;
; 4.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 4.966      ;
; 4.916 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.130     ; 4.983      ;
; 4.916 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.130     ; 4.983      ;
; 4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 5.029      ;
; 4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 5.029      ;
; 4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 5.029      ;
; 4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 5.029      ;
; 4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.131     ; 5.029      ;
; 5.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.689     ; 1.396      ;
; 5.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.689     ; 1.396      ;
; 6.082 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.692     ; 1.577      ;
; 6.098 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.692     ; 1.593      ;
; 6.098 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.692     ; 1.593      ;
; 6.136 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.633      ;
; 6.136 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.633      ;
; 6.136 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.633      ;
; 6.141 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.689     ; 1.639      ;
; 6.141 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.689     ; 1.639      ;
; 6.154 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.651      ;
; 6.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.685      ;
; 6.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.685      ;
; 6.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.685      ;
; 6.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.685      ;
; 6.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.690     ; 1.685      ;
; 6.533 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.824     ; 1.396      ;
; 6.533 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.824     ; 1.396      ;
; 6.717 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.827     ; 1.577      ;
; 6.733 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.827     ; 1.593      ;
; 6.733 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.827     ; 1.593      ;
; 6.771 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.633      ;
; 6.771 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.633      ;
; 6.771 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.633      ;
; 6.776 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.824     ; 1.639      ;
; 6.776 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.824     ; 1.639      ;
; 6.789 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.651      ;
; 6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.685      ;
; 6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.685      ;
; 6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.685      ;
; 6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.685      ;
; 6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.825     ; 1.685      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_reg'                                                                                                                  ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.931 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.059     ; 0.059      ;
; 1.268 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 0.381      ;
; 1.393 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.059     ; 0.521      ;
; 1.394 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.059     ; 0.522      ;
; 1.569 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.066     ; 0.690      ;
; 1.570 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.066     ; 0.691      ;
; 1.580 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.696      ;
; 1.590 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.078     ; 0.699      ;
; 1.604 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.067     ; 0.724      ;
; 1.608 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.070     ; 0.725      ;
; 1.621 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.737      ;
; 1.631 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.078     ; 0.740      ;
; 1.632 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 0.735      ;
; 1.708 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.067     ; 0.828      ;
; 1.714 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.830      ;
; 1.732 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.345     ; 0.574      ;
; 1.737 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.061     ; 0.863      ;
; 1.742 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.080     ; 0.849      ;
; 1.756 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.085     ; 0.858      ;
; 1.756 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 0.871      ;
; 1.760 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.068     ; 0.879      ;
; 1.762 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.068     ; 0.881      ;
; 1.797 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.057     ; 0.927      ;
; 1.798 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.063     ; 0.922      ;
; 1.799 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.054     ; 0.932      ;
; 1.801 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.077     ; 0.911      ;
; 1.806 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 0.919      ;
; 1.811 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.191     ; 0.807      ;
; 1.818 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 0.921      ;
; 1.820 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 0.935      ;
; 1.824 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 0.937      ;
; 1.824 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.063     ; 0.948      ;
; 1.825 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 0.928      ;
; 1.825 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.062     ; 0.950      ;
; 1.833 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 0.936      ;
; 1.834 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.073     ; 0.948      ;
; 1.839 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r23[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 0.954      ;
; 1.839 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.065     ; 0.961      ;
; 1.840 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r3[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.065     ; 0.962      ;
; 1.848 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.964      ;
; 1.848 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 0.961      ;
; 1.858 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.974      ;
; 1.862 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 0.977      ;
; 1.862 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r13[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 0.978      ;
; 1.866 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r0[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.060     ; 0.993      ;
; 1.868 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.053     ; 1.002      ;
; 1.876 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.060     ; 1.003      ;
; 1.877 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.060     ; 1.004      ;
; 1.882 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r26[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.082     ; 0.987      ;
; 1.886 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.002      ;
; 1.887 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.083     ; 0.991      ;
; 1.889 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.078     ; 0.998      ;
; 1.897 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.085     ; 0.999      ;
; 1.902 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.067     ; 1.022      ;
; 1.903 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.070     ; 1.020      ;
; 1.903 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.070     ; 1.020      ;
; 1.908 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.086     ; 1.009      ;
; 1.908 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.024      ;
; 1.908 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.024      ;
; 1.909 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.082     ; 1.014      ;
; 1.917 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.033      ;
; 1.921 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.076     ; 1.032      ;
; 1.923 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.064     ; 1.046      ;
; 1.924 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.068     ; 1.043      ;
; 1.928 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.079     ; 1.036      ;
; 1.929 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r11[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.067     ; 1.049      ;
; 1.933 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.086     ; 1.034      ;
; 1.935 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.051      ;
; 1.935 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.077     ; 1.045      ;
; 1.938 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.082     ; 1.043      ;
; 1.941 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 1.054      ;
; 1.943 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.075     ; 1.055      ;
; 1.943 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 1.046      ;
; 1.947 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.075     ; 1.059      ;
; 1.953 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.076     ; 1.064      ;
; 1.954 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.070     ; 1.071      ;
; 1.955 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.076     ; 1.066      ;
; 1.963 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.064     ; 1.086      ;
; 1.964 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.056     ; 1.095      ;
; 1.966 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.064     ; 1.089      ;
; 1.977 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.061     ; 1.103      ;
; 1.981 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.065     ; 1.103      ;
; 1.987 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 1.102      ;
; 1.989 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.061     ; 1.115      ;
; 1.990 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.084     ; 1.093      ;
; 1.996 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.062     ; 1.121      ;
; 1.998 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.074     ; 1.111      ;
; 2.000 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.053     ; 1.134      ;
; 2.003 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.119      ;
; 2.003 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.068     ; 1.122      ;
; 2.004 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.088     ; 1.103      ;
; 2.008 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.071     ; 1.124      ;
; 2.014 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.342     ; 0.859      ;
; 2.016 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.342     ; 0.861      ;
; 2.022 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.083     ; 1.126      ;
; 2.025 ; ALU:inst5|z[14] ; super_register_bank:inst2|r26[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.091     ; 1.121      ;
; 2.029 ; ALU:inst5|z[11] ; super_register_bank:inst2|r16[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.072     ; 1.144      ;
; 2.036 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.093     ; 1.130      ;
; 2.039 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r25[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.348     ; 0.878      ;
; 2.044 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.191     ; 1.040      ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                             ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.214 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 2.240      ; 3.494      ;
; 1.835 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 2.240      ; 3.615      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_k'                                                                                ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.004 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 2.103      ; 2.574      ;
; 0.008 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.572      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 2.103      ; 2.558      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 2.103      ; 2.558      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.020 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 2.105      ; 2.560      ;
; 0.649 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 2.103      ; 2.429      ;
; 0.651 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.429      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 2.103      ; 2.418      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 2.103      ; 2.418      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
; 0.660 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 2.105      ; 2.420      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_pc'                                                                               ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.021 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.577      ;
; 0.021 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.122      ; 2.576      ;
; 0.021 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.122      ; 2.576      ;
; 0.021 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.122      ; 2.576      ;
; 0.021 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.122      ; 2.576      ;
; 0.021 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.577      ;
; 0.021 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.577      ;
; 0.021 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.577      ;
; 0.022 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.576      ;
; 0.022 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.576      ;
; 0.022 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 2.123      ; 2.576      ;
; 0.665 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.122      ; 2.432      ;
; 0.665 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.122      ; 2.432      ;
; 0.665 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.122      ; 2.432      ;
; 0.665 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.122      ; 2.432      ;
; 0.665 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
; 0.665 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 2.123      ; 2.433      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_reg'                                                                                                ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.024 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.577      ;
; 0.024 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.577      ;
; 0.024 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.577      ;
; 0.024 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.577      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r1[0]                ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r5[0]                ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r1[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r5[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r1[2]                ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r5[2]                ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[3]                ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r14[3]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r22[3]               ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r14[6]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r22[6]               ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r1[7]                ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r5[7]                ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.124      ; 2.574      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r14[10]              ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.570      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[13]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r14[13]              ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.576      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; clk_reg     ; 0.500        ; 2.130      ; 2.580      ;
; 0.025 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.025 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.579      ;
; 0.026 ; nRST      ; super_register_bank:inst2|r9[0]                ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.570      ;
; 0.026 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.570      ;
; 0.026 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.570      ;
; 0.026 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r15[0]               ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[0]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[0]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r12[1]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r15[1]               ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r12[2]               ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[2]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r15[2]               ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[3]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[3]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[4]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[4]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[5]                ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[5]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r17[5]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r19[5]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[6]                ; nRST         ; clk_reg     ; 0.500        ; 2.123      ; 2.567      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[6]               ; nRST         ; clk_reg     ; 0.500        ; 2.123      ; 2.567      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[7]                ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r4[8]                ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r12[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r14[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[8]                ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r15[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.127      ; 2.571      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r19[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.123      ; 2.567      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r18[8]               ; nRST         ; clk_reg     ; 0.500        ; 2.123      ; 2.567      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r17[9]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r19[9]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r16[9]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r18[9]               ; nRST         ; clk_reg     ; 0.500        ; 2.122      ; 2.566      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r4[10]               ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r12[10]              ; nRST         ; clk_reg     ; 0.500        ; 2.129      ; 2.573      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; clk_reg     ; 0.500        ; 2.126      ; 2.570      ;
; 0.031 ; nRST      ; super_register_bank:inst2|r3[10]               ; nRST         ; clk_reg     ; 0.500        ; 2.128      ; 2.572      ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.120 ; nRST      ; super_register_bank:inst2|r6[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.291      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.296      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.296      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.296      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r15[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.296      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[7]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[8]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[9]                ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[9]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[10]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[11]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.291      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[13]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[13]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; clk_reg     ; 0.000        ; 2.220      ; 2.297      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; clk_reg     ; 0.000        ; 2.220      ; 2.297      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r1[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r13[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.295      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.225      ; 2.302      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r14[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.301      ;
; -0.120 ; nRST      ; super_register_bank:inst2|r15[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.296      ;
; -0.120 ; nRST      ; super_register_bank:inst2|Working_register[7]  ; nRST         ; clk_reg     ; 0.000        ; 2.223      ; 2.300      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.297      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.297      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r19[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.291      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r19[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r17[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r19[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.291      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.297      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r12[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.219      ; 2.297      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r8[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.220      ; 2.298      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r19[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.296      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r1[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.217      ; 2.295      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.291      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.217      ; 2.295      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.214      ; 2.292      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r19[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.218      ; 2.296      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.291      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.217      ; 2.295      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.224      ; 2.302      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.213      ; 2.291      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r16[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
; -0.119 ; nRST      ; super_register_bank:inst2|r18[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.215      ; 2.293      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.094 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.208      ; 2.311      ;
; -0.094 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.208      ; 2.311      ;
; -0.094 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.208      ; 2.311      ;
; -0.094 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; -0.094 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.208      ; 2.311      ;
; -0.094 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 2.207      ; 2.310      ;
; 0.554  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.208      ; 2.459      ;
; 0.554  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.208      ; 2.459      ;
; 0.554  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.208      ; 2.459      ;
; 0.554  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
; 0.554  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.208      ; 2.459      ;
; 0.554  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 2.207      ; 2.458      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_k'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 2.187      ; 2.296      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 2.187      ; 2.296      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.088 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.298      ;
; -0.080 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 2.189      ; 2.306      ;
; -0.077 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 2.187      ; 2.307      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 2.187      ; 2.441      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 2.187      ; 2.441      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 2.190      ; 2.444      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 2.190      ; 2.444      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 2.190      ; 2.444      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 2.190      ; 2.444      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.557  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.443      ;
; 0.568  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 2.189      ; 2.454      ;
; 0.572  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 2.187      ; 2.456      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 140.81 MHz  ; 140.81 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 162.55 MHz  ; 162.55 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 190.33 MHz  ; 190.33 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 1610.31 MHz ; 250.0 MHz       ; clk_ram                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -11.231 ; -163.339      ;
; clk_reg                                                                                                  ; -7.831  ; -3176.358     ;
; clk_pc                                                                                                   ; -7.230  ; -598.257      ;
; clk_k                                                                                                    ; -5.741  ; -90.767       ;
; clk_ram                                                                                                  ; -5.631  ; -34.222       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -4.963  ; -67.226       ;
; nRST                                                                                                     ; -1.897  ; -1.897        ;
; clk_rom                                                                                                  ; -1.672  ; -3.184        ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.679 ; -15.076       ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.209 ; -0.557        ;
; clk_ram                                                                                                  ; 0.313  ; 0.000         ;
; clk_pc                                                                                                   ; 0.429  ; 0.000         ;
; clk_rom                                                                                                  ; 0.708  ; 0.000         ;
; clk_k                                                                                                    ; 0.785  ; 0.000         ;
; clk_reg                                                                                                  ; 0.812  ; 0.000         ;
; nRST                                                                                                     ; 1.122  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; clk_k   ; 0.067 ; 0.000               ;
; clk_pc  ; 0.076 ; 0.000               ;
; clk_reg ; 0.086 ; 0.000               ;
+---------+-------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.117 ; -49.930           ;
; clk_pc  ; -0.088 ; -0.968            ;
; clk_k   ; -0.087 ; -1.375            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -467.000      ;
; clk_pc                                                                                                   ; -3.000 ; -90.000       ;
; clk_ram                                                                                                  ; -3.000 ; -21.392       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_rom                                                                                                  ; -3.000 ; -7.348        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.205 ; -5.989        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.429  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -11.231 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.718     ; 5.366      ;
; -11.109 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.716     ; 5.246      ;
; -10.503 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.490     ; 5.366      ;
; -10.408 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.685     ; 5.296      ;
; -10.381 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.488     ; 5.246      ;
; -10.349 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.683     ; 5.239      ;
; -10.218 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.675     ; 5.336      ;
; -10.136 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.913     ; 5.296      ;
; -10.096 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.673     ; 5.216      ;
; -10.077 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.911     ; 5.239      ;
; -10.035 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.684     ; 6.187      ;
; -10.029 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.667     ; 6.198      ;
; -9.946  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.903     ; 5.336      ;
; -9.913  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.682     ; 6.067      ;
; -9.907  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.665     ; 6.078      ;
; -9.824  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.901     ; 5.216      ;
; -9.777  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.135      ; 10.968     ;
; -9.775  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.684     ; 5.781      ;
; -9.763  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.912     ; 6.187      ;
; -9.757  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.895     ; 6.198      ;
; -9.678  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.685     ; 5.839      ;
; -9.653  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.682     ; 5.661      ;
; -9.641  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.910     ; 6.067      ;
; -9.635  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.893     ; 6.078      ;
; -9.622  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.669     ; 5.785      ;
; -9.556  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.683     ; 5.719      ;
; -9.524  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.681     ; 5.764      ;
; -9.509  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.675     ; 5.545      ;
; -9.503  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.912     ; 5.781      ;
; -9.500  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.667     ; 5.665      ;
; -9.406  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.913     ; 5.839      ;
; -9.387  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.673     ; 5.425      ;
; -9.381  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.910     ; 5.661      ;
; -9.350  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.897     ; 5.785      ;
; -9.335  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.685     ; 5.498      ;
; -9.284  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.911     ; 5.719      ;
; -9.277  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.135      ; 10.968     ;
; -9.252  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.909     ; 5.764      ;
; -9.237  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.903     ; 5.545      ;
; -9.231  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.667     ; 5.394      ;
; -9.228  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.895     ; 5.665      ;
; -9.227  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.683     ; 5.465      ;
; -9.213  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.683     ; 5.378      ;
; -9.191  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.682     ; 5.363      ;
; -9.182  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.940      ; 10.898     ;
; -9.165  ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 8.130      ;
; -9.115  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.901     ; 5.425      ;
; -9.109  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.665     ; 5.274      ;
; -9.100  ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.859     ; 8.084      ;
; -9.083  ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.873     ; 8.053      ;
; -9.063  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.913     ; 5.498      ;
; -9.053  ; super_register_bank:inst2|r25[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.859     ; 8.037      ;
; -9.044  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.680     ; 5.218      ;
; -9.041  ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.865     ; 8.019      ;
; -9.037  ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 8.016      ;
; -9.033  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.439     ; 5.425      ;
; -9.032  ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.997      ;
; -9.017  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.950      ; 10.963     ;
; -9.016  ; super_register_bank:inst2|r0[10]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.872     ; 7.987      ;
; -8.984  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.438     ; 5.359      ;
; -8.972  ; super_register_bank:inst2|r22[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.858     ; 7.957      ;
; -8.968  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.672     ; 5.217      ;
; -8.959  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.895     ; 5.394      ;
; -8.955  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.911     ; 5.465      ;
; -8.943  ; super_register_bank:inst2|r9[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.859     ; 7.927      ;
; -8.941  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.911     ; 5.378      ;
; -8.935  ; super_register_bank:inst2|r10[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.900      ;
; -8.919  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.910     ; 5.363      ;
; -8.915  ; super_register_bank:inst2|r0[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.872     ; 7.886      ;
; -8.911  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.437     ; 5.305      ;
; -8.910  ; super_register_bank:inst2|r21[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.866     ; 7.887      ;
; -8.876  ; super_register_bank:inst2|r11[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 7.855      ;
; -8.862  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.436     ; 5.239      ;
; -8.859  ; super_register_bank:inst2|r9[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.859     ; 7.843      ;
; -8.852  ; super_register_bank:inst2|r11[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 7.831      ;
; -8.848  ; super_register_bank:inst2|r26[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.861     ; 7.830      ;
; -8.838  ; super_register_bank:inst2|r6[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.803      ;
; -8.837  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.893     ; 5.274      ;
; -8.836  ; super_register_bank:inst2|r9[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.876     ; 7.803      ;
; -8.826  ; super_register_bank:inst2|r17[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.868     ; 7.801      ;
; -8.823  ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.788      ;
; -8.821  ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.786      ;
; -8.809  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.941      ; 11.789     ;
; -8.808  ; super_register_bank:inst2|r11[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 7.787      ;
; -8.803  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.958      ; 11.800     ;
; -8.796  ; super_register_bank:inst2|r0[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.872     ; 7.767      ;
; -8.790  ; super_register_bank:inst2|r0[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.868     ; 7.765      ;
; -8.789  ; super_register_bank:inst2|r11[8]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 7.768      ;
; -8.789  ; super_register_bank:inst2|r6[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.754      ;
; -8.778  ; super_register_bank:inst2|r4[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.873     ; 7.748      ;
; -8.777  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.674     ; 5.024      ;
; -8.776  ; super_register_bank:inst2|r15[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.872     ; 7.747      ;
; -8.772  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.908     ; 5.218      ;
; -8.771  ; super_register_bank:inst2|r15[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.859     ; 7.755      ;
; -8.770  ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.872     ; 7.741      ;
; -8.767  ; super_register_bank:inst2|r2[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.878     ; 7.732      ;
; -8.762  ; super_register_bank:inst2|r11[0]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.864     ; 7.741      ;
; -8.761  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.667     ; 5.425      ;
; -8.756  ; super_register_bank:inst2|r0[14]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.874     ; 7.725      ;
; -8.742  ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.867     ; 7.718      ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                 ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.831 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.575      ;
; -7.831 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.575      ;
; -7.831 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.575      ;
; -7.831 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.575      ;
; -7.729 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.749     ; 3.465      ;
; -7.694 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.435      ;
; -7.694 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.435      ;
; -7.694 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.435      ;
; -7.694 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.435      ;
; -7.689 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.834     ; 3.340      ;
; -7.689 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.834     ; 3.340      ;
; -7.689 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.834     ; 3.340      ;
; -7.689 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.834     ; 3.340      ;
; -7.680 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.421      ;
; -7.678 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.752     ; 3.411      ;
; -7.588 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.744     ; 3.329      ;
; -7.585 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.839     ; 3.231      ;
; -7.559 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.969     ; 3.575      ;
; -7.559 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.969     ; 3.575      ;
; -7.559 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.969     ; 3.575      ;
; -7.559 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.969     ; 3.575      ;
; -7.539 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.285      ;
; -7.537 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 3.275      ;
; -7.536 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.834     ; 3.187      ;
; -7.534 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.842     ; 3.177      ;
; -7.487 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.227      ;
; -7.487 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.227      ;
; -7.487 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.227      ;
; -7.487 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.227      ;
; -7.487 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.227      ;
; -7.457 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.977     ; 3.465      ;
; -7.457 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.199      ;
; -7.457 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.199      ;
; -7.457 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.199      ;
; -7.457 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.199      ;
; -7.455 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.745     ; 3.195      ;
; -7.454 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.200      ;
; -7.454 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.200      ;
; -7.454 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.200      ;
; -7.454 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.200      ;
; -7.430 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.174      ;
; -7.430 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.174      ;
; -7.430 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.174      ;
; -7.430 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.174      ;
; -7.430 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.741     ; 3.174      ;
; -7.422 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.435      ;
; -7.422 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.435      ;
; -7.422 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.435      ;
; -7.422 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.435      ;
; -7.417 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.062     ; 3.340      ;
; -7.417 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.062     ; 3.340      ;
; -7.417 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.062     ; 3.340      ;
; -7.417 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.062     ; 3.340      ;
; -7.408 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.421      ;
; -7.406 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.980     ; 3.411      ;
; -7.362 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r20[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.753     ; 3.094      ;
; -7.346 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.752     ; 3.079      ;
; -7.346 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.752     ; 3.079      ;
; -7.346 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.752     ; 3.079      ;
; -7.316 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.972     ; 3.329      ;
; -7.315 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.057      ;
; -7.315 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.057      ;
; -7.315 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.057      ;
; -7.315 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.743     ; 3.057      ;
; -7.314 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.740     ; 3.059      ;
; -7.313 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.067     ; 3.231      ;
; -7.312 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.058      ;
; -7.312 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.058      ;
; -7.312 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.739     ; 3.058      ;
; -7.311 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.835     ; 2.961      ;
; -7.308 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 3.038      ;
; -7.308 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 3.038      ;
; -7.308 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 3.038      ;
; -7.301 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r23[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.748     ; 3.038      ;
; -7.282 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r3[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.748     ; 3.019      ;
; -7.275 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 3.013      ;
; -7.275 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 3.013      ;
; -7.275 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 3.013      ;
; -7.267 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.967     ; 3.285      ;
; -7.265 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.975     ; 3.275      ;
; -7.264 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.062     ; 3.187      ;
; -7.263 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.836     ; 2.912      ;
; -7.263 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.836     ; 2.912      ;
; -7.263 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.836     ; 2.912      ;
; -7.263 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.836     ; 2.912      ;
; -7.263 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.836     ; 2.912      ;
; -7.262 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.070     ; 3.177      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.261 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.747     ; 2.999      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
; -7.253 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.736     ; 3.002      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                            ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.230 ; decoder:inst1|Type[6] ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 3.005      ;
; -7.178 ; decoder:inst1|Type[6] ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.954      ;
; -7.141 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.917      ;
; -7.141 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.917      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.140 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.907      ;
; -7.137 ; decoder:inst1|Type[6] ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.912      ;
; -7.090 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.865      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.011 ; decoder:inst1|Type[6] ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.709     ; 2.787      ;
; -7.003 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.778      ;
; -6.979 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.754      ;
; -6.977 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.752      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.726     ; 3.723      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[15]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[14]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[13]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[12]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[11]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[7]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[6]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[5]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[4]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[3]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.964 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[2]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.710     ; 3.739      ;
; -6.958 ; decoder:inst1|Type[6] ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.938     ; 3.005      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.943 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.719      ;
; -6.906 ; decoder:inst1|Type[6] ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.954      ;
; -6.878 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.654      ;
; -6.878 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.654      ;
; -6.878 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.654      ;
; -6.878 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.654      ;
; -6.869 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.917      ;
; -6.869 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.917      ;
; -6.866 ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.710     ; 2.641      ;
; -6.865 ; decoder:inst1|Type[6] ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.938     ; 2.912      ;
; -6.865 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.632      ;
; -6.861 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.637      ;
; -6.861 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.637      ;
; -6.861 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.637      ;
; -6.861 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.637      ;
; -6.861 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.709     ; 3.637      ;
; -6.835 ; decoder:inst1|Type[6] ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.717     ; 2.603      ;
; -6.819 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.586      ;
; -6.818 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.938     ; 2.865      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.814 ; decoder:inst1|Type[6] ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.599      ;
; -6.811 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.578      ;
; -6.811 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.578      ;
; -6.811 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.578      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.773 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.718     ; 3.540      ;
; -6.749 ; decoder:inst1|Type[6] ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.534      ;
; -6.749 ; decoder:inst1|Type[6] ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.534      ;
; -6.749 ; decoder:inst1|Type[6] ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.534      ;
; -6.749 ; decoder:inst1|Type[6] ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.700     ; 2.534      ;
; -6.739 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.787      ;
; -6.739 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.787      ;
; -6.739 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.787      ;
; -6.739 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.937     ; 2.787      ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.507      ;
; -5.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.507      ;
; -5.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.507      ;
; -5.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.507      ;
; -5.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.507      ;
; -5.710 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.476      ;
; -5.703 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.469      ;
; -5.703 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.469      ;
; -5.686 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.452      ;
; -5.686 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.452      ;
; -5.686 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.452      ;
; -5.663 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.722     ; 1.426      ;
; -5.663 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.722     ; 1.426      ;
; -5.642 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.721     ; 1.406      ;
; -5.469 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.507      ;
; -5.469 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.507      ;
; -5.469 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.507      ;
; -5.469 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.507      ;
; -5.469 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.507      ;
; -5.460 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.226      ;
; -5.460 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.719     ; 1.226      ;
; -5.438 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.476      ;
; -5.431 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.469      ;
; -5.431 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.469      ;
; -5.414 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.452      ;
; -5.414 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.452      ;
; -5.414 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.452      ;
; -5.391 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.950     ; 1.426      ;
; -5.391 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.950     ; 1.426      ;
; -5.370 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.949     ; 1.406      ;
; -5.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.226      ;
; -5.188 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.947     ; 1.226      ;
; -3.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.670      ;
; -3.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.670      ;
; -3.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.670      ;
; -3.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.670      ;
; -3.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.670      ;
; -3.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.632      ;
; -3.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.632      ;
; -3.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.627      ;
; -3.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.603      ;
; -3.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.603      ;
; -3.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.603      ;
; -3.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 4.577      ;
; -3.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.293     ; 4.577      ;
; -3.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.292     ; 4.569      ;
; -3.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.377      ;
; -3.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.290     ; 4.377      ;
; -1.444 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 4.038      ;
; -1.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.930      ;
; -1.196 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.790      ;
; -1.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.784      ;
; -1.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.759      ;
; -1.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.680      ;
; -1.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.904      ; 3.642      ;
; -1.049 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.643      ;
; -1.032 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.626      ;
; -0.972 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.903      ; 3.563      ;
; -0.971 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.565      ;
; -0.943 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.537      ;
; -0.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 4.036      ;
; -0.907 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.903      ; 3.498      ;
; -0.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.930      ;
; -0.813 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.407      ;
; -0.740 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.334      ;
; -0.698 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.906      ; 3.292      ;
; -0.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.787      ;
; -0.684 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.778      ;
; -0.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.753      ;
; -0.586 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.680      ;
; -0.550 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.904      ; 3.642      ;
; -0.549 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.643      ;
; -0.532 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.626      ;
; -0.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.903      ; 3.557      ;
; -0.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.559      ;
; -0.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.531      ;
; -0.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.903      ; 3.492      ;
; -0.313 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.407      ;
; -0.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.328      ;
; -0.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.906      ; 3.286      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.631 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.885     ; 3.231      ;
; -5.569 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.792     ; 3.262      ;
; -5.490 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.790     ; 3.185      ;
; -5.359 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.113     ; 3.231      ;
; -5.297 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.020     ; 3.262      ;
; -5.223 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.556     ; 1.177      ;
; -5.218 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.018     ; 3.185      ;
; -5.177 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.554     ; 1.133      ;
; -5.158 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.555     ; 1.113      ;
; -5.134 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -4.557     ; 1.087      ;
; -4.951 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.784     ; 1.177      ;
; -4.905 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.782     ; 1.133      ;
; -4.886 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.783     ; 1.113      ;
; -4.862 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.785     ; 1.087      ;
; -3.956 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.039     ; 0.927      ;
; -3.827 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.973     ; 0.864      ;
; -3.746 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.852     ; 0.904      ;
; -3.739 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.848     ; 0.901      ;
; -3.738 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.846     ; 0.902      ;
; -3.726 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.852     ; 0.884      ;
; -3.715 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.849     ; 0.876      ;
; -3.695 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -4.038     ; 0.667      ;
; -3.642 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.975     ; 0.677      ;
; -3.641 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.974     ; 0.677      ;
; -3.636 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.972     ; 0.674      ;
; -3.632 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.976     ; 0.666      ;
; -3.631 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.972     ; 0.669      ;
; -3.627 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.976     ; 0.661      ;
; -3.621 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.977     ; 0.654      ;
; -3.609 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.973     ; 0.646      ;
; -3.606 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.977     ; 0.639      ;
; -3.514 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.851     ; 0.673      ;
; -3.493 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.847     ; 0.656      ;
; -3.476 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -3.851     ; 0.635      ;
; -0.785 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 1.916      ; 3.186      ;
; -0.354 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 1.916      ; 3.255      ;
; -0.123 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.329      ;
; -0.081 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.278      ;
; -0.018 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.224      ;
; -0.007 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.204      ;
; -0.004 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.201      ;
; 0.000  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.206      ;
; 0.001  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.196      ;
; 0.002  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.195      ;
; 0.006  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.200      ;
; 0.032  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.165      ;
; 0.058  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.197      ; 1.139      ;
; 0.061  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.145      ;
; 0.071  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.199      ; 1.128      ;
; 0.075  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.131      ;
; 0.110  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.715      ; 1.090      ;
; 0.110  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.206      ; 1.096      ;
; 0.119  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.205      ; 1.086      ;
; 0.379  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.054     ; 0.562      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.184      ; 8.806      ;
; -4.817 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.054      ; 8.603      ;
; -4.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.182      ; 8.778      ;
; -4.546 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.101      ; 8.806      ;
; -4.400 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.971      ; 8.603      ;
; -4.268 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.053      ; 8.004      ;
; -4.264 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.099      ; 8.778      ;
; -4.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.055      ; 7.944      ;
; -4.068 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.059      ; 7.871      ;
; -3.980 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.100      ; 7.814      ;
; -3.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.970      ; 8.004      ;
; -3.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.302      ; 5.979      ;
; -3.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.102      ; 7.619      ;
; -3.714 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.972      ; 7.944      ;
; -3.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.976      ; 7.871      ;
; -3.633 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 7.373      ;
; -3.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.017      ; 7.814      ;
; -3.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.104      ; 7.380      ;
; -3.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.214      ; 5.445      ;
; -3.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.212      ; 5.393      ;
; -3.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.219      ; 5.979      ;
; -3.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.019      ; 7.619      ;
; -3.256 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 7.099      ;
; -3.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.189      ; 7.316      ;
; -3.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.020      ; 7.373      ;
; -3.168 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.211      ; 6.306      ;
; -3.092 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.021      ; 7.380      ;
; -3.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.167      ; 9.163      ;
; -3.042 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.131      ; 5.445      ;
; -2.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.129      ; 5.393      ;
; -2.968 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.250      ; 9.163      ;
; -2.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.166      ; 9.007      ;
; -2.862 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.249      ; 9.007      ;
; -2.839 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.020      ; 7.099      ;
; -2.834 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.106      ; 7.316      ;
; -2.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.215      ; 8.994      ;
; -2.811 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.168      ; 8.950      ;
; -2.791 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.172      ; 8.920      ;
; -2.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.213      ; 8.911      ;
; -2.737 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.298      ; 8.994      ;
; -2.726 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.251      ; 8.948      ;
; -2.708 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.255      ; 8.920      ;
; -2.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.297      ; 8.866      ;
; -2.688 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.216      ; 8.754      ;
; -2.668 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.296      ; 8.911      ;
; -2.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.380      ; 8.866      ;
; -2.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.299      ; 8.748      ;
; -2.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.217      ; 8.761      ;
; -2.551 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.167      ; 9.163      ;
; -2.475 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.300      ; 8.755      ;
; -2.468 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.250      ; 9.163      ;
; -2.445 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.166      ; 9.007      ;
; -2.362 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.249      ; 9.007      ;
; -2.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.215      ; 8.994      ;
; -2.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.216      ; 8.480      ;
; -2.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.168      ; 8.948      ;
; -2.300 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.302      ; 8.691      ;
; -2.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.172      ; 8.920      ;
; -2.257 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 8.680      ;
; -2.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.213      ; 8.911      ;
; -2.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.298      ; 8.994      ;
; -2.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.251      ; 8.950      ;
; -2.222 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.299      ; 8.474      ;
; -2.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.385      ; 8.691      ;
; -2.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.255      ; 8.920      ;
; -2.197 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.297      ; 8.866      ;
; -2.182 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.216      ; 8.748      ;
; -2.174 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.378      ; 8.680      ;
; -2.168 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.296      ; 8.911      ;
; -2.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.327      ; 6.448      ;
; -2.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.380      ; 8.866      ;
; -2.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.299      ; 8.754      ;
; -2.090 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.407      ; 7.637      ;
; -2.085 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.325      ; 6.395      ;
; -2.073 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.415      ; 6.596      ;
; -2.058 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.217      ; 8.755      ;
; -2.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.410      ; 6.448      ;
; -2.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.610      ; 5.910      ;
; -2.002 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.395      ;
; -1.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.498      ; 6.590      ;
; -1.981 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.300      ; 8.761      ;
; -1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.724      ; 5.804      ;
; -1.805 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.216      ; 8.474      ;
; -1.800 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.302      ; 8.691      ;
; -1.757 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.295      ; 8.680      ;
; -1.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.299      ; 8.480      ;
; -1.717 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.385      ; 8.691      ;
; -1.674 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.378      ; 8.680      ;
; -1.636 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.327      ; 6.448      ;
; -1.590 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.407      ; 7.637      ;
; -1.585 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.325      ; 6.395      ;
; -1.567 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.415      ; 6.590      ;
; -1.553 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.410      ; 6.448      ;
; -1.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.408      ; 6.395      ;
; -1.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.498      ; 6.596      ;
; -1.142 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.210      ; 4.258      ;
; -0.758 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.417      ; 4.102      ;
; -0.755 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.404      ; 4.086      ;
; -0.745 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.404      ; 4.076      ;
; -0.739 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.396      ; 4.062      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.897 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.959      ; 3.478      ;
; -1.214 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.959      ; 3.295      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                 ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.672 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.166      ; 2.838      ;
; -1.669 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.862      ;
; -1.647 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.840      ;
; -1.620 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.186      ; 4.306      ;
; -1.524 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.717      ;
; -1.515 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.707      ;
; -1.512 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.125      ; 2.637      ;
; -1.470 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.662      ;
; -1.434 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.627      ;
; -1.420 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.612      ;
; -1.405 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.597      ;
; -1.337 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.098      ; 2.435      ;
; -1.319 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.125      ; 2.444      ;
; -1.314 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.124      ; 2.438      ;
; -1.301 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.125      ; 2.426      ;
; -1.300 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.124      ; 2.424      ;
; -1.291 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.118      ; 3.909      ;
; -1.265 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.186      ; 3.951      ;
; -1.211 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.124      ; 2.335      ;
; -1.178 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.125      ; 2.303      ;
; -1.119 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.118      ; 3.737      ;
; -1.118 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.124      ; 2.242      ;
; -0.941 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.186      ; 4.127      ;
; -0.649 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.118      ; 3.767      ;
; -0.625 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.186      ; 3.811      ;
; -0.459 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.118      ; 3.577      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.181      ; 4.705      ;
; -1.634 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.995      ; 5.564      ;
; -1.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.243      ; 4.868      ;
; -1.576 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.177      ; 4.804      ;
; -1.554 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.179      ; 4.828      ;
; -1.523 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.181      ; 4.861      ;
; -1.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.051      ; 4.789      ;
; -1.419 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.056      ; 4.840      ;
; -1.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.904      ; 5.695      ;
; -1.406 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.767      ; 5.564      ;
; -1.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.053      ; 5.020      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.181      ; 4.712      ;
; -1.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.695      ;
; -1.154 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.995      ; 5.564      ;
; -1.096 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.177      ; 4.804      ;
; -1.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.243      ; 4.875      ;
; -1.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.179      ; 4.835      ;
; -1.038 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.181      ; 4.866      ;
; -0.978 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.051      ; 4.796      ;
; -0.939 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.056      ; 4.840      ;
; -0.932 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.904      ; 5.695      ;
; -0.926 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.767      ; 5.564      ;
; -0.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.053      ; 5.027      ;
; -0.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.676      ; 5.695      ;
; 0.219  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.934      ; 5.356      ;
; 0.278  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.900      ; 7.381      ;
; 0.358  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.598      ;
; 0.404  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.644      ;
; 0.411  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.643      ;
; 0.445  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.936      ; 5.584      ;
; 0.447  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.706      ; 5.356      ;
; 0.449  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.689      ;
; 0.479  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.711      ;
; 0.483  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.705      ; 3.718      ;
; 0.489  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.721      ;
; 0.500  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.740      ;
; 0.506  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.672      ; 7.381      ;
; 0.506  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.738      ;
; 0.509  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.749      ;
; 0.511  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.751      ;
; 0.517  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.749      ;
; 0.546  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.786      ;
; 0.549  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.781      ;
; 0.567  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 3.807      ;
; 0.579  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.987      ; 7.769      ;
; 0.579  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.722      ; 3.831      ;
; 0.616  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.782      ; 5.428      ;
; 0.627  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.702      ; 3.859      ;
; 0.629  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.854      ; 7.686      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.029      ; 5.890      ;
; 0.659  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.851      ; 7.713      ;
; 0.673  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.708      ; 5.584      ;
; 0.699  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.934      ; 5.356      ;
; 0.703  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.736      ; 5.469      ;
; 0.749  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.786      ; 5.565      ;
; 0.752  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.739      ; 5.521      ;
; 0.758  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.900      ; 7.381      ;
; 0.759  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.733      ; 5.522      ;
; 0.807  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.759      ; 7.769      ;
; 0.816  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.911      ; 3.757      ;
; 0.857  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.626      ; 7.686      ;
; 0.858  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.638      ; 6.699      ;
; 0.886  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.801      ; 5.890      ;
; 0.887  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.623      ; 7.713      ;
; 0.925  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.936      ; 5.584      ;
; 0.927  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.706      ; 5.356      ;
; 0.928  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.786      ; 5.744      ;
; 0.928  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.784      ; 5.742      ;
; 0.949  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.857      ; 8.009      ;
; 0.986  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.672      ; 7.381      ;
; 0.989  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.518      ; 4.037      ;
; 1.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.877      ; 5.918      ;
; 1.023  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.904      ; 8.130      ;
; 1.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.989      ; 8.221      ;
; 1.054  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.905      ; 8.162      ;
; 1.059  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.987      ; 7.769      ;
; 1.074  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.787      ; 5.891      ;
; 1.109  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.854      ; 7.686      ;
; 1.126  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.853      ; 8.182      ;
; 1.138  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.029      ; 5.890      ;
; 1.139  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.851      ; 7.713      ;
; 1.153  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.708      ; 5.584      ;
; 1.184  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.629      ; 8.016      ;
; 1.187  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.735      ; 5.952      ;
; 1.196  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.902      ; 8.301      ;
; 1.225  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.816      ; 4.071      ;
; 1.251  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 8.130      ;
; 1.257  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.761      ; 8.221      ;
; 1.285  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.818      ; 4.133      ;
; 1.287  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.759      ; 7.769      ;
; 1.289  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.677      ; 8.169      ;
; 1.337  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.626      ; 7.686      ;
; 1.338  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.638      ; 6.699      ;
; 1.344  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.554      ; 5.428      ;
; 1.354  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.625      ; 8.182      ;
; 1.358  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.520      ; 4.408      ;
; 1.366  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.801      ; 5.890      ;
; 1.367  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.623      ; 7.713      ;
; 1.414  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.059      ; 5.503      ;
; 1.431  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.508      ; 5.469      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                    ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.209 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.183      ; 2.974      ;
; -0.204 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.323      ; 3.119      ;
; -0.144 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.324      ; 3.180      ;
; 0.127  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.065      ; 3.192      ;
; 0.138  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.081      ; 3.219      ;
; 0.264  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.183      ; 2.967      ;
; 0.292  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.323      ; 3.135      ;
; 0.299  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.201      ; 1.500      ;
; 0.326  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.324      ; 3.170      ;
; 0.339  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.074      ; 3.413      ;
; 0.359  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.063      ; 3.422      ;
; 0.464  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.073      ; 3.537      ;
; 0.468  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.066      ; 3.534      ;
; 0.476  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.064      ; 3.540      ;
; 0.521  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.074      ; 3.595      ;
; 0.573  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.082      ; 3.655      ;
; 0.592  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.065      ; 3.177      ;
; 0.593  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.081      ; 3.194      ;
; 0.595  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.063      ; 3.658      ;
; 0.597  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.063      ; 3.660      ;
; 0.689  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.079      ; 3.768      ;
; 0.697  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.063      ; 3.760      ;
; 0.801  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.201      ; 1.522      ;
; 0.805  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.063      ; 3.388      ;
; 0.808  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.074      ; 3.402      ;
; 0.912  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.073      ; 3.505      ;
; 0.921  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.064      ; 3.505      ;
; 0.927  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.066      ; 3.513      ;
; 0.985  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.074      ; 3.579      ;
; 1.039  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.082      ; 3.641      ;
; 1.046  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.063      ; 3.629      ;
; 1.054  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.063      ; 3.637      ;
; 1.172  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.079      ; 3.771      ;
; 1.182  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.063      ; 3.765      ;
; 1.383  ; constant_reg:inst6|k_out[10]     ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.419      ; 2.832      ;
; 1.498  ; constant_reg:inst6|k_out[12]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.175      ; 2.703      ;
; 1.525  ; constant_reg:inst6|k_out[2]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.277      ; 2.832      ;
; 1.600  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.047      ;
; 1.611  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.058      ;
; 1.619  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.277      ; 2.926      ;
; 1.628  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.277      ; 2.935      ;
; 1.687  ; carry_block:inst8|cy             ; ALU:inst5|z[2]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.267      ; 2.984      ;
; 1.751  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 2.949      ;
; 1.775  ; super_register_bank:inst2|r0[10] ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.391      ; 3.196      ;
; 1.789  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 2.976      ;
; 1.808  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.255      ;
; 1.811  ; carry_block:inst8|cy             ; ALU:inst5|z[4]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.408      ; 3.249      ;
; 1.827  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.274      ;
; 1.889  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.336      ;
; 1.900  ; carry_block:inst8|cy             ; ALU:inst5|z[10]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.407      ; 3.337      ;
; 1.903  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.090      ;
; 1.930  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.418      ; 3.378      ;
; 1.934  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.167      ; 3.131      ;
; 1.949  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.136      ;
; 1.984  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.182      ;
; 1.984  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.431      ;
; 1.993  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.417      ; 3.440      ;
; 1.997  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.391      ; 3.418      ;
; 2.025  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.418      ; 3.473      ;
; 2.026  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.213      ;
; 2.034  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.418      ; 3.482      ;
; 2.070  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.421      ; 3.521      ;
; 2.071  ; carry_block:inst8|cy             ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.147      ; 3.248      ;
; 2.080  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.176      ; 3.286      ;
; 2.085  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.175      ; 3.290      ;
; 2.092  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.279      ;
; 2.146  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.333      ;
; 2.165  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.363      ;
; 2.170  ; carry_block:inst8|cy             ; ALU:inst5|z[12]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.165      ; 3.365      ;
; 2.181  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.175      ; 3.386      ;
; 2.188  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.375      ;
; 2.189  ; carry_block:inst8|cy             ; ALU:inst5|z[9]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.158      ; 3.377      ;
; 2.191  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.420      ; 3.641      ;
; 2.192  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.390      ;
; 2.192  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.175      ; 3.397      ;
; 2.196  ; carry_block:inst8|cy             ; ALU:inst5|z[3]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.158      ; 3.384      ;
; 2.200  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.387      ;
; 2.205  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.391      ; 3.626      ;
; 2.206  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.404      ;
; 2.227  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.420      ; 3.677      ;
; 2.241  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.428      ;
; 2.250  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.437      ;
; 2.258  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.456      ;
; 2.259  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.159      ; 3.448      ;
; 2.266  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.453      ;
; 2.279  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.466      ;
; 2.283  ; super_register_bank:inst2|r0[2]  ; ALU:inst5|z[2]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.251      ; 3.564      ;
; 2.292  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.167      ; 3.489      ;
; 2.300  ; carry_block:inst8|cy             ; ALU:inst5|z[8]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.487      ;
; 2.302  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[8]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.141      ; 3.473      ;
; 2.311  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.167      ; 3.508      ;
; 2.326  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[7]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.131      ; 3.487      ;
; 2.329  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.157      ; 3.516      ;
; 2.339  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.391      ; 3.760      ;
; 2.348  ; carry_block:inst8|cy             ; ALU:inst5|z[7]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.147      ; 3.525      ;
; 2.354  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.552      ;
; 2.357  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.142      ; 3.529      ;
; 2.361  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.173      ; 3.564      ;
; 2.364  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.142      ; 3.536      ;
; 2.366  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.168      ; 3.564      ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.313 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.054      ; 0.511      ;
; 0.455 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.361      ; 1.025      ;
; 0.468 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.855      ; 0.997      ;
; 0.483 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.054      ;
; 0.497 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.068      ;
; 0.510 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.081      ;
; 0.511 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.356      ; 1.076      ;
; 0.521 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.083      ;
; 0.556 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.118      ;
; 0.585 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.156      ;
; 0.586 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.157      ;
; 0.587 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.149      ;
; 0.591 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.153      ;
; 0.591 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.153      ;
; 0.592 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.154      ;
; 0.603 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.174      ;
; 0.661 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.353      ; 1.223      ;
; 0.685 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.362      ; 1.256      ;
; 0.814 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 1.990      ; 2.978      ;
; 1.368 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 1.990      ; 3.032      ;
; 3.930 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.520     ; 0.609      ;
; 3.946 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.517     ; 0.628      ;
; 3.963 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.520     ; 0.642      ;
; 4.051 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.640     ; 0.610      ;
; 4.055 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.635     ; 0.619      ;
; 4.067 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.640     ; 0.626      ;
; 4.072 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.639     ; 0.632      ;
; 4.077 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.635     ; 0.641      ;
; 4.078 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.638     ; 0.639      ;
; 4.078 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.639     ; 0.638      ;
; 4.081 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.634     ; 0.646      ;
; 4.086 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.637     ; 0.648      ;
; 4.135 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.695     ; 0.639      ;
; 4.143 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.518     ; 0.824      ;
; 4.156 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.521     ; 0.834      ;
; 4.172 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.517     ; 0.854      ;
; 4.181 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.521     ; 0.859      ;
; 4.182 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.516     ; 0.865      ;
; 4.251 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.636     ; 0.814      ;
; 4.387 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -3.696     ; 0.890      ;
; 4.755 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.012     ; 0.942      ;
; 4.788 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.010     ; 0.977      ;
; 4.824 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.009     ; 1.014      ;
; 4.851 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -4.011     ; 1.039      ;
; 5.135 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.335     ; 2.974      ;
; 5.186 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.337     ; 3.023      ;
; 5.220 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.425     ; 2.969      ;
; 5.338 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.095     ; 0.942      ;
; 5.371 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.093     ; 0.977      ;
; 5.407 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.092     ; 1.014      ;
; 5.434 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -4.094     ; 1.039      ;
; 5.718 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.418     ; 2.974      ;
; 5.769 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.420     ; 3.023      ;
; 5.803 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.508     ; 2.969      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pc'                                                                                              ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 0.958      ;
; 0.463 ; fetch:inst4|PC[10]~1 ; fetch:inst4|PC[4]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 0.034      ; 0.681      ;
; 0.476 ; fetch:inst4|PC[10]~1 ; fetch:inst4|PC[5]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 0.034      ; 0.694      ;
; 0.503 ; fetch:inst4|tos[8]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.068      ; 0.715      ;
; 0.510 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[15]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[13]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[11]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[19]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; fetch:inst4|tos[31]  ; fetch:inst4|tos[31]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[21]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[7]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[2]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[4]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; fetch:inst4|tos[1]   ; fetch:inst4|tos[1]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.068      ; 0.728      ;
; 0.516 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; fetch:inst4|tos[30]  ; fetch:inst4|tos[30]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.047      ;
; 0.518 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.716      ;
; 0.533 ; fetch:inst4|tos[0]   ; fetch:inst4|tos[0]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.068      ; 0.745      ;
; 0.537 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.066      ;
; 0.560 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.089      ;
; 0.626 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.155      ;
; 0.631 ; fetch:inst4|tos[14]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.830      ;
; 0.632 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.161      ;
; 0.634 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[6]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.833      ;
; 0.635 ; fetch:inst4|tos[10]  ; fetch:inst4|tos[10]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.834      ;
; 0.639 ; fetch:inst4|tos[20]  ; fetch:inst4|tos[20]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.837      ;
; 0.640 ; fetch:inst4|tos[27]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.838      ;
; 0.645 ; fetch:inst4|tos[12]  ; fetch:inst4|tos[12]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.844      ;
; 0.647 ; fetch:inst4|tos[18]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.845      ;
; 0.648 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[3]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.847      ;
; 0.648 ; fetch:inst4|tos[24]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.846      ;
; 0.649 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.848      ;
; 0.649 ; fetch:inst4|tos[6]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.178      ;
; 0.660 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.189      ;
; 0.678 ; fetch:inst4|tos[17]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.876      ;
; 0.698 ; clk_pc               ; fetch:inst4|stack~37        ; clk_pc       ; clk_pc      ; 0.000        ; 2.334      ; 3.176      ;
; 0.701 ; clk_pc               ; fetch:inst4|stack~40        ; clk_pc       ; clk_pc      ; 0.000        ; 2.334      ; 3.179      ;
; 0.701 ; clk_pc               ; fetch:inst4|stack~7         ; clk_pc       ; clk_pc      ; 0.000        ; 2.313      ; 3.158      ;
; 0.705 ; clk_pc               ; fetch:inst4|stack~9         ; clk_pc       ; clk_pc      ; 0.000        ; 2.313      ; 3.162      ;
; 0.721 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.250      ;
; 0.724 ; clk_pc               ; fetch:inst4|stack~39        ; clk_pc       ; clk_pc      ; 0.000        ; 2.334      ; 3.202      ;
; 0.745 ; fetch:inst4|tos[5]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.274      ;
; 0.746 ; clk_pc               ; fetch:inst4|stack~5         ; clk_pc       ; clk_pc      ; 0.000        ; 2.313      ; 3.203      ;
; 0.749 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.060      ; 0.953      ;
; 0.752 ; fetch:inst4|tos[8]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.068      ; 0.964      ;
; 0.754 ; clk_pc               ; fetch:inst4|stack~38        ; clk_pc       ; clk_pc      ; 0.000        ; 2.334      ; 3.232      ;
; 0.754 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[8]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.284      ;
; 0.755 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[12]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[20]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.955      ;
; 0.761 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[3]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; fetch:inst4|tos[0]   ; fetch:inst4|tos[1]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.068      ; 0.978      ;
; 0.766 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[29]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; fetch:inst4|tos[30]  ; fetch:inst4|tos[31]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.965      ;
; 0.770 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[4]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[6]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.969      ;
; 0.773 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[30]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 0.972      ;
; 0.826 ; clk_pc               ; fetch:inst4|stack~36        ; clk_pc       ; clk_pc      ; 0.000        ; 2.334      ; 3.304      ;
; 0.826 ; clk_pc               ; fetch:inst4|stack~3         ; clk_pc       ; clk_pc      ; 0.000        ; 2.313      ; 3.283      ;
; 0.837 ; fetch:inst4|tos[3]   ; fetch:inst4|tos[9]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.385      ; 1.366      ;
; 0.838 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[17]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.060      ; 1.042      ;
; 0.843 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[15]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; fetch:inst4|tos[29]  ; fetch:inst4|tos[29]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.041      ;
; 0.844 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[13]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; fetch:inst4|tos[15]  ; fetch:inst4|tos[18]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.060      ; 1.049      ;
; 0.845 ; fetch:inst4|tos[13]  ; fetch:inst4|tos[16]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.060      ; 1.049      ;
; 0.845 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[21]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[23]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.044      ;
; 0.850 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[27]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.048      ;
; 0.851 ; fetch:inst4|tos[11]  ; fetch:inst4|tos[14]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; fetch:inst4|tos[19]  ; fetch:inst4|tos[22]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.050      ;
; 0.853 ; fetch:inst4|tos[21]  ; fetch:inst4|tos[24]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; fetch:inst4|tos[7]   ; fetch:inst4|tos[10]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; fetch:inst4|tos[23]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; fetch:inst4|tos[25]  ; fetch:inst4|tos[28]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[5]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.058      ;
; 0.859 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[25]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.057      ;
; 0.860 ; fetch:inst4|tos[4]   ; fetch:inst4|tos[7]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.059      ;
; 0.860 ; fetch:inst4|tos[16]  ; fetch:inst4|tos[19]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; fetch:inst4|tos[28]  ; fetch:inst4|tos[31]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; fetch:inst4|tos[26]  ; fetch:inst4|tos[29]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.061      ;
; 0.866 ; clk_pc               ; fetch:inst4|stack~6         ; clk_pc       ; clk_pc      ; 0.000        ; 2.313      ; 3.323      ;
; 0.866 ; fetch:inst4|tos[2]   ; fetch:inst4|tos[6]          ; clk_pc       ; clk_pc      ; 0.000        ; 0.055      ; 1.065      ;
; 0.866 ; fetch:inst4|tos[22]  ; fetch:inst4|tos[26]         ; clk_pc       ; clk_pc      ; 0.000        ; 0.054      ; 1.064      ;
+-------+----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                 ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.708 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.196      ; 3.113      ;
; 0.945 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.266      ; 3.420      ;
; 1.032 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.196      ; 3.437      ;
; 1.122 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.266      ; 3.597      ;
; 1.382 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.237      ; 1.828      ;
; 1.398 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.196      ; 3.303      ;
; 1.573 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.058      ;
; 1.602 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.088      ;
; 1.607 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.266      ; 3.582      ;
; 1.632 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.307      ; 2.148      ;
; 1.632 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.196      ; 3.537      ;
; 1.653 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.138      ;
; 1.744 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.266      ; 3.719      ;
; 1.746 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.232      ;
; 1.750 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.236      ;
; 1.753 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.239      ;
; 1.802 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.276      ; 2.287      ;
; 1.826 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.382      ;
; 1.834 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.389      ;
; 1.924 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.479      ;
; 1.928 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.277      ; 2.414      ;
; 1.939 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.495      ;
; 1.945 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.501      ;
; 1.963 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.518      ;
; 2.045 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.601      ;
; 2.098 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.654      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.142      ;
; 0.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.184      ;
; 0.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.244      ;
; 0.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.977      ; 3.337      ;
; 1.005 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.362      ;
; 1.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.386      ;
; 1.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.977      ; 3.405      ;
; 1.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.460      ;
; 1.121 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.978      ; 3.476      ;
; 1.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.490      ;
; 1.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.495      ;
; 1.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.572      ;
; 1.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.602      ;
; 1.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.630      ;
; 1.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.149      ;
; 1.334 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.191      ;
; 1.382 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.739      ;
; 1.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.244      ;
; 1.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.977      ; 3.344      ;
; 1.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.980      ; 3.869      ;
; 1.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.369      ;
; 1.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.393      ;
; 1.558 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.977      ; 3.412      ;
; 1.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.460      ;
; 1.621 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.978      ; 3.476      ;
; 1.633 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.490      ;
; 1.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.495      ;
; 1.722 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.579      ;
; 1.752 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.609      ;
; 1.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.633      ;
; 1.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.739      ;
; 2.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.980      ; 3.871      ;
; 4.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.262      ;
; 4.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.262      ;
; 4.395 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.141     ; 4.438      ;
; 4.395 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.141     ; 4.438      ;
; 4.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.140     ; 4.449      ;
; 4.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.473      ;
; 4.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.473      ;
; 4.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.473      ;
; 4.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.510      ;
; 4.467 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.513      ;
; 4.467 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.513      ;
; 4.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.561      ;
; 4.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.561      ;
; 4.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.561      ;
; 4.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.561      ;
; 4.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.138     ; 4.561      ;
; 5.275 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.262      ;
; 5.275 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.262      ;
; 5.435 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.189     ; 1.420      ;
; 5.454 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.190     ; 1.438      ;
; 5.454 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.190     ; 1.438      ;
; 5.486 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.473      ;
; 5.486 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.473      ;
; 5.486 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.473      ;
; 5.497 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.484      ;
; 5.497 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.484      ;
; 5.523 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.510      ;
; 5.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.532      ;
; 5.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.532      ;
; 5.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.532      ;
; 5.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.532      ;
; 5.545 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -4.187     ; 1.532      ;
; 5.858 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.262      ;
; 5.858 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.262      ;
; 6.018 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.272     ; 1.420      ;
; 6.037 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.273     ; 1.438      ;
; 6.037 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.273     ; 1.438      ;
; 6.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.473      ;
; 6.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.473      ;
; 6.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.473      ;
; 6.080 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.484      ;
; 6.080 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.484      ;
; 6.106 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.510      ;
; 6.128 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.532      ;
; 6.128 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.532      ;
; 6.128 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.532      ;
; 6.128 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.532      ;
; 6.128 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -4.270     ; 1.532      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_reg'                                                                                                                   ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.812 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.933     ; 0.053      ;
; 1.117 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.345      ;
; 1.229 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.933     ; 0.470      ;
; 1.229 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.933     ; 0.470      ;
; 1.397 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.942     ; 0.629      ;
; 1.398 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.942     ; 0.630      ;
; 1.407 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.635      ;
; 1.417 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.952     ; 0.639      ;
; 1.429 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.659      ;
; 1.433 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 0.664      ;
; 1.439 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.956     ; 0.657      ;
; 1.444 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.672      ;
; 1.454 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.952     ; 0.676      ;
; 1.530 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 0.761      ;
; 1.531 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.760      ;
; 1.541 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.190     ; 0.525      ;
; 1.551 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 0.790      ;
; 1.558 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.952     ; 0.780      ;
; 1.565 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.793      ;
; 1.568 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.798      ;
; 1.570 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.959     ; 0.785      ;
; 1.570 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.800      ;
; 1.602 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.936     ; 0.840      ;
; 1.606 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.947     ; 0.833      ;
; 1.610 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.930     ; 0.854      ;
; 1.611 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.951     ; 0.834      ;
; 1.612 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.056     ; 0.730      ;
; 1.615 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.927     ; 0.862      ;
; 1.616 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.936     ; 0.854      ;
; 1.617 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 0.856      ;
; 1.625 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.955     ; 0.844      ;
; 1.625 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.853      ;
; 1.625 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.854      ;
; 1.633 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.957     ; 0.850      ;
; 1.633 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.958     ; 0.849      ;
; 1.641 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.869      ;
; 1.641 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.927     ; 0.888      ;
; 1.642 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r23[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.871      ;
; 1.644 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.947     ; 0.871      ;
; 1.645 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.939     ; 0.880      ;
; 1.646 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r3[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.939     ; 0.881      ;
; 1.656 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.886      ;
; 1.658 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.888      ;
; 1.662 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r13[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.892      ;
; 1.663 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.892      ;
; 1.673 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r0[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.933     ; 0.914      ;
; 1.673 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.942     ; 0.905      ;
; 1.677 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 0.916      ;
; 1.678 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 0.917      ;
; 1.684 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r26[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.955     ; 0.903      ;
; 1.688 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.955     ; 0.907      ;
; 1.690 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.920      ;
; 1.691 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.950     ; 0.915      ;
; 1.696 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.957     ; 0.913      ;
; 1.698 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.927      ;
; 1.698 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 0.927      ;
; 1.698 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 0.929      ;
; 1.699 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.953     ; 0.920      ;
; 1.699 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 0.930      ;
; 1.713 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.959     ; 0.928      ;
; 1.715 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.948     ; 0.941      ;
; 1.719 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.949      ;
; 1.720 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 0.951      ;
; 1.721 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.955     ; 0.940      ;
; 1.722 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.952     ; 0.944      ;
; 1.723 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.949     ; 0.948      ;
; 1.723 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r11[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.941     ; 0.956      ;
; 1.724 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 0.952      ;
; 1.727 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.944     ; 0.957      ;
; 1.727 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.957     ; 0.944      ;
; 1.728 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.948     ; 0.954      ;
; 1.731 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.959     ; 0.946      ;
; 1.731 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.937     ; 0.968      ;
; 1.740 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.950     ; 0.964      ;
; 1.747 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.948     ; 0.973      ;
; 1.754 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.948     ; 0.980      ;
; 1.757 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.948     ; 0.983      ;
; 1.764 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.930     ; 1.008      ;
; 1.767 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.938     ; 1.003      ;
; 1.771 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.938     ; 1.007      ;
; 1.777 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.936     ; 1.015      ;
; 1.779 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.937     ; 1.016      ;
; 1.780 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 1.019      ;
; 1.781 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.956     ; 0.999      ;
; 1.781 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 1.010      ;
; 1.786 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 1.014      ;
; 1.795 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.935     ; 1.034      ;
; 1.795 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.943     ; 1.026      ;
; 1.796 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.947     ; 1.023      ;
; 1.796 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.961     ; 1.009      ;
; 1.798 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 1.027      ;
; 1.798 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.188     ; 0.784      ;
; 1.799 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.955     ; 1.018      ;
; 1.800 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.927     ; 1.047      ;
; 1.801 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.187     ; 0.788      ;
; 1.813 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r17[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.946     ; 1.041      ;
; 1.814 ; ALU:inst5|z[11] ; super_register_bank:inst2|r16[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.945     ; 1.043      ;
; 1.816 ; ALU:inst5|z[14] ; super_register_bank:inst2|r26[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.961     ; 1.029      ;
; 1.816 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.056     ; 0.934      ;
; 1.821 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r25[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.193     ; 0.802      ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.122 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 2.020      ; 3.182      ;
; 1.804 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 2.020      ; 3.364      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_k'                                                                                 ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.067 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.314      ;
; 0.072 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 1.904      ; 2.307      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 1.903      ; 2.297      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 1.903      ; 2.297      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.300      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.300      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.300      ;
; 0.081 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.300      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.082 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 1.906      ; 2.299      ;
; 0.686 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.195      ;
; 0.687 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 1.904      ; 2.192      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 1.903      ; 2.183      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 1.903      ; 2.183      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
; 0.695 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 1.906      ; 2.186      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_pc'                                                                                ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.076 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.920      ; 2.319      ;
; 0.076 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.920      ; 2.319      ;
; 0.076 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.920      ; 2.319      ;
; 0.076 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.076 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.920      ; 2.319      ;
; 0.076 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.919      ; 2.318      ;
; 0.695 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.920      ; 2.200      ;
; 0.695 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.920      ; 2.200      ;
; 0.695 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.920      ; 2.200      ;
; 0.695 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
; 0.695 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.920      ; 2.200      ;
; 0.695 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.919      ; 2.199      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_reg'                                                                                    ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.086 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r7[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r7[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r7[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r7[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r7[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[10] ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[12] ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r2[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.929      ; 2.318      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r15[14] ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.086 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.313      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r17[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[7]   ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r14[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r10[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r17[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r16[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[10] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[10] ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[11] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[11] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r16[11] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[11] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r17[11] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[11] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[12] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r14[12] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r10[12] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[12] ; nRST         ; clk_reg     ; 0.500        ; 1.924      ; 2.312      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[12]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[12] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[12] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[13] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[13]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r16[13] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[13] ; nRST         ; clk_reg     ; 0.500        ; 1.920      ; 2.308      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r14[14] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r10[14] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[14] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r3[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r11[14] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[14]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r19[14] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r18[14] ; nRST         ; clk_reg     ; 0.500        ; 1.921      ; 2.309      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r4[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r12[15] ; nRST         ; clk_reg     ; 0.500        ; 1.927      ; 2.315      ;
; 0.087 ; nRST      ; super_register_bank:inst2|r7[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.926      ; 2.314      ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_reg'                                                                                                   ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.117 ; nRST      ; super_register_bank:inst2|r14[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.070      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r18[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.007      ; 2.074      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r1[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.007      ; 2.074      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r18[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r12[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.010      ; 2.077      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r1[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r12[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.010      ; 2.077      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r18[7]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r1[8]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[8]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[8]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[9]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[10]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[10]              ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.070      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[11]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r1[12]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[12]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[12]              ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[13]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; clk_reg     ; 0.000        ; 2.009      ; 2.076      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r1[14]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[14]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r16[14]              ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.071      ;
; -0.117 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; clk_reg     ; 0.000        ; 2.009      ; 2.076      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r5[15]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.073      ;
; -0.117 ; nRST      ; super_register_bank:inst2|r14[15]              ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.080      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r6[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; clk_reg     ; 0.000        ; 2.008      ; 2.076      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.008      ; 2.076      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r18[0]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r6[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r18[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r1[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.074      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.074      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.008      ; 2.076      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r12[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.008      ; 2.076      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r8[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.009      ; 2.077      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.007      ; 2.075      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r6[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r18[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r1[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.074      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.006      ; 2.074      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r6[5]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.013      ; 2.081      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r9[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.002      ; 2.070      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; clk_reg     ; 0.000        ; 2.007      ; 2.075      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.007      ; 2.075      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r17[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.005      ; 2.073      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r19[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.003      ; 2.071      ;
; -0.116 ; nRST      ; super_register_bank:inst2|r18[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.004      ; 2.072      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.993      ; 2.089      ;
; -0.088 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.993      ; 2.089      ;
; -0.088 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.993      ; 2.089      ;
; -0.088 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.993      ; 2.089      ;
; -0.088 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; -0.088 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.994      ; 2.090      ;
; 0.540  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.993      ; 2.217      ;
; 0.540  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.993      ; 2.217      ;
; 0.540  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.993      ; 2.217      ;
; 0.540  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.993      ; 2.217      ;
; 0.540  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
; 0.540  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.994      ; 2.218      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_k'                                                                                   ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.087 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 1.977      ; 2.074      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 1.977      ; 2.074      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.087 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.077      ;
; -0.079 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 1.978      ; 2.083      ;
; -0.078 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 1.980      ; 2.086      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.535  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.199      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 1.977      ; 2.197      ;
; 0.536  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 1.977      ; 2.197      ;
; 0.545  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 1.978      ; 2.207      ;
; 0.549  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 1.980      ; 2.213      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -6.752 ; -98.971       ;
; clk_reg                                                                                                  ; -4.706 ; -1889.743     ;
; clk_pc                                                                                                   ; -4.366 ; -360.267      ;
; clk_k                                                                                                    ; -3.395 ; -53.450       ;
; clk_ram                                                                                                  ; -3.369 ; -19.400       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.105 ; -39.447       ;
; nRST                                                                                                     ; -1.204 ; -1.204        ;
; clk_rom                                                                                                  ; -1.126 ; -2.037        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.255 ; -11.495       ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.258 ; -0.832        ;
; clk_ram                                                                                                  ; 0.187  ; 0.000         ;
; clk_k                                                                                                    ; 0.192  ; 0.000         ;
; clk_pc                                                                                                   ; 0.242  ; 0.000         ;
; clk_rom                                                                                                  ; 0.492  ; 0.000         ;
; clk_reg                                                                                                  ; 0.529  ; 0.000         ;
; nRST                                                                                                     ; 0.801  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_k   ; -0.100 ; -1.476             ;
; clk_pc  ; -0.092 ; -1.012             ;
; clk_reg ; -0.085 ; -35.680            ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.097 ; -41.620           ;
; clk_pc  ; -0.076 ; -0.832            ;
; clk_k   ; -0.074 ; -1.160            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -494.074      ;
; clk_pc                                                                                                   ; -3.000 ; -95.465       ;
; clk_k                                                                                                    ; -3.000 ; -19.878       ;
; clk_ram                                                                                                  ; -3.000 ; -13.017       ;
; clk_rom                                                                                                  ; -3.000 ; -5.183        ;
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.028 ; -0.028        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.335  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -6.752 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.438     ; 3.415      ;
; -6.638 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.436     ; 3.303      ;
; -6.433 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.235     ; 3.425      ;
; -6.352 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.237     ; 3.342      ;
; -6.269 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.231     ; 3.386      ;
; -6.205 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.391     ; 3.415      ;
; -6.155 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.229     ; 3.274      ;
; -6.130 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.236     ; 3.973      ;
; -6.091 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.389     ; 3.303      ;
; -6.078 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.226     ; 3.931      ;
; -6.016 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.234     ; 3.861      ;
; -5.980 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.282     ; 3.425      ;
; -5.964 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.224     ; 3.819      ;
; -5.961 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.235     ; 3.703      ;
; -5.899 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.284     ; 3.342      ;
; -5.874 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.238     ; 3.721      ;
; -5.847 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.233     ; 3.591      ;
; -5.816 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.278     ; 3.386      ;
; -5.811 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.228     ; 3.660      ;
; -5.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 0.716      ; 6.712      ;
; -5.762 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.233     ; 3.671      ;
; -5.760 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.236     ; 3.609      ;
; -5.754 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.232     ; 3.514      ;
; -5.702 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.276     ; 3.274      ;
; -5.699 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.230     ; 3.461      ;
; -5.697 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.226     ; 3.548      ;
; -5.677 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.283     ; 3.973      ;
; -5.639 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.237     ; 3.492      ;
; -5.626 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.234     ; 3.482      ;
; -5.625 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.273     ; 3.931      ;
; -5.611 ; super_register_bank:inst2|r21[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 5.166      ;
; -5.600 ; super_register_bank:inst2|r0[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.537     ; 5.154      ;
; -5.598 ; super_register_bank:inst2|r6[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 5.142      ;
; -5.589 ; super_register_bank:inst2|r9[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.533     ; 5.147      ;
; -5.579 ; super_register_bank:inst2|r8[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 5.134      ;
; -5.578 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.235     ; 3.433      ;
; -5.575 ; super_register_bank:inst2|r25[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.532     ; 5.134      ;
; -5.574 ; super_register_bank:inst2|r22[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.532     ; 5.133      ;
; -5.563 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.281     ; 3.861      ;
; -5.562 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.232     ; 3.420      ;
; -5.560 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.226     ; 3.411      ;
; -5.559 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.235     ; 3.466      ;
; -5.546 ; super_register_bank:inst2|r0[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 5.096      ;
; -5.529 ; super_register_bank:inst2|r0[10]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 5.079      ;
; -5.518 ; super_register_bank:inst2|r9[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.533     ; 5.076      ;
; -5.511 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.271     ; 3.819      ;
; -5.508 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.282     ; 3.703      ;
; -5.501 ; super_register_bank:inst2|r2[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 5.045      ;
; -5.492 ; super_register_bank:inst2|r6[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 5.036      ;
; -5.487 ; super_register_bank:inst2|r9[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.546     ; 5.032      ;
; -5.485 ; super_register_bank:inst2|r11[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 5.040      ;
; -5.467 ; super_register_bank:inst2|r0[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 5.017      ;
; -5.462 ; super_register_bank:inst2|r0[15]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 5.012      ;
; -5.456 ; super_register_bank:inst2|r9[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.533     ; 5.014      ;
; -5.449 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.087     ; 3.442      ;
; -5.446 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.224     ; 3.299      ;
; -5.445 ; super_register_bank:inst2|r10[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.989      ;
; -5.445 ; super_register_bank:inst2|r15[7]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.542     ; 4.994      ;
; -5.424 ; super_register_bank:inst2|r6[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.968      ;
; -5.421 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.285     ; 3.721      ;
; -5.420 ; super_register_bank:inst2|r11[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.975      ;
; -5.418 ; super_register_bank:inst2|r26[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.533     ; 4.976      ;
; -5.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.870      ; 6.639      ;
; -5.411 ; super_register_bank:inst2|r11[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.966      ;
; -5.406 ; super_register_bank:inst2|r15[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.542     ; 4.955      ;
; -5.400 ; super_register_bank:inst2|r17[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.538     ; 4.953      ;
; -5.397 ; super_register_bank:inst2|r9[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.537     ; 4.951      ;
; -5.394 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.280     ; 3.591      ;
; -5.394 ; super_register_bank:inst2|r0[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 4.944      ;
; -5.394 ; super_register_bank:inst2|r11[8]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.949      ;
; -5.387 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.086     ; 3.369      ;
; -5.385 ; super_register_bank:inst2|r11[0]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.940      ;
; -5.384 ; super_register_bank:inst2|r8[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.939      ;
; -5.382 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.227     ; 3.297      ;
; -5.373 ; super_register_bank:inst2|r11[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.928      ;
; -5.371 ; super_register_bank:inst2|r21[5]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.926      ;
; -5.364 ; super_register_bank:inst2|r6[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.908      ;
; -5.358 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.275     ; 3.660      ;
; -5.357 ; super_register_bank:inst2|r0[14]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.543     ; 4.905      ;
; -5.355 ; super_register_bank:inst2|r4[2]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 4.905      ;
; -5.348 ; super_register_bank:inst2|r13[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.535     ; 4.904      ;
; -5.346 ; super_register_bank:inst2|r0[5]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 4.896      ;
; -5.344 ; super_register_bank:inst2|r15[4]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.532     ; 4.903      ;
; -5.343 ; super_register_bank:inst2|r2[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.887      ;
; -5.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.876      ; 6.688      ;
; -5.335 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.085     ; 3.330      ;
; -5.335 ; super_register_bank:inst2|r0[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 4.885      ;
; -5.332 ; super_register_bank:inst2|r21[2]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.541     ; 4.882      ;
; -5.331 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.229     ; 3.244      ;
; -5.331 ; super_register_bank:inst2|r14[15]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.875      ;
; -5.331 ; super_register_bank:inst2|r11[5]                                                                         ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.886      ;
; -5.328 ; super_register_bank:inst2|r6[4]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.872      ;
; -5.316 ; super_register_bank:inst2|r5[1]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.536     ; 4.871      ;
; -5.313 ; super_register_bank:inst2|r2[0]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.547     ; 4.857      ;
; -5.309 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.280     ; 3.671      ;
; -5.307 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.283     ; 3.609      ;
; -5.306 ; super_register_bank:inst2|r26[14]                                                                        ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.534     ; 4.863      ;
; -5.301 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.279     ; 3.514      ;
; -5.297 ; super_register_bank:inst2|r9[8]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.537     ; 4.851      ;
; -5.288 ; super_register_bank:inst2|r8[3]                                                                          ; ALU:inst5|cy_out ; clk_reg                                                                                                  ; decoder:inst1|ALUC[0] ; 0.500        ; -0.543     ; 4.836      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                              ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                        ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.706 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.252      ;
; -4.706 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.252      ;
; -4.706 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.252      ;
; -4.706 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.252      ;
; -4.673 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.936     ; 2.214      ;
; -4.656 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.980     ; 2.153      ;
; -4.656 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.980     ; 2.153      ;
; -4.656 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.980     ; 2.153      ;
; -4.656 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.980     ; 2.153      ;
; -4.628 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.171      ;
; -4.628 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.171      ;
; -4.628 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.171      ;
; -4.628 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.171      ;
; -4.624 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.939     ; 2.162      ;
; -4.603 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.146      ;
; -4.582 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.128      ;
; -4.574 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 2.069      ;
; -4.553 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 2.097      ;
; -4.553 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 2.097      ;
; -4.553 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 2.097      ;
; -4.553 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 2.097      ;
; -4.533 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 2.076      ;
; -4.525 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[1]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.985     ; 2.017      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.058      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.058      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.058      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.058      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 2.058      ;
; -4.512 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 2.060      ;
; -4.504 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.980     ; 2.001      ;
; -4.485 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.027      ;
; -4.485 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.027      ;
; -4.485 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.027      ;
; -4.485 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.027      ;
; -4.485 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.027      ;
; -4.462 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 2.004      ;
; -4.449 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 1.997      ;
; -4.449 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 1.997      ;
; -4.449 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 1.997      ;
; -4.449 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 1.997      ;
; -4.438 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r3[5]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.980      ;
; -4.422 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.941     ; 1.958      ;
; -4.422 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.941     ; 1.958      ;
; -4.422 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.941     ; 1.958      ;
; -4.409 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.930     ; 1.956      ;
; -4.409 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[7]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.930     ; 1.956      ;
; -4.409 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.930     ; 1.956      ;
; -4.393 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.939     ; 1.931      ;
; -4.393 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[11]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.939     ; 1.931      ;
; -4.393 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.939     ; 1.931      ;
; -4.389 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r20[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.940     ; 1.926      ;
; -4.372 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[4]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.990     ; 1.859      ;
; -4.372 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.990     ; 1.859      ;
; -4.372 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.990     ; 1.859      ;
; -4.371 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r23[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.934     ; 1.914      ;
; -4.371 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.930     ; 1.918      ;
; -4.363 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[2]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.981     ; 1.859      ;
; -4.357 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[8]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.899      ;
; -4.357 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.899      ;
; -4.357 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.899      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[8]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[10]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[12]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[14]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.897      ;
; -4.355 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[0]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 1.899      ;
; -4.355 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[3]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 1.899      ;
; -4.355 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 1.899      ;
; -4.355 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r12[13]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.933     ; 1.899      ;
; -4.344 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[4]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.944     ; 1.877      ;
; -4.344 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[9]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.944     ; 1.877      ;
; -4.344 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[11]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.944     ; 1.877      ;
; -4.343 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r3[9]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.937     ; 1.883      ;
; -4.337 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.938     ; 1.876      ;
; -4.337 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[11]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.938     ; 1.876      ;
; -4.337 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.938     ; 1.876      ;
; -4.331 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r12[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.936     ; 1.872      ;
; -4.329 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r3[5]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.939     ; 1.867      ;
; -4.327 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.869      ;
; -4.327 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.869      ;
; -4.327 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.869      ;
; -4.327 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.869      ;
; -4.327 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.935     ; 1.869      ;
; -4.321 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r20[2]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.941     ; 1.857      ;
; -4.318 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r10[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.925     ; 1.870      ;
; -4.318 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r10[7]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.925     ; 1.870      ;
; -4.318 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r10[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.925     ; 1.870      ;
; -4.312 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r23[6]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.931     ; 1.858      ;
; -4.310 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[1]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.976     ; 1.811      ;
; -4.310 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[7]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.976     ; 1.811      ;
; -4.310 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[15]              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.976     ; 1.811      ;
; -4.309 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[4]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 1.804      ;
; -4.309 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 1.804      ;
; -4.309 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[8]                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 1.804      ;
; -4.309 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[12]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 1.804      ;
; -4.309 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[14]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.982     ; 1.804      ;
; -4.307 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Working_register[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.929     ; 1.855      ;
; -4.307 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[8]               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.984     ; 1.800      ;
+--------+------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                            ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.366 ; decoder:inst1|Type[6] ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.932      ;
; -4.354 ; decoder:inst1|Type[6] ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.920      ;
; -4.327 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.893      ;
; -4.314 ; decoder:inst1|Type[6] ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.880      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.311 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.508      ;
; -4.305 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.871      ;
; -4.278 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.912     ; 1.843      ;
; -4.244 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.286     ; 2.435      ;
; -4.222 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.788      ;
; -4.210 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.912     ; 1.775      ;
; -4.205 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.402      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.200 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.403      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.196 ; decoder:inst1|Type[6] ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.762      ;
; -4.187 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.912     ; 1.752      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[15]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[14]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[13]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[12]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[11]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[7]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[6]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[5]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[4]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[3]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.164 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[2]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.367      ;
; -4.157 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.354      ;
; -4.157 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.354      ;
; -4.157 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.354      ;
; -4.141 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.338      ;
; -4.137 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.334      ;
; -4.136 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.339      ;
; -4.136 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.339      ;
; -4.136 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.339      ;
; -4.136 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.339      ;
; -4.129 ; decoder:inst1|Type[6] ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.917     ; 1.689      ;
; -4.118 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.321      ;
; -4.118 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.321      ;
; -4.118 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.321      ;
; -4.118 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.321      ;
; -4.118 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.274     ; 2.321      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.085 ; decoder:inst1|Type[6] ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 1.657      ;
; -4.073 ; decoder:inst1|Type[6] ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.639      ;
; -4.073 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.270      ;
; -4.069 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.266      ;
; -4.059 ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.912     ; 1.624      ;
; -4.042 ; decoder:inst1|Type[6] ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.608      ;
; -4.042 ; decoder:inst1|Type[6] ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.608      ;
; -4.042 ; decoder:inst1|Type[6] ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.911     ; 1.608      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.041 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.280     ; 2.238      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.030 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.097     ; 2.410      ;
; -4.022 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.083     ; 2.416      ;
; -4.022 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.083     ; 2.416      ;
; -4.022 ; Block1:inst10|B1OUT   ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.083     ; 2.416      ;
+--------+-----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.395 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.951      ;
; -3.395 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.951      ;
; -3.395 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.951      ;
; -3.395 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.951      ;
; -3.395 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.951      ;
; -3.378 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.920     ; 0.935      ;
; -3.363 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.920     ; 0.920      ;
; -3.363 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.920     ; 0.920      ;
; -3.343 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.899      ;
; -3.343 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.899      ;
; -3.343 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.899      ;
; -3.322 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.923     ; 0.876      ;
; -3.322 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.923     ; 0.876      ;
; -3.310 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.922     ; 0.865      ;
; -3.194 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.750      ;
; -3.194 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.921     ; 0.750      ;
; -2.942 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.951      ;
; -2.942 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.951      ;
; -2.942 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.951      ;
; -2.942 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.951      ;
; -2.942 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.951      ;
; -2.925 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.967     ; 0.935      ;
; -2.910 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.967     ; 0.920      ;
; -2.910 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.967     ; 0.920      ;
; -2.890 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.899      ;
; -2.890 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.899      ;
; -2.890 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.899      ;
; -2.869 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.970     ; 0.876      ;
; -2.869 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.970     ; 0.876      ;
; -2.857 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.969     ; 0.865      ;
; -2.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.750      ;
; -2.741 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.968     ; 0.750      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.754      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.754      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.754      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.754      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.754      ;
; -1.962 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.206     ; 2.723      ;
; -1.962 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.206     ; 2.723      ;
; -1.924 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.206     ; 2.685      ;
; -1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.208     ; 2.668      ;
; -1.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.651      ;
; -1.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.651      ;
; -1.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.651      ;
; -1.881 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.209     ; 2.639      ;
; -1.881 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.209     ; 2.639      ;
; -1.763 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.523      ;
; -1.763 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 1.000        ; -0.207     ; 2.523      ;
; -0.575 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.366      ;
; -0.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.298      ;
; -0.394 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.185      ;
; -0.368 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.159      ;
; -0.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.150      ;
; -0.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.187      ; 2.098      ;
; -0.302 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.093      ;
; -0.298 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.185      ; 2.088      ;
; -0.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 2.063      ;
; -0.253 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.187      ; 2.045      ;
; -0.232 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.184      ; 2.021      ;
; -0.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.187      ; 2.022      ;
; -0.180 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.184      ; 1.969      ;
; -0.129 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 1.920      ;
; -0.075 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.366      ;
; -0.069 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 1.860      ;
; -0.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.186      ; 1.830      ;
; -0.007 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.298      ;
; 0.106  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.185      ;
; 0.132  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.159      ;
; 0.141  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.150      ;
; 0.194  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.187      ; 2.098      ;
; 0.198  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.093      ;
; 0.202  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.185      ; 2.088      ;
; 0.228  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 2.063      ;
; 0.247  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.187      ; 2.045      ;
; 0.268  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.184      ; 2.021      ;
; 0.270  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.187      ; 2.022      ;
; 0.320  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.184      ; 1.969      ;
; 0.371  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 1.920      ;
; 0.431  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 1.860      ;
; 0.461  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.186      ; 1.830      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.369 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.651     ; 2.195      ;
; -3.339 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.601     ; 2.215      ;
; -3.290 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -1.598     ; 2.169      ;
; -3.049 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.806     ; 0.742      ;
; -3.016 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.805     ; 0.710      ;
; -2.984 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.805     ; 0.678      ;
; -2.968 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.500        ; -2.806     ; 0.661      ;
; -2.916 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.698     ; 2.195      ;
; -2.886 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.648     ; 2.215      ;
; -2.837 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -1.645     ; 2.169      ;
; -2.596 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.853     ; 0.742      ;
; -2.563 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.852     ; 0.710      ;
; -2.531 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.852     ; 0.678      ;
; -2.515 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.853     ; 0.661      ;
; -2.077 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.446     ; 0.630      ;
; -1.971 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.400     ; 0.570      ;
; -1.945 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.330     ; 0.614      ;
; -1.937 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.327     ; 0.609      ;
; -1.936 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.324     ; 0.611      ;
; -1.925 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.330     ; 0.594      ;
; -1.917 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.327     ; 0.589      ;
; -1.896 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.446     ; 0.449      ;
; -1.852 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.396     ; 0.455      ;
; -1.848 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.403     ; 0.444      ;
; -1.848 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.400     ; 0.447      ;
; -1.847 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.403     ; 0.443      ;
; -1.845 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.400     ; 0.444      ;
; -1.843 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.396     ; 0.446      ;
; -1.840 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.400     ; 0.439      ;
; -1.838 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.403     ; 0.434      ;
; -1.838 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.403     ; 0.434      ;
; -1.779 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.330     ; 0.448      ;
; -1.766 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.324     ; 0.441      ;
; -1.758 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 1.000        ; -2.330     ; 0.427      ;
; -0.494 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 1.195      ; 2.166      ;
; -0.001 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 1.000        ; 1.195      ; 2.173      ;
; 0.196  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.500        ; 0.433      ; 0.714      ;
; 0.260  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.855      ;
; 0.264  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.846      ;
; 0.321  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.794      ;
; 0.328  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.782      ;
; 0.331  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.779      ;
; 0.331  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.779      ;
; 0.336  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.779      ;
; 0.337  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.778      ;
; 0.347  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.763      ;
; 0.355  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.760      ;
; 0.358  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.752      ;
; 0.360  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.121      ; 0.750      ;
; 0.381  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.734      ;
; 0.382  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.124      ; 0.731      ;
; 0.404  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.711      ;
; 0.421  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 1.000        ; 0.126      ; 0.694      ;
; 0.601  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 1.000        ; -0.036     ; 0.350      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.521      ; 5.594      ;
; -3.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.445      ; 5.515      ;
; -2.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.520      ; 5.559      ;
; -2.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MR       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.377      ; 5.594      ;
; -2.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.301      ; 5.515      ;
; -2.545 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|MW       ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.376      ; 5.559      ;
; -2.500 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.443      ; 4.917      ;
; -2.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.474      ; 4.932      ;
; -2.421 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 4.887      ;
; -2.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 4.829      ;
; -2.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.476      ; 4.799      ;
; -2.226 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.235      ; 3.587      ;
; -2.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.299      ; 4.917      ;
; -2.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.477      ; 4.560      ;
; -2.126 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 4.633      ;
; -2.095 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.330      ; 4.932      ;
; -2.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.694      ; 5.915      ;
; -2.065 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.305      ; 4.887      ;
; -1.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.302      ; 4.829      ;
; -1.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.186      ; 3.202      ;
; -1.965 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.725      ; 5.843      ;
; -1.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.183      ; 3.175      ;
; -1.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.332      ; 4.799      ;
; -1.935 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.698      ; 5.788      ;
; -1.930 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.838      ; 5.915      ;
; -1.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.522      ; 4.551      ;
; -1.880 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.770      ; 5.756      ;
; -1.870 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.091      ; 3.587      ;
; -1.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.477      ; 4.365      ;
; -1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.723      ; 5.719      ;
; -1.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.869      ; 5.843      ;
; -1.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.695      ; 5.682      ;
; -1.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.726      ; 5.604      ;
; -1.791 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.842      ; 5.788      ;
; -1.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.692      ; 5.590      ;
; -1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.333      ; 4.560      ;
; -1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.727      ; 5.677      ;
; -1.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.334      ; 4.633      ;
; -1.736 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.914      ; 5.756      ;
; -1.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.867      ; 5.719      ;
; -1.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.839      ; 5.682      ;
; -1.652 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.870      ; 5.604      ;
; -1.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.836      ; 5.590      ;
; -1.639 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.871      ; 5.677      ;
; -1.631 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.912      ; 3.686      ;
; -1.623 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.042      ; 3.202      ;
; -1.600 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.039      ; 3.175      ;
; -1.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.694      ; 5.915      ;
; -1.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.771      ; 5.595      ;
; -1.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.378      ; 4.551      ;
; -1.513 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.333      ; 4.365      ;
; -1.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.725      ; 5.843      ;
; -1.439 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.769      ; 5.484      ;
; -1.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.698      ; 5.788      ;
; -1.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.838      ; 5.915      ;
; -1.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 5.595      ;
; -1.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.770      ; 5.756      ;
; -1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.723      ; 5.719      ;
; -1.321 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.869      ; 5.843      ;
; -1.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.695      ; 5.682      ;
; -1.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.726      ; 5.198      ;
; -1.296 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.726      ; 5.604      ;
; -1.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.842      ; 5.788      ;
; -1.289 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.913      ; 5.478      ;
; -1.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.692      ; 5.590      ;
; -1.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.727      ; 5.677      ;
; -1.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 4.000      ;
; -1.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.305      ; 4.835      ;
; -1.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.435      ; 3.849      ;
; -1.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.914      ; 5.756      ;
; -1.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.867      ; 5.719      ;
; -1.203 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.432      ; 3.809      ;
; -1.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.839      ; 5.682      ;
; -1.171 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.870      ; 5.198      ;
; -1.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.870      ; 5.604      ;
; -1.142 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.836      ; 5.590      ;
; -1.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.871      ; 5.677      ;
; -1.108 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.628      ; 4.000      ;
; -1.095 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 3.849      ;
; -1.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.771      ; 5.595      ;
; -1.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.576      ; 3.809      ;
; -1.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.132      ; 3.723      ;
; -0.955 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.199      ; 3.629      ;
; -0.933 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.769      ; 5.478      ;
; -0.928 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.915      ; 5.595      ;
; -0.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.726      ; 5.198      ;
; -0.795 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.913      ; 5.484      ;
; -0.752 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.484      ; 4.000      ;
; -0.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.305      ; 4.835      ;
; -0.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.435      ; 3.849      ;
; -0.703 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.809      ;
; -0.671 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.870      ; 5.198      ;
; -0.608 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.628      ; 4.000      ;
; -0.595 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.579      ; 3.849      ;
; -0.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.576      ; 3.809      ;
; -0.522 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.059      ; 2.724      ;
; -0.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.911      ; 2.535      ;
; -0.340 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.048      ; 2.531      ;
; -0.325 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.048      ; 2.516      ;
; -0.316 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.048      ; 2.507      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.204 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.215      ; 2.358      ;
; -0.520 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.215      ; 2.174      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                 ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.126 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.365      ; 2.980      ;
; -0.911 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.336      ; 2.736      ;
; -0.837 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.109      ; 1.935      ;
; -0.830 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.115      ; 1.934      ;
; -0.785 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.365      ; 2.639      ;
; -0.749 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.115      ; 1.853      ;
; -0.731 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.114      ; 1.834      ;
; -0.690 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.114      ; 1.793      ;
; -0.668 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.114      ; 1.771      ;
; -0.667 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.336      ; 2.492      ;
; -0.665 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.115      ; 1.769      ;
; -0.634 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.114      ; 1.737      ;
; -0.620 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.115      ; 1.724      ;
; -0.603 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 1.678      ;
; -0.555 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.085      ; 1.629      ;
; -0.554 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.085      ; 1.628      ;
; -0.535 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.080      ; 1.604      ;
; -0.529 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 1.604      ;
; -0.499 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 1.574      ;
; -0.473 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.085      ; 1.547      ;
; -0.413 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.086      ; 1.488      ;
; -0.368 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.365      ; 2.722      ;
; -0.366 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.085      ; 1.440      ;
; -0.155 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.365      ; 2.509      ;
; -0.133 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.336      ; 2.458      ;
; -0.020 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.336      ; 2.345      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.783      ; 2.656      ;
; -1.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.780      ; 2.709      ;
; -1.196 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.826      ; 2.758      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.234      ; 3.170      ;
; -1.185 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.776      ; 2.719      ;
; -1.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.783      ; 2.752      ;
; -1.145 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 3.170      ;
; -1.108 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.704      ; 2.724      ;
; -1.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.710      ; 2.752      ;
; -1.075 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 3.240      ;
; -1.028 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.140      ; 3.240      ;
; -0.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.707      ; 2.865      ;
; -0.775 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.783      ; 2.656      ;
; -0.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.780      ; 2.709      ;
; -0.716 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.826      ; 2.758      ;
; -0.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.234      ; 3.170      ;
; -0.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.776      ; 2.719      ;
; -0.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.783      ; 2.752      ;
; -0.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.187      ; 3.170      ;
; -0.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.704      ; 2.724      ;
; -0.606 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.710      ; 2.752      ;
; -0.595 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.187      ; 3.240      ;
; -0.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.140      ; 3.240      ;
; -0.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.707      ; 2.865      ;
; -0.070 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.183      ; 4.241      ;
; -0.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 4.241      ;
; 0.131  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.840      ; 3.099      ;
; 0.178  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.793      ; 3.099      ;
; 0.258  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.152      ; 4.538      ;
; 0.264  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.851      ; 3.145      ;
; 0.288  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.893      ; 3.309      ;
; 0.295  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.847      ; 3.172      ;
; 0.295  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.843      ; 3.266      ;
; 0.297  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.818      ; 3.145      ;
; 0.311  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.105      ; 4.544      ;
; 0.315  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.154      ; 4.597      ;
; 0.335  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.846      ; 3.309      ;
; 0.348  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.796      ; 3.272      ;
; 0.368  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.107      ; 4.603      ;
; 0.369  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.232      ; 4.729      ;
; 0.374  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.851      ; 3.255      ;
; 0.376  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.181      ;
; 0.386  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.480      ; 3.994      ;
; 0.390  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Type[6]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.822      ; 3.242      ;
; 0.391  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.191      ;
; 0.398  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.816      ; 3.244      ;
; 0.398  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.203      ;
; 0.410  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.183      ; 4.241      ;
; 0.416  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.185      ; 4.729      ;
; 0.435  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.849      ; 3.314      ;
; 0.435  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.240      ;
; 0.437  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.237      ;
; 0.444  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.249      ;
; 0.450  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.250      ;
; 0.453  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.253      ;
; 0.453  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.285      ; 2.268      ;
; 0.456  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.557      ; 2.043      ;
; 0.457  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.136      ; 4.241      ;
; 0.466  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.271      ;
; 0.474  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.279      ;
; 0.489  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.294      ;
; 0.492  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.273      ; 2.295      ;
; 0.493  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.275      ; 2.298      ;
; 0.494  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.294      ;
; 0.503  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.303      ;
; 0.513  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.158      ; 4.799      ;
; 0.513  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.233      ; 4.874      ;
; 0.523  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 4.838      ;
; 0.527  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.327      ;
; 0.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.154      ; 4.842      ;
; 0.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.111      ; 4.799      ;
; 0.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.186      ; 4.874      ;
; 0.563  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 3.491      ;
; 0.563  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|SR_OUT   ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.143      ; 2.236      ;
; 0.570  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.140      ; 4.838      ;
; 0.575  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 4.891      ;
; 0.607  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.107      ; 4.842      ;
; 0.611  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.852      ; 3.493      ;
; 0.611  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.840      ; 3.099      ;
; 0.622  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.141      ; 4.891      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.793      ; 3.099      ;
; 0.671  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.444      ; 3.145      ;
; 0.689  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|KMux     ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.818      ; 3.537      ;
; 0.691  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.185      ; 5.004      ;
; 0.706  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.504      ; 2.240      ;
; 0.738  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.138      ; 5.004      ;
; 0.744  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.152      ; 4.544      ;
; 0.768  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.893      ; 3.309      ;
; 0.779  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; Block1:inst10|B1OUT    ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.144      ; 2.453      ;
; 0.781  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.843      ; 3.272      ;
; 0.785  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.105      ; 4.538      ;
; 0.801  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.154      ; 4.603      ;
; 0.804  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.374      ; 3.208      ;
; 0.806  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.507      ; 2.343      ;
; 0.811  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.804      ; 3.145      ;
; 0.815  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.846      ; 3.309      ;
; 0.822  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.796      ; 3.266      ;
; 0.842  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.800      ; 3.172      ;
; 0.842  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.107      ; 4.597      ;
; 0.844  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.771      ; 3.145      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                    ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.258 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.016      ; 1.758      ;
; -0.253 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.109      ; 1.856      ;
; -0.227 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.110      ; 1.883      ;
; -0.060 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.950      ; 1.890      ;
; -0.034 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.959      ; 1.925      ;
; 0.039  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.949      ; 1.988      ;
; 0.055  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.956      ; 2.011      ;
; 0.119  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.951      ; 2.070      ;
; 0.143  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.953      ; 2.096      ;
; 0.151  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.950      ; 2.101      ;
; 0.168  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.954      ; 2.122      ;
; 0.189  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 0.951      ;
; 0.196  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.948      ; 2.144      ;
; 0.200  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.948      ; 2.148      ;
; 0.228  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.959      ; 2.187      ;
; 0.266  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.109      ; 1.895      ;
; 0.272  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.947      ; 2.219      ;
; 0.297  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.957      ; 2.254      ;
; 0.319  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.016      ; 1.855      ;
; 0.367  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 2.110      ; 1.997      ;
; 0.519  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.950      ; 1.989      ;
; 0.565  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.959      ; 2.044      ;
; 0.595  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 0.762      ; 0.877      ;
; 0.634  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.956      ; 2.110      ;
; 0.634  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.949      ; 2.103      ;
; 0.657  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.951      ; 2.128      ;
; 0.675  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.953      ; 2.148      ;
; 0.690  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.950      ; 2.160      ;
; 0.727  ; constant_reg:inst6|k_out[10]     ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.924      ; 1.681      ;
; 0.733  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.954      ; 2.207      ;
; 0.747  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.948      ; 2.215      ;
; 0.777  ; constant_reg:inst6|k_out[12]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.772      ; 1.579      ;
; 0.782  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.948      ; 2.250      ;
; 0.785  ; constant_reg:inst6|k_out[2]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.829      ; 1.644      ;
; 0.827  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.959      ; 2.306      ;
; 0.844  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.947      ; 2.311      ;
; 0.850  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 1.803      ;
; 0.862  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.830      ; 1.722      ;
; 0.863  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 1.816      ;
; 0.874  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.830      ; 1.734      ;
; 0.897  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.957      ; 2.374      ;
; 0.925  ; carry_block:inst8|cy             ; ALU:inst5|z[2]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.821      ; 1.776      ;
; 0.929  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.768      ; 1.727      ;
; 0.949  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 1.741      ;
; 0.963  ; super_register_bank:inst2|r0[10] ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.904      ; 1.897      ;
; 0.976  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 1.929      ;
; 0.992  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 1.945      ;
; 1.004  ; carry_block:inst8|cy             ; ALU:inst5|z[4]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.915      ; 1.949      ;
; 1.018  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 1.810      ;
; 1.028  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.767      ; 1.825      ;
; 1.048  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.761      ; 1.839      ;
; 1.048  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 2.001      ;
; 1.053  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.924      ; 2.007      ;
; 1.084  ; carry_block:inst8|cy             ; ALU:inst5|z[10]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.914      ; 2.028      ;
; 1.087  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.768      ; 1.885      ;
; 1.099  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.904      ; 2.033      ;
; 1.110  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 1.902      ;
; 1.112  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 2.065      ;
; 1.112  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.926      ; 2.068      ;
; 1.117  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.924      ; 2.071      ;
; 1.124  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.923      ; 2.077      ;
; 1.128  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.773      ; 1.931      ;
; 1.129  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.924      ; 2.083      ;
; 1.140  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.773      ; 1.943      ;
; 1.151  ; carry_block:inst8|cy             ; ALU:inst5|z[6]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.753      ; 1.934      ;
; 1.166  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 1.958      ;
; 1.170  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 1.962      ;
; 1.195  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.773      ; 1.998      ;
; 1.200  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.768      ; 1.998      ;
; 1.203  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.925      ; 2.158      ;
; 1.208  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[3]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.770      ; 2.008      ;
; 1.208  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.773      ; 2.011      ;
; 1.216  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.768      ; 2.014      ;
; 1.218  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.904      ; 2.152      ;
; 1.226  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.925      ; 2.181      ;
; 1.230  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 2.022      ;
; 1.234  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 2.026      ;
; 1.237  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.767      ; 2.034      ;
; 1.242  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 2.034      ;
; 1.246  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 2.038      ;
; 1.247  ; carry_block:inst8|cy             ; ALU:inst5|z[3]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.761      ; 2.038      ;
; 1.249  ; carry_block:inst8|cy             ; ALU:inst5|z[12]  ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.764      ; 2.043      ;
; 1.253  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.767      ; 2.050      ;
; 1.255  ; carry_block:inst8|cy             ; ALU:inst5|z[9]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.759      ; 2.044      ;
; 1.256  ; super_register_bank:inst2|r0[2]  ; ALU:inst5|z[2]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.810      ; 2.096      ;
; 1.260  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.761      ; 2.051      ;
; 1.264  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[8]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.748      ; 2.042      ;
; 1.272  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.768      ; 2.070      ;
; 1.273  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.761      ; 2.064      ;
; 1.274  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[7]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.743      ; 2.047      ;
; 1.290  ; constant_reg:inst6|k_out[13]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.762      ; 2.082      ;
; 1.293  ; carry_block:inst8|cy             ; ALU:inst5|z[8]   ; clk_ram               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.758      ; 2.081      ;
; 1.296  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.763      ; 2.089      ;
; 1.297  ; super_register_bank:inst2|r0[9]  ; ALU:inst5|z[9]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.749      ; 2.076      ;
; 1.301  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.904      ; 2.235      ;
; 1.302  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.764      ; 2.096      ;
; 1.308  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.771      ; 2.109      ;
; 1.309  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.767      ; 2.106      ;
; 1.319  ; super_register_bank:inst2|r0[6]  ; ALU:inst5|z[10]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 0.904      ; 2.253      ;
; 1.321  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 0.764      ; 2.115      ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; clk_ram                                                                                                  ; clk_ram     ; 0.000        ; 0.036      ; 0.307      ;
; 0.211 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.236      ; 0.591      ;
; 0.232 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.613      ;
; 0.238 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.234      ; 0.616      ;
; 0.240 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.621      ;
; 0.256 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.637      ;
; 0.260 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.635      ;
; 0.271 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.646      ;
; 0.283 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.658      ;
; 0.284 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.665      ;
; 0.287 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.668      ;
; 0.289 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.664      ;
; 0.292 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.667      ;
; 0.293 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.668      ;
; 0.296 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.677      ;
; 0.351 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.231      ; 0.726      ;
; 0.358 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_ram     ; 0.000        ; 0.237      ; 0.739      ;
; 0.452 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 0.530      ; 0.596      ;
; 0.460 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; 0.000        ; 1.246      ; 1.820      ;
; 1.033 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; clk_ram     ; -0.500       ; 1.246      ; 1.893      ;
; 2.312 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.085     ; 0.361      ;
; 2.318 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.081     ; 0.371      ;
; 2.332 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.085     ; 0.381      ;
; 2.382 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.156     ; 0.360      ;
; 2.386 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.153     ; 0.367      ;
; 2.387 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.156     ; 0.365      ;
; 2.387 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.155     ; 0.366      ;
; 2.389 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.152     ; 0.371      ;
; 2.391 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.152     ; 0.373      ;
; 2.393 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.155     ; 0.372      ;
; 2.395 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.149     ; 0.380      ;
; 2.399 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.150     ; 0.383      ;
; 2.438 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.195     ; 0.377      ;
; 2.450 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.084     ; 0.500      ;
; 2.458 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.086     ; 0.506      ;
; 2.458 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.080     ; 0.512      ;
; 2.459 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.083     ; 0.510      ;
; 2.469 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.086     ; 0.517      ;
; 2.501 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.153     ; 0.482      ;
; 2.590 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.196     ; 0.528      ;
; 2.798 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.331     ; 0.601      ;
; 2.828 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.330     ; 0.632      ;
; 2.849 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.329     ; 0.654      ;
; 2.860 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -2.330     ; 0.664      ;
; 2.885 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.186     ; 1.813      ;
; 2.933 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.189     ; 1.858      ;
; 2.942 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; 0.000        ; -1.238     ; 1.818      ;
; 3.442 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.475     ; 0.601      ;
; 3.472 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.474     ; 0.632      ;
; 3.493 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.473     ; 0.654      ;
; 3.504 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -2.474     ; 0.664      ;
; 3.529 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.330     ; 1.813      ;
; 3.577 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.333     ; 1.858      ;
; 3.586 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram     ; -0.500       ; -1.382     ; 1.818      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.237      ; 1.671      ;
; 0.214 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.237      ; 1.693      ;
; 0.253 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.731      ;
; 0.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.235      ; 1.791      ;
; 0.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.237      ; 1.816      ;
; 0.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.235      ; 1.827      ;
; 0.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.237      ; 1.831      ;
; 0.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.867      ;
; 0.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.235      ; 1.876      ;
; 0.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.879      ;
; 0.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.237      ; 1.893      ;
; 0.472 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.950      ;
; 0.472 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.950      ;
; 0.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 1.973      ;
; 0.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 2.056      ;
; 0.652 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.236      ; 2.130      ;
; 0.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.237      ; 1.671      ;
; 0.714 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.237      ; 1.693      ;
; 0.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.731      ;
; 0.814 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.235      ; 1.791      ;
; 0.837 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.237      ; 1.816      ;
; 0.850 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.235      ; 1.827      ;
; 0.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.237      ; 1.831      ;
; 0.889 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.867      ;
; 0.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.235      ; 1.876      ;
; 0.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.879      ;
; 0.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.237      ; 1.893      ;
; 0.972 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.950      ;
; 0.972 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.950      ;
; 0.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 1.973      ;
; 1.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 2.056      ;
; 1.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.236      ; 2.130      ;
; 2.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.099     ; 2.383      ;
; 2.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.099     ; 2.383      ;
; 2.460 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.101     ; 2.483      ;
; 2.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.101     ; 2.504      ;
; 2.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.101     ; 2.504      ;
; 2.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.099     ; 2.523      ;
; 2.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.099     ; 2.523      ;
; 2.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.526      ;
; 2.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.526      ;
; 2.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.526      ;
; 2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.544      ;
; 2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.544      ;
; 2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.544      ;
; 2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.544      ;
; 2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.100     ; 2.544      ;
; 2.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                                  ; clk_k       ; 0.000        ; -0.099     ; 2.560      ;
; 3.094 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.457     ; 0.751      ;
; 3.094 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.457     ; 0.751      ;
; 3.194 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.459     ; 0.849      ;
; 3.207 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.459     ; 0.862      ;
; 3.207 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.459     ; 0.862      ;
; 3.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.873      ;
; 3.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.873      ;
; 3.217 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.873      ;
; 3.232 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.457     ; 0.889      ;
; 3.232 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.457     ; 0.889      ;
; 3.249 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.457     ; 0.906      ;
; 3.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.910      ;
; 3.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.910      ;
; 3.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.910      ;
; 3.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.910      ;
; 3.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.458     ; 0.910      ;
; 3.738 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.601     ; 0.751      ;
; 3.738 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.601     ; 0.751      ;
; 3.838 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.603     ; 0.849      ;
; 3.851 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.603     ; 0.862      ;
; 3.851 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.603     ; 0.862      ;
; 3.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.873      ;
; 3.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.873      ;
; 3.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.873      ;
; 3.876 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.601     ; 0.889      ;
; 3.876 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.601     ; 0.889      ;
; 3.893 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.601     ; 0.906      ;
; 3.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.910      ;
; 3.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.910      ;
; 3.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.910      ;
; 3.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.910      ;
; 3.898 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.602     ; 0.910      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                     ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.242 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[4]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 0.401      ;
; 0.248 ; fetch:inst4|PC[10]~1                                                                                     ; fetch:inst4|PC[5]~_emulated ; nRST                                                                                                     ; clk_pc      ; 0.000        ; 0.035      ; 0.407      ;
; 0.254 ; fetch:inst4|tos[7]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.574      ;
; 0.297 ; fetch:inst4|tos[8]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.045      ; 0.426      ;
; 0.302 ; fetch:inst4|tos[15]                                                                                      ; fetch:inst4|tos[15]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; fetch:inst4|tos[13]                                                                                      ; fetch:inst4|tos[13]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fetch:inst4|tos[31]                                                                                      ; fetch:inst4|tos[31]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; fetch:inst4|tos[11]                                                                                      ; fetch:inst4|tos[11]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fetch:inst4|tos[7]                                                                                       ; fetch:inst4|tos[7]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fetch:inst4|tos[21]                                                                                      ; fetch:inst4|tos[21]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fetch:inst4|tos[19]                                                                                      ; fetch:inst4|tos[19]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[2]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fetch:inst4|tos[25]                                                                                      ; fetch:inst4|tos[25]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fetch:inst4|tos[23]                                                                                      ; fetch:inst4|tos[23]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fetch:inst4|tos[22]                                                                                      ; fetch:inst4|tos[22]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fetch:inst4|tos[16]                                                                                      ; fetch:inst4|tos[16]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[4]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fetch:inst4|tos[30]                                                                                      ; fetch:inst4|tos[30]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; fetch:inst4|tos[1]                                                                                       ; fetch:inst4|tos[1]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.045      ; 0.436      ;
; 0.307 ; fetch:inst4|tos[28]                                                                                      ; fetch:inst4|tos[28]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; fetch:inst4|tos[26]                                                                                      ; fetch:inst4|tos[26]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.428      ;
; 0.317 ; fetch:inst4|tos[7]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.637      ;
; 0.319 ; fetch:inst4|tos[0]                                                                                       ; fetch:inst4|tos[0]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.045      ; 0.448      ;
; 0.326 ; fetch:inst4|tos[6]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.646      ;
; 0.334 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.654      ;
; 0.364 ; fetch:inst4|tos[6]                                                                                       ; fetch:inst4|tos[6]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; fetch:inst4|tos[14]                                                                                      ; fetch:inst4|tos[14]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.486      ;
; 0.368 ; fetch:inst4|tos[10]                                                                                      ; fetch:inst4|tos[10]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.489      ;
; 0.372 ; fetch:inst4|tos[12]                                                                                      ; fetch:inst4|tos[12]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; fetch:inst4|tos[20]                                                                                      ; fetch:inst4|tos[20]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; fetch:inst4|tos[18]                                                                                      ; fetch:inst4|tos[18]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; fetch:inst4|tos[3]                                                                                       ; fetch:inst4|tos[3]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; fetch:inst4|tos[27]                                                                                      ; fetch:inst4|tos[27]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; fetch:inst4|tos[5]                                                                                       ; fetch:inst4|tos[5]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; fetch:inst4|tos[24]                                                                                      ; fetch:inst4|tos[24]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.495      ;
; 0.389 ; fetch:inst4|tos[6]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.709      ;
; 0.389 ; fetch:inst4|tos[17]                                                                                      ; fetch:inst4|tos[17]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.510      ;
; 0.390 ; fetch:inst4|tos[5]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.710      ;
; 0.397 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.717      ;
; 0.399 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.719      ;
; 0.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.250      ; 1.906      ;
; 0.447 ; fetch:inst4|tos[15]                                                                                      ; fetch:inst4|tos[16]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.041      ; 0.572      ;
; 0.452 ; fetch:inst4|tos[13]                                                                                      ; fetch:inst4|tos[14]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; fetch:inst4|tos[11]                                                                                      ; fetch:inst4|tos[12]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; fetch:inst4|tos[5]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.773      ;
; 0.453 ; fetch:inst4|tos[21]                                                                                      ; fetch:inst4|tos[22]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; fetch:inst4|tos[19]                                                                                      ; fetch:inst4|tos[20]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; fetch:inst4|tos[25]                                                                                      ; fetch:inst4|tos[26]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; fetch:inst4|tos[23]                                                                                      ; fetch:inst4|tos[24]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; fetch:inst4|tos[8]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; fetch:inst4|tos[3]                                                                                       ; fetch:inst4|tos[8]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.775      ;
; 0.462 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.782      ;
; 0.463 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[3]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; fetch:inst4|tos[22]                                                                                      ; fetch:inst4|tos[23]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; fetch:inst4|tos[16]                                                                                      ; fetch:inst4|tos[17]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[5]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; fetch:inst4|tos[30]                                                                                      ; fetch:inst4|tos[31]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; fetch:inst4|tos[28]                                                                                      ; fetch:inst4|tos[29]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; fetch:inst4|tos[26]                                                                                      ; fetch:inst4|tos[27]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[4]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; fetch:inst4|tos[0]                                                                                       ; fetch:inst4|tos[1]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.045      ; 0.595      ;
; 0.466 ; fetch:inst4|tos[16]                                                                                      ; fetch:inst4|tos[18]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; fetch:inst4|tos[22]                                                                                      ; fetch:inst4|tos[24]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[6]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; fetch:inst4|tos[28]                                                                                      ; fetch:inst4|tos[30]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; fetch:inst4|tos[26]                                                                                      ; fetch:inst4|tos[28]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.589      ;
; 0.480 ; fetch:inst4|tos[29]                                                                                      ; fetch:inst4|tos[29]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.601      ;
; 0.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.251      ; 1.994      ;
; 0.503 ; clk_pc                                                                                                   ; fetch:inst4|stack~7         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.442      ; 2.029      ;
; 0.510 ; fetch:inst4|tos[15]                                                                                      ; fetch:inst4|tos[17]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.041      ; 0.635      ;
; 0.511 ; clk_pc                                                                                                   ; fetch:inst4|stack~39        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.456      ; 2.051      ;
; 0.513 ; fetch:inst4|tos[15]                                                                                      ; fetch:inst4|tos[18]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; clk_pc                                                                                                   ; fetch:inst4|stack~40        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 1.456      ; 2.054      ;
; 0.514 ; fetch:inst4|tos[13]                                                                                      ; fetch:inst4|tos[16]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; fetch:inst4|tos[13]                                                                                      ; fetch:inst4|tos[15]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; fetch:inst4|tos[11]                                                                                      ; fetch:inst4|tos[13]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; fetch:inst4|tos[19]                                                                                      ; fetch:inst4|tos[21]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; fetch:inst4|tos[21]                                                                                      ; fetch:inst4|tos[23]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; fetch:inst4|tos[23]                                                                                      ; fetch:inst4|tos[25]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; fetch:inst4|tos[25]                                                                                      ; fetch:inst4|tos[27]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; fetch:inst4|tos[3]                                                                                       ; fetch:inst4|tos[9]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.236      ; 0.838      ;
; 0.519 ; fetch:inst4|tos[7]                                                                                       ; fetch:inst4|tos[10]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; fetch:inst4|tos[11]                                                                                      ; fetch:inst4|tos[14]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; fetch:inst4|tos[19]                                                                                      ; fetch:inst4|tos[22]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; fetch:inst4|tos[21]                                                                                      ; fetch:inst4|tos[24]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; fetch:inst4|tos[23]                                                                                      ; fetch:inst4|tos[26]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; fetch:inst4|tos[25]                                                                                      ; fetch:inst4|tos[28]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; fetch:inst4|tos[6]                                                                                       ; fetch:inst4|tos[7]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; fetch:inst4|tos[3]                                                                                       ; fetch:inst4|tos[4]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; fetch:inst4|tos[14]                                                                                      ; fetch:inst4|tos[16]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; fetch:inst4|tos[27]                                                                                      ; fetch:inst4|tos[28]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; fetch:inst4|tos[5]                                                                                       ; fetch:inst4|tos[6]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; fetch:inst4|tos[14]                                                                                      ; fetch:inst4|tos[15]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; fetch:inst4|tos[10]                                                                                      ; fetch:inst4|tos[11]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; fetch:inst4|tos[10]                                                                                      ; fetch:inst4|tos[12]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; fetch:inst4|tos[2]                                                                                       ; fetch:inst4|tos[5]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; fetch:inst4|tos[16]                                                                                      ; fetch:inst4|tos[19]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; fetch:inst4|tos[22]                                                                                      ; fetch:inst4|tos[25]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; fetch:inst4|tos[12]                                                                                      ; fetch:inst4|tos[13]         ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; fetch:inst4|tos[4]                                                                                       ; fetch:inst4|tos[7]          ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.037      ; 0.651      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                 ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.492 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.393      ; 2.029      ;
; 0.588 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.393      ; 2.125      ;
; 0.676 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.424      ; 2.244      ;
; 0.714 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.424      ; 2.282      ;
; 0.795 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.178      ; 1.117      ;
; 0.895 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.193      ; 1.232      ;
; 0.900 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.194      ; 1.238      ;
; 0.956 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.193      ; 1.293      ;
; 0.980 ; fetch:inst4|PC[10]~1        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.209      ; 1.333      ;
; 0.988 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.194      ; 1.326      ;
; 1.003 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.194      ; 1.341      ;
; 1.003 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.193      ; 1.340      ;
; 1.052 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.193      ; 1.389      ;
; 1.086 ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.455      ;
; 1.091 ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.459      ;
; 1.093 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.194      ; 1.431      ;
; 1.127 ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.496      ;
; 1.128 ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.496      ;
; 1.158 ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.526      ;
; 1.162 ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.224      ; 1.530      ;
; 1.171 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.393      ; 2.208      ;
; 1.174 ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.543      ;
; 1.259 ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.628      ;
; 1.326 ; clk_pc                      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.424      ; 2.394      ;
; 1.391 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.393      ; 2.428      ;
; 1.478 ; nRST                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.424      ; 2.546      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_reg'                                                                                                                   ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.529 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.612     ; 0.031      ;
; 0.708 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.201      ;
; 0.770 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.612     ; 0.272      ;
; 0.770 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.612     ; 0.272      ;
; 0.867 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.362      ;
; 0.868 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.363      ;
; 0.881 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.372      ;
; 0.882 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.370      ;
; 0.882 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.377      ;
; 0.884 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.378      ;
; 0.899 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.390      ;
; 0.899 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.387      ;
; 0.910 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.628     ; 0.396      ;
; 0.953 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.448      ;
; 0.958 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.770     ; 0.302      ;
; 0.959 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.453      ;
; 0.966 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.460      ;
; 0.968 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.462      ;
; 0.975 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.614     ; 0.475      ;
; 0.984 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.624     ; 0.474      ;
; 0.984 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.476      ;
; 0.985 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r12[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.610     ; 0.489      ;
; 0.986 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.629     ; 0.471      ;
; 0.987 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.480      ;
; 0.989 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r16[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.488      ;
; 0.996 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.681     ; 0.429      ;
; 1.004 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.607     ; 0.511      ;
; 1.005 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.496      ;
; 1.007 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.630     ; 0.491      ;
; 1.011 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.627     ; 0.498      ;
; 1.011 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.502      ;
; 1.012 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r18[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.614     ; 0.512      ;
; 1.016 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r17[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.613     ; 0.517      ;
; 1.017 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.510      ;
; 1.023 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.514      ;
; 1.026 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.627     ; 0.513      ;
; 1.026 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.607     ; 0.533      ;
; 1.028 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.520      ;
; 1.031 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r23[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.525      ;
; 1.033 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.617     ; 0.530      ;
; 1.034 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.527      ;
; 1.034 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r3[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.617     ; 0.531      ;
; 1.038 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.533      ;
; 1.042 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r13[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.537      ;
; 1.044 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.537      ;
; 1.045 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r0[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.613     ; 0.546      ;
; 1.051 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.545      ;
; 1.053 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.546      ;
; 1.053 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.547      ;
; 1.054 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.547      ;
; 1.055 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.549      ;
; 1.057 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.545      ;
; 1.058 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.551      ;
; 1.058 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.557      ;
; 1.058 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.557      ;
; 1.062 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r26[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.629     ; 0.547      ;
; 1.065 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.558      ;
; 1.066 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.627     ; 0.553      ;
; 1.068 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.624     ; 0.558      ;
; 1.069 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.612     ; 0.571      ;
; 1.071 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.564      ;
; 1.073 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.566      ;
; 1.074 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.568      ;
; 1.077 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r11[7]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.618     ; 0.573      ;
; 1.079 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.571      ;
; 1.081 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.629     ; 0.566      ;
; 1.082 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.575      ;
; 1.083 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.575      ;
; 1.083 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.629     ; 0.568      ;
; 1.083 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.628     ; 0.569      ;
; 1.086 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.623     ; 0.577      ;
; 1.086 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.630     ; 0.570      ;
; 1.089 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.629     ; 0.574      ;
; 1.093 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.624     ; 0.583      ;
; 1.093 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.581      ;
; 1.095 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.587      ;
; 1.096 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.622     ; 0.588      ;
; 1.098 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.591      ;
; 1.101 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.600      ;
; 1.105 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.610     ; 0.609      ;
; 1.106 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.607     ; 0.613      ;
; 1.109 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.616     ; 0.607      ;
; 1.110 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.619     ; 0.605      ;
; 1.111 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.605      ;
; 1.111 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.616     ; 0.609      ;
; 1.112 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.600      ;
; 1.114 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.613      ;
; 1.115 ; ALU:inst5|z[11] ; super_register_bank:inst2|r16[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.621     ; 0.608      ;
; 1.117 ; ALU:inst5|z[13] ; super_register_bank:inst2|r23[13]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.615     ; 0.616      ;
; 1.121 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.624     ; 0.611      ;
; 1.123 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.613     ; 0.624      ;
; 1.125 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.626     ; 0.613      ;
; 1.125 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.619      ;
; 1.126 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.769     ; 0.471      ;
; 1.126 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r3[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.620     ; 0.620      ;
; 1.127 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.607     ; 0.634      ;
; 1.128 ; ALU:inst5|z[14] ; super_register_bank:inst2|r26[14]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.631     ; 0.611      ;
; 1.130 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]             ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.768     ; 0.476      ;
; 1.133 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.613     ; 0.634      ;
; 1.133 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r17[5]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.624     ; 0.623      ;
+-------+-----------------+-----------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.801 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 1.256      ; 2.097      ;
; 1.493 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 1.256      ; 2.289      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_k'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.100 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.500        ; 1.187      ; 1.754      ;
; -0.100 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.500        ; 1.185      ; 1.752      ;
; -0.092 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.745      ;
; -0.092 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.745      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.500        ; 1.187      ; 1.745      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; -0.091 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.500        ; 1.186      ; 1.744      ;
; 0.783  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 1.000        ; 1.187      ; 1.371      ;
; 0.783  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 1.000        ; 1.185      ; 1.369      ;
; 0.789  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.364      ;
; 0.789  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.364      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 1.000        ; 1.187      ; 1.364      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
; 0.790  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 1.000        ; 1.186      ; 1.363      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.092 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.199      ; 1.758      ;
; -0.092 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.199      ; 1.758      ;
; -0.092 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.199      ; 1.758      ;
; -0.092 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.199      ; 1.758      ;
; -0.092 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; -0.092 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.200      ; 1.759      ;
; 0.790  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.199      ; 1.376      ;
; 0.790  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.199      ; 1.376      ;
; 0.790  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.199      ; 1.376      ;
; 0.790  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.199      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
; 0.791  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.200      ; 1.376      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_reg'                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.085 ; nRST      ; super_register_bank:inst2|r8[0]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[0]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[0]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[0]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[0]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; clk_reg     ; 0.500        ; 1.205      ; 1.757      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r5[1]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[1]               ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[1]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[1]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[1]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[1]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[1]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; clk_reg     ; 0.500        ; 1.205      ; 1.757      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[2]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[2]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[2]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|Working_register[3] ; nRST         ; clk_reg     ; 0.500        ; 1.205      ; 1.757      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[3]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[3]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[3]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|Working_register[4] ; nRST         ; clk_reg     ; 0.500        ; 1.205      ; 1.757      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[4]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|Working_register[5] ; nRST         ; clk_reg     ; 0.500        ; 1.205      ; 1.757      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[5]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[5]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[5]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[5]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[5]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r17[5]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[6]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[6]               ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[6]              ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[7]               ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[7]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[7]               ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[8]               ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[8]               ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r14[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r10[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[8]               ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r18[8]              ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r17[9]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r19[9]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r16[9]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r18[9]              ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[10]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[10]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[10]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[10]             ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[10]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[10]             ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[11]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[11]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r16[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r17[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r19[11]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[12]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[12]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r14[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r10[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.200      ; 1.752      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[12]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[12]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r19[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r18[12]             ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[13]             ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[13]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r16[13]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.749      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r2[14]              ; nRST         ; clk_reg     ; 0.500        ; 1.206      ; 1.758      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r14[14]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r10[14]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r4[14]              ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r12[14]             ; nRST         ; clk_reg     ; 0.500        ; 1.203      ; 1.755      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r8[14]              ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r3[14]              ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r11[14]             ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.750      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r7[14]              ; nRST         ; clk_reg     ; 0.500        ; 1.202      ; 1.754      ;
; -0.085 ; nRST      ; super_register_bank:inst2|r15[14]             ; nRST         ; clk_reg     ; 0.500        ; 1.201      ; 1.753      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_reg'                                                                                                   ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.097 ; nRST      ; super_register_bank:inst2|r12[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.260      ; 1.287      ;
; -0.097 ; nRST      ; super_register_bank:inst2|r12[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.260      ; 1.287      ;
; -0.097 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; clk_reg     ; 0.000        ; 1.259      ; 1.286      ;
; -0.097 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; clk_reg     ; 0.000        ; 1.259      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r12[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r8[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.259      ; 1.287      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[4]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[5]                ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[6]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[6]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[6]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r8[7]                ; nRST         ; clk_reg     ; 0.000        ; 1.259      ; 1.287      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r15[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[7]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r18[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r19[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[8]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[8]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r16[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.283      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r17[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.254      ; 1.282      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r22[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; clk_reg     ; 0.000        ; 1.262      ; 1.290      ;
; -0.096 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; clk_reg     ; 0.000        ; 1.262      ; 1.290      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.263      ; 1.291      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r1[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.281      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r13[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.257      ; 1.285      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r5[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.256      ; 1.284      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r12[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.258      ; 1.286      ;
; -0.096 ; nRST      ; super_register_bank:inst2|r8[9]                ; nRST         ; clk_reg     ; 0.000        ; 1.259      ; 1.287      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.076 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.076 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.251      ; 1.299      ;
; -0.075 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.250      ; 1.299      ;
; -0.075 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.250      ; 1.299      ;
; -0.075 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.250      ; 1.299      ;
; -0.075 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.250      ; 1.299      ;
; 0.812  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.687      ;
; 0.812  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.687      ;
; 0.812  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.687      ;
; 0.813  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.688      ;
; 0.813  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.250      ; 1.687      ;
; 0.813  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.250      ; 1.687      ;
; 0.813  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.250      ; 1.687      ;
; 0.813  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.250      ; 1.687      ;
; 0.813  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.688      ;
; 0.813  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.688      ;
; 0.813  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.251      ; 1.688      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_k'                                                                                   ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.074 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; 0.000        ; 1.237      ; 1.287      ;
; -0.074 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; 0.000        ; 1.237      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; 0.000        ; 1.237      ; 1.288      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.073 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; 0.000        ; 1.236      ; 1.287      ;
; -0.067 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; 0.000        ; 1.237      ; 1.294      ;
; -0.067 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; 0.000        ; 1.235      ; 1.292      ;
; 0.812  ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; clk_k       ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; clk_k       ; -0.500       ; 1.235      ; 1.671      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; clk_k       ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; clk_k       ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; clk_k       ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; clk_k       ; -0.500       ; 1.237      ; 1.674      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.813  ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; clk_k       ; -0.500       ; 1.236      ; 1.673      ;
; 0.821  ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; clk_k       ; -0.500       ; 1.235      ; 1.680      ;
; 0.822  ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; clk_k       ; -0.500       ; 1.237      ; 1.683      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -12.566   ; -1.951  ; -0.100   ; -0.120  ; -3.000              ;
;  clk_k                                                                                                    ; -6.484    ; 0.192   ; -0.100   ; -0.088  ; -3.000              ;
;  clk_pc                                                                                                   ; -8.188    ; 0.242   ; -0.092   ; -0.094  ; -3.000              ;
;  clk_ram                                                                                                  ; -6.378    ; 0.187   ; N/A      ; N/A     ; -3.000              ;
;  clk_reg                                                                                                  ; -8.761    ; 0.529   ; -0.085   ; -0.120  ; -3.000              ;
;  clk_rom                                                                                                  ; -1.984    ; 0.492   ; N/A      ; N/A     ; -3.000              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -12.566   ; -0.265  ; N/A      ; N/A     ; 0.335               ;
;  nRST                                                                                                     ; -2.041    ; 0.801   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.456    ; -1.951  ; N/A      ; N/A     ; -0.257              ;
; Design-wide TNS                                                                                           ; -4649.707 ; -18.293 ; -38.168  ; -53.583 ; -630.645            ;
;  clk_k                                                                                                    ; -102.461  ; 0.000   ; -1.476   ; -1.389  ; -19.878             ;
;  clk_pc                                                                                                   ; -672.292  ; 0.000   ; -1.012   ; -1.034  ; -95.465             ;
;  clk_ram                                                                                                  ; -38.913   ; 0.000   ; N/A      ; N/A     ; -21.392             ;
;  clk_reg                                                                                                  ; -3572.825 ; 0.000   ; -35.680  ; -51.160 ; -494.074            ;
;  clk_rom                                                                                                  ; -3.762    ; 0.000   ; N/A      ; N/A     ; -7.348              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -183.515  ; -0.832  ; N/A      ; N/A     ; 0.000               ;
;  nRST                                                                                                     ; -2.041    ; 0.000   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -73.898   ; -17.579 ; N/A      ; N/A     ; -10.720             ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MWout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MRout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pc                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_ram                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_k                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_reg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_rom                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                                  ; clk_k                                                                                                    ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 21738    ; 110      ; 0        ; 0        ;
; clk_rom                                                                                                  ; clk_pc                                                                                                   ; 7        ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; clk_pc                                                                                                   ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 232      ; 946      ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_ram                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_ram                                                                                                  ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram                                                                                                  ; 27       ; 7        ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; nRST                                                                                                     ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 984      ; 0        ; 168      ; 0        ;
; clk_ram                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 29520    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 34       ; 34       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 33600    ; 33600    ; 5713     ; 5713     ;
; clk_pc                                                                                                   ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 242      ; 0        ; 246      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 124      ; 124      ; 118      ; 118      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                                  ; clk_k                                                                                                    ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 21738    ; 110      ; 0        ; 0        ;
; clk_rom                                                                                                  ; clk_pc                                                                                                   ; 7        ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; clk_pc                                                                                                   ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 232      ; 946      ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_ram                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_ram                                                                                                  ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_ram                                                                                                  ; 27       ; 7        ; 0        ; 0        ;
; clk_ram                                                                                                  ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; nRST                                                                                                     ; clk_rom                                                                                                  ; 32       ; 16       ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 984      ; 0        ; 168      ; 0        ;
; clk_ram                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; decoder:inst1|ALUC[0]                                                                                    ; 29520    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 34       ; 34       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 33600    ; 33600    ; 5713     ; 5713     ;
; clk_pc                                                                                                   ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; clk_ram                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; clk_reg                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; clk_rom                                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 242      ; 0        ; 246      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 124      ; 124      ; 118      ; 118      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_k    ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_k    ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 99    ; 99   ;
; Unconstrained Output Port Paths ; 644   ; 644  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; clk_k                                                                                                    ; clk_k                                                                                                    ; Base ; Constrained ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; Base ; Constrained ;
; clk_ram                                                                                                  ; clk_ram                                                                                                  ; Base ; Constrained ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; Base ; Constrained ;
; clk_rom                                                                                                  ; clk_rom                                                                                                  ; Base ; Constrained ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; Base ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 10 01:59:45 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name clk_pc clk_pc
    Info (332105): create_clock -period 1.000 -name clk_reg clk_reg
    Info (332105): create_clock -period 1.000 -name clk_ram clk_ram
    Info (332105): create_clock -period 1.000 -name nRST nRST
    Info (332105): create_clock -period 1.000 -name clk_k clk_k
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.566            -183.515 decoder:inst1|ALUC[0] 
    Info (332119):    -8.761           -3572.825 clk_reg 
    Info (332119):    -8.188            -672.292 clk_pc 
    Info (332119):    -6.484            -102.461 clk_k 
    Info (332119):    -6.378             -38.913 clk_ram 
    Info (332119):    -5.456             -73.898 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.041              -2.041 nRST 
    Info (332119):    -1.984              -3.762 clk_rom 
Info (332146): Worst-case hold slack is -1.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.951             -17.579 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.265              -0.714 decoder:inst1|ALUC[0] 
    Info (332119):     0.359               0.000 clk_ram 
    Info (332119):     0.478               0.000 clk_pc 
    Info (332119):     0.809               0.000 clk_rom 
    Info (332119):     0.882               0.000 clk_k 
    Info (332119):     0.931               0.000 clk_reg 
    Info (332119):     1.214               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.004               0.000 clk_k 
    Info (332119):     0.021               0.000 clk_pc 
    Info (332119):     0.024               0.000 clk_reg 
Info (332146): Worst-case removal slack is -0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.120             -51.160 clk_reg 
    Info (332119):    -0.094              -1.034 clk_pc 
    Info (332119):    -0.088              -1.389 clk_k 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -90.000 clk_pc 
    Info (332119):    -3.000             -21.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000              -7.348 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.257             -10.720 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.390               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.231            -163.339 decoder:inst1|ALUC[0] 
    Info (332119):    -7.831           -3176.358 clk_reg 
    Info (332119):    -7.230            -598.257 clk_pc 
    Info (332119):    -5.741             -90.767 clk_k 
    Info (332119):    -5.631             -34.222 clk_ram 
    Info (332119):    -4.963             -67.226 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.897              -1.897 nRST 
    Info (332119):    -1.672              -3.184 clk_rom 
Info (332146): Worst-case hold slack is -1.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.679             -15.076 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.209              -0.557 decoder:inst1|ALUC[0] 
    Info (332119):     0.313               0.000 clk_ram 
    Info (332119):     0.429               0.000 clk_pc 
    Info (332119):     0.708               0.000 clk_rom 
    Info (332119):     0.785               0.000 clk_k 
    Info (332119):     0.812               0.000 clk_reg 
    Info (332119):     1.122               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.067               0.000 clk_k 
    Info (332119):     0.076               0.000 clk_pc 
    Info (332119):     0.086               0.000 clk_reg 
Info (332146): Worst-case removal slack is -0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.117             -49.930 clk_reg 
    Info (332119):    -0.088              -0.968 clk_pc 
    Info (332119):    -0.087              -1.375 clk_k 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -90.000 clk_pc 
    Info (332119):    -3.000             -21.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000              -7.348 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.205              -5.989 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.429               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.752             -98.971 decoder:inst1|ALUC[0] 
    Info (332119):    -4.706           -1889.743 clk_reg 
    Info (332119):    -4.366            -360.267 clk_pc 
    Info (332119):    -3.395             -53.450 clk_k 
    Info (332119):    -3.369             -19.400 clk_ram 
    Info (332119):    -3.105             -39.447 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.204              -1.204 nRST 
    Info (332119):    -1.126              -2.037 clk_rom 
Info (332146): Worst-case hold slack is -1.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.255             -11.495 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.258              -0.832 decoder:inst1|ALUC[0] 
    Info (332119):     0.187               0.000 clk_ram 
    Info (332119):     0.192               0.000 clk_k 
    Info (332119):     0.242               0.000 clk_pc 
    Info (332119):     0.492               0.000 clk_rom 
    Info (332119):     0.529               0.000 clk_reg 
    Info (332119):     0.801               0.000 nRST 
Info (332146): Worst-case recovery slack is -0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.100              -1.476 clk_k 
    Info (332119):    -0.092              -1.012 clk_pc 
    Info (332119):    -0.085             -35.680 clk_reg 
Info (332146): Worst-case removal slack is -0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.097             -41.620 clk_reg 
    Info (332119):    -0.076              -0.832 clk_pc 
    Info (332119):    -0.074              -1.160 clk_k 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -494.074 clk_reg 
    Info (332119):    -3.000             -95.465 clk_pc 
    Info (332119):    -3.000             -19.878 clk_k 
    Info (332119):    -3.000             -13.017 clk_ram 
    Info (332119):    -3.000              -5.183 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.028              -0.028 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.335               0.000 decoder:inst1|ALUC[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Fri Jun 10 01:59:49 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


