static_line.vhd,vhdl,xil_defaultlib,../../../../imports/ip_core/static_line_32/src/static_line.vhd,
static_line_32.vhd,vhdl,xil_defaultlib,../../../../imports/ip_core/static_line_32/sim/static_line_32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
