# Register instruction at dispatch.
@begin punch_name:register_instruction top_module:TilePRCIDomain clock:auto_tap_clock_in_clock reset:auto_tap_clock_in_reset dpi_group:dromajo
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.(io_dis_uops_0_0_valid|io_dis_uops_1_0_valid|io_dis_uops_2_0_valid) port_size:1 type:trigger
hierarchy:tile_reset_domain_boom_tile.core.io_hartid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_bits_rob_idx port_size:5
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_bits_rob_idx port_size:5
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_bits_rob_idx port_size:5
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_bits_debug_inst port_size:32
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_bits_debug_inst port_size:32
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_bits_debug_inst port_size:32
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_bits_debug_pc port_size:40
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_bits_debug_pc port_size:40
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_bits_debug_pc port_size:40
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_bits_pdst port_size:6
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_bits_pdst port_size:6
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_bits_pdst port_size:6
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_0_0_bits_fp_val port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_1_0_bits_fp_val port_size:1
hierarchy:tile_reset_domain_boom_tile.core.dispatcher.io_dis_uops_2_0_bits_fp_val port_size:1
@end

# Write back data. Integer register file.
@begin punch_name:write_back_data top_module:TilePRCIDomain clock:auto_tap_clock_in_clock reset:auto_tap_clock_in_reset dpi_group:dromajo
hierarchy:tile_reset_domain_boom_tile.core.iregfile.(io_write_ports_0_valid|io_write_ports_1_valid) port_size:1 type:trigger
hierarchy:tile_reset_domain_boom_tile.core.io_hartid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_0_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_1_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_0_bits_data port_size:64
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_1_bits_data port_size:64
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_0_bits_addr port_size:6
hierarchy:tile_reset_domain_boom_tile.core.iregfile.io_write_ports_1_bits_addr port_size:6
@end

# Write back data. FP register file.
@begin punch_name:write_back_fpdata top_module:TilePRCIDomain clock:auto_tap_clock_in_clock reset:auto_tap_clock_in_reset dpi_group:dromajo
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.(io_write_ports_0_valid|io_write_ports_1_valid) port_size:1 type:trigger
hierarchy:tile_reset_domain_boom_tile.core.io_hartid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_0_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_1_valid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_0_bits_data port_size:64
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_1_bits_data port_size:64
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_0_bits_addr port_size:6
hierarchy:tile_reset_domain_boom_tile.core.fp_pipeline.fregfile.io_write_ports_1_bits_addr port_size:6
@end

# Commit instruction.
@begin punch_name:rob_commit top_module:TilePRCIDomain clock:auto_tap_clock_in_clock reset:auto_tap_clock_in_reset dpi_group:dromajo
hierarchy:tile_reset_domain_boom_tile.core.rob.io_commit_valids_0 port_size:1 type:trigger
hierarchy:tile_reset_domain_boom_tile.core.io_hartid port_size:1
hierarchy:tile_reset_domain_boom_tile.core.rob.com_idx port_size:5
@end

