
C:\Users\Public\Documents\IR_Project-RTOS\Debug\FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026b0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08002770  08002770  00012770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002880  08002880  00012880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002884  08002884  00012884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08002888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001534  20000014  0800289c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001548  0800289c  00021548  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020085  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000451e  00000000  00000000  000400c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b501  00000000  00000000  000445df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f38  00000000  00000000  0004fae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001418  00000000  00000000  00050a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000094fa  00000000  00000000  00051e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000056f9  00000000  00000000  0005b32a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00060a23  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002bec  00000000  00000000  00060aa0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002758 	.word	0x08002758

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08002758 	.word	0x08002758

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f000 fc94 	bl	8000b88 <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 f870 	bl	800034c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2001      	movs	r0, #1
 800026e:	2200      	movs	r2, #0
 8000270:	0021      	movs	r1, r4
 8000272:	4240      	negs	r0, r0
 8000274:	f000 f830 	bl	80002d8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	2310      	movs	r3, #16
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
{
 8000280:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000282:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000284:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000286:	430b      	orrs	r3, r1
 8000288:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f002 f949 	bl	8002524 <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000d74 	.word	0x20000d74

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000d74 	.word	0x20000d74

080002b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002ba:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002bc:	f7ff fff6 	bl	80002ac <HAL_GetTick>
  uint32_t wait = Delay;
 80002c0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002c2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002c4:	1c63      	adds	r3, r4, #1
 80002c6:	1e5a      	subs	r2, r3, #1
 80002c8:	4193      	sbcs	r3, r2
 80002ca:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	f7ff ffee 	bl	80002ac <HAL_GetTick>
 80002d0:	1b40      	subs	r0, r0, r5
 80002d2:	42a0      	cmp	r0, r4
 80002d4:	d3fa      	bcc.n	80002cc <HAL_Delay+0x14>
  {
  }
}
 80002d6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002dc:	2800      	cmp	r0, #0
 80002de:	da14      	bge.n	800030a <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e0:	230f      	movs	r3, #15
 80002e2:	b2c0      	uxtb	r0, r0
 80002e4:	4003      	ands	r3, r0
 80002e6:	3b08      	subs	r3, #8
 80002e8:	4a11      	ldr	r2, [pc, #68]	; (8000330 <HAL_NVIC_SetPriority+0x58>)
 80002ea:	089b      	lsrs	r3, r3, #2
 80002ec:	009b      	lsls	r3, r3, #2
 80002ee:	189b      	adds	r3, r3, r2
 80002f0:	2203      	movs	r2, #3
 80002f2:	4010      	ands	r0, r2
 80002f4:	4090      	lsls	r0, r2
 80002f6:	32fc      	adds	r2, #252	; 0xfc
 80002f8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fa:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fe:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	69dc      	ldr	r4, [r3, #28]
 8000302:	43ac      	bics	r4, r5
 8000304:	4321      	orrs	r1, r4
 8000306:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000308:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	2503      	movs	r5, #3
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	4028      	ands	r0, r5
 8000310:	40a8      	lsls	r0, r5
 8000312:	35fc      	adds	r5, #252	; 0xfc
 8000314:	002e      	movs	r6, r5
 8000316:	4a07      	ldr	r2, [pc, #28]	; (8000334 <HAL_NVIC_SetPriority+0x5c>)
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	189b      	adds	r3, r3, r2
 800031c:	22c0      	movs	r2, #192	; 0xc0
 800031e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000320:	4029      	ands	r1, r5
 8000322:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000324:	0092      	lsls	r2, r2, #2
 8000326:	589c      	ldr	r4, [r3, r2]
 8000328:	43b4      	bics	r4, r6
 800032a:	4321      	orrs	r1, r4
 800032c:	5099      	str	r1, [r3, r2]
 800032e:	e7eb      	b.n	8000308 <HAL_NVIC_SetPriority+0x30>
 8000330:	e000ed00 	.word	0xe000ed00
 8000334:	e000e100 	.word	0xe000e100

08000338 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000338:	231f      	movs	r3, #31
 800033a:	4018      	ands	r0, r3
 800033c:	3b1e      	subs	r3, #30
 800033e:	4083      	lsls	r3, r0
 8000340:	4a01      	ldr	r2, [pc, #4]	; (8000348 <HAL_NVIC_EnableIRQ+0x10>)
 8000342:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000344:	4770      	bx	lr
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	e000e100 	.word	0xe000e100

0800034c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800034c:	4a09      	ldr	r2, [pc, #36]	; (8000374 <HAL_SYSTICK_Config+0x28>)
 800034e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000350:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000352:	4293      	cmp	r3, r2
 8000354:	d80d      	bhi.n	8000372 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000356:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000358:	4a07      	ldr	r2, [pc, #28]	; (8000378 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800035a:	4808      	ldr	r0, [pc, #32]	; (800037c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800035c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800035e:	6a03      	ldr	r3, [r0, #32]
 8000360:	0609      	lsls	r1, r1, #24
 8000362:	021b      	lsls	r3, r3, #8
 8000364:	0a1b      	lsrs	r3, r3, #8
 8000366:	430b      	orrs	r3, r1
 8000368:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000370:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000372:	4770      	bx	lr
 8000374:	00ffffff 	.word	0x00ffffff
 8000378:	e000e010 	.word	0xe000e010
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000380:	4b05      	ldr	r3, [pc, #20]	; (8000398 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000382:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000384:	2804      	cmp	r0, #4
 8000386:	d102      	bne.n	800038e <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000388:	4310      	orrs	r0, r2
 800038a:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800038c:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800038e:	2104      	movs	r1, #4
 8000390:	438a      	bics	r2, r1
 8000392:	601a      	str	r2, [r3, #0]
}
 8000394:	e7fa      	b.n	800038c <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000396:	46c0      	nop			; (mov r8, r8)
 8000398:	e000e010 	.word	0xe000e010

0800039c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800039c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	1c84      	adds	r4, r0, #2
 80003a0:	7fe3      	ldrb	r3, [r4, #31]
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	d004      	beq.n	80003b0 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003a6:	2304      	movs	r3, #4
 80003a8:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80003aa:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80003ac:	0018      	movs	r0, r3
 80003ae:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003b0:	210e      	movs	r1, #14
 80003b2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003b4:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	438a      	bics	r2, r1
 80003ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80003bc:	2201      	movs	r2, #1
 80003be:	6819      	ldr	r1, [r3, #0]
 80003c0:	4391      	bics	r1, r2
 80003c2:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003c4:	0011      	movs	r1, r2
 80003c6:	40a9      	lsls	r1, r5
 80003c8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80003ca:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80003cc:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80003ce:	2400      	movs	r4, #0
 80003d0:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 80003d2:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003d4:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80003d6:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80003d8:	42a2      	cmp	r2, r4
 80003da:	d0e7      	beq.n	80003ac <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80003dc:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80003de:	0023      	movs	r3, r4
 80003e0:	e7e4      	b.n	80003ac <HAL_DMA_Abort_IT+0x10>
	...

080003e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80003e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003e6:	680b      	ldr	r3, [r1, #0]
{ 
 80003e8:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003ea:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003ec:	2300      	movs	r3, #0
{ 
 80003ee:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003f0:	9a02      	ldr	r2, [sp, #8]
 80003f2:	40da      	lsrs	r2, r3
 80003f4:	d101      	bne.n	80003fa <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003f6:	b007      	add	sp, #28
 80003f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003fa:	2201      	movs	r2, #1
 80003fc:	409a      	lsls	r2, r3
 80003fe:	9203      	str	r2, [sp, #12]
 8000400:	9903      	ldr	r1, [sp, #12]
 8000402:	9a02      	ldr	r2, [sp, #8]
 8000404:	400a      	ands	r2, r1
 8000406:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000408:	d100      	bne.n	800040c <HAL_GPIO_Init+0x28>
 800040a:	e08c      	b.n	8000526 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800040c:	9a01      	ldr	r2, [sp, #4]
 800040e:	2110      	movs	r1, #16
 8000410:	6852      	ldr	r2, [r2, #4]
 8000412:	0016      	movs	r6, r2
 8000414:	438e      	bics	r6, r1
 8000416:	2e02      	cmp	r6, #2
 8000418:	d10e      	bne.n	8000438 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800041a:	2507      	movs	r5, #7
 800041c:	401d      	ands	r5, r3
 800041e:	00ad      	lsls	r5, r5, #2
 8000420:	3901      	subs	r1, #1
 8000422:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000424:	08dc      	lsrs	r4, r3, #3
 8000426:	00a4      	lsls	r4, r4, #2
 8000428:	1904      	adds	r4, r0, r4
 800042a:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800042c:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800042e:	9901      	ldr	r1, [sp, #4]
 8000430:	6909      	ldr	r1, [r1, #16]
 8000432:	40a9      	lsls	r1, r5
 8000434:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000436:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000438:	2403      	movs	r4, #3
 800043a:	005f      	lsls	r7, r3, #1
 800043c:	40bc      	lsls	r4, r7
 800043e:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000440:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000442:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000444:	4025      	ands	r5, r4
 8000446:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000448:	2503      	movs	r5, #3
 800044a:	4015      	ands	r5, r2
 800044c:	40bd      	lsls	r5, r7
 800044e:	4661      	mov	r1, ip
 8000450:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000452:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000454:	2e01      	cmp	r6, #1
 8000456:	d80f      	bhi.n	8000478 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000458:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800045a:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800045c:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800045e:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000460:	40bd      	lsls	r5, r7
 8000462:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000464:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000466:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000468:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800046a:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800046c:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800046e:	2101      	movs	r1, #1
 8000470:	400d      	ands	r5, r1
 8000472:	409d      	lsls	r5, r3
 8000474:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000476:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000478:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800047a:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800047c:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800047e:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000480:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000482:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000484:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000486:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000488:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800048a:	420a      	tst	r2, r1
 800048c:	d04b      	beq.n	8000526 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800048e:	2101      	movs	r1, #1
 8000490:	4c26      	ldr	r4, [pc, #152]	; (800052c <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000492:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000494:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000496:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000498:	430d      	orrs	r5, r1
 800049a:	61a5      	str	r5, [r4, #24]
 800049c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800049e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a0:	400c      	ands	r4, r1
 80004a2:	9405      	str	r4, [sp, #20]
 80004a4:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004a6:	240f      	movs	r4, #15
 80004a8:	4921      	ldr	r1, [pc, #132]	; (8000530 <HAL_GPIO_Init+0x14c>)
 80004aa:	00ad      	lsls	r5, r5, #2
 80004ac:	00b6      	lsls	r6, r6, #2
 80004ae:	186d      	adds	r5, r5, r1
 80004b0:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004b2:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80004b4:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004b6:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004b8:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004ba:	2400      	movs	r4, #0
 80004bc:	4288      	cmp	r0, r1
 80004be:	d00c      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004c0:	491c      	ldr	r1, [pc, #112]	; (8000534 <HAL_GPIO_Init+0x150>)
 80004c2:	3401      	adds	r4, #1
 80004c4:	4288      	cmp	r0, r1
 80004c6:	d008      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004c8:	491b      	ldr	r1, [pc, #108]	; (8000538 <HAL_GPIO_Init+0x154>)
 80004ca:	3401      	adds	r4, #1
 80004cc:	4288      	cmp	r0, r1
 80004ce:	d004      	beq.n	80004da <HAL_GPIO_Init+0xf6>
 80004d0:	491a      	ldr	r1, [pc, #104]	; (800053c <HAL_GPIO_Init+0x158>)
 80004d2:	3403      	adds	r4, #3
 80004d4:	4288      	cmp	r0, r1
 80004d6:	d100      	bne.n	80004da <HAL_GPIO_Init+0xf6>
 80004d8:	3c02      	subs	r4, #2
 80004da:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004dc:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004de:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80004e0:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80004e2:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80004e4:	4c16      	ldr	r4, [pc, #88]	; (8000540 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004e6:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80004e8:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80004ea:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004ec:	03d1      	lsls	r1, r2, #15
 80004ee:	d401      	bmi.n	80004f4 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004f0:	003e      	movs	r6, r7
 80004f2:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004f4:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004f6:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004f8:	9e00      	ldr	r6, [sp, #0]
 80004fa:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004fc:	0391      	lsls	r1, r2, #14
 80004fe:	d401      	bmi.n	8000504 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000500:	003e      	movs	r6, r7
 8000502:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000504:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000506:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000508:	9e00      	ldr	r6, [sp, #0]
 800050a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800050c:	02d1      	lsls	r1, r2, #11
 800050e:	d401      	bmi.n	8000514 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000510:	003e      	movs	r6, r7
 8000512:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000514:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000516:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000518:	9f00      	ldr	r7, [sp, #0]
 800051a:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800051c:	0292      	lsls	r2, r2, #10
 800051e:	d401      	bmi.n	8000524 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000520:	402e      	ands	r6, r5
 8000522:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000524:	60e7      	str	r7, [r4, #12]
    position++;
 8000526:	3301      	adds	r3, #1
 8000528:	e762      	b.n	80003f0 <HAL_GPIO_Init+0xc>
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	40021000 	.word	0x40021000
 8000530:	40010000 	.word	0x40010000
 8000534:	48000400 	.word	0x48000400
 8000538:	48000800 	.word	0x48000800
 800053c:	48000c00 	.word	0x48000c00
 8000540:	40010400 	.word	0x40010400

08000544 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 8000546:	2300      	movs	r3, #0

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000548:	2503      	movs	r5, #3
{
 800054a:	9101      	str	r1, [sp, #4]
  while ((GPIO_Pin >> position) != RESET)
 800054c:	9a01      	ldr	r2, [sp, #4]
 800054e:	40da      	lsrs	r2, r3
 8000550:	d100      	bne.n	8000554 <HAL_GPIO_DeInit+0x10>
      }
    }
    
    position++;
  }
}
 8000552:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = GPIO_Pin & (1U << position);
 8000554:	2701      	movs	r7, #1
 8000556:	409f      	lsls	r7, r3
 8000558:	9a01      	ldr	r2, [sp, #4]
 800055a:	403a      	ands	r2, r7
 800055c:	9200      	str	r2, [sp, #0]
    if (iocurrent)
 800055e:	d053      	beq.n	8000608 <HAL_GPIO_DeInit+0xc4>
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000560:	002c      	movs	r4, r5
 8000562:	0059      	lsls	r1, r3, #1
 8000564:	408c      	lsls	r4, r1
 8000566:	43e1      	mvns	r1, r4
 8000568:	6802      	ldr	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800056a:	2607      	movs	r6, #7
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 800056c:	400a      	ands	r2, r1
 800056e:	6002      	str	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000570:	08da      	lsrs	r2, r3, #3
 8000572:	0092      	lsls	r2, r2, #2
 8000574:	1882      	adds	r2, r0, r2
 8000576:	6a14      	ldr	r4, [r2, #32]
 8000578:	401e      	ands	r6, r3
 800057a:	46a4      	mov	ip, r4
 800057c:	240f      	movs	r4, #15
 800057e:	00b6      	lsls	r6, r6, #2
 8000580:	40b4      	lsls	r4, r6
 8000582:	0026      	movs	r6, r4
 8000584:	4664      	mov	r4, ip
 8000586:	43b4      	bics	r4, r6
 8000588:	6214      	str	r4, [r2, #32]
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800058a:	6882      	ldr	r2, [r0, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800058c:	001c      	movs	r4, r3
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800058e:	400a      	ands	r2, r1
 8000590:	6082      	str	r2, [r0, #8]
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8000592:	6842      	ldr	r2, [r0, #4]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8000594:	402c      	ands	r4, r5
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8000596:	43ba      	bics	r2, r7
 8000598:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800059a:	68c2      	ldr	r2, [r0, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800059c:	270f      	movs	r7, #15
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800059e:	4011      	ands	r1, r2
 80005a0:	60c1      	str	r1, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005a2:	089a      	lsrs	r2, r3, #2
 80005a4:	4919      	ldr	r1, [pc, #100]	; (800060c <HAL_GPIO_DeInit+0xc8>)
 80005a6:	0092      	lsls	r2, r2, #2
 80005a8:	1852      	adds	r2, r2, r1
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005aa:	2190      	movs	r1, #144	; 0x90
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005ac:	00a4      	lsls	r4, r4, #2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ae:	05c9      	lsls	r1, r1, #23
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005b0:	40a7      	lsls	r7, r4
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005b2:	468c      	mov	ip, r1
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005b4:	6896      	ldr	r6, [r2, #8]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005b6:	2100      	movs	r1, #0
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005b8:	403e      	ands	r6, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ba:	4560      	cmp	r0, ip
 80005bc:	d00f      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005be:	4914      	ldr	r1, [pc, #80]	; (8000610 <HAL_GPIO_DeInit+0xcc>)
 80005c0:	468c      	mov	ip, r1
 80005c2:	2101      	movs	r1, #1
 80005c4:	4560      	cmp	r0, ip
 80005c6:	d00a      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005c8:	4912      	ldr	r1, [pc, #72]	; (8000614 <HAL_GPIO_DeInit+0xd0>)
 80005ca:	468c      	mov	ip, r1
 80005cc:	2102      	movs	r1, #2
 80005ce:	4560      	cmp	r0, ip
 80005d0:	d005      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005d2:	4911      	ldr	r1, [pc, #68]	; (8000618 <HAL_GPIO_DeInit+0xd4>)
 80005d4:	468c      	mov	ip, r1
 80005d6:	0029      	movs	r1, r5
 80005d8:	4560      	cmp	r0, ip
 80005da:	d000      	beq.n	80005de <HAL_GPIO_DeInit+0x9a>
 80005dc:	2105      	movs	r1, #5
 80005de:	40a1      	lsls	r1, r4
 80005e0:	428e      	cmp	r6, r1
 80005e2:	d111      	bne.n	8000608 <HAL_GPIO_DeInit+0xc4>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005e4:	9c00      	ldr	r4, [sp, #0]
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005e6:	6891      	ldr	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005e8:	43e4      	mvns	r4, r4
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005ea:	43b9      	bics	r1, r7
 80005ec:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005ee:	4a0b      	ldr	r2, [pc, #44]	; (800061c <HAL_GPIO_DeInit+0xd8>)
 80005f0:	6811      	ldr	r1, [r2, #0]
 80005f2:	4021      	ands	r1, r4
 80005f4:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80005f6:	6851      	ldr	r1, [r2, #4]
 80005f8:	4021      	ands	r1, r4
 80005fa:	6051      	str	r1, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80005fc:	6891      	ldr	r1, [r2, #8]
 80005fe:	4021      	ands	r1, r4
 8000600:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8000602:	68d1      	ldr	r1, [r2, #12]
 8000604:	400c      	ands	r4, r1
 8000606:	60d4      	str	r4, [r2, #12]
    position++;
 8000608:	3301      	adds	r3, #1
 800060a:	e79f      	b.n	800054c <HAL_GPIO_DeInit+0x8>
 800060c:	40010000 	.word	0x40010000
 8000610:	48000400 	.word	0x48000400
 8000614:	48000800 	.word	0x48000800
 8000618:	48000c00 	.word	0x48000c00
 800061c:	40010400 	.word	0x40010400

08000620 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000620:	2a00      	cmp	r2, #0
 8000622:	d001      	beq.n	8000628 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000624:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000626:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000628:	6281      	str	r1, [r0, #40]	; 0x28
}
 800062a:	e7fc      	b.n	8000626 <HAL_GPIO_WritePin+0x6>

0800062c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800062c:	6943      	ldr	r3, [r0, #20]
 800062e:	4059      	eors	r1, r3
 8000630:	6141      	str	r1, [r0, #20]
}
 8000632:	4770      	bx	lr

08000634 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000634:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000636:	6803      	ldr	r3, [r0, #0]
{
 8000638:	b085      	sub	sp, #20
 800063a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800063c:	07db      	lsls	r3, r3, #31
 800063e:	d42f      	bmi.n	80006a0 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000640:	682b      	ldr	r3, [r5, #0]
 8000642:	079b      	lsls	r3, r3, #30
 8000644:	d500      	bpl.n	8000648 <HAL_RCC_OscConfig+0x14>
 8000646:	e081      	b.n	800074c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000648:	682b      	ldr	r3, [r5, #0]
 800064a:	071b      	lsls	r3, r3, #28
 800064c:	d500      	bpl.n	8000650 <HAL_RCC_OscConfig+0x1c>
 800064e:	e0bc      	b.n	80007ca <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000650:	682b      	ldr	r3, [r5, #0]
 8000652:	075b      	lsls	r3, r3, #29
 8000654:	d500      	bpl.n	8000658 <HAL_RCC_OscConfig+0x24>
 8000656:	e0df      	b.n	8000818 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000658:	682b      	ldr	r3, [r5, #0]
 800065a:	06db      	lsls	r3, r3, #27
 800065c:	d51a      	bpl.n	8000694 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800065e:	696a      	ldr	r2, [r5, #20]
 8000660:	4cb5      	ldr	r4, [pc, #724]	; (8000938 <HAL_RCC_OscConfig+0x304>)
 8000662:	2304      	movs	r3, #4
 8000664:	2a01      	cmp	r2, #1
 8000666:	d000      	beq.n	800066a <HAL_RCC_OscConfig+0x36>
 8000668:	e14b      	b.n	8000902 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800066a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800066c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800066e:	430b      	orrs	r3, r1
 8000670:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000672:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000674:	431a      	orrs	r2, r3
 8000676:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000678:	f7ff fe18 	bl	80002ac <HAL_GetTick>
 800067c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800067e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000680:	4233      	tst	r3, r6
 8000682:	d100      	bne.n	8000686 <HAL_RCC_OscConfig+0x52>
 8000684:	e136      	b.n	80008f4 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000686:	21f8      	movs	r1, #248	; 0xf8
 8000688:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800068a:	69ab      	ldr	r3, [r5, #24]
 800068c:	438a      	bics	r2, r1
 800068e:	00db      	lsls	r3, r3, #3
 8000690:	4313      	orrs	r3, r2
 8000692:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000694:	6a29      	ldr	r1, [r5, #32]
 8000696:	2900      	cmp	r1, #0
 8000698:	d000      	beq.n	800069c <HAL_RCC_OscConfig+0x68>
 800069a:	e159      	b.n	8000950 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800069c:	2000      	movs	r0, #0
 800069e:	e013      	b.n	80006c8 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006a0:	210c      	movs	r1, #12
 80006a2:	4ca5      	ldr	r4, [pc, #660]	; (8000938 <HAL_RCC_OscConfig+0x304>)
 80006a4:	6862      	ldr	r2, [r4, #4]
 80006a6:	400a      	ands	r2, r1
 80006a8:	2a04      	cmp	r2, #4
 80006aa:	d006      	beq.n	80006ba <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006ac:	6863      	ldr	r3, [r4, #4]
 80006ae:	400b      	ands	r3, r1
 80006b0:	2b08      	cmp	r3, #8
 80006b2:	d10b      	bne.n	80006cc <HAL_RCC_OscConfig+0x98>
 80006b4:	6863      	ldr	r3, [r4, #4]
 80006b6:	03db      	lsls	r3, r3, #15
 80006b8:	d508      	bpl.n	80006cc <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006ba:	6823      	ldr	r3, [r4, #0]
 80006bc:	039b      	lsls	r3, r3, #14
 80006be:	d5bf      	bpl.n	8000640 <HAL_RCC_OscConfig+0xc>
 80006c0:	686b      	ldr	r3, [r5, #4]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d1bc      	bne.n	8000640 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80006c6:	2001      	movs	r0, #1
}
 80006c8:	b005      	add	sp, #20
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006cc:	686b      	ldr	r3, [r5, #4]
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d113      	bne.n	80006fa <HAL_RCC_OscConfig+0xc6>
 80006d2:	2380      	movs	r3, #128	; 0x80
 80006d4:	6822      	ldr	r2, [r4, #0]
 80006d6:	025b      	lsls	r3, r3, #9
 80006d8:	4313      	orrs	r3, r2
 80006da:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006dc:	f7ff fde6 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006e0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80006e2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006e4:	02b6      	lsls	r6, r6, #10
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	4233      	tst	r3, r6
 80006ea:	d1a9      	bne.n	8000640 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006ec:	f7ff fdde 	bl	80002ac <HAL_GetTick>
 80006f0:	1bc0      	subs	r0, r0, r7
 80006f2:	2864      	cmp	r0, #100	; 0x64
 80006f4:	d9f7      	bls.n	80006e6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80006f6:	2003      	movs	r0, #3
 80006f8:	e7e6      	b.n	80006c8 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d116      	bne.n	800072c <HAL_RCC_OscConfig+0xf8>
 80006fe:	6823      	ldr	r3, [r4, #0]
 8000700:	4a8e      	ldr	r2, [pc, #568]	; (800093c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000702:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000704:	4013      	ands	r3, r2
 8000706:	6023      	str	r3, [r4, #0]
 8000708:	6823      	ldr	r3, [r4, #0]
 800070a:	4a8d      	ldr	r2, [pc, #564]	; (8000940 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800070c:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800070e:	4013      	ands	r3, r2
 8000710:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000712:	f7ff fdcb 	bl	80002ac <HAL_GetTick>
 8000716:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000718:	6823      	ldr	r3, [r4, #0]
 800071a:	4233      	tst	r3, r6
 800071c:	d100      	bne.n	8000720 <HAL_RCC_OscConfig+0xec>
 800071e:	e78f      	b.n	8000640 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000720:	f7ff fdc4 	bl	80002ac <HAL_GetTick>
 8000724:	1bc0      	subs	r0, r0, r7
 8000726:	2864      	cmp	r0, #100	; 0x64
 8000728:	d9f6      	bls.n	8000718 <HAL_RCC_OscConfig+0xe4>
 800072a:	e7e4      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800072c:	2b05      	cmp	r3, #5
 800072e:	d105      	bne.n	800073c <HAL_RCC_OscConfig+0x108>
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	6822      	ldr	r2, [r4, #0]
 8000734:	02db      	lsls	r3, r3, #11
 8000736:	4313      	orrs	r3, r2
 8000738:	6023      	str	r3, [r4, #0]
 800073a:	e7ca      	b.n	80006d2 <HAL_RCC_OscConfig+0x9e>
 800073c:	6823      	ldr	r3, [r4, #0]
 800073e:	4a7f      	ldr	r2, [pc, #508]	; (800093c <HAL_RCC_OscConfig+0x308>)
 8000740:	4013      	ands	r3, r2
 8000742:	6023      	str	r3, [r4, #0]
 8000744:	6823      	ldr	r3, [r4, #0]
 8000746:	4a7e      	ldr	r2, [pc, #504]	; (8000940 <HAL_RCC_OscConfig+0x30c>)
 8000748:	4013      	ands	r3, r2
 800074a:	e7c6      	b.n	80006da <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800074c:	220c      	movs	r2, #12
 800074e:	4c7a      	ldr	r4, [pc, #488]	; (8000938 <HAL_RCC_OscConfig+0x304>)
 8000750:	6863      	ldr	r3, [r4, #4]
 8000752:	4213      	tst	r3, r2
 8000754:	d006      	beq.n	8000764 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000756:	6863      	ldr	r3, [r4, #4]
 8000758:	4013      	ands	r3, r2
 800075a:	2b08      	cmp	r3, #8
 800075c:	d110      	bne.n	8000780 <HAL_RCC_OscConfig+0x14c>
 800075e:	6863      	ldr	r3, [r4, #4]
 8000760:	03db      	lsls	r3, r3, #15
 8000762:	d40d      	bmi.n	8000780 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000764:	6823      	ldr	r3, [r4, #0]
 8000766:	079b      	lsls	r3, r3, #30
 8000768:	d502      	bpl.n	8000770 <HAL_RCC_OscConfig+0x13c>
 800076a:	68eb      	ldr	r3, [r5, #12]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d1aa      	bne.n	80006c6 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000770:	21f8      	movs	r1, #248	; 0xf8
 8000772:	6822      	ldr	r2, [r4, #0]
 8000774:	692b      	ldr	r3, [r5, #16]
 8000776:	438a      	bics	r2, r1
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	4313      	orrs	r3, r2
 800077c:	6023      	str	r3, [r4, #0]
 800077e:	e763      	b.n	8000648 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000780:	68ea      	ldr	r2, [r5, #12]
 8000782:	2301      	movs	r3, #1
 8000784:	2a00      	cmp	r2, #0
 8000786:	d00f      	beq.n	80007a8 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000788:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800078a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 800078c:	4313      	orrs	r3, r2
 800078e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000790:	f7ff fd8c 	bl	80002ac <HAL_GetTick>
 8000794:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000796:	6823      	ldr	r3, [r4, #0]
 8000798:	4233      	tst	r3, r6
 800079a:	d1e9      	bne.n	8000770 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800079c:	f7ff fd86 	bl	80002ac <HAL_GetTick>
 80007a0:	1bc0      	subs	r0, r0, r7
 80007a2:	2802      	cmp	r0, #2
 80007a4:	d9f7      	bls.n	8000796 <HAL_RCC_OscConfig+0x162>
 80007a6:	e7a6      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 80007a8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007aa:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80007ac:	439a      	bics	r2, r3
 80007ae:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80007b0:	f7ff fd7c 	bl	80002ac <HAL_GetTick>
 80007b4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007b6:	6823      	ldr	r3, [r4, #0]
 80007b8:	4233      	tst	r3, r6
 80007ba:	d100      	bne.n	80007be <HAL_RCC_OscConfig+0x18a>
 80007bc:	e744      	b.n	8000648 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007be:	f7ff fd75 	bl	80002ac <HAL_GetTick>
 80007c2:	1bc0      	subs	r0, r0, r7
 80007c4:	2802      	cmp	r0, #2
 80007c6:	d9f6      	bls.n	80007b6 <HAL_RCC_OscConfig+0x182>
 80007c8:	e795      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007ca:	69ea      	ldr	r2, [r5, #28]
 80007cc:	2301      	movs	r3, #1
 80007ce:	4c5a      	ldr	r4, [pc, #360]	; (8000938 <HAL_RCC_OscConfig+0x304>)
 80007d0:	2a00      	cmp	r2, #0
 80007d2:	d010      	beq.n	80007f6 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80007d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007d6:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80007d8:	4313      	orrs	r3, r2
 80007da:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80007dc:	f7ff fd66 	bl	80002ac <HAL_GetTick>
 80007e0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007e4:	4233      	tst	r3, r6
 80007e6:	d000      	beq.n	80007ea <HAL_RCC_OscConfig+0x1b6>
 80007e8:	e732      	b.n	8000650 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007ea:	f7ff fd5f 	bl	80002ac <HAL_GetTick>
 80007ee:	1bc0      	subs	r0, r0, r7
 80007f0:	2802      	cmp	r0, #2
 80007f2:	d9f6      	bls.n	80007e2 <HAL_RCC_OscConfig+0x1ae>
 80007f4:	e77f      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80007f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007f8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80007fa:	439a      	bics	r2, r3
 80007fc:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80007fe:	f7ff fd55 	bl	80002ac <HAL_GetTick>
 8000802:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000804:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000806:	4233      	tst	r3, r6
 8000808:	d100      	bne.n	800080c <HAL_RCC_OscConfig+0x1d8>
 800080a:	e721      	b.n	8000650 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800080c:	f7ff fd4e 	bl	80002ac <HAL_GetTick>
 8000810:	1bc0      	subs	r0, r0, r7
 8000812:	2802      	cmp	r0, #2
 8000814:	d9f6      	bls.n	8000804 <HAL_RCC_OscConfig+0x1d0>
 8000816:	e76e      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000818:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800081a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800081c:	4c46      	ldr	r4, [pc, #280]	; (8000938 <HAL_RCC_OscConfig+0x304>)
 800081e:	0552      	lsls	r2, r2, #21
 8000820:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000822:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000824:	4213      	tst	r3, r2
 8000826:	d108      	bne.n	800083a <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000828:	69e3      	ldr	r3, [r4, #28]
 800082a:	4313      	orrs	r3, r2
 800082c:	61e3      	str	r3, [r4, #28]
 800082e:	69e3      	ldr	r3, [r4, #28]
 8000830:	4013      	ands	r3, r2
 8000832:	9303      	str	r3, [sp, #12]
 8000834:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000836:	2301      	movs	r3, #1
 8000838:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800083a:	2780      	movs	r7, #128	; 0x80
 800083c:	4e41      	ldr	r6, [pc, #260]	; (8000944 <HAL_RCC_OscConfig+0x310>)
 800083e:	007f      	lsls	r7, r7, #1
 8000840:	6833      	ldr	r3, [r6, #0]
 8000842:	423b      	tst	r3, r7
 8000844:	d006      	beq.n	8000854 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000846:	68ab      	ldr	r3, [r5, #8]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d113      	bne.n	8000874 <HAL_RCC_OscConfig+0x240>
 800084c:	6a22      	ldr	r2, [r4, #32]
 800084e:	4313      	orrs	r3, r2
 8000850:	6223      	str	r3, [r4, #32]
 8000852:	e030      	b.n	80008b6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000854:	6833      	ldr	r3, [r6, #0]
 8000856:	433b      	orrs	r3, r7
 8000858:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800085a:	f7ff fd27 	bl	80002ac <HAL_GetTick>
 800085e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000860:	6833      	ldr	r3, [r6, #0]
 8000862:	423b      	tst	r3, r7
 8000864:	d1ef      	bne.n	8000846 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000866:	f7ff fd21 	bl	80002ac <HAL_GetTick>
 800086a:	9b01      	ldr	r3, [sp, #4]
 800086c:	1ac0      	subs	r0, r0, r3
 800086e:	2864      	cmp	r0, #100	; 0x64
 8000870:	d9f6      	bls.n	8000860 <HAL_RCC_OscConfig+0x22c>
 8000872:	e740      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
 8000874:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000876:	2b00      	cmp	r3, #0
 8000878:	d114      	bne.n	80008a4 <HAL_RCC_OscConfig+0x270>
 800087a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800087c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800087e:	4393      	bics	r3, r2
 8000880:	6223      	str	r3, [r4, #32]
 8000882:	6a23      	ldr	r3, [r4, #32]
 8000884:	3203      	adds	r2, #3
 8000886:	4393      	bics	r3, r2
 8000888:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800088a:	f7ff fd0f 	bl	80002ac <HAL_GetTick>
 800088e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000890:	6a23      	ldr	r3, [r4, #32]
 8000892:	423b      	tst	r3, r7
 8000894:	d025      	beq.n	80008e2 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000896:	f7ff fd09 	bl	80002ac <HAL_GetTick>
 800089a:	4b2b      	ldr	r3, [pc, #172]	; (8000948 <HAL_RCC_OscConfig+0x314>)
 800089c:	1b80      	subs	r0, r0, r6
 800089e:	4298      	cmp	r0, r3
 80008a0:	d9f6      	bls.n	8000890 <HAL_RCC_OscConfig+0x25c>
 80008a2:	e728      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008a4:	2b05      	cmp	r3, #5
 80008a6:	d10b      	bne.n	80008c0 <HAL_RCC_OscConfig+0x28c>
 80008a8:	6a21      	ldr	r1, [r4, #32]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	430b      	orrs	r3, r1
 80008ae:	6223      	str	r3, [r4, #32]
 80008b0:	6a23      	ldr	r3, [r4, #32]
 80008b2:	431a      	orrs	r2, r3
 80008b4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80008b6:	f7ff fcf9 	bl	80002ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008ba:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80008bc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008be:	e00d      	b.n	80008dc <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008c0:	6a23      	ldr	r3, [r4, #32]
 80008c2:	4393      	bics	r3, r2
 80008c4:	2204      	movs	r2, #4
 80008c6:	6223      	str	r3, [r4, #32]
 80008c8:	6a23      	ldr	r3, [r4, #32]
 80008ca:	4393      	bics	r3, r2
 80008cc:	e7c0      	b.n	8000850 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008ce:	f7ff fced 	bl	80002ac <HAL_GetTick>
 80008d2:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <HAL_RCC_OscConfig+0x314>)
 80008d4:	1b80      	subs	r0, r0, r6
 80008d6:	4298      	cmp	r0, r3
 80008d8:	d900      	bls.n	80008dc <HAL_RCC_OscConfig+0x2a8>
 80008da:	e70c      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008dc:	6a23      	ldr	r3, [r4, #32]
 80008de:	423b      	tst	r3, r7
 80008e0:	d0f5      	beq.n	80008ce <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 80008e2:	9b00      	ldr	r3, [sp, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d000      	beq.n	80008ea <HAL_RCC_OscConfig+0x2b6>
 80008e8:	e6b6      	b.n	8000658 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80008ea:	69e3      	ldr	r3, [r4, #28]
 80008ec:	4a17      	ldr	r2, [pc, #92]	; (800094c <HAL_RCC_OscConfig+0x318>)
 80008ee:	4013      	ands	r3, r2
 80008f0:	61e3      	str	r3, [r4, #28]
 80008f2:	e6b1      	b.n	8000658 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80008f4:	f7ff fcda 	bl	80002ac <HAL_GetTick>
 80008f8:	1bc0      	subs	r0, r0, r7
 80008fa:	2802      	cmp	r0, #2
 80008fc:	d800      	bhi.n	8000900 <HAL_RCC_OscConfig+0x2cc>
 80008fe:	e6be      	b.n	800067e <HAL_RCC_OscConfig+0x4a>
 8000900:	e6f9      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000902:	3205      	adds	r2, #5
 8000904:	d103      	bne.n	800090e <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000906:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000908:	439a      	bics	r2, r3
 800090a:	6362      	str	r2, [r4, #52]	; 0x34
 800090c:	e6bb      	b.n	8000686 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 800090e:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000910:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000912:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000914:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000916:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000918:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800091a:	4393      	bics	r3, r2
 800091c:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800091e:	f7ff fcc5 	bl	80002ac <HAL_GetTick>
 8000922:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000926:	4233      	tst	r3, r6
 8000928:	d100      	bne.n	800092c <HAL_RCC_OscConfig+0x2f8>
 800092a:	e6b3      	b.n	8000694 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800092c:	f7ff fcbe 	bl	80002ac <HAL_GetTick>
 8000930:	1bc0      	subs	r0, r0, r7
 8000932:	2802      	cmp	r0, #2
 8000934:	d9f6      	bls.n	8000924 <HAL_RCC_OscConfig+0x2f0>
 8000936:	e6de      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
 8000938:	40021000 	.word	0x40021000
 800093c:	fffeffff 	.word	0xfffeffff
 8000940:	fffbffff 	.word	0xfffbffff
 8000944:	40007000 	.word	0x40007000
 8000948:	00001388 	.word	0x00001388
 800094c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000950:	220c      	movs	r2, #12
 8000952:	4c26      	ldr	r4, [pc, #152]	; (80009ec <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000954:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000956:	6863      	ldr	r3, [r4, #4]
 8000958:	4013      	ands	r3, r2
 800095a:	2b08      	cmp	r3, #8
 800095c:	d100      	bne.n	8000960 <HAL_RCC_OscConfig+0x32c>
 800095e:	e6b3      	b.n	80006c8 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000960:	6823      	ldr	r3, [r4, #0]
 8000962:	4a23      	ldr	r2, [pc, #140]	; (80009f0 <HAL_RCC_OscConfig+0x3bc>)
 8000964:	4013      	ands	r3, r2
 8000966:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000968:	2902      	cmp	r1, #2
 800096a:	d12f      	bne.n	80009cc <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 800096c:	f7ff fc9e 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000970:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000972:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000974:	04b6      	lsls	r6, r6, #18
 8000976:	6823      	ldr	r3, [r4, #0]
 8000978:	4233      	tst	r3, r6
 800097a:	d121      	bne.n	80009c0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800097c:	220f      	movs	r2, #15
 800097e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000980:	4393      	bics	r3, r2
 8000982:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000984:	4313      	orrs	r3, r2
 8000986:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000988:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800098a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800098c:	6862      	ldr	r2, [r4, #4]
 800098e:	430b      	orrs	r3, r1
 8000990:	4918      	ldr	r1, [pc, #96]	; (80009f4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000992:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000994:	400a      	ands	r2, r1
 8000996:	4313      	orrs	r3, r2
 8000998:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800099a:	2380      	movs	r3, #128	; 0x80
 800099c:	6822      	ldr	r2, [r4, #0]
 800099e:	045b      	lsls	r3, r3, #17
 80009a0:	4313      	orrs	r3, r2
 80009a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009a4:	f7ff fc82 	bl	80002ac <HAL_GetTick>
 80009a8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009aa:	04ad      	lsls	r5, r5, #18
 80009ac:	6823      	ldr	r3, [r4, #0]
 80009ae:	422b      	tst	r3, r5
 80009b0:	d000      	beq.n	80009b4 <HAL_RCC_OscConfig+0x380>
 80009b2:	e673      	b.n	800069c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009b4:	f7ff fc7a 	bl	80002ac <HAL_GetTick>
 80009b8:	1b80      	subs	r0, r0, r6
 80009ba:	2802      	cmp	r0, #2
 80009bc:	d9f6      	bls.n	80009ac <HAL_RCC_OscConfig+0x378>
 80009be:	e69a      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009c0:	f7ff fc74 	bl	80002ac <HAL_GetTick>
 80009c4:	1bc0      	subs	r0, r0, r7
 80009c6:	2802      	cmp	r0, #2
 80009c8:	d9d5      	bls.n	8000976 <HAL_RCC_OscConfig+0x342>
 80009ca:	e694      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80009cc:	f7ff fc6e 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009d0:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80009d2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009d4:	04ad      	lsls	r5, r5, #18
 80009d6:	6823      	ldr	r3, [r4, #0]
 80009d8:	422b      	tst	r3, r5
 80009da:	d100      	bne.n	80009de <HAL_RCC_OscConfig+0x3aa>
 80009dc:	e65e      	b.n	800069c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009de:	f7ff fc65 	bl	80002ac <HAL_GetTick>
 80009e2:	1b80      	subs	r0, r0, r6
 80009e4:	2802      	cmp	r0, #2
 80009e6:	d9f6      	bls.n	80009d6 <HAL_RCC_OscConfig+0x3a2>
 80009e8:	e685      	b.n	80006f6 <HAL_RCC_OscConfig+0xc2>
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40021000 	.word	0x40021000
 80009f0:	feffffff 	.word	0xfeffffff
 80009f4:	ffc2ffff 	.word	0xffc2ffff

080009f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80009f8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80009fa:	4c14      	ldr	r4, [pc, #80]	; (8000a4c <HAL_RCC_GetSysClockFreq+0x54>)
{
 80009fc:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80009fe:	2210      	movs	r2, #16
 8000a00:	0021      	movs	r1, r4
 8000a02:	4668      	mov	r0, sp
 8000a04:	f001 fe96 	bl	8002734 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000a08:	0021      	movs	r1, r4
 8000a0a:	ad04      	add	r5, sp, #16
 8000a0c:	2210      	movs	r2, #16
 8000a0e:	3110      	adds	r1, #16
 8000a10:	0028      	movs	r0, r5
 8000a12:	f001 fe8f 	bl	8002734 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a16:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000a18:	4e0d      	ldr	r6, [pc, #52]	; (8000a50 <HAL_RCC_GetSysClockFreq+0x58>)
 8000a1a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a1c:	401a      	ands	r2, r3
 8000a1e:	2a08      	cmp	r2, #8
 8000a20:	d111      	bne.n	8000a46 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000a22:	200f      	movs	r0, #15
 8000a24:	466a      	mov	r2, sp
 8000a26:	0c99      	lsrs	r1, r3, #18
 8000a28:	4001      	ands	r1, r0
 8000a2a:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a2c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000a2e:	4002      	ands	r2, r0
 8000a30:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000a32:	03db      	lsls	r3, r3, #15
 8000a34:	d505      	bpl.n	8000a42 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000a36:	4807      	ldr	r0, [pc, #28]	; (8000a54 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000a38:	f7ff fb82 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000a3c:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a3e:	b008      	add	sp, #32
 8000a40:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000a42:	4805      	ldr	r0, [pc, #20]	; (8000a58 <HAL_RCC_GetSysClockFreq+0x60>)
 8000a44:	e7fa      	b.n	8000a3c <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000a46:	4803      	ldr	r0, [pc, #12]	; (8000a54 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000a48:	e7f9      	b.n	8000a3e <HAL_RCC_GetSysClockFreq+0x46>
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	08002770 	.word	0x08002770
 8000a50:	40021000 	.word	0x40021000
 8000a54:	007a1200 	.word	0x007a1200
 8000a58:	003d0900 	.word	0x003d0900

08000a5c <HAL_RCC_ClockConfig>:
{
 8000a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4c43      	ldr	r4, [pc, #268]	; (8000b70 <HAL_RCC_ClockConfig+0x114>)
{
 8000a62:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a64:	6823      	ldr	r3, [r4, #0]
{
 8000a66:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a68:	4013      	ands	r3, r2
 8000a6a:	428b      	cmp	r3, r1
 8000a6c:	d31c      	bcc.n	8000aa8 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a6e:	6832      	ldr	r2, [r6, #0]
 8000a70:	0793      	lsls	r3, r2, #30
 8000a72:	d423      	bmi.n	8000abc <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a74:	07d3      	lsls	r3, r2, #31
 8000a76:	d429      	bmi.n	8000acc <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a78:	2301      	movs	r3, #1
 8000a7a:	6822      	ldr	r2, [r4, #0]
 8000a7c:	401a      	ands	r2, r3
 8000a7e:	4297      	cmp	r7, r2
 8000a80:	d367      	bcc.n	8000b52 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a82:	6833      	ldr	r3, [r6, #0]
 8000a84:	4c3b      	ldr	r4, [pc, #236]	; (8000b74 <HAL_RCC_ClockConfig+0x118>)
 8000a86:	075b      	lsls	r3, r3, #29
 8000a88:	d46a      	bmi.n	8000b60 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000a8a:	f7ff ffb5 	bl	80009f8 <HAL_RCC_GetSysClockFreq>
 8000a8e:	6863      	ldr	r3, [r4, #4]
 8000a90:	4a39      	ldr	r2, [pc, #228]	; (8000b78 <HAL_RCC_ClockConfig+0x11c>)
 8000a92:	061b      	lsls	r3, r3, #24
 8000a94:	0f1b      	lsrs	r3, r3, #28
 8000a96:	5cd3      	ldrb	r3, [r2, r3]
 8000a98:	40d8      	lsrs	r0, r3
 8000a9a:	4b38      	ldr	r3, [pc, #224]	; (8000b7c <HAL_RCC_ClockConfig+0x120>)
 8000a9c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000a9e:	2003      	movs	r0, #3
 8000aa0:	f7ff fbda 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e008      	b.n	8000aba <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000aa8:	6823      	ldr	r3, [r4, #0]
 8000aaa:	4393      	bics	r3, r2
 8000aac:	430b      	orrs	r3, r1
 8000aae:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ab0:	6823      	ldr	r3, [r4, #0]
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	4299      	cmp	r1, r3
 8000ab6:	d0da      	beq.n	8000a6e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000ab8:	2001      	movs	r0, #1
}
 8000aba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000abc:	20f0      	movs	r0, #240	; 0xf0
 8000abe:	492d      	ldr	r1, [pc, #180]	; (8000b74 <HAL_RCC_ClockConfig+0x118>)
 8000ac0:	684b      	ldr	r3, [r1, #4]
 8000ac2:	4383      	bics	r3, r0
 8000ac4:	68b0      	ldr	r0, [r6, #8]
 8000ac6:	4303      	orrs	r3, r0
 8000ac8:	604b      	str	r3, [r1, #4]
 8000aca:	e7d3      	b.n	8000a74 <HAL_RCC_ClockConfig+0x18>
 8000acc:	4d29      	ldr	r5, [pc, #164]	; (8000b74 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ace:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ad2:	2a01      	cmp	r2, #1
 8000ad4:	d11a      	bne.n	8000b0c <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad6:	039b      	lsls	r3, r3, #14
 8000ad8:	d5ee      	bpl.n	8000ab8 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ada:	2103      	movs	r1, #3
 8000adc:	686b      	ldr	r3, [r5, #4]
 8000ade:	438b      	bics	r3, r1
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000ae4:	f7ff fbe2 	bl	80002ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ae8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000aea:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d115      	bne.n	8000b1c <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000af0:	220c      	movs	r2, #12
 8000af2:	686b      	ldr	r3, [r5, #4]
 8000af4:	4013      	ands	r3, r2
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	d0be      	beq.n	8000a78 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000afa:	f7ff fbd7 	bl	80002ac <HAL_GetTick>
 8000afe:	9b01      	ldr	r3, [sp, #4]
 8000b00:	1ac0      	subs	r0, r0, r3
 8000b02:	4b1f      	ldr	r3, [pc, #124]	; (8000b80 <HAL_RCC_ClockConfig+0x124>)
 8000b04:	4298      	cmp	r0, r3
 8000b06:	d9f3      	bls.n	8000af0 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000b08:	2003      	movs	r0, #3
 8000b0a:	e7d6      	b.n	8000aba <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b0c:	2a02      	cmp	r2, #2
 8000b0e:	d102      	bne.n	8000b16 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b10:	019b      	lsls	r3, r3, #6
 8000b12:	d4e2      	bmi.n	8000ada <HAL_RCC_ClockConfig+0x7e>
 8000b14:	e7d0      	b.n	8000ab8 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b16:	079b      	lsls	r3, r3, #30
 8000b18:	d4df      	bmi.n	8000ada <HAL_RCC_ClockConfig+0x7e>
 8000b1a:	e7cd      	b.n	8000ab8 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d012      	beq.n	8000b46 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b20:	220c      	movs	r2, #12
 8000b22:	686b      	ldr	r3, [r5, #4]
 8000b24:	4213      	tst	r3, r2
 8000b26:	d0a7      	beq.n	8000a78 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b28:	f7ff fbc0 	bl	80002ac <HAL_GetTick>
 8000b2c:	9b01      	ldr	r3, [sp, #4]
 8000b2e:	1ac0      	subs	r0, r0, r3
 8000b30:	4b13      	ldr	r3, [pc, #76]	; (8000b80 <HAL_RCC_ClockConfig+0x124>)
 8000b32:	4298      	cmp	r0, r3
 8000b34:	d9f4      	bls.n	8000b20 <HAL_RCC_ClockConfig+0xc4>
 8000b36:	e7e7      	b.n	8000b08 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b38:	f7ff fbb8 	bl	80002ac <HAL_GetTick>
 8000b3c:	9b01      	ldr	r3, [sp, #4]
 8000b3e:	1ac0      	subs	r0, r0, r3
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <HAL_RCC_ClockConfig+0x124>)
 8000b42:	4298      	cmp	r0, r3
 8000b44:	d8e0      	bhi.n	8000b08 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b46:	220c      	movs	r2, #12
 8000b48:	686b      	ldr	r3, [r5, #4]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	2b08      	cmp	r3, #8
 8000b4e:	d1f3      	bne.n	8000b38 <HAL_RCC_ClockConfig+0xdc>
 8000b50:	e792      	b.n	8000a78 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b52:	6822      	ldr	r2, [r4, #0]
 8000b54:	439a      	bics	r2, r3
 8000b56:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b58:	6822      	ldr	r2, [r4, #0]
 8000b5a:	421a      	tst	r2, r3
 8000b5c:	d1ac      	bne.n	8000ab8 <HAL_RCC_ClockConfig+0x5c>
 8000b5e:	e790      	b.n	8000a82 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b60:	6863      	ldr	r3, [r4, #4]
 8000b62:	4a08      	ldr	r2, [pc, #32]	; (8000b84 <HAL_RCC_ClockConfig+0x128>)
 8000b64:	4013      	ands	r3, r2
 8000b66:	68f2      	ldr	r2, [r6, #12]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	6063      	str	r3, [r4, #4]
 8000b6c:	e78d      	b.n	8000a8a <HAL_RCC_ClockConfig+0x2e>
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	40022000 	.word	0x40022000
 8000b74:	40021000 	.word	0x40021000
 8000b78:	08002867 	.word	0x08002867
 8000b7c:	20000010 	.word	0x20000010
 8000b80:	00001388 	.word	0x00001388
 8000b84:	fffff8ff 	.word	0xfffff8ff

08000b88 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000b88:	4b01      	ldr	r3, [pc, #4]	; (8000b90 <HAL_RCC_GetHCLKFreq+0x8>)
 8000b8a:	6818      	ldr	r0, [r3, #0]
}
 8000b8c:	4770      	bx	lr
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	20000010 	.word	0x20000010

08000b94 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <HAL_RCC_GetPCLK1Freq+0x18>)
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	055b      	lsls	r3, r3, #21
 8000b9c:	0f5b      	lsrs	r3, r3, #29
 8000b9e:	5cd3      	ldrb	r3, [r2, r3]
 8000ba0:	4a03      	ldr	r2, [pc, #12]	; (8000bb0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000ba2:	6810      	ldr	r0, [r2, #0]
 8000ba4:	40d8      	lsrs	r0, r3
}    
 8000ba6:	4770      	bx	lr
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	08002877 	.word	0x08002877
 8000bb0:	20000010 	.word	0x20000010

08000bb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000bb4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000bb6:	6803      	ldr	r3, [r0, #0]
{
 8000bb8:	b085      	sub	sp, #20
 8000bba:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000bbc:	03db      	lsls	r3, r3, #15
 8000bbe:	d528      	bpl.n	8000c12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bc0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000bc2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bc4:	4c3b      	ldr	r4, [pc, #236]	; (8000cb4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000bc6:	0552      	lsls	r2, r2, #21
 8000bc8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000bca:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bcc:	4213      	tst	r3, r2
 8000bce:	d108      	bne.n	8000be2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000bd0:	69e3      	ldr	r3, [r4, #28]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	61e3      	str	r3, [r4, #28]
 8000bd6:	69e3      	ldr	r3, [r4, #28]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	9303      	str	r3, [sp, #12]
 8000bdc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000bde:	2301      	movs	r3, #1
 8000be0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000be2:	2780      	movs	r7, #128	; 0x80
 8000be4:	4e34      	ldr	r6, [pc, #208]	; (8000cb8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000be6:	007f      	lsls	r7, r7, #1
 8000be8:	6833      	ldr	r3, [r6, #0]
 8000bea:	423b      	tst	r3, r7
 8000bec:	d02f      	beq.n	8000c4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000bee:	22c0      	movs	r2, #192	; 0xc0
 8000bf0:	6a23      	ldr	r3, [r4, #32]
 8000bf2:	0092      	lsls	r2, r2, #2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	4e31      	ldr	r6, [pc, #196]	; (8000cbc <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000bf8:	d13b      	bne.n	8000c72 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000bfa:	6a23      	ldr	r3, [r4, #32]
 8000bfc:	401e      	ands	r6, r3
 8000bfe:	686b      	ldr	r3, [r5, #4]
 8000c00:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c02:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000c04:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d103      	bne.n	8000c12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c0a:	69e3      	ldr	r3, [r4, #28]
 8000c0c:	4a2c      	ldr	r2, [pc, #176]	; (8000cc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000c0e:	4013      	ands	r3, r2
 8000c10:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000c12:	682a      	ldr	r2, [r5, #0]
 8000c14:	07d3      	lsls	r3, r2, #31
 8000c16:	d506      	bpl.n	8000c26 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000c18:	2003      	movs	r0, #3
 8000c1a:	4926      	ldr	r1, [pc, #152]	; (8000cb4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c1c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000c1e:	4383      	bics	r3, r0
 8000c20:	68a8      	ldr	r0, [r5, #8]
 8000c22:	4303      	orrs	r3, r0
 8000c24:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000c26:	0693      	lsls	r3, r2, #26
 8000c28:	d506      	bpl.n	8000c38 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000c2a:	2010      	movs	r0, #16
 8000c2c:	4921      	ldr	r1, [pc, #132]	; (8000cb4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c2e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000c30:	4383      	bics	r3, r0
 8000c32:	68e8      	ldr	r0, [r5, #12]
 8000c34:	4303      	orrs	r3, r0
 8000c36:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000c38:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000c3a:	0553      	lsls	r3, r2, #21
 8000c3c:	d517      	bpl.n	8000c6e <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000c3e:	2140      	movs	r1, #64	; 0x40
 8000c40:	4a1c      	ldr	r2, [pc, #112]	; (8000cb4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c42:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000c44:	438b      	bics	r3, r1
 8000c46:	6929      	ldr	r1, [r5, #16]
 8000c48:	430b      	orrs	r3, r1
 8000c4a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4c:	e00f      	b.n	8000c6e <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c4e:	6833      	ldr	r3, [r6, #0]
 8000c50:	433b      	orrs	r3, r7
 8000c52:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000c54:	f7ff fb2a 	bl	80002ac <HAL_GetTick>
 8000c58:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c5a:	6833      	ldr	r3, [r6, #0]
 8000c5c:	423b      	tst	r3, r7
 8000c5e:	d1c6      	bne.n	8000bee <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c60:	f7ff fb24 	bl	80002ac <HAL_GetTick>
 8000c64:	9b01      	ldr	r3, [sp, #4]
 8000c66:	1ac0      	subs	r0, r0, r3
 8000c68:	2864      	cmp	r0, #100	; 0x64
 8000c6a:	d9f6      	bls.n	8000c5a <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000c6c:	2003      	movs	r0, #3
}
 8000c6e:	b005      	add	sp, #20
 8000c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000c72:	6869      	ldr	r1, [r5, #4]
 8000c74:	400a      	ands	r2, r1
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d0bf      	beq.n	8000bfa <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c7a:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c7c:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c7e:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c80:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c82:	025b      	lsls	r3, r3, #9
 8000c84:	4303      	orrs	r3, r0
 8000c86:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c88:	6a23      	ldr	r3, [r4, #32]
 8000c8a:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c8c:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c8e:	4003      	ands	r3, r0
 8000c90:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000c92:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000c94:	07d3      	lsls	r3, r2, #31
 8000c96:	d5b0      	bpl.n	8000bfa <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000c98:	f7ff fb08 	bl	80002ac <HAL_GetTick>
 8000c9c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	6a23      	ldr	r3, [r4, #32]
 8000ca2:	4213      	tst	r3, r2
 8000ca4:	d1a9      	bne.n	8000bfa <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ca6:	f7ff fb01 	bl	80002ac <HAL_GetTick>
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000cac:	1bc0      	subs	r0, r0, r7
 8000cae:	4298      	cmp	r0, r3
 8000cb0:	d9f5      	bls.n	8000c9e <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000cb2:	e7db      	b.n	8000c6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	40007000 	.word	0x40007000
 8000cbc:	fffffcff 	.word	0xfffffcff
 8000cc0:	efffffff 	.word	0xefffffff
 8000cc4:	fffeffff 	.word	0xfffeffff
 8000cc8:	00001388 	.word	0x00001388

08000ccc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ccc:	4a20      	ldr	r2, [pc, #128]	; (8000d50 <TIM_Base_SetConfig+0x84>)
{
 8000cce:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000cd0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	d006      	beq.n	8000ce4 <TIM_Base_SetConfig+0x18>
 8000cd6:	2480      	movs	r4, #128	; 0x80
 8000cd8:	05e4      	lsls	r4, r4, #23
 8000cda:	42a0      	cmp	r0, r4
 8000cdc:	d002      	beq.n	8000ce4 <TIM_Base_SetConfig+0x18>
 8000cde:	4c1d      	ldr	r4, [pc, #116]	; (8000d54 <TIM_Base_SetConfig+0x88>)
 8000ce0:	42a0      	cmp	r0, r4
 8000ce2:	d10c      	bne.n	8000cfe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ce4:	2470      	movs	r4, #112	; 0x70
 8000ce6:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000ce8:	684c      	ldr	r4, [r1, #4]
 8000cea:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000cec:	4290      	cmp	r0, r2
 8000cee:	d012      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000cf0:	2480      	movs	r4, #128	; 0x80
 8000cf2:	05e4      	lsls	r4, r4, #23
 8000cf4:	42a0      	cmp	r0, r4
 8000cf6:	d00e      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000cf8:	4c16      	ldr	r4, [pc, #88]	; (8000d54 <TIM_Base_SetConfig+0x88>)
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	d00b      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000cfe:	4c16      	ldr	r4, [pc, #88]	; (8000d58 <TIM_Base_SetConfig+0x8c>)
 8000d00:	42a0      	cmp	r0, r4
 8000d02:	d008      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000d04:	4c15      	ldr	r4, [pc, #84]	; (8000d5c <TIM_Base_SetConfig+0x90>)
 8000d06:	42a0      	cmp	r0, r4
 8000d08:	d005      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000d0a:	4c15      	ldr	r4, [pc, #84]	; (8000d60 <TIM_Base_SetConfig+0x94>)
 8000d0c:	42a0      	cmp	r0, r4
 8000d0e:	d002      	beq.n	8000d16 <TIM_Base_SetConfig+0x4a>
 8000d10:	4c14      	ldr	r4, [pc, #80]	; (8000d64 <TIM_Base_SetConfig+0x98>)
 8000d12:	42a0      	cmp	r0, r4
 8000d14:	d103      	bne.n	8000d1e <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d16:	4c14      	ldr	r4, [pc, #80]	; (8000d68 <TIM_Base_SetConfig+0x9c>)
 8000d18:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d1a:	68cc      	ldr	r4, [r1, #12]
 8000d1c:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000d1e:	2480      	movs	r4, #128	; 0x80
 8000d20:	43a3      	bics	r3, r4
 8000d22:	694c      	ldr	r4, [r1, #20]
 8000d24:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000d26:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d28:	688b      	ldr	r3, [r1, #8]
 8000d2a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d2c:	680b      	ldr	r3, [r1, #0]
 8000d2e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d30:	4290      	cmp	r0, r2
 8000d32:	d008      	beq.n	8000d46 <TIM_Base_SetConfig+0x7a>
 8000d34:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <TIM_Base_SetConfig+0x90>)
 8000d36:	4298      	cmp	r0, r3
 8000d38:	d005      	beq.n	8000d46 <TIM_Base_SetConfig+0x7a>
 8000d3a:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <TIM_Base_SetConfig+0x94>)
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	d002      	beq.n	8000d46 <TIM_Base_SetConfig+0x7a>
 8000d40:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <TIM_Base_SetConfig+0x98>)
 8000d42:	4298      	cmp	r0, r3
 8000d44:	d101      	bne.n	8000d4a <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d46:	690b      	ldr	r3, [r1, #16]
 8000d48:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	6143      	str	r3, [r0, #20]
}
 8000d4e:	bd10      	pop	{r4, pc}
 8000d50:	40012c00 	.word	0x40012c00
 8000d54:	40000400 	.word	0x40000400
 8000d58:	40002000 	.word	0x40002000
 8000d5c:	40014000 	.word	0x40014000
 8000d60:	40014400 	.word	0x40014400
 8000d64:	40014800 	.word	0x40014800
 8000d68:	fffffcff 	.word	0xfffffcff

08000d6c <HAL_TIM_Base_Init>:
{
 8000d6c:	b570      	push	{r4, r5, r6, lr}
 8000d6e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000d70:	2001      	movs	r0, #1
  if(htim == NULL)
 8000d72:	2c00      	cmp	r4, #0
 8000d74:	d014      	beq.n	8000da0 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d76:	0025      	movs	r5, r4
 8000d78:	353d      	adds	r5, #61	; 0x3d
 8000d7a:	782b      	ldrb	r3, [r5, #0]
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d105      	bne.n	8000d8e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000d82:	0022      	movs	r2, r4
 8000d84:	323c      	adds	r2, #60	; 0x3c
 8000d86:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000d88:	0020      	movs	r0, r4
 8000d8a:	f001 fbe9 	bl	8002560 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d8e:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d90:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000d92:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d94:	1d21      	adds	r1, r4, #4
 8000d96:	f7ff ff99 	bl	8000ccc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000d9a:	2301      	movs	r3, #1
  return HAL_OK;
 8000d9c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000d9e:	702b      	strb	r3, [r5, #0]
}
 8000da0:	bd70      	pop	{r4, r5, r6, pc}
	...

08000da4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000da4:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000da6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000da8:	4d03      	ldr	r5, [pc, #12]	; (8000db8 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000daa:	430a      	orrs	r2, r1
 8000dac:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000dae:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000db0:	4313      	orrs	r3, r2
 8000db2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000db4:	6083      	str	r3, [r0, #8]
}
 8000db6:	bd30      	pop	{r4, r5, pc}
 8000db8:	ffff00ff 	.word	0xffff00ff

08000dbc <HAL_TIM_ConfigClockSource>:
{
 8000dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000dbe:	0005      	movs	r5, r0
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	353c      	adds	r5, #60	; 0x3c
 8000dc4:	782a      	ldrb	r2, [r5, #0]
{
 8000dc6:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000dc8:	0018      	movs	r0, r3
 8000dca:	2a01      	cmp	r2, #1
 8000dcc:	d019      	beq.n	8000e02 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8000dce:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000dd0:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000dd2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000dd4:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000dd6:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000dd8:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000dda:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ddc:	4a4f      	ldr	r2, [pc, #316]	; (8000f1c <HAL_TIM_ConfigClockSource+0x160>)
 8000dde:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000de0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000de2:	680b      	ldr	r3, [r1, #0]
 8000de4:	2b40      	cmp	r3, #64	; 0x40
 8000de6:	d100      	bne.n	8000dea <HAL_TIM_ConfigClockSource+0x2e>
 8000de8:	e06f      	b.n	8000eca <HAL_TIM_ConfigClockSource+0x10e>
 8000dea:	d816      	bhi.n	8000e1a <HAL_TIM_ConfigClockSource+0x5e>
 8000dec:	2b10      	cmp	r3, #16
 8000dee:	d100      	bne.n	8000df2 <HAL_TIM_ConfigClockSource+0x36>
 8000df0:	e087      	b.n	8000f02 <HAL_TIM_ConfigClockSource+0x146>
 8000df2:	d807      	bhi.n	8000e04 <HAL_TIM_ConfigClockSource+0x48>
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d100      	bne.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
 8000df8:	e07d      	b.n	8000ef6 <HAL_TIM_ConfigClockSource+0x13a>
  htim->State = HAL_TIM_STATE_READY;
 8000dfa:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000dfc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000dfe:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000e00:	7028      	strb	r0, [r5, #0]
}
 8000e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000e04:	2b20      	cmp	r3, #32
 8000e06:	d100      	bne.n	8000e0a <HAL_TIM_ConfigClockSource+0x4e>
 8000e08:	e081      	b.n	8000f0e <HAL_TIM_ConfigClockSource+0x152>
 8000e0a:	2b30      	cmp	r3, #48	; 0x30
 8000e0c:	d1f5      	bne.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e0e:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000e10:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e12:	4393      	bics	r3, r2
 8000e14:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000e16:	2337      	movs	r3, #55	; 0x37
 8000e18:	e055      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000e1a:	2b70      	cmp	r3, #112	; 0x70
 8000e1c:	d033      	beq.n	8000e86 <HAL_TIM_ConfigClockSource+0xca>
 8000e1e:	d81b      	bhi.n	8000e58 <HAL_TIM_ConfigClockSource+0x9c>
 8000e20:	2b50      	cmp	r3, #80	; 0x50
 8000e22:	d03b      	beq.n	8000e9c <HAL_TIM_ConfigClockSource+0xe0>
 8000e24:	2b60      	cmp	r3, #96	; 0x60
 8000e26:	d1e8      	bne.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e28:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000e2a:	684b      	ldr	r3, [r1, #4]
 8000e2c:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e2e:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e30:	4f3b      	ldr	r7, [pc, #236]	; (8000f20 <HAL_TIM_ConfigClockSource+0x164>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e32:	43a1      	bics	r1, r4
 8000e34:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000e36:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e38:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e3a:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e3c:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e3e:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000e40:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000e42:	6182      	str	r2, [r0, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e44:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e46:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000e48:	011b      	lsls	r3, r3, #4
 8000e4a:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000e4c:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8000e4e:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e50:	4393      	bics	r3, r2
 8000e52:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000e54:	2367      	movs	r3, #103	; 0x67
 8000e56:	e036      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000e58:	2280      	movs	r2, #128	; 0x80
 8000e5a:	0152      	lsls	r2, r2, #5
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d00d      	beq.n	8000e7c <HAL_TIM_ConfigClockSource+0xc0>
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	0192      	lsls	r2, r2, #6
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d1c8      	bne.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000e68:	68cb      	ldr	r3, [r1, #12]
 8000e6a:	684a      	ldr	r2, [r1, #4]
 8000e6c:	6889      	ldr	r1, [r1, #8]
 8000e6e:	f7ff ff99 	bl	8000da4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000e72:	2380      	movs	r3, #128	; 0x80
 8000e74:	6822      	ldr	r2, [r4, #0]
 8000e76:	01db      	lsls	r3, r3, #7
 8000e78:	6891      	ldr	r1, [r2, #8]
 8000e7a:	e00c      	b.n	8000e96 <HAL_TIM_ConfigClockSource+0xda>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000e7c:	2207      	movs	r2, #7
 8000e7e:	6883      	ldr	r3, [r0, #8]
 8000e80:	4393      	bics	r3, r2
   TIMx->SMCR = tmpsmcr;
 8000e82:	6083      	str	r3, [r0, #8]
 8000e84:	e7b9      	b.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000e86:	68cb      	ldr	r3, [r1, #12]
 8000e88:	684a      	ldr	r2, [r1, #4]
 8000e8a:	6889      	ldr	r1, [r1, #8]
 8000e8c:	f7ff ff8a 	bl	8000da4 <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8000e90:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000e92:	6822      	ldr	r2, [r4, #0]
 8000e94:	6893      	ldr	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000e96:	430b      	orrs	r3, r1
 8000e98:	6093      	str	r3, [r2, #8]
    break;
 8000e9a:	e7ae      	b.n	8000dfa <HAL_TIM_ConfigClockSource+0x3e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000e9c:	684a      	ldr	r2, [r1, #4]
 8000e9e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ea0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ea2:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ea4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ea6:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ea8:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eaa:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000eac:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000eae:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000eb0:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000eb2:	240a      	movs	r4, #10
 8000eb4:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000eb6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000eb8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000eba:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ebc:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000ebe:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ec0:	4393      	bics	r3, r2
 8000ec2:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ec4:	2357      	movs	r3, #87	; 0x57
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	e7db      	b.n	8000e82 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000eca:	684a      	ldr	r2, [r1, #4]
 8000ecc:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ece:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ed0:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ed2:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ed4:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ed6:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ed8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000eda:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000edc:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ede:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000ee0:	240a      	movs	r4, #10
 8000ee2:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000ee4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000ee6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000ee8:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000eea:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000eec:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000eee:	4393      	bics	r3, r2
 8000ef0:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ef2:	2347      	movs	r3, #71	; 0x47
 8000ef4:	e7e7      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ef6:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000ef8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000efa:	4393      	bics	r3, r2
 8000efc:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000efe:	2307      	movs	r3, #7
 8000f00:	e7e1      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f02:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f04:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f06:	4393      	bics	r3, r2
 8000f08:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f0a:	2317      	movs	r3, #23
 8000f0c:	e7db      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f0e:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f10:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f12:	4393      	bics	r3, r2
 8000f14:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f16:	2327      	movs	r3, #39	; 0x27
 8000f18:	e7d5      	b.n	8000ec6 <HAL_TIM_ConfigClockSource+0x10a>
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	ffff0088 	.word	0xffff0088
 8000f20:	ffff0fff 	.word	0xffff0fff

08000f24 <TIM_SlaveTimer_SetConfig>:
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f24:	2270      	movs	r2, #112	; 0x70
{
 8000f26:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000f28:	2407      	movs	r4, #7
  tmpsmcr = htim->Instance->SMCR;
 8000f2a:	6800      	ldr	r0, [r0, #0]
 8000f2c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f2e:	4393      	bics	r3, r2
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8000f30:	684a      	ldr	r2, [r1, #4]
 8000f32:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000f34:	43a3      	bics	r3, r4
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8000f36:	680c      	ldr	r4, [r1, #0]
 8000f38:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 8000f3a:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8000f3c:	2a50      	cmp	r2, #80	; 0x50
 8000f3e:	d01c      	beq.n	8000f7a <TIM_SlaveTimer_SetConfig+0x56>
 8000f40:	d802      	bhi.n	8000f48 <TIM_SlaveTimer_SetConfig+0x24>
 8000f42:	2a40      	cmp	r2, #64	; 0x40
 8000f44:	d00a      	beq.n	8000f5c <TIM_SlaveTimer_SetConfig+0x38>
}
 8000f46:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8000f48:	2a60      	cmp	r2, #96	; 0x60
 8000f4a:	d028      	beq.n	8000f9e <TIM_SlaveTimer_SetConfig+0x7a>
 8000f4c:	2a70      	cmp	r2, #112	; 0x70
 8000f4e:	d1fa      	bne.n	8000f46 <TIM_SlaveTimer_SetConfig+0x22>
      TIM_ETR_SetConfig(htim->Instance,
 8000f50:	690b      	ldr	r3, [r1, #16]
 8000f52:	688a      	ldr	r2, [r1, #8]
 8000f54:	68c9      	ldr	r1, [r1, #12]
 8000f56:	f7ff ff25 	bl	8000da4 <TIM_ETR_SetConfig>
    break;
 8000f5a:	e7f4      	b.n	8000f46 <TIM_SlaveTimer_SetConfig+0x22>
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000f5c:	2201      	movs	r2, #1
      tmpccer = htim->Instance->CCER;
 8000f5e:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000f60:	6a03      	ldr	r3, [r0, #32]
 8000f62:	4393      	bics	r3, r2
 8000f64:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8000f66:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f68:	32ef      	adds	r2, #239	; 0xef
 8000f6a:	4393      	bics	r3, r2
 8000f6c:	001a      	movs	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8000f6e:	690b      	ldr	r3, [r1, #16]
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8000f74:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8000f76:	6204      	str	r4, [r0, #32]
    break;
 8000f78:	e7e5      	b.n	8000f46 <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f7a:	2501      	movs	r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f7c:	688a      	ldr	r2, [r1, #8]
 8000f7e:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8000f80:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f82:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f84:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f86:	43ac      	bics	r4, r5
 8000f88:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f8a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f8c:	35ef      	adds	r5, #239	; 0xef
 8000f8e:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f90:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f92:	240a      	movs	r4, #10
 8000f94:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000f96:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000f98:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000f9a:	6202      	str	r2, [r0, #32]
 8000f9c:	e7d3      	b.n	8000f46 <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f9e:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fa0:	688b      	ldr	r3, [r1, #8]
 8000fa2:	690a      	ldr	r2, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fa4:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fa6:	4d07      	ldr	r5, [pc, #28]	; (8000fc4 <TIM_SlaveTimer_SetConfig+0xa0>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fa8:	43a1      	bics	r1, r4
 8000faa:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fac:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fae:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fb0:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fb2:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fb4:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000fb6:	6a01      	ldr	r1, [r0, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fb8:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fba:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fbc:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8000fbe:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fc0:	6203      	str	r3, [r0, #32]
}
 8000fc2:	e7c0      	b.n	8000f46 <TIM_SlaveTimer_SetConfig+0x22>
 8000fc4:	ffff0fff 	.word	0xffff0fff

08000fc8 <HAL_TIM_SlaveConfigSynchronization>:
{
 8000fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000fca:	0005      	movs	r5, r0
 8000fcc:	353c      	adds	r5, #60	; 0x3c
 8000fce:	782b      	ldrb	r3, [r5, #0]
{
 8000fd0:	0004      	movs	r4, r0
 8000fd2:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d013      	beq.n	8001000 <HAL_TIM_SlaveConfigSynchronization+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8000fd8:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000fda:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000fdc:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000fde:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000fe0:	7030      	strb	r0, [r6, #0]
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8000fe2:	0020      	movs	r0, r4
 8000fe4:	f7ff ff9e 	bl	8000f24 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8000fe8:	2140      	movs	r1, #64	; 0x40
  __HAL_UNLOCK(htim);
 8000fea:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8000fec:	6823      	ldr	r3, [r4, #0]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	438a      	bics	r2, r1
 8000ff2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8000ff4:	68da      	ldr	r2, [r3, #12]
 8000ff6:	4903      	ldr	r1, [pc, #12]	; (8001004 <HAL_TIM_SlaveConfigSynchronization+0x3c>)
 8000ff8:	400a      	ands	r2, r1
 8000ffa:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8000ffc:	7037      	strb	r7, [r6, #0]
  __HAL_UNLOCK(htim);
 8000ffe:	7028      	strb	r0, [r5, #0]
    }
 8001000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	ffffbfff 	.word	0xffffbfff

08001008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001008:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800100a:	0004      	movs	r4, r0
 800100c:	343c      	adds	r4, #60	; 0x3c
 800100e:	7822      	ldrb	r2, [r4, #0]
{
 8001010:	0003      	movs	r3, r0
 8001012:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001014:	2a01      	cmp	r2, #1
 8001016:	d017      	beq.n	8001048 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001018:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800101a:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800101c:	353d      	adds	r5, #61	; 0x3d
 800101e:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	306e      	adds	r0, #110	; 0x6e
 8001024:	4382      	bics	r2, r0
 8001026:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800102c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800102e:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001030:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001032:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001034:	689a      	ldr	r2, [r3, #8]
 8001036:	4382      	bics	r2, r0
 8001038:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800103a:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800103c:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800103e:	430a      	orrs	r2, r1
 8001040:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001042:	2301      	movs	r3, #1
 8001044:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001046:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001048:	bd30      	pop	{r4, r5, pc}
	...

0800104c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800104c:	6803      	ldr	r3, [r0, #0]
 800104e:	4906      	ldr	r1, [pc, #24]	; (8001068 <UART_EndRxTransfer+0x1c>)
 8001050:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001052:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001054:	400a      	ands	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	3123      	adds	r1, #35	; 0x23
 800105c:	31ff      	adds	r1, #255	; 0xff
 800105e:	438a      	bics	r2, r1
 8001060:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8001062:	2320      	movs	r3, #32
 8001064:	7003      	strb	r3, [r0, #0]
}
 8001066:	4770      	bx	lr
 8001068:	fffffedf 	.word	0xfffffedf

0800106c <HAL_UART_DeInit>:
{
 800106c:	b570      	push	{r4, r5, r6, lr}
 800106e:	0005      	movs	r5, r0
    return HAL_ERROR;
 8001070:	2001      	movs	r0, #1
  if(huart == NULL)
 8001072:	2d00      	cmp	r5, #0
 8001074:	d016      	beq.n	80010a4 <HAL_UART_DeInit+0x38>
  huart->gState = HAL_UART_STATE_BUSY;
 8001076:	002e      	movs	r6, r5
 8001078:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 800107a:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 800107c:	3669      	adds	r6, #105	; 0x69
 800107e:	7033      	strb	r3, [r6, #0]
  __HAL_UART_DISABLE(huart);
 8001080:	682b      	ldr	r3, [r5, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4382      	bics	r2, r0
 8001086:	601a      	str	r2, [r3, #0]
  HAL_UART_MspDeInit(huart);
 8001088:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 800108a:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800108c:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800108e:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8001090:	f001 faac 	bl	80025ec <HAL_UART_MspDeInit>
  huart->RxState   = HAL_UART_STATE_RESET;
 8001094:	002b      	movs	r3, r5
  return HAL_OK;
 8001096:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001098:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->RxState   = HAL_UART_STATE_RESET;
 800109a:	336a      	adds	r3, #106	; 0x6a
  __HAL_UNLOCK(huart);
 800109c:	3568      	adds	r5, #104	; 0x68
  huart->gState    = HAL_UART_STATE_RESET;
 800109e:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;
 80010a0:	701c      	strb	r4, [r3, #0]
  __HAL_UNLOCK(huart);
 80010a2:	702c      	strb	r4, [r5, #0]
}
 80010a4:	bd70      	pop	{r4, r5, r6, pc}

080010a6 <HAL_UART_Transmit_IT>:
{
 80010a6:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80010a8:	0006      	movs	r6, r0
 80010aa:	3669      	adds	r6, #105	; 0x69
 80010ac:	7833      	ldrb	r3, [r6, #0]
{
 80010ae:	0004      	movs	r4, r0
    return HAL_BUSY;
 80010b0:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80010b2:	2b20      	cmp	r3, #32
 80010b4:	d124      	bne.n	8001100 <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 80010b6:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80010b8:	2900      	cmp	r1, #0
 80010ba:	d021      	beq.n	8001100 <HAL_UART_Transmit_IT+0x5a>
 80010bc:	2a00      	cmp	r2, #0
 80010be:	d01f      	beq.n	8001100 <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	68a5      	ldr	r5, [r4, #8]
 80010c4:	015b      	lsls	r3, r3, #5
 80010c6:	429d      	cmp	r5, r3
 80010c8:	d104      	bne.n	80010d4 <HAL_UART_Transmit_IT+0x2e>
 80010ca:	6923      	ldr	r3, [r4, #16]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d101      	bne.n	80010d4 <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 80010d0:	4201      	tst	r1, r0
 80010d2:	d115      	bne.n	8001100 <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 80010d4:	0025      	movs	r5, r4
 80010d6:	3568      	adds	r5, #104	; 0x68
 80010d8:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 80010da:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d00f      	beq.n	8001100 <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 80010e0:	0023      	movs	r3, r4
 80010e2:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 80010e4:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 80010e6:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 80010e8:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010ea:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80010ec:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80010ee:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010f0:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80010f2:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80010f4:	6808      	ldr	r0, [r1, #0]
 80010f6:	325f      	adds	r2, #95	; 0x5f
 80010f8:	4302      	orrs	r2, r0
    return HAL_OK;
 80010fa:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 80010fc:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80010fe:	600a      	str	r2, [r1, #0]
}
 8001100:	bd70      	pop	{r4, r5, r6, pc}

08001102 <HAL_UART_ErrorCallback>:
 8001102:	4770      	bx	lr

08001104 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001104:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001106:	2300      	movs	r3, #0
 8001108:	0002      	movs	r2, r0
{
 800110a:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800110c:	325a      	adds	r2, #90	; 0x5a
 800110e:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8001110:	3a08      	subs	r2, #8
 8001112:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8001114:	f7ff fff5 	bl	8001102 <HAL_UART_ErrorCallback>
}
 8001118:	bd10      	pop	{r4, pc}

0800111a <HAL_UART_GetState>:
  temp1 = huart->gState;
 800111a:	0003      	movs	r3, r0
  temp2 = huart->RxState;
 800111c:	306a      	adds	r0, #106	; 0x6a
  temp1 = huart->gState;
 800111e:	3369      	adds	r3, #105	; 0x69
 8001120:	781b      	ldrb	r3, [r3, #0]
  temp2 = huart->RxState;
 8001122:	7800      	ldrb	r0, [r0, #0]
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8001124:	4318      	orrs	r0, r3
}
 8001126:	4770      	bx	lr

08001128 <UART_SetConfig>:
{
 8001128:	b570      	push	{r4, r5, r6, lr}
 800112a:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800112c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800112e:	69c2      	ldr	r2, [r0, #28]
 8001130:	6883      	ldr	r3, [r0, #8]
 8001132:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001134:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001136:	4303      	orrs	r3, r0
 8001138:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800113a:	4e3f      	ldr	r6, [pc, #252]	; (8001238 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800113c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800113e:	483f      	ldr	r0, [pc, #252]	; (800123c <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001140:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001142:	4001      	ands	r1, r0
 8001144:	430b      	orrs	r3, r1
 8001146:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001148:	686b      	ldr	r3, [r5, #4]
 800114a:	493d      	ldr	r1, [pc, #244]	; (8001240 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800114c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800114e:	400b      	ands	r3, r1
 8001150:	68e1      	ldr	r1, [r4, #12]
 8001152:	430b      	orrs	r3, r1
 8001154:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001156:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001158:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800115a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800115c:	4839      	ldr	r0, [pc, #228]	; (8001244 <UART_SetConfig+0x11c>)
 800115e:	4001      	ands	r1, r0
 8001160:	430b      	orrs	r3, r1
 8001162:	60ab      	str	r3, [r5, #8]
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001168:	42b5      	cmp	r5, r6
 800116a:	d110      	bne.n	800118e <UART_SetConfig+0x66>
 800116c:	2003      	movs	r0, #3
 800116e:	4936      	ldr	r1, [pc, #216]	; (8001248 <UART_SetConfig+0x120>)
 8001170:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8001172:	4001      	ands	r1, r0
 8001174:	4835      	ldr	r0, [pc, #212]	; (800124c <UART_SetConfig+0x124>)
 8001176:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001178:	429a      	cmp	r2, r3
 800117a:	d013      	beq.n	80011a4 <UART_SetConfig+0x7c>
    switch (clocksource)
 800117c:	2808      	cmp	r0, #8
 800117e:	d858      	bhi.n	8001232 <UART_SetConfig+0x10a>
 8001180:	f7fe ffd4 	bl	800012c <__gnu_thumb1_case_uqi>
 8001184:	57425737 	.word	0x57425737
 8001188:	5757574b 	.word	0x5757574b
 800118c:	50          	.byte	0x50
 800118d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800118e:	4930      	ldr	r1, [pc, #192]	; (8001250 <UART_SetConfig+0x128>)
 8001190:	428d      	cmp	r5, r1
 8001192:	d14c      	bne.n	800122e <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001194:	429a      	cmp	r2, r3
 8001196:	d12c      	bne.n	80011f2 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001198:	f7ff fcfc 	bl	8000b94 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800119c:	6863      	ldr	r3, [r4, #4]
 800119e:	0040      	lsls	r0, r0, #1
 80011a0:	085b      	lsrs	r3, r3, #1
 80011a2:	e00b      	b.n	80011bc <UART_SetConfig+0x94>
    switch (clocksource)
 80011a4:	2808      	cmp	r0, #8
 80011a6:	d821      	bhi.n	80011ec <UART_SetConfig+0xc4>
 80011a8:	f7fe ffb6 	bl	8000118 <__gnu_thumb1_case_sqi>
 80011ac:	200520f6 	.word	0x200520f6
 80011b0:	20202018 	.word	0x20202018
 80011b4:	1b          	.byte	0x1b
 80011b5:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80011b6:	6863      	ldr	r3, [r4, #4]
 80011b8:	0858      	lsrs	r0, r3, #1
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011bc:	18c0      	adds	r0, r0, r3
 80011be:	6861      	ldr	r1, [r4, #4]
 80011c0:	f7fe ffbe 	bl	8000140 <__udivsi3>
 80011c4:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80011c6:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 80011c8:	220f      	movs	r2, #15
 80011ca:	0019      	movs	r1, r3
 80011cc:	4391      	bics	r1, r2
 80011ce:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011d0:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 80011d2:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011d4:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 80011d6:	4313      	orrs	r3, r2
 80011d8:	60cb      	str	r3, [r1, #12]
}
 80011da:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011dc:	f7ff fc0c 	bl	80009f8 <HAL_RCC_GetSysClockFreq>
 80011e0:	e7dc      	b.n	800119c <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011e2:	6863      	ldr	r3, [r4, #4]
 80011e4:	0858      	lsrs	r0, r3, #1
 80011e6:	2380      	movs	r3, #128	; 0x80
 80011e8:	025b      	lsls	r3, r3, #9
 80011ea:	e7e7      	b.n	80011bc <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 80011ec:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e7ea      	b.n	80011c8 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80011f2:	f7ff fccf 	bl	8000b94 <HAL_RCC_GetPCLK1Freq>
 80011f6:	6861      	ldr	r1, [r4, #4]
 80011f8:	084b      	lsrs	r3, r1, #1
 80011fa:	1818      	adds	r0, r3, r0
 80011fc:	f7fe ffa0 	bl	8000140 <__udivsi3>
 8001200:	b280      	uxth	r0, r0
 8001202:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001204:	2000      	movs	r0, #0
        break;
 8001206:	e7e8      	b.n	80011da <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001208:	6861      	ldr	r1, [r4, #4]
 800120a:	4b13      	ldr	r3, [pc, #76]	; (8001258 <UART_SetConfig+0x130>)
 800120c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800120e:	18c0      	adds	r0, r0, r3
 8001210:	f7fe ff96 	bl	8000140 <__udivsi3>
 8001214:	b280      	uxth	r0, r0
 8001216:	60f0      	str	r0, [r6, #12]
 8001218:	e7f4      	b.n	8001204 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800121a:	f7ff fbed 	bl	80009f8 <HAL_RCC_GetSysClockFreq>
 800121e:	6861      	ldr	r1, [r4, #4]
 8001220:	084b      	lsrs	r3, r1, #1
 8001222:	e7f4      	b.n	800120e <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001224:	2380      	movs	r3, #128	; 0x80
 8001226:	6861      	ldr	r1, [r4, #4]
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	0848      	lsrs	r0, r1, #1
 800122c:	e7ef      	b.n	800120e <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800122e:	429a      	cmp	r2, r3
 8001230:	d0dc      	beq.n	80011ec <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001232:	2001      	movs	r0, #1
  return ret;
 8001234:	e7d1      	b.n	80011da <UART_SetConfig+0xb2>
 8001236:	46c0      	nop			; (mov r8, r8)
 8001238:	40013800 	.word	0x40013800
 800123c:	ffff69f3 	.word	0xffff69f3
 8001240:	ffffcfff 	.word	0xffffcfff
 8001244:	fffff4ff 	.word	0xfffff4ff
 8001248:	40021000 	.word	0x40021000
 800124c:	08002790 	.word	0x08002790
 8001250:	40004400 	.word	0x40004400
 8001254:	00f42400 	.word	0x00f42400
 8001258:	007a1200 	.word	0x007a1200

0800125c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800125c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800125e:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001260:	07da      	lsls	r2, r3, #31
 8001262:	d506      	bpl.n	8001272 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001264:	6801      	ldr	r1, [r0, #0]
 8001266:	4c28      	ldr	r4, [pc, #160]	; (8001308 <UART_AdvFeatureConfig+0xac>)
 8001268:	684a      	ldr	r2, [r1, #4]
 800126a:	4022      	ands	r2, r4
 800126c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800126e:	4322      	orrs	r2, r4
 8001270:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001272:	079a      	lsls	r2, r3, #30
 8001274:	d506      	bpl.n	8001284 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001276:	6801      	ldr	r1, [r0, #0]
 8001278:	4c24      	ldr	r4, [pc, #144]	; (800130c <UART_AdvFeatureConfig+0xb0>)
 800127a:	684a      	ldr	r2, [r1, #4]
 800127c:	4022      	ands	r2, r4
 800127e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001280:	4322      	orrs	r2, r4
 8001282:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001284:	075a      	lsls	r2, r3, #29
 8001286:	d506      	bpl.n	8001296 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001288:	6801      	ldr	r1, [r0, #0]
 800128a:	4c21      	ldr	r4, [pc, #132]	; (8001310 <UART_AdvFeatureConfig+0xb4>)
 800128c:	684a      	ldr	r2, [r1, #4]
 800128e:	4022      	ands	r2, r4
 8001290:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001292:	4322      	orrs	r2, r4
 8001294:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001296:	071a      	lsls	r2, r3, #28
 8001298:	d506      	bpl.n	80012a8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800129a:	6801      	ldr	r1, [r0, #0]
 800129c:	4c1d      	ldr	r4, [pc, #116]	; (8001314 <UART_AdvFeatureConfig+0xb8>)
 800129e:	684a      	ldr	r2, [r1, #4]
 80012a0:	4022      	ands	r2, r4
 80012a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80012a4:	4322      	orrs	r2, r4
 80012a6:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80012a8:	06da      	lsls	r2, r3, #27
 80012aa:	d506      	bpl.n	80012ba <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80012ac:	6801      	ldr	r1, [r0, #0]
 80012ae:	4c1a      	ldr	r4, [pc, #104]	; (8001318 <UART_AdvFeatureConfig+0xbc>)
 80012b0:	688a      	ldr	r2, [r1, #8]
 80012b2:	4022      	ands	r2, r4
 80012b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80012b6:	4322      	orrs	r2, r4
 80012b8:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80012ba:	069a      	lsls	r2, r3, #26
 80012bc:	d506      	bpl.n	80012cc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80012be:	6801      	ldr	r1, [r0, #0]
 80012c0:	4c16      	ldr	r4, [pc, #88]	; (800131c <UART_AdvFeatureConfig+0xc0>)
 80012c2:	688a      	ldr	r2, [r1, #8]
 80012c4:	4022      	ands	r2, r4
 80012c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80012c8:	4322      	orrs	r2, r4
 80012ca:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80012cc:	065a      	lsls	r2, r3, #25
 80012ce:	d510      	bpl.n	80012f2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80012d0:	6801      	ldr	r1, [r0, #0]
 80012d2:	4d13      	ldr	r5, [pc, #76]	; (8001320 <UART_AdvFeatureConfig+0xc4>)
 80012d4:	684a      	ldr	r2, [r1, #4]
 80012d6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80012d8:	402a      	ands	r2, r5
 80012da:	4322      	orrs	r2, r4
 80012dc:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80012de:	2280      	movs	r2, #128	; 0x80
 80012e0:	0352      	lsls	r2, r2, #13
 80012e2:	4294      	cmp	r4, r2
 80012e4:	d105      	bne.n	80012f2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80012e6:	684a      	ldr	r2, [r1, #4]
 80012e8:	4c0e      	ldr	r4, [pc, #56]	; (8001324 <UART_AdvFeatureConfig+0xc8>)
 80012ea:	4022      	ands	r2, r4
 80012ec:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80012ee:	4322      	orrs	r2, r4
 80012f0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80012f2:	061b      	lsls	r3, r3, #24
 80012f4:	d506      	bpl.n	8001304 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80012f6:	6802      	ldr	r2, [r0, #0]
 80012f8:	490b      	ldr	r1, [pc, #44]	; (8001328 <UART_AdvFeatureConfig+0xcc>)
 80012fa:	6853      	ldr	r3, [r2, #4]
 80012fc:	400b      	ands	r3, r1
 80012fe:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001300:	430b      	orrs	r3, r1
 8001302:	6053      	str	r3, [r2, #4]
}
 8001304:	bd30      	pop	{r4, r5, pc}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	fffdffff 	.word	0xfffdffff
 800130c:	fffeffff 	.word	0xfffeffff
 8001310:	fffbffff 	.word	0xfffbffff
 8001314:	ffff7fff 	.word	0xffff7fff
 8001318:	ffffefff 	.word	0xffffefff
 800131c:	ffffdfff 	.word	0xffffdfff
 8001320:	ffefffff 	.word	0xffefffff
 8001324:	ff9fffff 	.word	0xff9fffff
 8001328:	fff7ffff 	.word	0xfff7ffff

0800132c <UART_WaitOnFlagUntilTimeout>:
{
 800132c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800132e:	0004      	movs	r4, r0
 8001330:	000e      	movs	r6, r1
 8001332:	0015      	movs	r5, r2
 8001334:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001336:	6822      	ldr	r2, [r4, #0]
 8001338:	69d3      	ldr	r3, [r2, #28]
 800133a:	4033      	ands	r3, r6
 800133c:	1b9b      	subs	r3, r3, r6
 800133e:	4259      	negs	r1, r3
 8001340:	414b      	adcs	r3, r1
 8001342:	42ab      	cmp	r3, r5
 8001344:	d001      	beq.n	800134a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001346:	2000      	movs	r0, #0
 8001348:	e018      	b.n	800137c <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 800134a:	9b06      	ldr	r3, [sp, #24]
 800134c:	3301      	adds	r3, #1
 800134e:	d0f3      	beq.n	8001338 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001350:	9b06      	ldr	r3, [sp, #24]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d113      	bne.n	800137e <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001356:	6823      	ldr	r3, [r4, #0]
 8001358:	490c      	ldr	r1, [pc, #48]	; (800138c <UART_WaitOnFlagUntilTimeout+0x60>)
 800135a:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 800135c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800135e:	400a      	ands	r2, r1
 8001360:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001362:	689a      	ldr	r2, [r3, #8]
 8001364:	31a3      	adds	r1, #163	; 0xa3
 8001366:	31ff      	adds	r1, #255	; 0xff
 8001368:	438a      	bics	r2, r1
 800136a:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800136c:	0022      	movs	r2, r4
 800136e:	2320      	movs	r3, #32
 8001370:	3269      	adds	r2, #105	; 0x69
 8001372:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001374:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8001376:	2300      	movs	r3, #0
 8001378:	3468      	adds	r4, #104	; 0x68
 800137a:	7023      	strb	r3, [r4, #0]
}
 800137c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800137e:	f7fe ff95 	bl	80002ac <HAL_GetTick>
 8001382:	9b06      	ldr	r3, [sp, #24]
 8001384:	1bc0      	subs	r0, r0, r7
 8001386:	4283      	cmp	r3, r0
 8001388:	d2d5      	bcs.n	8001336 <UART_WaitOnFlagUntilTimeout+0xa>
 800138a:	e7e4      	b.n	8001356 <UART_WaitOnFlagUntilTimeout+0x2a>
 800138c:	fffffe5f 	.word	0xfffffe5f

08001390 <UART_CheckIdleState>:
{
 8001390:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001392:	2600      	movs	r6, #0
{
 8001394:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001396:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001398:	f7fe ff88 	bl	80002ac <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800139c:	4a16      	ldr	r2, [pc, #88]	; (80013f8 <UART_CheckIdleState+0x68>)
 800139e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80013a0:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d008      	beq.n	80013b8 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 80013a6:	0022      	movs	r2, r4
 80013a8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80013aa:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80013ac:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 80013ae:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80013b0:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80013b2:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 80013b4:	7020      	strb	r0, [r4, #0]
}
 80013b6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	071b      	lsls	r3, r3, #28
 80013bc:	d40f      	bmi.n	80013de <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80013be:	6823      	ldr	r3, [r4, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	075b      	lsls	r3, r3, #29
 80013c4:	d5ef      	bpl.n	80013a6 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80013c6:	2180      	movs	r1, #128	; 0x80
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <UART_CheckIdleState+0x6c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	03c9      	lsls	r1, r1, #15
 80013d0:	002b      	movs	r3, r5
 80013d2:	0020      	movs	r0, r4
 80013d4:	f7ff ffaa 	bl	800132c <UART_WaitOnFlagUntilTimeout>
 80013d8:	2800      	cmp	r0, #0
 80013da:	d10b      	bne.n	80013f4 <UART_CheckIdleState+0x64>
 80013dc:	e7e3      	b.n	80013a6 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <UART_CheckIdleState+0x6c>)
 80013e2:	0032      	movs	r2, r6
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	0389      	lsls	r1, r1, #14
 80013e8:	0003      	movs	r3, r0
 80013ea:	0020      	movs	r0, r4
 80013ec:	f7ff ff9e 	bl	800132c <UART_WaitOnFlagUntilTimeout>
 80013f0:	2800      	cmp	r0, #0
 80013f2:	d0e4      	beq.n	80013be <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 80013f4:	2003      	movs	r0, #3
 80013f6:	e7de      	b.n	80013b6 <UART_CheckIdleState+0x26>
 80013f8:	40013800 	.word	0x40013800
 80013fc:	01ffffff 	.word	0x01ffffff

08001400 <HAL_UART_Init>:
{
 8001400:	b570      	push	{r4, r5, r6, lr}
 8001402:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001404:	d101      	bne.n	800140a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001406:	2001      	movs	r0, #1
}
 8001408:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800140a:	0005      	movs	r5, r0
 800140c:	3569      	adds	r5, #105	; 0x69
 800140e:	782b      	ldrb	r3, [r5, #0]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d104      	bne.n	8001420 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001416:	0002      	movs	r2, r0
 8001418:	3268      	adds	r2, #104	; 0x68
 800141a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800141c:	f001 f8b6 	bl	800258c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001420:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001422:	2101      	movs	r1, #1
 8001424:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001426:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001428:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800142a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800142c:	438b      	bics	r3, r1
 800142e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001430:	f7ff fe7a 	bl	8001128 <UART_SetConfig>
 8001434:	2801      	cmp	r0, #1
 8001436:	d0e6      	beq.n	8001406 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001438:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800143a:	2b00      	cmp	r3, #0
 800143c:	d002      	beq.n	8001444 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800143e:	0020      	movs	r0, r4
 8001440:	f7ff ff0c 	bl	800125c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001444:	6823      	ldr	r3, [r4, #0]
 8001446:	4908      	ldr	r1, [pc, #32]	; (8001468 <HAL_UART_Init+0x68>)
 8001448:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800144a:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800144c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800144e:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001450:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	438a      	bics	r2, r1
 8001456:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001458:	2201      	movs	r2, #1
 800145a:	6819      	ldr	r1, [r3, #0]
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001460:	f7ff ff96 	bl	8001390 <UART_CheckIdleState>
 8001464:	e7d0      	b.n	8001408 <HAL_UART_Init+0x8>
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	ffffb7ff 	.word	0xffffb7ff

0800146c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800146c:	0003      	movs	r3, r0
{
 800146e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001470:	3369      	adds	r3, #105	; 0x69
 8001472:	781b      	ldrb	r3, [r3, #0]
{
 8001474:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8001476:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001478:	2b21      	cmp	r3, #33	; 0x21
 800147a:	d10f      	bne.n	800149c <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 800147c:	0014      	movs	r4, r2
 800147e:	3452      	adds	r4, #82	; 0x52
 8001480:	8823      	ldrh	r3, [r4, #0]
 8001482:	6811      	ldr	r1, [r2, #0]
 8001484:	b29b      	uxth	r3, r3
 8001486:	2b00      	cmp	r3, #0
 8001488:	d109      	bne.n	800149e <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800148a:	680a      	ldr	r2, [r1, #0]
 800148c:	307e      	adds	r0, #126	; 0x7e
 800148e:	4382      	bics	r2, r0
 8001490:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001492:	2240      	movs	r2, #64	; 0x40
 8001494:	6808      	ldr	r0, [r1, #0]
 8001496:	4302      	orrs	r2, r0
 8001498:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 800149a:	2000      	movs	r0, #0
  }
}
 800149c:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800149e:	2080      	movs	r0, #128	; 0x80
 80014a0:	6895      	ldr	r5, [r2, #8]
 80014a2:	0140      	lsls	r0, r0, #5
 80014a4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80014a6:	4285      	cmp	r5, r0
 80014a8:	d10d      	bne.n	80014c6 <UART_Transmit_IT+0x5a>
 80014aa:	6910      	ldr	r0, [r2, #16]
 80014ac:	2800      	cmp	r0, #0
 80014ae:	d10a      	bne.n	80014c6 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80014b0:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 80014b2:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80014b4:	05c0      	lsls	r0, r0, #23
 80014b6:	0dc0      	lsrs	r0, r0, #23
 80014b8:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80014ba:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 80014bc:	8823      	ldrh	r3, [r4, #0]
 80014be:	3b01      	subs	r3, #1
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	8023      	strh	r3, [r4, #0]
 80014c4:	e7e9      	b.n	800149a <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80014c6:	1c58      	adds	r0, r3, #1
 80014c8:	64d0      	str	r0, [r2, #76]	; 0x4c
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	850b      	strh	r3, [r1, #40]	; 0x28
 80014ce:	e7f5      	b.n	80014bc <UART_Transmit_IT+0x50>

080014d0 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80014d0:	2140      	movs	r1, #64	; 0x40
 80014d2:	6802      	ldr	r2, [r0, #0]
{
 80014d4:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80014d6:	6813      	ldr	r3, [r2, #0]
 80014d8:	438b      	bics	r3, r1
 80014da:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80014dc:	0003      	movs	r3, r0
 80014de:	2220      	movs	r2, #32
 80014e0:	3369      	adds	r3, #105	; 0x69
 80014e2:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 80014e4:	f000 ff40 	bl	8002368 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80014e8:	2000      	movs	r0, #0
 80014ea:	bd10      	pop	{r4, pc}

080014ec <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80014ec:	0002      	movs	r2, r0
{
 80014ee:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80014f0:	326a      	adds	r2, #106	; 0x6a
 80014f2:	7811      	ldrb	r1, [r2, #0]
 80014f4:	6803      	ldr	r3, [r0, #0]
 80014f6:	2922      	cmp	r1, #34	; 0x22
 80014f8:	d12d      	bne.n	8001556 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 80014fa:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014fc:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 80014fe:	315c      	adds	r1, #92	; 0x5c
 8001500:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001502:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001504:	0164      	lsls	r4, r4, #5
 8001506:	4029      	ands	r1, r5
 8001508:	6885      	ldr	r5, [r0, #8]
 800150a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800150c:	42a5      	cmp	r5, r4
 800150e:	d11e      	bne.n	800154e <UART_Receive_IT+0x62>
 8001510:	6904      	ldr	r4, [r0, #16]
 8001512:	2c00      	cmp	r4, #0
 8001514:	d11b      	bne.n	800154e <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8001516:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001518:	3302      	adds	r3, #2
 800151a:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 800151c:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800151e:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8001520:	315a      	adds	r1, #90	; 0x5a
 8001522:	880b      	ldrh	r3, [r1, #0]
 8001524:	3b01      	subs	r3, #1
 8001526:	b29b      	uxth	r3, r3
 8001528:	800b      	strh	r3, [r1, #0]
 800152a:	42a3      	cmp	r3, r4
 800152c:	d10d      	bne.n	800154a <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800152e:	6803      	ldr	r3, [r0, #0]
 8001530:	4d0c      	ldr	r5, [pc, #48]	; (8001564 <UART_Receive_IT+0x78>)
 8001532:	6819      	ldr	r1, [r3, #0]
 8001534:	4029      	ands	r1, r5
 8001536:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001538:	6899      	ldr	r1, [r3, #8]
 800153a:	3523      	adds	r5, #35	; 0x23
 800153c:	35ff      	adds	r5, #255	; 0xff
 800153e:	43a9      	bics	r1, r5
 8001540:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001542:	2320      	movs	r3, #32
 8001544:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8001546:	f000 ff15 	bl	8002374 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800154a:	0020      	movs	r0, r4
 800154c:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800154e:	1c5c      	adds	r4, r3, #1
 8001550:	6544      	str	r4, [r0, #84]	; 0x54
 8001552:	7019      	strb	r1, [r3, #0]
 8001554:	e7e2      	b.n	800151c <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001556:	2208      	movs	r2, #8
 8001558:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 800155a:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800155c:	430a      	orrs	r2, r1
 800155e:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8001560:	e7f3      	b.n	800154a <UART_Receive_IT+0x5e>
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	fffffedf 	.word	0xfffffedf

08001568 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001568:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800156a:	6802      	ldr	r2, [r0, #0]
{
 800156c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800156e:	69d3      	ldr	r3, [r2, #28]
{
 8001570:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001572:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001574:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8001576:	d108      	bne.n	800158a <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001578:	2520      	movs	r5, #32
 800157a:	422b      	tst	r3, r5
 800157c:	d005      	beq.n	800158a <HAL_UART_IRQHandler+0x22>
 800157e:	4228      	tst	r0, r5
 8001580:	d003      	beq.n	800158a <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8001582:	0020      	movs	r0, r4
 8001584:	f7ff ffb2 	bl	80014ec <UART_Receive_IT>
}
 8001588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 800158a:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 800158c:	2900      	cmp	r1, #0
 800158e:	d061      	beq.n	8001654 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001590:	2101      	movs	r1, #1
 8001592:	0035      	movs	r5, r6
 8001594:	400d      	ands	r5, r1
 8001596:	d103      	bne.n	80015a0 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001598:	2790      	movs	r7, #144	; 0x90
 800159a:	007f      	lsls	r7, r7, #1
 800159c:	4238      	tst	r0, r7
 800159e:	d059      	beq.n	8001654 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80015a0:	420b      	tst	r3, r1
 80015a2:	d005      	beq.n	80015b0 <HAL_UART_IRQHandler+0x48>
 80015a4:	05c6      	lsls	r6, r0, #23
 80015a6:	d503      	bpl.n	80015b0 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80015a8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80015aa:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80015ac:	4331      	orrs	r1, r6
 80015ae:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015b0:	2102      	movs	r1, #2
 80015b2:	420b      	tst	r3, r1
 80015b4:	d006      	beq.n	80015c4 <HAL_UART_IRQHandler+0x5c>
 80015b6:	2d00      	cmp	r5, #0
 80015b8:	d004      	beq.n	80015c4 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80015ba:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80015bc:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80015be:	1849      	adds	r1, r1, r1
 80015c0:	4331      	orrs	r1, r6
 80015c2:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015c4:	2104      	movs	r1, #4
 80015c6:	420b      	tst	r3, r1
 80015c8:	d006      	beq.n	80015d8 <HAL_UART_IRQHandler+0x70>
 80015ca:	2d00      	cmp	r5, #0
 80015cc:	d004      	beq.n	80015d8 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80015ce:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80015d0:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80015d2:	3902      	subs	r1, #2
 80015d4:	4331      	orrs	r1, r6
 80015d6:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80015d8:	0719      	lsls	r1, r3, #28
 80015da:	d508      	bpl.n	80015ee <HAL_UART_IRQHandler+0x86>
 80015dc:	0681      	lsls	r1, r0, #26
 80015de:	d401      	bmi.n	80015e4 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80015e0:	2d00      	cmp	r5, #0
 80015e2:	d004      	beq.n	80015ee <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80015e4:	2108      	movs	r1, #8
 80015e6:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80015e8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80015ea:	4311      	orrs	r1, r2
 80015ec:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80015ee:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	d0c9      	beq.n	8001588 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80015f4:	2220      	movs	r2, #32
 80015f6:	4213      	tst	r3, r2
 80015f8:	d004      	beq.n	8001604 <HAL_UART_IRQHandler+0x9c>
 80015fa:	4210      	tst	r0, r2
 80015fc:	d002      	beq.n	8001604 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 80015fe:	0020      	movs	r0, r4
 8001600:	f7ff ff74 	bl	80014ec <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001604:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8001606:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001608:	071b      	lsls	r3, r3, #28
 800160a:	d404      	bmi.n	8001616 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800160c:	6823      	ldr	r3, [r4, #0]
 800160e:	689d      	ldr	r5, [r3, #8]
 8001610:	2340      	movs	r3, #64	; 0x40
 8001612:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001614:	d01a      	beq.n	800164c <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 8001616:	f7ff fd19 	bl	800104c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800161a:	2140      	movs	r1, #64	; 0x40
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	420a      	tst	r2, r1
 8001622:	d00f      	beq.n	8001644 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001624:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001626:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001628:	438a      	bics	r2, r1
 800162a:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800162c:	2800      	cmp	r0, #0
 800162e:	d009      	beq.n	8001644 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001630:	4b1a      	ldr	r3, [pc, #104]	; (800169c <HAL_UART_IRQHandler+0x134>)
 8001632:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001634:	f7fe feb2 	bl	800039c <HAL_DMA_Abort_IT>
 8001638:	2800      	cmp	r0, #0
 800163a:	d0a5      	beq.n	8001588 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800163c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800163e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001640:	4798      	blx	r3
 8001642:	e7a1      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8001644:	0020      	movs	r0, r4
 8001646:	f7ff fd5c 	bl	8001102 <HAL_UART_ErrorCallback>
 800164a:	e79d      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 800164c:	f7ff fd59 	bl	8001102 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001650:	66e5      	str	r5, [r4, #108]	; 0x6c
 8001652:	e799      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001654:	2180      	movs	r1, #128	; 0x80
 8001656:	0349      	lsls	r1, r1, #13
 8001658:	420b      	tst	r3, r1
 800165a:	d00b      	beq.n	8001674 <HAL_UART_IRQHandler+0x10c>
 800165c:	0275      	lsls	r5, r6, #9
 800165e:	d509      	bpl.n	8001674 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001660:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001662:	0022      	movs	r2, r4
 8001664:	2320      	movs	r3, #32
 8001666:	3269      	adds	r2, #105	; 0x69
 8001668:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 800166a:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800166c:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800166e:	f000 f817 	bl	80016a0 <HAL_UARTEx_WakeupCallback>
    return;
 8001672:	e789      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001674:	2280      	movs	r2, #128	; 0x80
 8001676:	4213      	tst	r3, r2
 8001678:	d005      	beq.n	8001686 <HAL_UART_IRQHandler+0x11e>
 800167a:	4210      	tst	r0, r2
 800167c:	d003      	beq.n	8001686 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 800167e:	0020      	movs	r0, r4
 8001680:	f7ff fef4 	bl	800146c <UART_Transmit_IT>
    return;
 8001684:	e780      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001686:	2240      	movs	r2, #64	; 0x40
 8001688:	4213      	tst	r3, r2
 800168a:	d100      	bne.n	800168e <HAL_UART_IRQHandler+0x126>
 800168c:	e77c      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
 800168e:	4210      	tst	r0, r2
 8001690:	d100      	bne.n	8001694 <HAL_UART_IRQHandler+0x12c>
 8001692:	e779      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8001694:	0020      	movs	r0, r4
 8001696:	f7ff ff1b 	bl	80014d0 <UART_EndTransmit_IT>
    return;
 800169a:	e775      	b.n	8001588 <HAL_UART_IRQHandler+0x20>
 800169c:	08001105 	.word	0x08001105

080016a0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80016a0:	4770      	bx	lr

080016a2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80016a2:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016a4:	f000 fd1a 	bl	80020dc <xTaskGetSchedulerState>
 80016a8:	2801      	cmp	r0, #1
 80016aa:	d001      	beq.n	80016b0 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80016ac:	f000 f8d2 	bl	8001854 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80016b0:	bd10      	pop	{r4, pc}

080016b2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016b2:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016b4:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016b6:	3308      	adds	r3, #8
 80016b8:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016ba:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016bc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016be:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016c0:	4252      	negs	r2, r2
 80016c2:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016c4:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80016c6:	4770      	bx	lr

080016c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80016cc:	4770      	bx	lr

080016ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80016ce:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016d0:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80016d2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016d4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80016da:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80016dc:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016de:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80016e0:	3301      	adds	r3, #1
 80016e2:	6003      	str	r3, [r0, #0]
}
 80016e4:	4770      	bx	lr

080016e6 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016e6:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80016e8:	680a      	ldr	r2, [r1, #0]
{
 80016ea:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016ec:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80016ee:	1c54      	adds	r4, r2, #1
 80016f0:	d10b      	bne.n	800170a <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 80016f2:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016f8:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016fa:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80016fc:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80016fe:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001700:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001702:	3301      	adds	r3, #1
 8001704:	6003      	str	r3, [r0, #0]
}
 8001706:	bd30      	pop	{r4, r5, pc}
 8001708:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800170a:	685c      	ldr	r4, [r3, #4]
 800170c:	6825      	ldr	r5, [r4, #0]
 800170e:	42aa      	cmp	r2, r5
 8001710:	d2fa      	bcs.n	8001708 <vListInsert+0x22>
 8001712:	e7ef      	b.n	80016f4 <vListInsert+0xe>

08001714 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001714:	6841      	ldr	r1, [r0, #4]
 8001716:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001718:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800171a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800171c:	6882      	ldr	r2, [r0, #8]
 800171e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001720:	6859      	ldr	r1, [r3, #4]
 8001722:	4288      	cmp	r0, r1
 8001724:	d100      	bne.n	8001728 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001726:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001728:	2200      	movs	r2, #0
 800172a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	1e50      	subs	r0, r2, #1
 8001730:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001732:	4770      	bx	lr

08001734 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001734:	4b03      	ldr	r3, [pc, #12]	; (8001744 <prvTaskExitError+0x10>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	d001      	beq.n	8001740 <prvTaskExitError+0xc>
 800173c:	b672      	cpsid	i
 800173e:	e7fe      	b.n	800173e <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001740:	b672      	cpsid	i
 8001742:	e7fe      	b.n	8001742 <prvTaskExitError+0xe>
 8001744:	20000000 	.word	0x20000000
	...

08001750 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001750:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <pxCurrentTCBConst2>)
 8001752:	6813      	ldr	r3, [r2, #0]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	3020      	adds	r0, #32
 8001758:	f380 8809 	msr	PSP, r0
 800175c:	2002      	movs	r0, #2
 800175e:	f380 8814 	msr	CONTROL, r0
 8001762:	f3bf 8f6f 	isb	sy
 8001766:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001768:	46ae      	mov	lr, r5
 800176a:	bc08      	pop	{r3}
 800176c:	bc04      	pop	{r2}
 800176e:	b662      	cpsie	i
 8001770:	4718      	bx	r3
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	46c0      	nop			; (mov r8, r8)
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	46c0      	nop			; (mov r8, r8)
 800177e:	46c0      	nop			; (mov r8, r8)

08001780 <pxCurrentTCBConst2>:
 8001780:	20000c48 	.word	0x20000c48

08001784 <pxPortInitialiseStack>:
{
 8001784:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001786:	2480      	movs	r4, #128	; 0x80
 8001788:	1f03      	subs	r3, r0, #4
 800178a:	0464      	lsls	r4, r4, #17
 800178c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800178e:	3b04      	subs	r3, #4
 8001790:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001792:	4903      	ldr	r1, [pc, #12]	; (80017a0 <pxPortInitialiseStack+0x1c>)
 8001794:	3b04      	subs	r3, #4
 8001796:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001798:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800179a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800179c:	601a      	str	r2, [r3, #0]
}
 800179e:	bd10      	pop	{r4, pc}
 80017a0:	08001735 	.word	0x08001735

080017a4 <SVC_Handler>:
}
 80017a4:	4770      	bx	lr
	...

080017a8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80017a8:	2280      	movs	r2, #128	; 0x80
 80017aa:	4b04      	ldr	r3, [pc, #16]	; (80017bc <vPortYield+0x14>)
 80017ac:	0552      	lsls	r2, r2, #21
 80017ae:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80017b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80017b4:	f3bf 8f6f 	isb	sy
}
 80017b8:	4770      	bx	lr
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	e000ed04 	.word	0xe000ed04

080017c0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80017c0:	b672      	cpsid	i
    uxCriticalNesting++;
 80017c2:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <vPortEnterCritical+0x14>)
 80017c4:	6813      	ldr	r3, [r2, #0]
 80017c6:	3301      	adds	r3, #1
 80017c8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80017ca:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80017ce:	f3bf 8f6f 	isb	sy
}
 80017d2:	4770      	bx	lr
 80017d4:	20000000 	.word	0x20000000

080017d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80017d8:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <vPortExitCritical+0x18>)
 80017da:	6813      	ldr	r3, [r2, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <vPortExitCritical+0xc>
 80017e0:	b672      	cpsid	i
 80017e2:	e7fe      	b.n	80017e2 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 80017e4:	3b01      	subs	r3, #1
 80017e6:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d100      	bne.n	80017ee <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 80017ec:	b662      	cpsie	i
    }
}
 80017ee:	4770      	bx	lr
 80017f0:	20000000 	.word	0x20000000

080017f4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80017f4:	f3ef 8010 	mrs	r0, PRIMASK
 80017f8:	b672      	cpsid	i
 80017fa:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 80017fc:	2000      	movs	r0, #0

080017fe <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80017fe:	f380 8810 	msr	PRIMASK, r0
 8001802:	4770      	bx	lr
	...

08001810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001810:	f3ef 8009 	mrs	r0, PSP
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <pxCurrentTCBConst>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	3820      	subs	r0, #32
 800181a:	6010      	str	r0, [r2, #0]
 800181c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800181e:	4644      	mov	r4, r8
 8001820:	464d      	mov	r5, r9
 8001822:	4656      	mov	r6, sl
 8001824:	465f      	mov	r7, fp
 8001826:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001828:	b508      	push	{r3, lr}
 800182a:	b672      	cpsid	i
 800182c:	f000 fbe4 	bl	8001ff8 <vTaskSwitchContext>
 8001830:	b662      	cpsie	i
 8001832:	bc0c      	pop	{r2, r3}
 8001834:	6811      	ldr	r1, [r2, #0]
 8001836:	6808      	ldr	r0, [r1, #0]
 8001838:	3010      	adds	r0, #16
 800183a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800183c:	46a0      	mov	r8, r4
 800183e:	46a9      	mov	r9, r5
 8001840:	46b2      	mov	sl, r6
 8001842:	46bb      	mov	fp, r7
 8001844:	f380 8809 	msr	PSP, r0
 8001848:	3820      	subs	r0, #32
 800184a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800184c:	4718      	bx	r3
 800184e:	46c0      	nop			; (mov r8, r8)

08001850 <pxCurrentTCBConst>:
 8001850:	20000c48 	.word	0x20000c48

08001854 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001854:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001856:	f7ff ffcd 	bl	80017f4 <ulSetInterruptMaskFromISR>
 800185a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800185c:	f000 fa98 	bl	8001d90 <xTaskIncrementTick>
 8001860:	2800      	cmp	r0, #0
 8001862:	d003      	beq.n	800186c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001864:	2280      	movs	r2, #128	; 0x80
 8001866:	4b03      	ldr	r3, [pc, #12]	; (8001874 <xPortSysTickHandler+0x20>)
 8001868:	0552      	lsls	r2, r2, #21
 800186a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800186c:	0020      	movs	r0, r4
 800186e:	f7ff ffc6 	bl	80017fe <vClearInterruptMaskFromISR>
}
 8001872:	bd10      	pop	{r4, pc}
 8001874:	e000ed04 	.word	0xe000ed04

08001878 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001878:	21fa      	movs	r1, #250	; 0xfa
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <vPortSetupTimerInterrupt+0x1c>)
{
 800187c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800187e:	6818      	ldr	r0, [r3, #0]
 8001880:	0089      	lsls	r1, r1, #2
 8001882:	f7fe fc5d 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001886:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001888:	4b03      	ldr	r3, [pc, #12]	; (8001898 <vPortSetupTimerInterrupt+0x20>)
 800188a:	3801      	subs	r0, #1
 800188c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800188e:	4b03      	ldr	r3, [pc, #12]	; (800189c <vPortSetupTimerInterrupt+0x24>)
 8001890:	601a      	str	r2, [r3, #0]
}
 8001892:	bd10      	pop	{r4, pc}
 8001894:	20000010 	.word	0x20000010
 8001898:	e000e014 	.word	0xe000e014
 800189c:	e000e010 	.word	0xe000e010

080018a0 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80018a0:	22ff      	movs	r2, #255	; 0xff
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <xPortStartScheduler+0x2c>)
 80018a4:	0412      	lsls	r2, r2, #16
 80018a6:	6819      	ldr	r1, [r3, #0]
{
 80018a8:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80018aa:	430a      	orrs	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80018ae:	22ff      	movs	r2, #255	; 0xff
 80018b0:	6819      	ldr	r1, [r3, #0]
 80018b2:	0612      	lsls	r2, r2, #24
 80018b4:	430a      	orrs	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80018b8:	f7ff ffde 	bl	8001878 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80018bc:	2200      	movs	r2, #0
 80018be:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <xPortStartScheduler+0x30>)
 80018c0:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 80018c2:	f7ff ff45 	bl	8001750 <vPortStartFirstTask>
	prvTaskExitError();
 80018c6:	f7ff ff35 	bl	8001734 <prvTaskExitError>
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	e000ed20 	.word	0xe000ed20
 80018d0:	20000000 	.word	0x20000000

080018d4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80018d4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80018d6:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <prvInsertBlockIntoFreeList+0x40>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	4282      	cmp	r2, r0
 80018dc:	d318      	bcc.n	8001910 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80018de:	685c      	ldr	r4, [r3, #4]
 80018e0:	1919      	adds	r1, r3, r4
 80018e2:	4288      	cmp	r0, r1
 80018e4:	d103      	bne.n	80018ee <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80018e6:	6841      	ldr	r1, [r0, #4]
 80018e8:	0018      	movs	r0, r3
 80018ea:	1909      	adds	r1, r1, r4
 80018ec:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80018ee:	6841      	ldr	r1, [r0, #4]
 80018f0:	1844      	adds	r4, r0, r1
 80018f2:	42a2      	cmp	r2, r4
 80018f4:	d107      	bne.n	8001906 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80018f6:	4c08      	ldr	r4, [pc, #32]	; (8001918 <prvInsertBlockIntoFreeList+0x44>)
 80018f8:	6824      	ldr	r4, [r4, #0]
 80018fa:	42a2      	cmp	r2, r4
 80018fc:	d003      	beq.n	8001906 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80018fe:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001900:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001902:	1861      	adds	r1, r4, r1
 8001904:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001906:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001908:	4298      	cmp	r0, r3
 800190a:	d000      	beq.n	800190e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800190c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800190e:	bd10      	pop	{r4, pc}
 8001910:	0013      	movs	r3, r2
 8001912:	e7e1      	b.n	80018d8 <prvInsertBlockIntoFreeList+0x4>
 8001914:	20000c40 	.word	0x20000c40
 8001918:	20000030 	.word	0x20000030

0800191c <pvPortMalloc>:
{
 800191c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800191e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001920:	f000 fa2e 	bl	8001d80 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001924:	4a38      	ldr	r2, [pc, #224]	; (8001a08 <pvPortMalloc+0xec>)
 8001926:	4839      	ldr	r0, [pc, #228]	; (8001a0c <pvPortMalloc+0xf0>)
 8001928:	6813      	ldr	r3, [r2, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d11e      	bne.n	800196c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800192e:	4938      	ldr	r1, [pc, #224]	; (8001a10 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001930:	3307      	adds	r3, #7
 8001932:	4219      	tst	r1, r3
 8001934:	d036      	beq.n	80019a4 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001936:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001938:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800193a:	23c0      	movs	r3, #192	; 0xc0
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	18c9      	adds	r1, r1, r3
 8001940:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001942:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001944:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001946:	4e33      	ldr	r6, [pc, #204]	; (8001a14 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001948:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800194a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800194c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800194e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001950:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001952:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001954:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001956:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001958:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 800195a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800195c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800195e:	4b2e      	ldr	r3, [pc, #184]	; (8001a18 <pvPortMalloc+0xfc>)
 8001960:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001962:	4b2e      	ldr	r3, [pc, #184]	; (8001a1c <pvPortMalloc+0x100>)
 8001964:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001966:	2380      	movs	r3, #128	; 0x80
 8001968:	061b      	lsls	r3, r3, #24
 800196a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800196c:	6806      	ldr	r6, [r0, #0]
 800196e:	4234      	tst	r4, r6
 8001970:	d116      	bne.n	80019a0 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8001972:	2c00      	cmp	r4, #0
 8001974:	d014      	beq.n	80019a0 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 8001976:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001978:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 800197a:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800197c:	420b      	tst	r3, r1
 800197e:	d001      	beq.n	8001984 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001980:	438b      	bics	r3, r1
 8001982:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00b      	beq.n	80019a0 <pvPortMalloc+0x84>
 8001988:	4924      	ldr	r1, [pc, #144]	; (8001a1c <pvPortMalloc+0x100>)
 800198a:	680d      	ldr	r5, [r1, #0]
 800198c:	42ab      	cmp	r3, r5
 800198e:	d807      	bhi.n	80019a0 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 8001990:	4920      	ldr	r1, [pc, #128]	; (8001a14 <pvPortMalloc+0xf8>)
 8001992:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001994:	6860      	ldr	r0, [r4, #4]
 8001996:	4283      	cmp	r3, r0
 8001998:	d807      	bhi.n	80019aa <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800199a:	6812      	ldr	r2, [r2, #0]
 800199c:	4294      	cmp	r4, r2
 800199e:	d10b      	bne.n	80019b8 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80019a0:	2500      	movs	r5, #0
 80019a2:	e028      	b.n	80019f6 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80019a4:	23c0      	movs	r3, #192	; 0xc0
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	e7cc      	b.n	8001944 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80019aa:	6827      	ldr	r7, [r4, #0]
 80019ac:	46bc      	mov	ip, r7
 80019ae:	2f00      	cmp	r7, #0
 80019b0:	d0f3      	beq.n	800199a <pvPortMalloc+0x7e>
 80019b2:	0021      	movs	r1, r4
 80019b4:	4664      	mov	r4, ip
 80019b6:	e7ed      	b.n	8001994 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80019b8:	680a      	ldr	r2, [r1, #0]
 80019ba:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80019bc:	6822      	ldr	r2, [r4, #0]
 80019be:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80019c0:	1ac2      	subs	r2, r0, r3
 80019c2:	2a10      	cmp	r2, #16
 80019c4:	d908      	bls.n	80019d8 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80019c6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80019c8:	0741      	lsls	r1, r0, #29
 80019ca:	d001      	beq.n	80019d0 <pvPortMalloc+0xb4>
 80019cc:	b672      	cpsid	i
 80019ce:	e7fe      	b.n	80019ce <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80019d0:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80019d2:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80019d4:	f7ff ff7e 	bl	80018d4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80019d8:	6863      	ldr	r3, [r4, #4]
 80019da:	4a10      	ldr	r2, [pc, #64]	; (8001a1c <pvPortMalloc+0x100>)
 80019dc:	1aed      	subs	r5, r5, r3
 80019de:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80019e0:	4a0d      	ldr	r2, [pc, #52]	; (8001a18 <pvPortMalloc+0xfc>)
 80019e2:	6811      	ldr	r1, [r2, #0]
 80019e4:	428d      	cmp	r5, r1
 80019e6:	d200      	bcs.n	80019ea <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80019e8:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80019ea:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80019ec:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 80019ee:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80019f0:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80019f2:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80019f4:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 80019f6:	f000 fa49 	bl	8001e8c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80019fa:	076b      	lsls	r3, r5, #29
 80019fc:	d001      	beq.n	8001a02 <pvPortMalloc+0xe6>
 80019fe:	b672      	cpsid	i
 8001a00:	e7fe      	b.n	8001a00 <pvPortMalloc+0xe4>
}
 8001a02:	0028      	movs	r0, r5
 8001a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	20000030 	.word	0x20000030
 8001a0c:	20000c34 	.word	0x20000c34
 8001a10:	20000034 	.word	0x20000034
 8001a14:	20000c40 	.word	0x20000c40
 8001a18:	20000c3c 	.word	0x20000c3c
 8001a1c:	20000c38 	.word	0x20000c38

08001a20 <vPortFree>:
{
 8001a20:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d01b      	beq.n	8001a5e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001a26:	4a0e      	ldr	r2, [pc, #56]	; (8001a60 <vPortFree+0x40>)
 8001a28:	3808      	subs	r0, #8
 8001a2a:	6843      	ldr	r3, [r0, #4]
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	0004      	movs	r4, r0
 8001a30:	421a      	tst	r2, r3
 8001a32:	d101      	bne.n	8001a38 <vPortFree+0x18>
 8001a34:	b672      	cpsid	i
 8001a36:	e7fe      	b.n	8001a36 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001a38:	6801      	ldr	r1, [r0, #0]
 8001a3a:	2900      	cmp	r1, #0
 8001a3c:	d001      	beq.n	8001a42 <vPortFree+0x22>
 8001a3e:	b672      	cpsid	i
 8001a40:	e7fe      	b.n	8001a40 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001a42:	4393      	bics	r3, r2
 8001a44:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001a46:	f000 f99b 	bl	8001d80 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001a4a:	4a06      	ldr	r2, [pc, #24]	; (8001a64 <vPortFree+0x44>)
 8001a4c:	6863      	ldr	r3, [r4, #4]
 8001a4e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001a50:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001a52:	185b      	adds	r3, r3, r1
 8001a54:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001a56:	f7ff ff3d 	bl	80018d4 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8001a5a:	f000 fa17 	bl	8001e8c <xTaskResumeAll>
}
 8001a5e:	bd10      	pop	{r4, pc}
 8001a60:	20000c34 	.word	0x20000c34
 8001a64:	20000c38 	.word	0x20000c38

08001a68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001a68:	b570      	push	{r4, r5, r6, lr}
 8001a6a:	0004      	movs	r4, r0
 8001a6c:	000d      	movs	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001a6e:	2800      	cmp	r0, #0
 8001a70:	d101      	bne.n	8001a76 <xQueueGenericReset+0xe>
 8001a72:	b672      	cpsid	i
 8001a74:	e7fe      	b.n	8001a74 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8001a76:	f7ff fea3 	bl	80017c0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001a7a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001a7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a7e:	6822      	ldr	r2, [r4, #0]
 8001a80:	434b      	muls	r3, r1
 8001a82:	18d0      	adds	r0, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001a84:	1a5b      	subs	r3, r3, r1
 8001a86:	18d3      	adds	r3, r2, r3
 8001a88:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001a8a:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001a8c:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a8e:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a90:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001a92:	22ff      	movs	r2, #255	; 0xff
 8001a94:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a96:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001a98:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001a9a:	705a      	strb	r2, [r3, #1]

		if( xNewQueue == pdFALSE )
 8001a9c:	4285      	cmp	r5, r0
 8001a9e:	d10e      	bne.n	8001abe <xQueueGenericReset+0x56>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001aa0:	6923      	ldr	r3, [r4, #16]
 8001aa2:	4283      	cmp	r3, r0
 8001aa4:	d007      	beq.n	8001ab6 <xQueueGenericReset+0x4e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001aa6:	0020      	movs	r0, r4
 8001aa8:	3010      	adds	r0, #16
 8001aaa:	f000 fadb 	bl	8002064 <xTaskRemoveFromEventList>
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d001      	beq.n	8001ab6 <xQueueGenericReset+0x4e>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001ab2:	f7ff fe79 	bl	80017a8 <vPortYield>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
 8001ab6:	f7ff fe8f 	bl	80017d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8001aba:	2001      	movs	r0, #1
 8001abc:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001abe:	0020      	movs	r0, r4
 8001ac0:	3010      	adds	r0, #16
 8001ac2:	f7ff fdf6 	bl	80016b2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001ac6:	0020      	movs	r0, r4
 8001ac8:	3024      	adds	r0, #36	; 0x24
 8001aca:	f7ff fdf2 	bl	80016b2 <vListInitialise>
 8001ace:	e7f2      	b.n	8001ab6 <xQueueGenericReset+0x4e>

08001ad0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001ad0:	b570      	push	{r4, r5, r6, lr}
 8001ad2:	0006      	movs	r6, r0
 8001ad4:	000d      	movs	r5, r1
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001ad6:	2800      	cmp	r0, #0
 8001ad8:	d101      	bne.n	8001ade <xQueueGenericCreate+0xe>
 8001ada:	b672      	cpsid	i
 8001adc:	e7fe      	b.n	8001adc <xQueueGenericCreate+0xc>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ade:	0008      	movs	r0, r1
 8001ae0:	4370      	muls	r0, r6
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001ae2:	3048      	adds	r0, #72	; 0x48
 8001ae4:	f7ff ff1a 	bl	800191c <pvPortMalloc>
 8001ae8:	1e04      	subs	r4, r0, #0

		if( pxNewQueue != NULL )
 8001aea:	d008      	beq.n	8001afe <xQueueGenericCreate+0x2e>
{
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001aec:	2d00      	cmp	r5, #0
 8001aee:	d108      	bne.n	8001b02 <xQueueGenericCreate+0x32>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001af0:	6020      	str	r0, [r4, #0]
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001af2:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001af4:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001af6:	2101      	movs	r1, #1
 8001af8:	0020      	movs	r0, r4
 8001afa:	f7ff ffb5 	bl	8001a68 <xQueueGenericReset>
	}
 8001afe:	0020      	movs	r0, r4
 8001b00:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001b02:	0003      	movs	r3, r0
 8001b04:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001b06:	6003      	str	r3, [r0, #0]
 8001b08:	e7f3      	b.n	8001af2 <xQueueGenericCreate+0x22>
	...

08001b0c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <prvResetNextTaskUnblockTime+0x20>)
 8001b0e:	6813      	ldr	r3, [r2, #0]
 8001b10:	6819      	ldr	r1, [r3, #0]
 8001b12:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <prvResetNextTaskUnblockTime+0x24>)
 8001b14:	2900      	cmp	r1, #0
 8001b16:	d103      	bne.n	8001b20 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001b1c:	601a      	str	r2, [r3, #0]
	}
}
 8001b1e:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001b24:	68d2      	ldr	r2, [r2, #12]
 8001b26:	6852      	ldr	r2, [r2, #4]
 8001b28:	e7f8      	b.n	8001b1c <prvResetNextTaskUnblockTime+0x10>
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	20000c4c 	.word	0x20000c4c
 8001b30:	20000d24 	.word	0x20000d24

08001b34 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b36:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001b38:	4b14      	ldr	r3, [pc, #80]	; (8001b8c <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b3a:	4d15      	ldr	r5, [pc, #84]	; (8001b90 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8001b3c:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b3e:	6828      	ldr	r0, [r5, #0]
{
 8001b40:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b42:	3004      	adds	r0, #4
 8001b44:	f7ff fde6 	bl	8001714 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001b48:	1c63      	adds	r3, r4, #1
 8001b4a:	d107      	bne.n	8001b5c <prvAddCurrentTaskToDelayedList+0x28>
 8001b4c:	2f00      	cmp	r7, #0
 8001b4e:	d005      	beq.n	8001b5c <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001b50:	6829      	ldr	r1, [r5, #0]
 8001b52:	4810      	ldr	r0, [pc, #64]	; (8001b94 <prvAddCurrentTaskToDelayedList+0x60>)
 8001b54:	3104      	adds	r1, #4
 8001b56:	f7ff fdba 	bl	80016ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001b5c:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001b5e:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001b60:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001b62:	42a6      	cmp	r6, r4
 8001b64:	d906      	bls.n	8001b74 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <prvAddCurrentTaskToDelayedList+0x64>)
 8001b68:	6818      	ldr	r0, [r3, #0]
 8001b6a:	6829      	ldr	r1, [r5, #0]
 8001b6c:	3104      	adds	r1, #4
 8001b6e:	f7ff fdba 	bl	80016e6 <vListInsert>
 8001b72:	e7f2      	b.n	8001b5a <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001b74:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <prvAddCurrentTaskToDelayedList+0x68>)
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	6829      	ldr	r1, [r5, #0]
 8001b7a:	3104      	adds	r1, #4
 8001b7c:	f7ff fdb3 	bl	80016e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001b80:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <prvAddCurrentTaskToDelayedList+0x6c>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4294      	cmp	r4, r2
 8001b86:	d2e8      	bcs.n	8001b5a <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001b88:	601c      	str	r4, [r3, #0]
}
 8001b8a:	e7e6      	b.n	8001b5a <prvAddCurrentTaskToDelayedList+0x26>
 8001b8c:	20000d6c 	.word	0x20000d6c
 8001b90:	20000c48 	.word	0x20000c48
 8001b94:	20000d44 	.word	0x20000d44
 8001b98:	20000c50 	.word	0x20000c50
 8001b9c:	20000c4c 	.word	0x20000c4c
 8001ba0:	20000d24 	.word	0x20000d24

08001ba4 <xTaskCreate>:
	{
 8001ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ba6:	0095      	lsls	r5, r2, #2
	{
 8001ba8:	b085      	sub	sp, #20
 8001baa:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bac:	0028      	movs	r0, r5
	{
 8001bae:	000f      	movs	r7, r1
 8001bb0:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bb2:	f7ff feb3 	bl	800191c <pvPortMalloc>
 8001bb6:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001bb8:	d100      	bne.n	8001bbc <xTaskCreate+0x18>
 8001bba:	e08e      	b.n	8001cda <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001bbc:	2054      	movs	r0, #84	; 0x54
 8001bbe:	f7ff fead 	bl	800191c <pvPortMalloc>
 8001bc2:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001bc4:	d100      	bne.n	8001bc8 <xTaskCreate+0x24>
 8001bc6:	e085      	b.n	8001cd4 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001bc8:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001bca:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001bcc:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001bce:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001bd0:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001bd2:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001bd4:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001bd6:	001a      	movs	r2, r3
 8001bd8:	5cf9      	ldrb	r1, [r7, r3]
 8001bda:	3234      	adds	r2, #52	; 0x34
 8001bdc:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8001bde:	5cfa      	ldrb	r2, [r7, r3]
 8001be0:	2a00      	cmp	r2, #0
 8001be2:	d002      	beq.n	8001bea <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001be4:	3301      	adds	r3, #1
 8001be6:	2b10      	cmp	r3, #16
 8001be8:	d1f5      	bne.n	8001bd6 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001bea:	0023      	movs	r3, r4
 8001bec:	2500      	movs	r5, #0
 8001bee:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001bf0:	3343      	adds	r3, #67	; 0x43
 8001bf2:	701d      	strb	r5, [r3, #0]
 8001bf4:	2e06      	cmp	r6, #6
 8001bf6:	d900      	bls.n	8001bfa <xTaskCreate+0x56>
 8001bf8:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001bfa:	1d23      	adds	r3, r4, #4
 8001bfc:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8001bfe:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001c00:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001c02:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	f7ff fd5f 	bl	80016c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c0a:	0020      	movs	r0, r4
 8001c0c:	3018      	adds	r0, #24
 8001c0e:	f7ff fd5b 	bl	80016c8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c12:	2307      	movs	r3, #7
 8001c14:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001c16:	0023      	movs	r3, r4
 8001c18:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c1a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c1c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c1e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001c20:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c22:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001c24:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c26:	9902      	ldr	r1, [sp, #8]
 8001c28:	9800      	ldr	r0, [sp, #0]
 8001c2a:	f7ff fdab 	bl	8001784 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8001c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c30:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d000      	beq.n	8001c38 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c36:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001c38:	f7ff fdc2 	bl	80017c0 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001c3c:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8001c3e:	4d2f      	ldr	r5, [pc, #188]	; (8001cfc <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	3201      	adds	r2, #1
 8001c44:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001c46:	682a      	ldr	r2, [r5, #0]
 8001c48:	2a00      	cmp	r2, #0
 8001c4a:	d149      	bne.n	8001ce0 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8001c4c:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d11d      	bne.n	8001c90 <xTaskCreate+0xec>
 8001c54:	4e2a      	ldr	r6, [pc, #168]	; (8001d00 <xTaskCreate+0x15c>)
 8001c56:	0037      	movs	r7, r6
 8001c58:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001c5a:	0030      	movs	r0, r6
 8001c5c:	3614      	adds	r6, #20
 8001c5e:	f7ff fd28 	bl	80016b2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001c62:	42b7      	cmp	r7, r6
 8001c64:	d1f9      	bne.n	8001c5a <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001c66:	4e27      	ldr	r6, [pc, #156]	; (8001d04 <xTaskCreate+0x160>)
 8001c68:	0030      	movs	r0, r6
 8001c6a:	f7ff fd22 	bl	80016b2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001c6e:	4f26      	ldr	r7, [pc, #152]	; (8001d08 <xTaskCreate+0x164>)
 8001c70:	0038      	movs	r0, r7
 8001c72:	f7ff fd1e 	bl	80016b2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001c76:	4825      	ldr	r0, [pc, #148]	; (8001d0c <xTaskCreate+0x168>)
 8001c78:	f7ff fd1b 	bl	80016b2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001c7c:	4824      	ldr	r0, [pc, #144]	; (8001d10 <xTaskCreate+0x16c>)
 8001c7e:	f7ff fd18 	bl	80016b2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001c82:	4824      	ldr	r0, [pc, #144]	; (8001d14 <xTaskCreate+0x170>)
 8001c84:	f7ff fd15 	bl	80016b2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001c88:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <xTaskCreate+0x174>)
 8001c8a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001c8c:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <xTaskCreate+0x178>)
 8001c8e:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8001c90:	4a23      	ldr	r2, [pc, #140]	; (8001d20 <xTaskCreate+0x17c>)
 8001c92:	6813      	ldr	r3, [r2, #0]
 8001c94:	3301      	adds	r3, #1
 8001c96:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001c98:	4a22      	ldr	r2, [pc, #136]	; (8001d24 <xTaskCreate+0x180>)
 8001c9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c9c:	6811      	ldr	r1, [r2, #0]
 8001c9e:	428b      	cmp	r3, r1
 8001ca0:	d900      	bls.n	8001ca4 <xTaskCreate+0x100>
 8001ca2:	6013      	str	r3, [r2, #0]
 8001ca4:	2014      	movs	r0, #20
 8001ca6:	4358      	muls	r0, r3
 8001ca8:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <xTaskCreate+0x15c>)
 8001caa:	9901      	ldr	r1, [sp, #4]
 8001cac:	1818      	adds	r0, r3, r0
 8001cae:	f7ff fd0e 	bl	80016ce <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001cb2:	f7ff fd91 	bl	80017d8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8001cb8:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d006      	beq.n	8001cce <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001cc0:	682b      	ldr	r3, [r5, #0]
 8001cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cc4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d201      	bcs.n	8001cce <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8001cca:	f7ff fd6d 	bl	80017a8 <vPortYield>
	}
 8001cce:	0030      	movs	r0, r6
 8001cd0:	b005      	add	sp, #20
 8001cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001cd4:	0030      	movs	r0, r6
 8001cd6:	f7ff fea3 	bl	8001a20 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001cda:	2601      	movs	r6, #1
 8001cdc:	4276      	negs	r6, r6
 8001cde:	e7f6      	b.n	8001cce <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001ce0:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <xTaskCreate+0x184>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d1d3      	bne.n	8001c90 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001ce8:	682b      	ldr	r3, [r5, #0]
 8001cea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d8ce      	bhi.n	8001c90 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001cf2:	602c      	str	r4, [r5, #0]
 8001cf4:	e7cc      	b.n	8001c90 <xTaskCreate+0xec>
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	20000ce0 	.word	0x20000ce0
 8001cfc:	20000c48 	.word	0x20000c48
 8001d00:	20000c54 	.word	0x20000c54
 8001d04:	20000cf8 	.word	0x20000cf8
 8001d08:	20000d0c 	.word	0x20000d0c
 8001d0c:	20000d2c 	.word	0x20000d2c
 8001d10:	20000d58 	.word	0x20000d58
 8001d14:	20000d44 	.word	0x20000d44
 8001d18:	20000c4c 	.word	0x20000c4c
 8001d1c:	20000c50 	.word	0x20000c50
 8001d20:	20000cf0 	.word	0x20000cf0
 8001d24:	20000cf4 	.word	0x20000cf4
 8001d28:	20000d40 	.word	0x20000d40

08001d2c <vTaskStartScheduler>:
{
 8001d2c:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001d2e:	2400      	movs	r4, #0
 8001d30:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <vTaskStartScheduler+0x3c>)
 8001d32:	9400      	str	r4, [sp, #0]
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	2280      	movs	r2, #128	; 0x80
 8001d38:	0023      	movs	r3, r4
 8001d3a:	490c      	ldr	r1, [pc, #48]	; (8001d6c <vTaskStartScheduler+0x40>)
 8001d3c:	480c      	ldr	r0, [pc, #48]	; (8001d70 <vTaskStartScheduler+0x44>)
 8001d3e:	f7ff ff31 	bl	8001ba4 <xTaskCreate>
	if( xReturn == pdPASS )
 8001d42:	2801      	cmp	r0, #1
 8001d44:	d10b      	bne.n	8001d5e <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8001d46:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <vTaskStartScheduler+0x48>)
 8001d4c:	4252      	negs	r2, r2
 8001d4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <vTaskStartScheduler+0x4c>)
 8001d52:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001d54:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <vTaskStartScheduler+0x50>)
 8001d56:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001d58:	f7ff fda2 	bl	80018a0 <xPortStartScheduler>
}
 8001d5c:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001d5e:	1c43      	adds	r3, r0, #1
 8001d60:	d1fc      	bne.n	8001d5c <vTaskStartScheduler+0x30>
 8001d62:	b672      	cpsid	i
 8001d64:	e7fe      	b.n	8001d64 <vTaskStartScheduler+0x38>
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	20000d20 	.word	0x20000d20
 8001d6c:	08002794 	.word	0x08002794
 8001d70:	08001f91 	.word	0x08001f91
 8001d74:	20000d24 	.word	0x20000d24
 8001d78:	20000d40 	.word	0x20000d40
 8001d7c:	20000d6c 	.word	0x20000d6c

08001d80 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001d80:	4a02      	ldr	r2, [pc, #8]	; (8001d8c <vTaskSuspendAll+0xc>)
 8001d82:	6813      	ldr	r3, [r2, #0]
 8001d84:	3301      	adds	r3, #1
 8001d86:	6013      	str	r3, [r2, #0]
}
 8001d88:	4770      	bx	lr
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	20000cec 	.word	0x20000cec

08001d90 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d90:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <xTaskIncrementTick+0xd0>)
{
 8001d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d135      	bne.n	8001e06 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001d9a:	4b32      	ldr	r3, [pc, #200]	; (8001e64 <xTaskIncrementTick+0xd4>)
 8001d9c:	681c      	ldr	r4, [r3, #0]
 8001d9e:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001da0:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001da2:	2c00      	cmp	r4, #0
 8001da4:	d111      	bne.n	8001dca <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 8001da6:	4b30      	ldr	r3, [pc, #192]	; (8001e68 <xTaskIncrementTick+0xd8>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	6812      	ldr	r2, [r2, #0]
 8001dac:	2a00      	cmp	r2, #0
 8001dae:	d001      	beq.n	8001db4 <xTaskIncrementTick+0x24>
 8001db0:	b672      	cpsid	i
 8001db2:	e7fe      	b.n	8001db2 <xTaskIncrementTick+0x22>
 8001db4:	4a2d      	ldr	r2, [pc, #180]	; (8001e6c <xTaskIncrementTick+0xdc>)
 8001db6:	6819      	ldr	r1, [r3, #0]
 8001db8:	6810      	ldr	r0, [r2, #0]
 8001dba:	6018      	str	r0, [r3, #0]
 8001dbc:	6011      	str	r1, [r2, #0]
 8001dbe:	4a2c      	ldr	r2, [pc, #176]	; (8001e70 <xTaskIncrementTick+0xe0>)
 8001dc0:	6813      	ldr	r3, [r2, #0]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	f7ff fea1 	bl	8001b0c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001dca:	4f2a      	ldr	r7, [pc, #168]	; (8001e74 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001dcc:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	429c      	cmp	r4, r3
 8001dd2:	d307      	bcc.n	8001de4 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001dd4:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <xTaskIncrementTick+0xd8>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	6812      	ldr	r2, [r2, #0]
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	d119      	bne.n	8001e12 <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dde:	2301      	movs	r3, #1
 8001de0:	425b      	negs	r3, r3
 8001de2:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001de4:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <xTaskIncrementTick+0xe8>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dea:	2314      	movs	r3, #20
 8001dec:	4353      	muls	r3, r2
 8001dee:	4a23      	ldr	r2, [pc, #140]	; (8001e7c <xTaskIncrementTick+0xec>)
 8001df0:	58d3      	ldr	r3, [r2, r3]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d900      	bls.n	8001df8 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8001df6:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8001df8:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <xTaskIncrementTick+0xf0>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d000      	beq.n	8001e02 <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8001e00:	2601      	movs	r6, #1
}
 8001e02:	0030      	movs	r0, r6
 8001e04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8001e06:	4a1f      	ldr	r2, [pc, #124]	; (8001e84 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001e08:	2600      	movs	r6, #0
		++uxPendedTicks;
 8001e0a:	6813      	ldr	r3, [r2, #0]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	e7f2      	b.n	8001df8 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001e18:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8001e1a:	429c      	cmp	r4, r3
 8001e1c:	d3e1      	bcc.n	8001de2 <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e1e:	1d2b      	adds	r3, r5, #4
 8001e20:	0018      	movs	r0, r3
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	f7ff fc76 	bl	8001714 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001e28:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001e2e:	0028      	movs	r0, r5
 8001e30:	3018      	adds	r0, #24
 8001e32:	f7ff fc6f 	bl	8001714 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001e36:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <xTaskIncrementTick+0xf8>)
 8001e38:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4290      	cmp	r0, r2
 8001e3e:	d900      	bls.n	8001e42 <xTaskIncrementTick+0xb2>
 8001e40:	6018      	str	r0, [r3, #0]
 8001e42:	2314      	movs	r3, #20
 8001e44:	4358      	muls	r0, r3
 8001e46:	4b0d      	ldr	r3, [pc, #52]	; (8001e7c <xTaskIncrementTick+0xec>)
 8001e48:	1d29      	adds	r1, r5, #4
 8001e4a:	1818      	adds	r0, r3, r0
 8001e4c:	f7ff fc3f 	bl	80016ce <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001e50:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <xTaskIncrementTick+0xe8>)
 8001e52:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d3bb      	bcc.n	8001dd4 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8001e5c:	2601      	movs	r6, #1
 8001e5e:	e7b9      	b.n	8001dd4 <xTaskIncrementTick+0x44>
 8001e60:	20000cec 	.word	0x20000cec
 8001e64:	20000d6c 	.word	0x20000d6c
 8001e68:	20000c4c 	.word	0x20000c4c
 8001e6c:	20000c50 	.word	0x20000c50
 8001e70:	20000d28 	.word	0x20000d28
 8001e74:	20000d24 	.word	0x20000d24
 8001e78:	20000c48 	.word	0x20000c48
 8001e7c:	20000c54 	.word	0x20000c54
 8001e80:	20000d70 	.word	0x20000d70
 8001e84:	20000ce8 	.word	0x20000ce8
 8001e88:	20000cf4 	.word	0x20000cf4

08001e8c <xTaskResumeAll>:
{
 8001e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8001e8e:	4c2b      	ldr	r4, [pc, #172]	; (8001f3c <xTaskResumeAll+0xb0>)
 8001e90:	6823      	ldr	r3, [r4, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <xTaskResumeAll+0xe>
 8001e96:	b672      	cpsid	i
 8001e98:	e7fe      	b.n	8001e98 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8001e9a:	f7ff fc91 	bl	80017c0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001e9e:	6823      	ldr	r3, [r4, #0]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ea4:	6824      	ldr	r4, [r4, #0]
 8001ea6:	2c00      	cmp	r4, #0
 8001ea8:	d004      	beq.n	8001eb4 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8001eaa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001eac:	f7ff fc94 	bl	80017d8 <vPortExitCritical>
}
 8001eb0:	0020      	movs	r0, r4
 8001eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001eb4:	4b22      	ldr	r3, [pc, #136]	; (8001f40 <xTaskResumeAll+0xb4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f6      	beq.n	8001eaa <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8001ebc:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8001ebe:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ec0:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <xTaskResumeAll+0xb8>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2a00      	cmp	r2, #0
 8001ec6:	d11a      	bne.n	8001efe <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8001ec8:	2c00      	cmp	r4, #0
 8001eca:	d001      	beq.n	8001ed0 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8001ecc:	f7ff fe1e 	bl	8001b0c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001ed0:	4d1d      	ldr	r5, [pc, #116]	; (8001f48 <xTaskResumeAll+0xbc>)
 8001ed2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001ed4:	2c00      	cmp	r4, #0
 8001ed6:	d00a      	beq.n	8001eee <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8001ed8:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001eda:	f7ff ff59 	bl	8001d90 <xTaskIncrementTick>
 8001ede:	2800      	cmp	r0, #0
 8001ee0:	d001      	beq.n	8001ee6 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <xTaskResumeAll+0xc0>)
 8001ee4:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8001ee6:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001ee8:	2c00      	cmp	r4, #0
 8001eea:	d1f6      	bne.n	8001eda <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8001eec:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <xTaskResumeAll+0xc0>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d0d9      	beq.n	8001eaa <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8001ef6:	f7ff fc57 	bl	80017a8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8001efa:	2401      	movs	r4, #1
 8001efc:	e7d6      	b.n	8001eac <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f02:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f04:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f06:	3018      	adds	r0, #24
 8001f08:	f7ff fc04 	bl	8001714 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f0c:	0028      	movs	r0, r5
 8001f0e:	f7ff fc01 	bl	8001714 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001f12:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <xTaskResumeAll+0xc4>)
 8001f14:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4290      	cmp	r0, r2
 8001f1a:	d900      	bls.n	8001f1e <xTaskResumeAll+0x92>
 8001f1c:	6018      	str	r0, [r3, #0]
 8001f1e:	4370      	muls	r0, r6
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <xTaskResumeAll+0xc8>)
 8001f22:	0029      	movs	r1, r5
 8001f24:	1818      	adds	r0, r3, r0
 8001f26:	f7ff fbd2 	bl	80016ce <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <xTaskResumeAll+0xcc>)
 8001f2c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d3c4      	bcc.n	8001ec0 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <xTaskResumeAll+0xc0>)
 8001f38:	601f      	str	r7, [r3, #0]
 8001f3a:	e7c1      	b.n	8001ec0 <xTaskResumeAll+0x34>
 8001f3c:	20000cec 	.word	0x20000cec
 8001f40:	20000ce0 	.word	0x20000ce0
 8001f44:	20000d2c 	.word	0x20000d2c
 8001f48:	20000ce8 	.word	0x20000ce8
 8001f4c:	20000d70 	.word	0x20000d70
 8001f50:	20000cf4 	.word	0x20000cf4
 8001f54:	20000c54 	.word	0x20000c54
 8001f58:	20000c48 	.word	0x20000c48

08001f5c <vTaskDelay>:
	{
 8001f5c:	b570      	push	{r4, r5, r6, lr}
 8001f5e:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001f60:	d102      	bne.n	8001f68 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8001f62:	f7ff fc21 	bl	80017a8 <vPortYield>
	}
 8001f66:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001f68:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <vTaskDelay+0x30>)
 8001f6a:	681d      	ldr	r5, [r3, #0]
 8001f6c:	2d00      	cmp	r5, #0
 8001f6e:	d001      	beq.n	8001f74 <vTaskDelay+0x18>
 8001f70:	b672      	cpsid	i
 8001f72:	e7fe      	b.n	8001f72 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8001f74:	f7ff ff04 	bl	8001d80 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001f78:	0029      	movs	r1, r5
 8001f7a:	0020      	movs	r0, r4
 8001f7c:	f7ff fdda 	bl	8001b34 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001f80:	f7ff ff84 	bl	8001e8c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8001f84:	2800      	cmp	r0, #0
 8001f86:	d1ee      	bne.n	8001f66 <vTaskDelay+0xa>
 8001f88:	e7eb      	b.n	8001f62 <vTaskDelay+0x6>
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	20000cec 	.word	0x20000cec

08001f90 <prvIdleTask>:
{
 8001f90:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001f92:	4c15      	ldr	r4, [pc, #84]	; (8001fe8 <prvIdleTask+0x58>)
 8001f94:	6823      	ldr	r3, [r4, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d106      	bne.n	8001fa8 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001f9a:	4b14      	ldr	r3, [pc, #80]	; (8001fec <prvIdleTask+0x5c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d9f7      	bls.n	8001f92 <prvIdleTask+0x2>
				taskYIELD();
 8001fa2:	f7ff fc01 	bl	80017a8 <vPortYield>
 8001fa6:	e7f4      	b.n	8001f92 <prvIdleTask+0x2>
			vTaskSuspendAll();
 8001fa8:	f7ff feea 	bl	8001d80 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001fac:	4d10      	ldr	r5, [pc, #64]	; (8001ff0 <prvIdleTask+0x60>)
 8001fae:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8001fb0:	f7ff ff6c 	bl	8001e8c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8001fb4:	2e00      	cmp	r6, #0
 8001fb6:	d0ec      	beq.n	8001f92 <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8001fb8:	f7ff fc02 	bl	80017c0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001fbc:	68eb      	ldr	r3, [r5, #12]
 8001fbe:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fc0:	1d28      	adds	r0, r5, #4
 8001fc2:	f7ff fba7 	bl	8001714 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001fc6:	4a0b      	ldr	r2, [pc, #44]	; (8001ff4 <prvIdleTask+0x64>)
 8001fc8:	6813      	ldr	r3, [r2, #0]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8001fd4:	f7ff fc00 	bl	80017d8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001fd8:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001fda:	f7ff fd21 	bl	8001a20 <vPortFree>
			vPortFree( pxTCB );
 8001fde:	0028      	movs	r0, r5
 8001fe0:	f7ff fd1e 	bl	8001a20 <vPortFree>
 8001fe4:	e7d5      	b.n	8001f92 <prvIdleTask+0x2>
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	20000ce4 	.word	0x20000ce4
 8001fec:	20000c54 	.word	0x20000c54
 8001ff0:	20000d58 	.word	0x20000d58
 8001ff4:	20000ce0 	.word	0x20000ce0

08001ff8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001ff8:	4b15      	ldr	r3, [pc, #84]	; (8002050 <vTaskSwitchContext+0x58>)
{
 8001ffa:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <vTaskSwitchContext+0x5c>)
 8002000:	2a00      	cmp	r2, #0
 8002002:	d002      	beq.n	800200a <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8002004:	2201      	movs	r2, #1
 8002006:	601a      	str	r2, [r3, #0]
}
 8002008:	bd30      	pop	{r4, r5, pc}
 800200a:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800200c:	4812      	ldr	r0, [pc, #72]	; (8002058 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 800200e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002010:	6802      	ldr	r2, [r0, #0]
 8002012:	4912      	ldr	r1, [pc, #72]	; (800205c <vTaskSwitchContext+0x64>)
 8002014:	0023      	movs	r3, r4
 8002016:	4353      	muls	r3, r2
 8002018:	585d      	ldr	r5, [r3, r1]
 800201a:	2d00      	cmp	r5, #0
 800201c:	d012      	beq.n	8002044 <vTaskSwitchContext+0x4c>
 800201e:	18cc      	adds	r4, r1, r3
 8002020:	6865      	ldr	r5, [r4, #4]
 8002022:	3308      	adds	r3, #8
 8002024:	686d      	ldr	r5, [r5, #4]
 8002026:	18cb      	adds	r3, r1, r3
 8002028:	6065      	str	r5, [r4, #4]
 800202a:	429d      	cmp	r5, r3
 800202c:	d101      	bne.n	8002032 <vTaskSwitchContext+0x3a>
 800202e:	686b      	ldr	r3, [r5, #4]
 8002030:	6063      	str	r3, [r4, #4]
 8002032:	2314      	movs	r3, #20
 8002034:	4353      	muls	r3, r2
 8002036:	18c9      	adds	r1, r1, r3
 8002038:	684b      	ldr	r3, [r1, #4]
 800203a:	68d9      	ldr	r1, [r3, #12]
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <vTaskSwitchContext+0x68>)
 800203e:	6019      	str	r1, [r3, #0]
 8002040:	6002      	str	r2, [r0, #0]
}
 8002042:	e7e1      	b.n	8002008 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002044:	2a00      	cmp	r2, #0
 8002046:	d101      	bne.n	800204c <vTaskSwitchContext+0x54>
 8002048:	b672      	cpsid	i
 800204a:	e7fe      	b.n	800204a <vTaskSwitchContext+0x52>
 800204c:	3a01      	subs	r2, #1
 800204e:	e7e1      	b.n	8002014 <vTaskSwitchContext+0x1c>
 8002050:	20000cec 	.word	0x20000cec
 8002054:	20000d70 	.word	0x20000d70
 8002058:	20000cf4 	.word	0x20000cf4
 800205c:	20000c54 	.word	0x20000c54
 8002060:	20000c48 	.word	0x20000c48

08002064 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002064:	68c3      	ldr	r3, [r0, #12]
{
 8002066:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002068:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800206a:	2c00      	cmp	r4, #0
 800206c:	d101      	bne.n	8002072 <xTaskRemoveFromEventList+0xe>
 800206e:	b672      	cpsid	i
 8002070:	e7fe      	b.n	8002070 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002072:	0025      	movs	r5, r4
 8002074:	3518      	adds	r5, #24
 8002076:	0028      	movs	r0, r5
 8002078:	f7ff fb4c 	bl	8001714 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800207c:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <xTaskRemoveFromEventList+0x60>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d11b      	bne.n	80020bc <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002084:	1d25      	adds	r5, r4, #4
 8002086:	0028      	movs	r0, r5
 8002088:	f7ff fb44 	bl	8001714 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800208c:	4a0e      	ldr	r2, [pc, #56]	; (80020c8 <xTaskRemoveFromEventList+0x64>)
 800208e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002090:	6811      	ldr	r1, [r2, #0]
 8002092:	428b      	cmp	r3, r1
 8002094:	d900      	bls.n	8002098 <xTaskRemoveFromEventList+0x34>
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	2014      	movs	r0, #20
 800209a:	0029      	movs	r1, r5
 800209c:	4343      	muls	r3, r0
 800209e:	480b      	ldr	r0, [pc, #44]	; (80020cc <xTaskRemoveFromEventList+0x68>)
 80020a0:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80020a2:	f7ff fb14 	bl	80016ce <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <xTaskRemoveFromEventList+0x6c>)
 80020a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80020aa:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 80020ac:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d902      	bls.n	80020ba <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 80020b4:	4b07      	ldr	r3, [pc, #28]	; (80020d4 <xTaskRemoveFromEventList+0x70>)
 80020b6:	3001      	adds	r0, #1
 80020b8:	6018      	str	r0, [r3, #0]
}
 80020ba:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80020bc:	0029      	movs	r1, r5
 80020be:	4806      	ldr	r0, [pc, #24]	; (80020d8 <xTaskRemoveFromEventList+0x74>)
 80020c0:	e7ef      	b.n	80020a2 <xTaskRemoveFromEventList+0x3e>
 80020c2:	46c0      	nop			; (mov r8, r8)
 80020c4:	20000cec 	.word	0x20000cec
 80020c8:	20000cf4 	.word	0x20000cf4
 80020cc:	20000c54 	.word	0x20000c54
 80020d0:	20000c48 	.word	0x20000c48
 80020d4:	20000d70 	.word	0x20000d70
 80020d8:	20000d2c 	.word	0x20000d2c

080020dc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80020dc:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 80020de:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d004      	beq.n	80020f0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020e6:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <xTaskGetSchedulerState+0x1c>)
 80020e8:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 80020ea:	4243      	negs	r3, r0
 80020ec:	4158      	adcs	r0, r3
 80020ee:	0040      	lsls	r0, r0, #1
	}
 80020f0:	4770      	bx	lr
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	20000d40 	.word	0x20000d40
 80020f8:	20000cec 	.word	0x20000cec

080020fc <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 80020fc:	2300      	movs	r3, #0
	buffer->bufferPtr = bufferPtr;
 80020fe:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 8002100:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 8002102:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8002104:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8002106:	8143      	strh	r3, [r0, #10]
}
 8002108:	4770      	bx	lr
	...

0800210c <InitGPIOClock>:

void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 800210c:	2290      	movs	r2, #144	; 0x90
 800210e:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <InitGPIOClock+0x98>)
 8002110:	0100      	lsls	r0, r0, #4
 8002112:	58c3      	ldr	r3, [r0, r3]
{
 8002114:	b086      	sub	sp, #24
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8002116:	05d2      	lsls	r2, r2, #23
 8002118:	4293      	cmp	r3, r2
 800211a:	d10b      	bne.n	8002134 <InitGPIOClock+0x28>
		__GPIOA_CLK_ENABLE();
 800211c:	2080      	movs	r0, #128	; 0x80
 800211e:	4a22      	ldr	r2, [pc, #136]	; (80021a8 <InitGPIOClock+0x9c>)
 8002120:	0280      	lsls	r0, r0, #10
 8002122:	6951      	ldr	r1, [r2, #20]
 8002124:	4301      	orrs	r1, r0
 8002126:	6151      	str	r1, [r2, #20]
 8002128:	6953      	ldr	r3, [r2, #20]
 800212a:	4003      	ands	r3, r0
 800212c:	9301      	str	r3, [sp, #4]
 800212e:	9b01      	ldr	r3, [sp, #4]
	if( GPIOInstanceMap[port].port == GPIOF ){
		__GPIOF_CLK_ENABLE();
	}
#endif //GPIOF

}
 8002130:	b006      	add	sp, #24
 8002132:	4770      	bx	lr
	if( GPIOInstanceMap[port].port == GPIOB ){
 8002134:	4a1d      	ldr	r2, [pc, #116]	; (80021ac <InitGPIOClock+0xa0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10a      	bne.n	8002150 <InitGPIOClock+0x44>
		__GPIOB_CLK_ENABLE();
 800213a:	2080      	movs	r0, #128	; 0x80
 800213c:	4a1a      	ldr	r2, [pc, #104]	; (80021a8 <InitGPIOClock+0x9c>)
 800213e:	02c0      	lsls	r0, r0, #11
 8002140:	6951      	ldr	r1, [r2, #20]
 8002142:	4301      	orrs	r1, r0
 8002144:	6151      	str	r1, [r2, #20]
 8002146:	6953      	ldr	r3, [r2, #20]
 8002148:	4003      	ands	r3, r0
 800214a:	9302      	str	r3, [sp, #8]
 800214c:	9b02      	ldr	r3, [sp, #8]
 800214e:	e7ef      	b.n	8002130 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOC ){
 8002150:	4a17      	ldr	r2, [pc, #92]	; (80021b0 <InitGPIOClock+0xa4>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d10a      	bne.n	800216c <InitGPIOClock+0x60>
		__GPIOC_CLK_ENABLE();
 8002156:	2080      	movs	r0, #128	; 0x80
 8002158:	4a13      	ldr	r2, [pc, #76]	; (80021a8 <InitGPIOClock+0x9c>)
 800215a:	0300      	lsls	r0, r0, #12
 800215c:	6951      	ldr	r1, [r2, #20]
 800215e:	4301      	orrs	r1, r0
 8002160:	6151      	str	r1, [r2, #20]
 8002162:	6953      	ldr	r3, [r2, #20]
 8002164:	4003      	ands	r3, r0
 8002166:	9303      	str	r3, [sp, #12]
 8002168:	9b03      	ldr	r3, [sp, #12]
 800216a:	e7e1      	b.n	8002130 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOD ){
 800216c:	4a11      	ldr	r2, [pc, #68]	; (80021b4 <InitGPIOClock+0xa8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10a      	bne.n	8002188 <InitGPIOClock+0x7c>
		__GPIOD_CLK_ENABLE();
 8002172:	2080      	movs	r0, #128	; 0x80
 8002174:	4a0c      	ldr	r2, [pc, #48]	; (80021a8 <InitGPIOClock+0x9c>)
 8002176:	0340      	lsls	r0, r0, #13
 8002178:	6951      	ldr	r1, [r2, #20]
 800217a:	4301      	orrs	r1, r0
 800217c:	6151      	str	r1, [r2, #20]
 800217e:	6953      	ldr	r3, [r2, #20]
 8002180:	4003      	ands	r3, r0
 8002182:	9304      	str	r3, [sp, #16]
 8002184:	9b04      	ldr	r3, [sp, #16]
 8002186:	e7d3      	b.n	8002130 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOF ){
 8002188:	4a0b      	ldr	r2, [pc, #44]	; (80021b8 <InitGPIOClock+0xac>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d1d0      	bne.n	8002130 <InitGPIOClock+0x24>
		__GPIOF_CLK_ENABLE();
 800218e:	2080      	movs	r0, #128	; 0x80
 8002190:	4a05      	ldr	r2, [pc, #20]	; (80021a8 <InitGPIOClock+0x9c>)
 8002192:	03c0      	lsls	r0, r0, #15
 8002194:	6951      	ldr	r1, [r2, #20]
 8002196:	4301      	orrs	r1, r0
 8002198:	6151      	str	r1, [r2, #20]
 800219a:	6953      	ldr	r3, [r2, #20]
 800219c:	4003      	ands	r3, r0
 800219e:	9305      	str	r3, [sp, #20]
 80021a0:	9b05      	ldr	r3, [sp, #20]
}
 80021a2:	e7c5      	b.n	8002130 <InitGPIOClock+0x24>
 80021a4:	0800279c 	.word	0x0800279c
 80021a8:	40021000 	.word	0x40021000
 80021ac:	48000400 	.word	0x48000400
 80021b0:	48000800 	.word	0x48000800
 80021b4:	48000c00 	.word	0x48000c00
 80021b8:	48001400 	.word	0x48001400

080021bc <GPIOWrite>:
		/* No else needed */
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 80021bc:	b510      	push	{r4, lr}
 80021be:	000a      	movs	r2, r1
	if ( value != GPIO_DEFAULT )
 80021c0:	2903      	cmp	r1, #3
 80021c2:	d008      	beq.n	80021d6 <GPIOWrite+0x1a>
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <GPIOWrite+0x30>)
 80021c6:	0100      	lsls	r0, r0, #4
	{
		if ( value != GPIO_TOGGLE )
 80021c8:	2902      	cmp	r1, #2
 80021ca:	d005      	beq.n	80021d8 <GPIOWrite+0x1c>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 80021cc:	1819      	adds	r1, r3, r0
 80021ce:	8889      	ldrh	r1, [r1, #4]
 80021d0:	5818      	ldr	r0, [r3, r0]
 80021d2:	f7fe fa25 	bl	8000620 <HAL_GPIO_WritePin>
//			  HAL_Delay(200);
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
			HAL_Delay(100);
		}
	}
}
 80021d6:	bd10      	pop	{r4, pc}
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 80021d8:	181a      	adds	r2, r3, r0
 80021da:	8891      	ldrh	r1, [r2, #4]
 80021dc:	5818      	ldr	r0, [r3, r0]
 80021de:	f7fe fa25 	bl	800062c <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 80021e2:	2064      	movs	r0, #100	; 0x64
 80021e4:	f7fe f868 	bl	80002b8 <HAL_Delay>
}
 80021e8:	e7f5      	b.n	80021d6 <GPIOWrite+0x1a>
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	0800279c 	.word	0x0800279c

080021f0 <GPIOInit>:
{
 80021f0:	b530      	push	{r4, r5, lr}
	for (port = 0; port < NUM_OF_GPIO; port++)
 80021f2:	2500      	movs	r5, #0
 80021f4:	4c0f      	ldr	r4, [pc, #60]	; (8002234 <GPIOInit+0x44>)
{
 80021f6:	b087      	sub	sp, #28
		InitGPIOClock(port);
 80021f8:	0028      	movs	r0, r5
 80021fa:	f7ff ff87 	bl	800210c <InitGPIOClock>
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80021fe:	88a3      	ldrh	r3, [r4, #4]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8002200:	a901      	add	r1, sp, #4
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8002202:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8002204:	68a3      	ldr	r3, [r4, #8]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8002206:	6820      	ldr	r0, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8002208:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 800220a:	7b23      	ldrb	r3, [r4, #12]
 800220c:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 800220e:	7b63      	ldrb	r3, [r4, #13]
 8002210:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 8002212:	7ba3      	ldrb	r3, [r4, #14]
 8002214:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8002216:	f7fe f8e5 	bl	80003e4 <HAL_GPIO_Init>
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 800221a:	7be1      	ldrb	r1, [r4, #15]
 800221c:	2903      	cmp	r1, #3
 800221e:	d002      	beq.n	8002226 <GPIOInit+0x36>
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8002220:	0028      	movs	r0, r5
 8002222:	f7ff ffcb 	bl	80021bc <GPIOWrite>
	for (port = 0; port < NUM_OF_GPIO; port++)
 8002226:	3501      	adds	r5, #1
 8002228:	b2ed      	uxtb	r5, r5
 800222a:	3410      	adds	r4, #16
 800222c:	2d06      	cmp	r5, #6
 800222e:	d1e3      	bne.n	80021f8 <GPIOInit+0x8>
}
 8002230:	b007      	add	sp, #28
 8002232:	bd30      	pop	{r4, r5, pc}
 8002234:	0800279c 	.word	0x0800279c

08002238 <uartInterruptHandler>:




void uartInterruptHandler(eUart uartPort)
{
 8002238:	0003      	movs	r3, r0
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
 800223a:	2070      	movs	r0, #112	; 0x70
{
 800223c:	b510      	push	{r4, lr}
    uart_instance = &uartHandlers[uartPort];
 800223e:	4358      	muls	r0, r3
 8002240:	4b02      	ldr	r3, [pc, #8]	; (800224c <uartInterruptHandler+0x14>)
 8002242:	18c0      	adds	r0, r0, r3
    HAL_UART_IRQHandler(uart_instance);
 8002244:	f7ff f990 	bl	8001568 <HAL_UART_IRQHandler>
}
 8002248:	bd10      	pop	{r4, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	20000dac 	.word	0x20000dac

08002250 <uartInit>:
void uartInit(void)
{
    UART_HandleTypeDef* uart_handler;
    const tUartInstanceMap* uart_instance;
    uint8_t i;
    UART_TX_CP = 1;
 8002250:	2301      	movs	r3, #1
{
 8002252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    UART_RX_CP = 1;

	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 8002254:	2080      	movs	r0, #128	; 0x80
    UART_TX_CP = 1;
 8002256:	4a1f      	ldr	r2, [pc, #124]	; (80022d4 <uartInit+0x84>)
        __HAL_RCC_USART1_CLK_ENABLE();
 8002258:	01c0      	lsls	r0, r0, #7
    UART_TX_CP = 1;
 800225a:	7013      	strb	r3, [r2, #0]
    UART_RX_CP = 1;
 800225c:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <uartInit+0x88>)
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 800225e:	270c      	movs	r7, #12
    UART_RX_CP = 1;
 8002260:	7013      	strb	r3, [r2, #0]
        __HAL_RCC_USART1_CLK_ENABLE();
 8002262:	4b1e      	ldr	r3, [pc, #120]	; (80022dc <uartInit+0x8c>)
 8002264:	4c1e      	ldr	r4, [pc, #120]	; (80022e0 <uartInit+0x90>)
 8002266:	6999      	ldr	r1, [r3, #24]
 8002268:	4d1e      	ldr	r5, [pc, #120]	; (80022e4 <uartInit+0x94>)
 800226a:	4301      	orrs	r1, r0
 800226c:	6199      	str	r1, [r3, #24]
        __HAL_RCC_USART2_CLK_ENABLE();
 800226e:	2180      	movs	r1, #128	; 0x80
        __HAL_RCC_USART1_CLK_ENABLE();
 8002270:	699a      	ldr	r2, [r3, #24]
        __HAL_RCC_USART2_CLK_ENABLE();
 8002272:	0289      	lsls	r1, r1, #10
        __HAL_RCC_USART1_CLK_ENABLE();
 8002274:	4002      	ands	r2, r0
 8002276:	9200      	str	r2, [sp, #0]
 8002278:	9a00      	ldr	r2, [sp, #0]
        __HAL_RCC_USART2_CLK_ENABLE();
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	4e1a      	ldr	r6, [pc, #104]	; (80022e8 <uartInit+0x98>)
 800227e:	430a      	orrs	r2, r1
 8002280:	61da      	str	r2, [r3, #28]
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	400b      	ands	r3, r1
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	9b01      	ldr	r3, [sp, #4]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 800228a:	6862      	ldr	r2, [r4, #4]
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 800228c:	2120      	movs	r1, #32
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 800228e:	606a      	str	r2, [r5, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8002290:	7a22      	ldrb	r2, [r4, #8]

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 8002292:	0030      	movs	r0, r6
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8002294:	60aa      	str	r2, [r5, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 8002296:	7aa2      	ldrb	r2, [r4, #10]
        uart_handler->Instance        = uart_instance->port;
 8002298:	6823      	ldr	r3, [r4, #0]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 800229a:	60ea      	str	r2, [r5, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 800229c:	7a62      	ldrb	r2, [r4, #9]
        uart_handler->Instance        = uart_instance->port;
 800229e:	602b      	str	r3, [r5, #0]
        uart_handler->Init.Parity     = uart_instance->parity;
 80022a0:	612a      	str	r2, [r5, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80022a2:	2200      	movs	r2, #0
 80022a4:	61aa      	str	r2, [r5, #24]
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022a6:	626a      	str	r2, [r5, #36]	; 0x24
        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80022a8:	681a      	ldr	r2, [r3, #0]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 80022aa:	616f      	str	r7, [r5, #20]
        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 80022b0:	69a1      	ldr	r1, [r4, #24]
 80022b2:	8aa2      	ldrh	r2, [r4, #20]
 80022b4:	380c      	subs	r0, #12
 80022b6:	f7ff ff21 	bl	80020fc <CreateFIFO>
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 80022ba:	89a2      	ldrh	r2, [r4, #12]
 80022bc:	6921      	ldr	r1, [r4, #16]
 80022be:	0030      	movs	r0, r6
 80022c0:	f7ff ff1c 	bl	80020fc <CreateFIFO>
    for(i=0; i<NUM_OF_UART; i++) {
 80022c4:	4b09      	ldr	r3, [pc, #36]	; (80022ec <uartInit+0x9c>)
 80022c6:	342c      	adds	r4, #44	; 0x2c
 80022c8:	3570      	adds	r5, #112	; 0x70
 80022ca:	3618      	adds	r6, #24
 80022cc:	429c      	cmp	r4, r3
 80022ce:	d1dc      	bne.n	800228a <uartInit+0x3a>
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 80022d0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	20000da8 	.word	0x20000da8
 80022d8:	20000da9 	.word	0x20000da9
 80022dc:	40021000 	.word	0x40021000
 80022e0:	080027fc 	.word	0x080027fc
 80022e4:	20000dac 	.word	0x20000dac
 80022e8:	20000d84 	.word	0x20000d84
 80022ec:	08002854 	.word	0x08002854

080022f0 <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 80022f0:	b510      	push	{r4, lr}
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80022f2:	4c0c      	ldr	r4, [pc, #48]	; (8002324 <uartStart+0x34>)
 80022f4:	0020      	movs	r0, r4
 80022f6:	f7fe feb9 	bl	800106c <HAL_UART_DeInit>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d10a      	bne.n	8002314 <uartStart+0x24>
        {
            return HAL_ERROR;
        }
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 80022fe:	0020      	movs	r0, r4
 8002300:	f7ff f87e 	bl	8001400 <HAL_UART_Init>
 8002304:	2800      	cmp	r0, #0
 8002306:	d105      	bne.n	8002314 <uartStart+0x24>
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 8002308:	4c07      	ldr	r4, [pc, #28]	; (8002328 <uartStart+0x38>)
 800230a:	0020      	movs	r0, r4
 800230c:	f7fe feae 	bl	800106c <HAL_UART_DeInit>
 8002310:	2800      	cmp	r0, #0
 8002312:	d001      	beq.n	8002318 <uartStart+0x28>
            return HAL_ERROR;
 8002314:	2001      	movs	r0, #1
        {
            return HAL_ERROR;
        }
    }
    return HAL_OK;
}
 8002316:	bd10      	pop	{r4, pc}
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 8002318:	0020      	movs	r0, r4
 800231a:	f7ff f871 	bl	8001400 <HAL_UART_Init>
 800231e:	2800      	cmp	r0, #0
 8002320:	d0f9      	beq.n	8002316 <uartStart+0x26>
 8002322:	e7f7      	b.n	8002314 <uartStart+0x24>
 8002324:	20000dac 	.word	0x20000dac
 8002328:	20000e1c 	.word	0x20000e1c

0800232c <uartWrite>:
//    }
    return HAL_OK;
}

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 800232c:	b570      	push	{r4, r5, r6, lr}
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 800232e:	2470      	movs	r4, #112	; 0x70
 8002330:	4344      	muls	r4, r0
 8002332:	480c      	ldr	r0, [pc, #48]	; (8002364 <uartWrite+0x38>)
{
 8002334:	000d      	movs	r5, r1
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 8002336:	1824      	adds	r4, r4, r0
 8002338:	0008      	movs	r0, r1
 800233a:	f7fd fee5 	bl	8000108 <strlen>
 800233e:	0029      	movs	r1, r5
 8002340:	b282      	uxth	r2, r0
 8002342:	0020      	movs	r0, r4
 8002344:	f7fe feaf 	bl	80010a6 <HAL_UART_Transmit_IT>
 8002348:	0005      	movs	r5, r0
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 800234a:	0020      	movs	r0, r4
 800234c:	f7fe fee5 	bl	800111a <HAL_UART_GetState>
 8002350:	2821      	cmp	r0, #33	; 0x21
 8002352:	d0fa      	beq.n	800234a <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
 8002354:	0020      	movs	r0, r4
 8002356:	f7fe fee0 	bl	800111a <HAL_UART_GetState>
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 800235a:	2823      	cmp	r0, #35	; 0x23
 800235c:	d0f5      	beq.n	800234a <uartWrite+0x1e>
    return error;

}
 800235e:	0028      	movs	r0, r5
 8002360:	bd70      	pop	{r4, r5, r6, pc}
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	20000dac 	.word	0x20000dac

08002368 <HAL_UART_TxCpltCallback>:
    return HAL_UART_Transmit(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	UART_TX_CP = 0;
 8002368:	2200      	movs	r2, #0
 800236a:	4b01      	ldr	r3, [pc, #4]	; (8002370 <HAL_UART_TxCpltCallback+0x8>)
 800236c:	701a      	strb	r2, [r3, #0]
}
 800236e:	4770      	bx	lr
 8002370:	20000da8 	.word	0x20000da8

08002374 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	UART_RX_CP = 1;
 8002374:	2201      	movs	r2, #1
 8002376:	4b01      	ldr	r3, [pc, #4]	; (800237c <HAL_UART_RxCpltCallback+0x8>)
 8002378:	701a      	strb	r2, [r3, #0]
}
 800237a:	4770      	bx	lr
 800237c:	20000da9 	.word	0x20000da9

08002380 <interruptsInit>:
#include "interrupts_map.h"

extern tInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 8002380:	b510      	push	{r4, lr}
 8002382:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 8002384:	2000      	movs	r0, #0
 8002386:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <interruptsInit+0x20>)
 8002388:	18e3      	adds	r3, r4, r3
 800238a:	5618      	ldrsb	r0, [r3, r0]
 800238c:	1d42      	adds	r2, r0, #5
 800238e:	db03      	blt.n	8002398 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 8002390:	789a      	ldrb	r2, [r3, #2]
 8002392:	7859      	ldrb	r1, [r3, #1]
 8002394:	f7fd ffa0 	bl	80002d8 <HAL_NVIC_SetPriority>
 8002398:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 800239a:	2c0c      	cmp	r4, #12
 800239c:	d1f2      	bne.n	8002384 <interruptsInit+0x4>
		}
	}

}
 800239e:	bd10      	pop	{r4, pc}
 80023a0:	20000004 	.word	0x20000004

080023a4 <interruptsStart>:

void interruptsStart( void )
{
 80023a4:	b510      	push	{r4, lr}
 80023a6:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 80023a8:	4b07      	ldr	r3, [pc, #28]	; (80023c8 <interruptsStart+0x24>)
 80023aa:	18e3      	adds	r3, r4, r3
 80023ac:	78da      	ldrb	r2, [r3, #3]
 80023ae:	2a01      	cmp	r2, #1
 80023b0:	d105      	bne.n	80023be <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 80023b2:	2000      	movs	r0, #0
 80023b4:	5618      	ldrsb	r0, [r3, r0]
 80023b6:	2800      	cmp	r0, #0
 80023b8:	db01      	blt.n	80023be <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 80023ba:	f7fd ffbd 	bl	8000338 <HAL_NVIC_EnableIRQ>
 80023be:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 80023c0:	2c0c      	cmp	r4, #12
 80023c2:	d1f1      	bne.n	80023a8 <interruptsStart+0x4>
			}

		}
	}

}
 80023c4:	bd10      	pop	{r4, pc}
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	20000004 	.word	0x20000004

080023cc <HAL_UART1_IRQ>:

};


void HAL_UART1_IRQ(void)
{
 80023cc:	b510      	push	{r4, lr}
#ifdef IS_UART1
	uartInterruptHandler(UART_1);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f7ff ff32 	bl	8002238 <uartInterruptHandler>
#endif
}
 80023d4:	bd10      	pop	{r4, pc}

080023d6 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 80023d6:	b510      	push	{r4, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 80023d8:	2001      	movs	r0, #1
 80023da:	f7ff ff2d 	bl	8002238 <uartInterruptHandler>
#endif
}
 80023de:	bd10      	pop	{r4, pc}

080023e0 <sendData>:
	  }
    vTaskDelay(1600 / portTICK_RATE_MS);
  }
}

void sendData(void *pvParameters){
 80023e0:	b510      	push	{r4, lr}
 80023e2:	b09a      	sub	sp, #104	; 0x68

	char buffer[100];
	sprintf(buffer, "0/1/2/3/4");
 80023e4:	4906      	ldr	r1, [pc, #24]	; (8002400 <sendData+0x20>)
 80023e6:	a801      	add	r0, sp, #4
	while(1){
		uartWrite(UART_2, buffer);
		vTaskDelay(1600 / portTICK_RATE_MS);
 80023e8:	24c8      	movs	r4, #200	; 0xc8
	sprintf(buffer, "0/1/2/3/4");
 80023ea:	f000 f9ac 	bl	8002746 <strcpy>
		vTaskDelay(1600 / portTICK_RATE_MS);
 80023ee:	00e4      	lsls	r4, r4, #3
		uartWrite(UART_2, buffer);
 80023f0:	a901      	add	r1, sp, #4
 80023f2:	2001      	movs	r0, #1
 80023f4:	f7ff ff9a 	bl	800232c <uartWrite>
		vTaskDelay(1600 / portTICK_RATE_MS);
 80023f8:	0020      	movs	r0, r4
 80023fa:	f7ff fdaf 	bl	8001f5c <vTaskDelay>
 80023fe:	e7f7      	b.n	80023f0 <sendData+0x10>
 8002400:	0800285d 	.word	0x0800285d

08002404 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002404:	2302      	movs	r3, #2
{
 8002406:	b510      	push	{r4, lr}
 8002408:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800240a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800240c:	330e      	adds	r3, #14
 800240e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002410:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002412:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002414:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002416:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002418:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800241a:	f7fe f90b 	bl	8000634 <HAL_RCC_OscConfig>
 800241e:	1e01      	subs	r1, r0, #0
 8002420:	d000      	beq.n	8002424 <SystemClock_Config+0x20>
 8002422:	e7fe      	b.n	8002422 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002424:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002426:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002428:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800242a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800242c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800242e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002430:	f7fe fb14 	bl	8000a5c <HAL_RCC_ClockConfig>
 8002434:	2800      	cmp	r0, #0
 8002436:	d000      	beq.n	800243a <SystemClock_Config+0x36>
 8002438:	e7fe      	b.n	8002438 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800243a:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800243c:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800243e:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002440:	f7fe fbb8 	bl	8000bb4 <HAL_RCCEx_PeriphCLKConfig>
 8002444:	1e04      	subs	r4, r0, #0
 8002446:	d000      	beq.n	800244a <SystemClock_Config+0x46>
 8002448:	e7fe      	b.n	8002448 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800244a:	f7fe fb9d 	bl	8000b88 <HAL_RCC_GetHCLKFreq>
 800244e:	21fa      	movs	r1, #250	; 0xfa
 8002450:	0089      	lsls	r1, r1, #2
 8002452:	f7fd fe75 	bl	8000140 <__udivsi3>
 8002456:	f7fd ff79 	bl	800034c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800245a:	2004      	movs	r0, #4
 800245c:	f7fd ff90 	bl	8000380 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8002460:	2001      	movs	r0, #1
 8002462:	0022      	movs	r2, r4
 8002464:	2103      	movs	r1, #3
 8002466:	4240      	negs	r0, r0
 8002468:	f7fd ff36 	bl	80002d8 <HAL_NVIC_SetPriority>
}
 800246c:	b016      	add	sp, #88	; 0x58
 800246e:	bd10      	pop	{r4, pc}

08002470 <main>:
{
 8002470:	b510      	push	{r4, lr}
 8002472:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 8002474:	f7fd ff02 	bl	800027c <HAL_Init>
  SystemClock_Config();
 8002478:	f7ff ffc4 	bl	8002404 <SystemClock_Config>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 800247c:	4c24      	ldr	r4, [pc, #144]	; (8002510 <main+0xa0>)
 800247e:	4b25      	ldr	r3, [pc, #148]	; (8002514 <main+0xa4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002480:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8002482:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002488:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 0;
 800248a:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800248c:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800248e:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002490:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002492:	f7fe fc6b 	bl	8000d6c <HAL_TIM_Base_Init>
 8002496:	2800      	cmp	r0, #0
 8002498:	d000      	beq.n	800249c <main+0x2c>
 800249a:	e7fe      	b.n	800249a <main+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800249c:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800249e:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a0:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024a2:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a4:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024a6:	f7fe fc89 	bl	8000dbc <HAL_TIM_ConfigClockSource>
 80024aa:	2800      	cmp	r0, #0
 80024ac:	d000      	beq.n	80024b0 <main+0x40>
 80024ae:	e7fe      	b.n	80024ae <main+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80024b0:	9009      	str	r0, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80024b2:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 80024b4:	a909      	add	r1, sp, #36	; 0x24
 80024b6:	0020      	movs	r0, r4
 80024b8:	f7fe fd86 	bl	8000fc8 <HAL_TIM_SlaveConfigSynchronization>
 80024bc:	2800      	cmp	r0, #0
 80024be:	d000      	beq.n	80024c2 <main+0x52>
 80024c0:	e7fe      	b.n	80024c0 <main+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024c2:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c4:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c6:	a903      	add	r1, sp, #12
 80024c8:	0020      	movs	r0, r4
 80024ca:	f7fe fd9d 	bl	8001008 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	1e04      	subs	r4, r0, #0
 80024d0:	d000      	beq.n	80024d4 <main+0x64>
 80024d2:	e7fe      	b.n	80024d2 <main+0x62>
  GPIOInit();
 80024d4:	f7ff fe8c 	bl	80021f0 <GPIOInit>
  uartInit();
 80024d8:	f7ff feba 	bl	8002250 <uartInit>
  uartStart();
 80024dc:	f7ff ff08 	bl	80022f0 <uartStart>
  interruptsInit();
 80024e0:	f7ff ff4e 	bl	8002380 <interruptsInit>
  interruptsStart();
 80024e4:	f7ff ff5e 	bl	80023a4 <interruptsStart>
  pbq = xQueueCreate(10, sizeof(int));
 80024e8:	0022      	movs	r2, r4
 80024ea:	2104      	movs	r1, #4
 80024ec:	200a      	movs	r0, #10
 80024ee:	f7ff faef 	bl	8001ad0 <xQueueGenericCreate>
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <main+0xa8>)
    xTaskCreate(
 80024f4:	2280      	movs	r2, #128	; 0x80
  pbq = xQueueCreate(10, sizeof(int));
 80024f6:	6018      	str	r0, [r3, #0]
    xTaskCreate(
 80024f8:	2305      	movs	r3, #5
 80024fa:	4908      	ldr	r1, [pc, #32]	; (800251c <main+0xac>)
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	9401      	str	r4, [sp, #4]
 8002500:	0023      	movs	r3, r4
 8002502:	4807      	ldr	r0, [pc, #28]	; (8002520 <main+0xb0>)
 8002504:	f7ff fb4e 	bl	8001ba4 <xTaskCreate>
    vTaskStartScheduler();
 8002508:	f7ff fc10 	bl	8001d2c <vTaskStartScheduler>
 800250c:	e7fe      	b.n	800250c <main+0x9c>
 800250e:	46c0      	nop			; (mov r8, r8)
 8002510:	20001498 	.word	0x20001498
 8002514:	40012c00 	.word	0x40012c00
 8002518:	20001494 	.word	0x20001494
 800251c:	08002854 	.word	0x08002854
 8002520:	080023e1 	.word	0x080023e1

08002524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002524:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002526:	2001      	movs	r0, #1
 8002528:	4a0c      	ldr	r2, [pc, #48]	; (800255c <HAL_MspInit+0x38>)
 800252a:	6991      	ldr	r1, [r2, #24]
 800252c:	4301      	orrs	r1, r0
 800252e:	6191      	str	r1, [r2, #24]
 8002530:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002532:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002534:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002536:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002538:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800253a:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800253c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800253e:	f7fd fecb 	bl	80002d8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002542:	2002      	movs	r0, #2
 8002544:	2200      	movs	r2, #0
 8002546:	2103      	movs	r1, #3
 8002548:	4240      	negs	r0, r0
 800254a:	f7fd fec5 	bl	80002d8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 800254e:	2001      	movs	r0, #1
 8002550:	2200      	movs	r2, #0
 8002552:	2103      	movs	r1, #3
 8002554:	4240      	negs	r0, r0
 8002556:	f7fd febf 	bl	80002d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800255a:	bd07      	pop	{r0, r1, r2, pc}
 800255c:	40021000 	.word	0x40021000

08002560 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 8002560:	4b08      	ldr	r3, [pc, #32]	; (8002584 <HAL_TIM_Base_MspInit+0x24>)
 8002562:	6802      	ldr	r2, [r0, #0]
{
 8002564:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8002566:	429a      	cmp	r2, r3
 8002568:	d109      	bne.n	800257e <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800256a:	2080      	movs	r0, #128	; 0x80
 800256c:	4a06      	ldr	r2, [pc, #24]	; (8002588 <HAL_TIM_Base_MspInit+0x28>)
 800256e:	0100      	lsls	r0, r0, #4
 8002570:	6991      	ldr	r1, [r2, #24]
 8002572:	4301      	orrs	r1, r0
 8002574:	6191      	str	r1, [r2, #24]
 8002576:	6993      	ldr	r3, [r2, #24]
 8002578:	4003      	ands	r3, r0
 800257a:	9301      	str	r3, [sp, #4]
 800257c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800257e:	b002      	add	sp, #8
 8002580:	4770      	bx	lr
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	40012c00 	.word	0x40012c00
 8002588:	40021000 	.word	0x40021000

0800258c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800258c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <HAL_UART_MspInit+0x58>)
 8002590:	6802      	ldr	r2, [r0, #0]
{
 8002592:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8002594:	429a      	cmp	r2, r3
 8002596:	d122      	bne.n	80025de <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002598:	2080      	movs	r0, #128	; 0x80
 800259a:	4a13      	ldr	r2, [pc, #76]	; (80025e8 <HAL_UART_MspInit+0x5c>)
 800259c:	0280      	lsls	r0, r0, #10
 800259e:	69d1      	ldr	r1, [r2, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025a0:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 80025a2:	4301      	orrs	r1, r0
 80025a4:	61d1      	str	r1, [r2, #28]
 80025a6:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80025a8:	2401      	movs	r4, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 80025aa:	4003      	ands	r3, r0
 80025ac:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ae:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 80025b0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b2:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b4:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b6:	a901      	add	r1, sp, #4
 80025b8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025bc:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025c0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80025c2:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c4:	f7fd ff0e 	bl	80003e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c8:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025ca:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	a901      	add	r1, sp, #4
 80025ce:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025d4:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025d6:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80025d8:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025da:	f7fd ff03 	bl	80003e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025de:	b006      	add	sp, #24
 80025e0:	bd70      	pop	{r4, r5, r6, pc}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	40004400 	.word	0x40004400
 80025e8:	40021000 	.word	0x40021000

080025ec <HAL_UART_MspDeInit>:
}

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{

  if(huart->Instance==USART2)
 80025ec:	4b07      	ldr	r3, [pc, #28]	; (800260c <HAL_UART_MspDeInit+0x20>)
 80025ee:	6802      	ldr	r2, [r0, #0]
{
 80025f0:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d109      	bne.n	800260a <HAL_UART_MspDeInit+0x1e>
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 80025f6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_DISABLE();
 80025f8:	4a05      	ldr	r2, [pc, #20]	; (8002610 <HAL_UART_MspDeInit+0x24>)
 80025fa:	4906      	ldr	r1, [pc, #24]	; (8002614 <HAL_UART_MspDeInit+0x28>)
 80025fc:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 80025fe:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 8002600:	400b      	ands	r3, r1
 8002602:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002604:	210f      	movs	r1, #15
 8002606:	f7fd ff9d 	bl	8000544 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800260a:	bd10      	pop	{r4, pc}
 800260c:	40004400 	.word	0x40004400
 8002610:	40021000 	.word	0x40021000
 8002614:	fffdffff 	.word	0xfffdffff

08002618 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002618:	4770      	bx	lr

0800261a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800261a:	e7fe      	b.n	800261a <HardFault_Handler>

0800261c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800261c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800261e:	f7fd fe3d 	bl	800029c <HAL_IncTick>
  osSystickHandler();
 8002622:	f7ff f83e 	bl	80016a2 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002626:	bd10      	pop	{r4, pc}

08002628 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8002628:	b510      	push	{r4, lr}
	HAL_UART1_IRQ();
 800262a:	f7ff fecf 	bl	80023cc <HAL_UART1_IRQ>
}
 800262e:	bd10      	pop	{r4, pc}

08002630 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002630:	b510      	push	{r4, lr}
	HAL_UART2_IRQ();
 8002632:	f7ff fed0 	bl	80023d6 <HAL_UART2_IRQ>
}
 8002636:	bd10      	pop	{r4, pc}

08002638 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002638:	2101      	movs	r1, #1
 800263a:	4b11      	ldr	r3, [pc, #68]	; (8002680 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 800263c:	4811      	ldr	r0, [pc, #68]	; (8002684 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	4002      	ands	r2, r0
 8002648:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	480e      	ldr	r0, [pc, #56]	; (8002688 <SystemInit+0x50>)
 800264e:	4002      	ands	r2, r0
 8002650:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	480d      	ldr	r0, [pc, #52]	; (800268c <SystemInit+0x54>)
 8002656:	4002      	ands	r2, r0
 8002658:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	480c      	ldr	r0, [pc, #48]	; (8002690 <SystemInit+0x58>)
 800265e:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002660:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002662:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002666:	4382      	bics	r2, r0
 8002668:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800266a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800266c:	4809      	ldr	r0, [pc, #36]	; (8002694 <SystemInit+0x5c>)
 800266e:	4002      	ands	r2, r0
 8002670:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002672:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002674:	438a      	bics	r2, r1
 8002676:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]

}
 800267c:	4770      	bx	lr
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	40021000 	.word	0x40021000
 8002684:	f8ffb80c 	.word	0xf8ffb80c
 8002688:	fef6ffff 	.word	0xfef6ffff
 800268c:	fffbffff 	.word	0xfffbffff
 8002690:	ffc0ffff 	.word	0xffc0ffff
 8002694:	fffffeac 	.word	0xfffffeac

08002698 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002698:	480d      	ldr	r0, [pc, #52]	; (80026d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800269a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800269c:	480d      	ldr	r0, [pc, #52]	; (80026d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800269e:	490e      	ldr	r1, [pc, #56]	; (80026d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026a0:	4a0e      	ldr	r2, [pc, #56]	; (80026dc <LoopForever+0xe>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026b4:	4c0b      	ldr	r4, [pc, #44]	; (80026e4 <LoopForever+0x16>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80026c2:	f7ff ffb9 	bl	8002638 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80026c6:	f000 f811 	bl	80026ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026ca:	f7ff fed1 	bl	8002470 <main>

080026ce <LoopForever>:

LoopForever:
    b LoopForever
 80026ce:	e7fe      	b.n	80026ce <LoopForever>
  ldr   r0, =_estack
 80026d0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80026d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80026dc:	08002888 	.word	0x08002888
  ldr r2, =_sbss
 80026e0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80026e4:	20001548 	.word	0x20001548

080026e8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026e8:	e7fe      	b.n	80026e8 <ADC1_COMP_IRQHandler>
	...

080026ec <__libc_init_array>:
 80026ec:	b570      	push	{r4, r5, r6, lr}
 80026ee:	2600      	movs	r6, #0
 80026f0:	4d0c      	ldr	r5, [pc, #48]	; (8002724 <__libc_init_array+0x38>)
 80026f2:	4c0d      	ldr	r4, [pc, #52]	; (8002728 <__libc_init_array+0x3c>)
 80026f4:	1b64      	subs	r4, r4, r5
 80026f6:	10a4      	asrs	r4, r4, #2
 80026f8:	42a6      	cmp	r6, r4
 80026fa:	d109      	bne.n	8002710 <__libc_init_array+0x24>
 80026fc:	2600      	movs	r6, #0
 80026fe:	f000 f82b 	bl	8002758 <_init>
 8002702:	4d0a      	ldr	r5, [pc, #40]	; (800272c <__libc_init_array+0x40>)
 8002704:	4c0a      	ldr	r4, [pc, #40]	; (8002730 <__libc_init_array+0x44>)
 8002706:	1b64      	subs	r4, r4, r5
 8002708:	10a4      	asrs	r4, r4, #2
 800270a:	42a6      	cmp	r6, r4
 800270c:	d105      	bne.n	800271a <__libc_init_array+0x2e>
 800270e:	bd70      	pop	{r4, r5, r6, pc}
 8002710:	00b3      	lsls	r3, r6, #2
 8002712:	58eb      	ldr	r3, [r5, r3]
 8002714:	4798      	blx	r3
 8002716:	3601      	adds	r6, #1
 8002718:	e7ee      	b.n	80026f8 <__libc_init_array+0xc>
 800271a:	00b3      	lsls	r3, r6, #2
 800271c:	58eb      	ldr	r3, [r5, r3]
 800271e:	4798      	blx	r3
 8002720:	3601      	adds	r6, #1
 8002722:	e7f2      	b.n	800270a <__libc_init_array+0x1e>
 8002724:	08002880 	.word	0x08002880
 8002728:	08002880 	.word	0x08002880
 800272c:	08002880 	.word	0x08002880
 8002730:	08002884 	.word	0x08002884

08002734 <memcpy>:
 8002734:	2300      	movs	r3, #0
 8002736:	b510      	push	{r4, lr}
 8002738:	429a      	cmp	r2, r3
 800273a:	d100      	bne.n	800273e <memcpy+0xa>
 800273c:	bd10      	pop	{r4, pc}
 800273e:	5ccc      	ldrb	r4, [r1, r3]
 8002740:	54c4      	strb	r4, [r0, r3]
 8002742:	3301      	adds	r3, #1
 8002744:	e7f8      	b.n	8002738 <memcpy+0x4>

08002746 <strcpy>:
 8002746:	1c03      	adds	r3, r0, #0
 8002748:	780a      	ldrb	r2, [r1, #0]
 800274a:	3101      	adds	r1, #1
 800274c:	701a      	strb	r2, [r3, #0]
 800274e:	3301      	adds	r3, #1
 8002750:	2a00      	cmp	r2, #0
 8002752:	d1f9      	bne.n	8002748 <strcpy+0x2>
 8002754:	4770      	bx	lr
	...

08002758 <_init>:
 8002758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800275e:	bc08      	pop	{r3}
 8002760:	469e      	mov	lr, r3
 8002762:	4770      	bx	lr

08002764 <_fini>:
 8002764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800276a:	bc08      	pop	{r3}
 800276c:	469e      	mov	lr, r3
 800276e:	4770      	bx	lr
