ISim log file
Running: C:\Users\martijn\Documents\GitHub\Computation-2\Mips Work Folder\Assigment 1\verilog_fsm poging 2\verilog_fsm\fsm_lock_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/martijn/Documents/GitHub/Computation-2/Mips Work Folder/Assigment 1/verilog_fsm poging 2/verilog_fsm/fsm_lock_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/martijn/Documents/GitHub/Computation-2/Mips Work Folder/Assigment 1/verilog_fsm poging 2/verilog_fsm/fsm_lock_tb.v" Line 12.  For instance fsm_lock_tb/uut/, width 2 of formal port out is not equal to width 1 of actual signal out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Correctly opens using     01101
Completed input.
Stopped at time : 208300 ns : File "C:/Users/martijn/Documents/GitHub/Computation-2/Mips Work Folder/Assigment 1/verilog_fsm poging 2/verilog_fsm/fsm_lock_tb.v" Line 87
