0.7
2020.2
Nov 18 2020
09:47:47
E:/FPGA_projects/ip_clk_wiz_extend/prj/ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1729303379,verilog,,E:/FPGA_projects/ip_clk_wiz_extend/rtl/ip_clk_wiz_extend.v,,clk_wiz_0,,,../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_projects/ip_clk_wiz_extend/prj/ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1729303378,verilog,,E:/FPGA_projects/ip_clk_wiz_extend/prj/ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_projects/ip_clk_wiz_extend/prj/ip_clk_wiz_extend.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/FPGA_projects/ip_clk_wiz_extend/rtl/ip_clk_wiz_extend.v,1729303688,verilog,,E:/FPGA_projects/ip_clk_wiz_extend/sim/tb/tb_ip_clk_wiz_extend.v,,ip_clk_wiz_extend,,,../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_projects/ip_clk_wiz_extend/sim/tb/tb_ip_clk_wiz_extend.v,1729304061,verilog,,,,tb_ip_clk_wiz_extend,,,../../../../ip_clk_wiz_extend.gen/sources_1/ip/clk_wiz_0,,,,,
