;redcode
;assert 1
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <-900, @2
	JMZ <130, 9
	SUB <-900, @2
	MOV -1, <-20
	MOV -1, <-20
	SUB @1, 33
	JMP @12, #200
	SUB @121, 106
	DJN 1, 20
	MOV -11, <-20
	MOV -11, <-20
	JMZ -1, @-20
	DAT #0, <402
	SUB @121, 106
	SUB @121, 106
	SUB 12, @10
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	SLT 121, 2
	MOV -1, <-20
	MOV -1, <-20
	ADD #270, <1
	DJN -1, @-20
	SLT 121, 2
	ADD #270, <1
	DJN -1, @-20
	SLT 121, 2
	SUB #12, @0
	SUB @121, 103
	SLT 20, @12
	SUB @121, 106
	ADD 1, <-1
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	ADD #270, <1
	SPL 0, <402
	SLT 20, @12
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT @-909, @2
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <-900, @2
	JMZ <130, 9
	SUB <-900, @2
	MOV -1, <-20
	SUB @1, 33
	SUB @121, 106
