SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Thu Apr 24 21:00:39 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n iddrx2f -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type iol -mode Receive -io_type LVDS -width 1 -freq_in 300 -gear 4 -aligned -del 65 
    Circuit name     : iddrx2f
    Module type      : iol
    Module Version   : 5.8
    Ports            : 
    Inputs       : alignwd, clkin, sync_clk, sync_reset, update, datain[0:0]
    Outputs      : dcntl[7:0], ready, sclk, q[3:0]
    I/O buffer       : not inserted
    EDIF output      : iddrx2f.edn
    Verilog output   : iddrx2f.v
    Verilog template : iddrx2f_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : iddrx2f.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

