INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.gen/sources_1/ip/output_buffer/sim/output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/image_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
