Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 09:46:43 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 SharedReg3_instance/s17_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg269_instance/Y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.167ns (4.880%)  route 3.255ns (95.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 7.538 - 4.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.362ns (routing 2.247ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.933ns (routing 2.039ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    N14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    clk_IBUF_inst/OUT
    N14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.867    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47404, routed)       3.362     4.257    SharedReg3_instance/clk
    SLR Crossing[3->1]   
    SLICE_X138Y311       FDCE                                         r  SharedReg3_instance/s17_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y311       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.336 r  SharedReg3_instance/s17_reg_c/Q
                         net (fo=205, routed)         3.205     7.541    SharedReg269_instance/s17_reg_c
    SLICE_X155Y278       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     7.629 r  SharedReg269_instance/s17_reg_gate__22/O
                         net (fo=1, routed)           0.050     7.679    SharedReg269_instance/s17_reg_gate__22_n_0
    SLICE_X155Y278       FDCE                                         r  SharedReg269_instance/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    N14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    N14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.581    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.605 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47404, routed)       2.933     7.538    SharedReg269_instance/clk
    SLR Crossing[3->1]   
    SLICE_X155Y278       FDCE                                         r  SharedReg269_instance/Y_reg[10]/C
                         clock pessimism              0.502     8.040    
                         clock uncertainty           -0.035     8.005    
    SLICE_X155Y278       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.030    SharedReg269_instance/Y_reg[10]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  0.351    




