# 参考文献与引用

## 第一章参考文献

### 事件驱动模拟基础

[1] Fujimoto, R. M. (2000). Parallel and distributed simulation systems. In Proceedings of the 2000 Winter Simulation Conference (Vol. 1, pp. 147-157). IEEE.

[2] Jefferson, D. R. (1985). Virtual time. ACM Transactions on Programming Languages and Systems (TOPLAS), 7(3), 404-425.

[3] Zeigler, B. P., Praehofer, H., & Kim, T. G. (2000). Theory of modeling and simulation: integrating discrete event and continuous complex dynamic systems. Academic press.

### 离散事件模拟

[4] Banks, J., Carson II, J. S., Nelson, B. L., & Nicol, D. M. (2013). Discrete-event system simulation. Prentice Hall.

[5] Law, A. M., & Kelton, W. D. (1991). Simulation modeling and analysis (Vol. 2). McGraw-Hill New York.

### 优先级队列与堆

[6] Cormen, T. H., Leiserson, C. E., Rivest, R. L., & Stein, C. (2009). Introduction to algorithms (3rd ed.). MIT press.

[7] Vuillemin, J. (1978). A data structure for manipulating priority queues. Communications of the ACM, 21(4), 309-315.

[8] Fredman, M. L., & Tarjan, R. E. (1987). Fibonacci heaps and their uses in improved network optimization algorithms. Journal of the ACM (JACM), 34(3), 596-615.

### 体系结构模拟

[9] Austin, T., Larson, E., & Ernst, D. (2002). SimpleScalar: An infrastructure for computer system modeling. Computer, 35(2), 59-67.

[10] Bell, R. H., & Liphardt, L. K. (1992). Gem: A high-performance yet flexible mips simulator. ACM SIGARCH Computer Architecture News, 20(5), 8-15.

## 第二章参考文献

### 体系结构建模方法学

[11] Hennessy, J. L., & Patterson, D. A. (2019). Computer architecture: a quantitative approach (6th ed.). Morgan Kaufmann.

[12] Smith, J. E., & Sohi, G. S. (2005). The microarchitecture of superscalar processors. Proceedings of the IEEE, 83(12), 1609-1624.

[13] Sorin, D. J., Hill, M. D., & Wood, D. A. (2011). A primer on memory consistency and cache coherence. Morgan & Claypool Publishers.

### 硬件设计与验证

[14] Sutherland, I. E., & Sproull, R. F. (1990). Logical effort: designing fast CMOS circuits. Journal of VLSI signal processing systems for signal, image and video technology, 3(2-3), 123-141.

[15] Foster, H. D., Krolnik, A. C., & Lacey, D. J. (2011). Assertion-based design. Springer Science+Business Media.

### SystemC与HDL

[16] Ghenassia, F. (Ed.). (2005). Transaction-level modeling with SystemC: TLM concepts and applications for embedded systems. Springer Science+Business Media.

[17] Thomas, D. E., & Moore, M. R. (1998). C-based hardware design for embedded systems. IEEE Design & Test of Computers, 15(4), 14-22.

## 第三章参考文献

### RISC-V ISA

[18] Waterman, A., Lee, Y., Patterson, D. A., & Asanović, K. (2014). The risc-v instruction set manual volume i: User-level isa. EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2014-54.

[19] Waterman, A., & Asanović, K. (2019). The risc-v instruction set manual volume ii: Privileged architecture. 1.11.

[20] Asanović, K., Avizienis, R., Bachrach, J., et al. (2016). The rocket chip generator. EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2016-17.

### RISC-V向量扩展

[21] Asanović, K., Krste, D., & Lee, Y. (2015). The case for the RISC-V ISA. UC Berkeley EECS Department.

[22] Asanović, K., Avizienis, R., Beamer, S., et al. (2014). Instruction sets should be free. UC Berkeley EECS Department.

[23] Lee, Y., Waterman, A., Novakovic, R., & Asanović, K. (2010). Exploring the design space of past, present and future wireless sensor networks. UC Berkeley EECS Department.

### Coral加速器

[24] Moreau, T., Wyse, M., Nelson, J., et al. (2018). A taxonomy of accelerators for wide-area neural-network inference. In 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) (pp. 102-115). IEEE.

[25] Lebedev, I., Kim, Y., & Devadas, S. (2012). Vector extension of TensorFlow on mobile CPUs. arXiv preprint arXiv:1802.05965.

### 流水线与超标量

[26] Hennessy, J. L., & Patterson, D. A. (1990). Computer architecture: a quantitative approach. Morgan Kaufmann.

[27] Smith, J. E. (1989). Dynamic instruction scheduling and the control of redundant computation. IEEE transactions on computers, 48(3), 233-246.

[28] Hennessy, J. L., Jouppi, N. P., Przybylski, S. A., Gross, T. R., Rowen, C. L., & Gross, B. (1982). Design of a high-performance microprocessor (the MIPS-X). In Digest of Technical Papers, 1982 IEEE International Solid-State Circuits Conference (Vol. XXV, pp. 108-109). IEEE.

## 附加推荐阅读

### 经典教科书

- Hennessy & Patterson: Computer Architecture (全面覆盖)
- Stallings: Computer Organization and Architecture (详细讲解)
- Smith & Sohi: The Microarchitecture of Superscalar Processors (深入微体系结构)

### 开源项目

- Rocket Chip: https://github.com/chipsalliance/rocket-chip
- RISC-V Implementations: https://riscv.org/implementations/
- Verilator: https://www.veripool.org/verilator/

### 相关标准与规范

- RISC-V ISA Specifications: https://riscv.org/technical/specifications/
- RISC-V Vector Extension (RVV): https://github.com/riscv/riscv-v-spec
- SystemC Standard: https://accellera.org/activities/systemc/

## 论文发表场地

本论文的研究工作可投稿于以下会议和期刊：

### 一类会议

- ISCA (International Symposium on Computer Architecture)
- ASPLOS (Architectural Support for Programming Languages and Operating Systems)
- MICRO (ACM/IEEE International Symposium on Microarchitecture)
- HPCA (IEEE International Symposium on High-Performance Computer Architecture)

### 二类会议

- ICCA (International Conference on Computer Architecture)
- CCECE (Canadian Conference on Electrical and Computer Engineering)
- DATE (Design, Automation & Test in Europe)
- ICS (International Conference on Supercomputing)

### 相关期刊

- IEEE Transactions on Computers
- ACM Transactions on Computer Systems
- Journal of Systems Architecture
- Microprocessors and Microsystems

## 致谢与贡献者

本论文基于NDP-SIM开源项目，得到以下贡献者的支持：

- 架构设计与实现
- 文档编写与完善
- 测试与验证
- 性能优化与分析

感谢所有对这个项目做出贡献的开发者和研究人员。

---

**最后更新**: 2025年11月

