// Seed: 1128249608
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_4 = 32'd98
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  output wire id_3;
  inout supply1 id_2;
  input wire _id_1;
  assign id_2 = -1 - -1'd0 - id_1 == -1;
  logic [id_4 : id_1] id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    output supply0 id_2
);
  always @(*) begin : LABEL_0
    #1;
  end
  assign id_2 = id_0;
  assign module_3.id_1 = 0;
  wire id_4;
  ;
endmodule
module module_3 (
    output uwire id_0
    , id_17,
    output wire  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri   id_7,
    input  tri   id_8,
    output wand  id_9,
    input  wire  id_10
    , id_18,
    input  tri1  id_11,
    input  tri0  id_12,
    input  wire  id_13,
    output wor   id_14,
    input  tri   id_15
);
  logic id_19;
  ;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_1
  );
  logic id_20 = id_13;
  assign id_2 = id_7;
endmodule
