// Seed: 4239985362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output reg id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output reg id_1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_6,
      id_2,
      id_7
  );
  initial begin : LABEL_0
    id_1 <= -1;
    id_8 <= id_4;
  end
endmodule
