<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Translation/ExportVerilog/ExportVerilog.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_7f353c803d2533bde7ea0b3afc1dd4a4.html">Translation</a></li><li class="navelem"><a class="el" href="dir_ef348e6ce8c3b2e63a404ca1b8b0d573.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilog.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="Translation_2ExportVerilog_8h_source.html">circt/Translation/ExportVerilog.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RTLOps_8h_source.html">circt/Dialect/RTL/RTLOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RTLTypes_8h_source.html">circt/Dialect/RTL/RTLTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RTLVisitors_8h_source.html">circt/Dialect/RTL/RTLVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVOps_8h_source.html">circt/Dialect/SV/SVOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVVisitors_8h_source.html">circt/Dialect/SV/SVVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVM_8h_source.html">circt/Support/LLVM.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/BuiltinOps.h&quot;</code><br />
<code>#include &quot;mlir/Translation.h&quot;</code><br />
<code>#include &quot;llvm/ADT/STLExtras.h&quot;</code><br />
<code>#include &quot;llvm/ADT/StringSet.h&quot;</code><br />
<code>#include &quot;llvm/ADT/TypeSwitch.h&quot;</code><br />
<code>#include &quot;llvm/Support/raw_ostream.h&quot;</code><br />
<code>#include &quot;ReservedWords.def&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilog.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="Translation_2ExportVerilog_2ExportVerilog_8cpp__incl.png" border="0" usemap="#lib_2Translation_2ExportVerilog_2ExportVerilog_8cpp" alt=""/></div>
<map name="lib_2Translation_2ExportVerilog_2ExportVerilog_8cpp" id="lib_2Translation_2ExportVerilog_2ExportVerilog_8cpp">
<area shape="rect" id="node2" href="Translation_2ExportVerilog_8h.html" title="circt/Translation/Export\lVerilog.h" alt="" coords="2179,95,2349,136"/>
<area shape="rect" id="node3" href="RTLOps_8h.html" title="circt/Dialect/RTL/RTLOps.h" alt="" coords="2275,184,2466,211"/>
<area shape="rect" id="node7" href="RTLTypes_8h.html" title="circt/Dialect/RTL/RTLTypes.h" alt="" coords="2793,348,2994,375"/>
<area shape="rect" id="node18" href="RTLVisitors_8h.html" title="circt/Dialect/RTL/RTLVisitors.h" alt="" coords="2702,102,2917,129"/>
<area shape="rect" id="node20" href="SVOps_8h.html" title="circt/Dialect/SV/SVOps.h" alt="" coords="1036,184,1215,211"/>
<area shape="rect" id="node29" href="SVVisitors_8h.html" title="circt/Dialect/SV/SVVisitors.h" alt="" coords="2475,102,2677,129"/>
<area shape="rect" id="node30" href="LLVM_8h.html" title="circt/Support/LLVM.h" alt="" coords="3094,102,3247,129"/>
<area shape="rect" id="node4" href="Dialect_2RTL_2RTLDialect_8h.html" title="circt/Dialect/RTL/RTLDialect.h" alt="" coords="1977,266,2189,293"/>
<area shape="rect" id="node21" href="Dialect_2SV_2SVDialect_8h.html" title="circt/Dialect/SV/SVDialect.h" alt="" coords="912,266,1112,293"/>
<area shape="rect" id="node22" href="SVTypes_8h.html" title="circt/Dialect/SV/SVTypes.h" alt="" coords="697,266,887,293"/>
</map>
</div>
</div>
<p><a href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">VerilogPrecedence</a> <tr class="memdesc:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum keeps track of the precedence level of various binary operators, where a lower number binds tighter.  <a href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be78bbf37d201dc47be179a0f0239cc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a3be78bbf37d201dc47be179a0f0239cc">SubExprSignResult</a> <tr class="memdesc:a3be78bbf37d201dc47be179a0f0239cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum keeps track of whether the emitted subexpression is signed or unsigned as seen from the Verilog language perspective.  <a href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a3be78bbf37d201dc47be179a0f0239cc">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a3be78bbf37d201dc47be179a0f0239cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37637d101caeecde43ba96266fa1d31"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ad37637d101caeecde43ba96266fa1d31">SubExprSignRequirement</a> </td></tr>
<tr class="separator:ad37637d101caeecde43ba96266fa1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a76acba80a9e6fc1852f363188c37c158"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a76acba80a9e6fc1852f363188c37c158">isVerilogExpression</a> (Operation *op)</td></tr>
<tr class="separator:a76acba80a9e6fc1852f363188c37c158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a9cc0eabb7846239f0bff664e15ac9ff3">getBitWidthOrSentinel</a> (Type type)</td></tr>
<tr class="memdesc:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the width of the specified type in bits or -1 if it isn't supported.  <a href="#a9cc0eabb7846239f0bff664e15ac9ff3">More...</a><br /></td></tr>
<tr class="separator:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17be6986d0aa4eec8c2400e43206ca01"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a17be6986d0aa4eec8c2400e43206ca01">getTypeDims</a> (SmallVectorImpl&lt; int64_t &gt; &amp;dims, Type type, Location loc)</td></tr>
<tr class="memdesc:a17be6986d0aa4eec8c2400e43206ca01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push this type's dimension into a vector.  <a href="#a17be6986d0aa4eec8c2400e43206ca01">More...</a><br /></td></tr>
<tr class="separator:a17be6986d0aa4eec8c2400e43206ca01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3327ac0b78eb51754bdb4f946250a7e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#aa3327ac0b78eb51754bdb4f946250a7e">emitTypeDims</a> (Type type, Location loc, raw_ostream &amp;os)</td></tr>
<tr class="memdesc:aa3327ac0b78eb51754bdb4f946250a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a type's packed dimensions, returning whether or not text was emitted.  <a href="#aa3327ac0b78eb51754bdb4f946250a7e">More...</a><br /></td></tr>
<tr class="separator:aa3327ac0b78eb51754bdb4f946250a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ab9a9317321efbae796b8fe9d1b4bfefa">haveMatchingDims</a> (Type a, Type b, Location loc)</td></tr>
<tr class="memdesc:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="mdescLeft">&#160;</td><td class="mdescRight">True iff 'a' and 'b' have the same wire dims.  <a href="#ab9a9317321efbae796b8fe9d1b4bfefa">More...</a><br /></td></tr>
<tr class="separator:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68d036cea3ee2f968fc1420e10763b1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ad68d036cea3ee2f968fc1420e10763b1">emitTypeDimWithSpaceIfNeeded</a> (Type type, Location loc, raw_ostream &amp;os)</td></tr>
<tr class="memdesc:ad68d036cea3ee2f968fc1420e10763b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit the specified type dimensions and print out a trailing space if anything is printed.  <a href="#ad68d036cea3ee2f968fc1420e10763b1">More...</a><br /></td></tr>
<tr class="separator:ad68d036cea3ee2f968fc1420e10763b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4513cc3f0c321fecb2b8316213d39618"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a4513cc3f0c321fecb2b8316213d39618">isZeroBitType</a> (Type type)</td></tr>
<tr class="memdesc:a4513cc3f0c321fecb2b8316213d39618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a zero bit type, e.g.  <a href="#a4513cc3f0c321fecb2b8316213d39618">More...</a><br /></td></tr>
<tr class="separator:a4513cc3f0c321fecb2b8316213d39618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859a655d256813c425a8183c4b3a0685"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a859a655d256813c425a8183c4b3a0685">isNoopCast</a> (Operation *op)</td></tr>
<tr class="memdesc:a859a655d256813c425a8183c4b3a0685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a noop cast that will emit with no syntax.  <a href="#a859a655d256813c425a8183c4b3a0685">More...</a><br /></td></tr>
<tr class="separator:a859a655d256813c425a8183c4b3a0685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e9bf9c315f440b385ee418b0918580"><td class="memItemLeft" align="right" valign="top">static const StringSet &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ae3e9bf9c315f440b385ee418b0918580">getReservedWords</a> ()</td></tr>
<tr class="memdesc:ae3e9bf9c315f440b385ee418b0918580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a StringSet that contains all of the reserved names (e.g.  <a href="#ae3e9bf9c315f440b385ee418b0918580">More...</a><br /></td></tr>
<tr class="separator:ae3e9bf9c315f440b385ee418b0918580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e1522d34ec24762673650c72fe2b09"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a31e1522d34ec24762673650c72fe2b09">emitBeginEndRegion</a> (Block *block, SmallPtrSet&lt; Operation *, 8 &gt; &amp;locationOps, ModuleEmitter &amp;emitter, StringRef multiLineComment=StringRef())</td></tr>
<tr class="memdesc:a31e1522d34ec24762673650c72fe2b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit the body of a control flow statement that is surrounded by begin/end markers if non-singular.  <a href="#a31e1522d34ec24762673650c72fe2b09">More...</a><br /></td></tr>
<tr class="separator:a31e1522d34ec24762673650c72fe2b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">isOkToBitSelectFrom</a> (Value v)</td></tr>
<tr class="memdesc:a46b7dc1d092fd335f4246ed44c905f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most expressions are invalid to bit-select from in Verilog, but some things are ok.  <a href="#a46b7dc1d092fd335f4246ed44c905f7e">More...</a><br /></td></tr>
<tr class="separator:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#aa6d8ee2ac8c4cdf6c836b079e1b3868b">isExpressionUnableToInline</a> (Operation *op)</td></tr>
<tr class="memdesc:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we are unable to ever inline the specified operation.  <a href="#aa6d8ee2ac8c4cdf6c836b079e1b3868b">More...</a><br /></td></tr>
<tr class="separator:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e738ee714875147d0bf1f7b322f828"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a04e738ee714875147d0bf1f7b322f828">isExpressionAlwaysInline</a> (Operation *op)</td></tr>
<tr class="memdesc:a04e738ee714875147d0bf1f7b322f828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for operations that are always inlined.  <a href="#a04e738ee714875147d0bf1f7b322f828">More...</a><br /></td></tr>
<tr class="separator:a04e738ee714875147d0bf1f7b322f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ab9d758cd78d746aeb2ede57ae8b91f4c">isExpressionEmittedInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this expression should be emitted inline into any statement that uses it.  <a href="#ab9d758cd78d746aeb2ede57ae8b91f4c">More...</a><br /></td></tr>
<tr class="separator:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249f8241c1e1643d418ea66e47a1bd19"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a249f8241c1e1643d418ea66e47a1bd19">printArraySubscripts</a> (Type type, raw_ostream &amp;os)</td></tr>
<tr class="separator:a249f8241c1e1643d418ea66e47a1bd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a566704df569fb624e0ff50cca5c162aa"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a566704df569fb624e0ff50cca5c162aa">emitInlineWireDecls</a> = true</td></tr>
<tr class="memdesc:a566704df569fb624e0ff50cca5c162aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we emit wire decls in a block at the top of a module, or inline?  <a href="#a566704df569fb624e0ff50cca5c162aa">More...</a><br /></td></tr>
<tr class="separator:a566704df569fb624e0ff50cca5c162aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1309a243efc9f34374e2635036c3ae8c"><td class="memItemLeft" align="right" valign="top">static constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a1309a243efc9f34374e2635036c3ae8c">preferredSourceWidth</a> = 120</td></tr>
<tr class="memdesc:a1309a243efc9f34374e2635036c3ae8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the preferred source width for the generated Verilog.  <a href="#a1309a243efc9f34374e2635036c3ae8c">More...</a><br /></td></tr>
<tr class="separator:a1309a243efc9f34374e2635036c3ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec094bfc32128becf361a607962d267b"><td class="memItemLeft" align="right" valign="top">static llvm::ManagedStatic&lt; StringSet&lt;&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#aec094bfc32128becf361a607962d267b">reservedWordCache</a></td></tr>
<tr class="memdesc:aec094bfc32128becf361a607962d267b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a set accessed through <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ae3e9bf9c315f440b385ee418b0918580" title="Return a StringSet that contains all of the reserved names (e.g. ">getReservedWords()</a> that contains all of the Verilog names and other identifiers we need to avoid because of name conflicts.  <a href="#aec094bfc32128becf361a607962d267b">More...</a><br /></td></tr>
<tr class="separator:aec094bfc32128becf361a607962d267b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ad37637d101caeecde43ba96266fa1d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37637d101caeecde43ba96266fa1d31">&#9670;&nbsp;</a></span>SubExprSignRequirement</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ad37637d101caeecde43ba96266fa1d31">SubExprSignRequirement</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00588">588</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a3be78bbf37d201dc47be179a0f0239cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be78bbf37d201dc47be179a0f0239cc">&#9670;&nbsp;</a></span>SubExprSignResult</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#a3be78bbf37d201dc47be179a0f0239cc">SubExprSignResult</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum keeps track of whether the emitted subexpression is signed or unsigned as seen from the Verilog language perspective. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00573">573</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="acaa5fad3c539ab348e0ec68d05b0b4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa5fad3c539ab348e0ec68d05b0b4fe">&#9670;&nbsp;</a></span>VerilogPrecedence</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">VerilogPrecedence</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum keeps track of the precedence level of various binary operators, where a lower number binds tighter. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00178">178</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a31e1522d34ec24762673650c72fe2b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e1522d34ec24762673650c72fe2b09">&#9670;&nbsp;</a></span>emitBeginEndRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitBeginEndRegion </td>
          <td>(</td>
          <td class="paramtype">Block *&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallPtrSet&lt; Operation *, 8 &gt; &amp;&#160;</td>
          <td class="paramname"><em>locationOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>multiLineComment</em> = <code>StringRef()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit the body of a control flow statement that is surrounded by begin/end markers if non-singular. </p>
<p>If the control flow construct is multi-line and if multiLineComment is non-null, the string is included in a comment after the 'end' to make it easier to associate. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">1394</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00144">emitTypeDimWithSpaceIfNeeded()</a>, <a class="el" href="FIRRTLOps_8cpp_source.html#l00234">circt::firrtl::getModulePortInfo()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00152">isZeroBitType()</a>.</p>

</div>
</div>
<a id="aa3327ac0b78eb51754bdb4f946250a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3327ac0b78eb51754bdb4f946250a7e">&#9670;&nbsp;</a></span>emitTypeDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool emitTypeDims </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a type's packed dimensions, returning whether or not text was emitted. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00105">105</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00078">getTypeDims()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00144">emitTypeDimWithSpaceIfNeeded()</a>.</p>

</div>
</div>
<a id="ad68d036cea3ee2f968fc1420e10763b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68d036cea3ee2f968fc1420e10763b1">&#9670;&nbsp;</a></span>emitTypeDimWithSpaceIfNeeded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitTypeDimWithSpaceIfNeeded </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit the specified type dimensions and print out a trailing space if anything is printed. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00144">144</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00105">emitTypeDims()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">emitBeginEndRegion()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="a9cc0eabb7846239f0bff664e15ac9ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc0eabb7846239f0bff664e15ac9ff3">&#9670;&nbsp;</a></span>getBitWidthOrSentinel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getBitWidthOrSentinel </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the width of the specified type in bits or -1 if it isn't supported. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00064">64</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="FIRRTLTypes_8h_source.html#l00050">circt::firrtl::FIRRTLType::containsAnalog()</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00078">getTypeDims()</a>, <a class="el" href="LowerToRTL_8cpp_source.html#l00964">handleZeroBit()</a>, and <a class="el" href="LowerToRTL_8cpp_source.html#l00398">tryEliminatingConnectsToValue()</a>.</p>

</div>
</div>
<a id="ae3e9bf9c315f440b385ee418b0918580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e9bf9c315f440b385ee418b0918580">&#9670;&nbsp;</a></span>getReservedWords()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static const StringSet&amp; getReservedWords </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a StringSet that contains all of the reserved names (e.g. </p>
<p>Verilog keywords) that we need to avoid for fear of name conflicts. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00201">201</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="FIRLexer_8cpp_source.html#l00027">isalpha</a>, <a class="el" href="FIRLexer_8cpp_source.html#l00026">isdigit</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00041">reservedWordCache</a>.</p>

</div>
</div>
<a id="a17be6986d0aa4eec8c2400e43206ca01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17be6986d0aa4eec8c2400e43206ca01">&#9670;&nbsp;</a></span>getTypeDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getTypeDims </td>
          <td>(</td>
          <td class="paramtype">SmallVectorImpl&lt; int64_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push this type's dimension into a vector. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00078">78</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00064">getBitWidthOrSentinel()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00105">emitTypeDims()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">haveMatchingDims()</a>.</p>

</div>
</div>
<a id="ab9a9317321efbae796b8fe9d1b4bfefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a9317321efbae796b8fe9d1b4bfefa">&#9670;&nbsp;</a></span>haveMatchingDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool haveMatchingDims </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True iff 'a' and 'b' have the same wire dims. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">132</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00078">getTypeDims()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01737">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a04e738ee714875147d0bf1f7b322f828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e738ee714875147d0bf1f7b322f828">&#9670;&nbsp;</a></span>isExpressionAlwaysInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionAlwaysInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for operations that are always inlined. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01775">1775</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00167">isNoopCast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01794">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="ab9d758cd78d746aeb2ede57ae8b91f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d758cd78d746aeb2ede57ae8b91f4c">&#9670;&nbsp;</a></span>isExpressionEmittedInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionEmittedInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this expression should be emitted inline into any statement that uses it. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01794">1794</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01775">isExpressionAlwaysInline()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01737">isExpressionUnableToInline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="aa6d8ee2ac8c4cdf6c836b079e1b3868b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d8ee2ac8c4cdf6c836b079e1b3868b">&#9670;&nbsp;</a></span>isExpressionUnableToInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionUnableToInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we are unable to ever inline the specified operation. </p>
<p>This happens because not all Verilog expressions are composable, notably you can only use bit selects like x[4:6] on simple expressions, you cannot use expressions in the sensitivity list of always blocks, etc. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01737">1737</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">haveMatchingDims()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01724">isOkToBitSelectFrom()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01794">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a859a655d256813c425a8183c4b3a0685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859a655d256813c425a8183c4b3a0685">&#9670;&nbsp;</a></span>isNoopCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNoopCast </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a noop cast that will emit with no syntax. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00167">167</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01775">isExpressionAlwaysInline()</a>.</p>

</div>
</div>
<a id="a46b7dc1d092fd335f4246ed44c905f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b7dc1d092fd335f4246ed44c905f7e">&#9670;&nbsp;</a></span>isOkToBitSelectFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOkToBitSelectFrom </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most expressions are invalid to bit-select from in Verilog, but some things are ok. </p>
<p>Return true if it is ok to inline bitselect from the result of this expression. It is conservatively correct to return false. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01724">1724</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01737">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a76acba80a9e6fc1852f363188c37c158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76acba80a9e6fc1852f363188c37c158">&#9670;&nbsp;</a></span>isVerilogExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVerilogExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00047">47</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="RTLOps_8cpp_source.html#l00562">circt::rtl::isCombinatorial()</a>, and <a class="el" href="FIRRTLOps_8cpp_source.html#l00819">circt::firrtl::isExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="a4513cc3f0c321fecb2b8316213d39618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4513cc3f0c321fecb2b8316213d39618">&#9670;&nbsp;</a></span>isZeroBitType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZeroBitType </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a zero bit type, e.g. </p>
<p>a zero bit integer or array thereof. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00152">152</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">emitBeginEndRegion()</a>, and <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="a249f8241c1e1643d418ea66e47a1bd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249f8241c1e1643d418ea66e47a1bd19">&#9670;&nbsp;</a></span>printArraySubscripts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void printArraySubscripts </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">1809</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00033">emitInlineWireDecls</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00144">emitTypeDimWithSpaceIfNeeded()</a>, <a class="el" href="namespacecirct.html#a190e54fae6bf3e6ba5ef813a09660599">circt::exportVerilog()</a>, <a class="el" href="RTLOps_8h_source.html#l00033">circt::rtl::INOUT</a>, <a class="el" href="RTLOps_8h_source.html#l00031">circt::rtl::INPUT</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01794">isExpressionEmittedInline()</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00047">isVerilogExpression()</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00152">isZeroBitType()</a>, <a class="el" href="RTLOps_8h_source.html#l00032">circt::rtl::OUTPUT</a>, <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00036">preferredSourceWidth</a>, and <a class="el" href="Schema_8cpp_source.html#l00235">size()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a566704df569fb624e0ff50cca5c162aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566704df569fb624e0ff50cca5c162aa">&#9670;&nbsp;</a></span>emitInlineWireDecls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool emitInlineWireDecls = true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Should we emit wire decls in a block at the top of a module, or inline? </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00033">33</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="a1309a243efc9f34374e2635036c3ae8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1309a243efc9f34374e2635036c3ae8c">&#9670;&nbsp;</a></span>preferredSourceWidth</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t preferredSourceWidth = 120</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is the preferred source width for the generated Verilog. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00036">36</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01809">printArraySubscripts()</a>.</p>

</div>
</div>
<a id="aec094bfc32128becf361a607962d267b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec094bfc32128becf361a607962d267b">&#9670;&nbsp;</a></span>reservedWordCache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ManagedStatic&lt;StringSet&lt;&gt; &gt; reservedWordCache</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a set accessed through <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#ae3e9bf9c315f440b385ee418b0918580" title="Return a StringSet that contains all of the reserved names (e.g. ">getReservedWords()</a> that contains all of the Verilog names and other identifiers we need to avoid because of name conflicts. </p>

<p class="definition">Definition at line <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00041">41</a> of file <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00201">getReservedWords()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Feb 5 2021 00:22:40 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
