#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Feb 25 01:46:39 2024
# Process ID: 7864
# Current directory: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5
# Command line: vivado.exe -log Proyecto_TADSE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Proyecto_TADSE_wrapper.tcl -notrace
# Log file: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper.vdi
# Journal file: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5\vivado.jou
#-----------------------------------------------------------
source Proyecto_TADSE_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_Circuito_para_pruebas_0_0/Proyecto_TADSE_Circuito_para_pruebas_0_0.dcp' for cell 'Proyecto_TADSE_i/Circuito_para_pruebas_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp' for cell 'Proyecto_TADSE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp' for cell 'Proyecto_TADSE_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.352 ; gain = 510.082
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1090.711 ; gain = 819.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1090.711 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1deb2606f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ab1466b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1094.648 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 52 cells.
Phase 2 Constant propagation | Checksum: 2c4f44e07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1094.648 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 189 unconnected nets.
INFO: [Opt 31-11] Eliminated 176 unconnected cells.
Phase 3 Sweep | Checksum: 2203e9824

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.648 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 2640ca2e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.648 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1094.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2640ca2e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2640ca2e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1094.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1094.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1094.648 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1039aa2fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: de3f1e78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: de3f1e78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.387 ; gain = 28.738
Phase 1 Placer Initialization | Checksum: de3f1e78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 145e377ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145e377ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cdae89ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180d8c158

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180d8c158

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f1c0b9e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18ecaa6f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 13460d52a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12066d701

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12066d701

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a1f6e414

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1123.387 ; gain = 28.738
Phase 3 Detail Placement | Checksum: 1a1f6e414

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1123.387 ; gain = 28.738

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.891. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14bbb39d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.625 ; gain = 31.977
Phase 4.1 Post Commit Optimization | Checksum: 14bbb39d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14bbb39d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14bbb39d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c6ae6f7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c6ae6f7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977
Ending Placer Task | Checksum: 5daa5535

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.625 ; gain = 31.977
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1126.625 ; gain = 31.977
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1126.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1126.625 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1126.625 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1126.625 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 24138231 ConstDB: 0 ShapeSum: 3996d304 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cd442f1d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.090 ; gain = 141.508

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cd442f1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.090 ; gain = 141.508

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cd442f1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.090 ; gain = 141.508

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cd442f1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.090 ; gain = 141.508
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fa59cdec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1273.902 ; gain = 146.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.727 | TNS=-14.689| WHS=-2.314 | THS=-69.953|

Phase 2 Router Initialization | Checksum: 1986673de

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.902 ; gain = 146.320

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1154c11f6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1297.301 ; gain = 169.719

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 594
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: cf3694e2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1327.785 ; gain = 200.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.520 | TNS=-24.923| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 230bb7d7a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1327.785 ; gain = 200.203

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 201ccb483

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1327.785 ; gain = 200.203
Phase 4.1.2 GlobIterForTiming | Checksum: 26276eea0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:22 . Memory (MB): peak = 1415.195 ; gain = 287.613
Phase 4.1 Global Iteration 0 | Checksum: 26276eea0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:22 . Memory (MB): peak = 1415.195 ; gain = 287.613

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1273b9820

Time (s): cpu = 00:07:52 ; elapsed = 00:06:46 . Memory (MB): peak = 1555.320 ; gain = 427.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.443 | TNS=-23.813| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: e87eb057

Time (s): cpu = 00:07:52 ; elapsed = 00:06:46 . Memory (MB): peak = 1555.320 ; gain = 427.738
Phase 4.2.2 GlobIterForTiming | Checksum: 1a8e6a2c6

Time (s): cpu = 00:08:30 ; elapsed = 00:07:23 . Memory (MB): peak = 1555.320 ; gain = 427.738
Phase 4.2 Global Iteration 1 | Checksum: 1a8e6a2c6

Time (s): cpu = 00:08:30 ; elapsed = 00:07:23 . Memory (MB): peak = 1555.320 ; gain = 427.738

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 15142687b

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.532 | TNS=-23.920| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 9af098f3

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738
Phase 4 Rip-up And Reroute | Checksum: 9af098f3

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 98bdd19d

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.443 | TNS=-23.813| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e944fd4e

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e944fd4e

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738
Phase 5 Delay and Skew Optimization | Checksum: e944fd4e

Time (s): cpu = 00:08:57 ; elapsed = 00:07:50 . Memory (MB): peak = 1555.320 ; gain = 427.738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b8879d6

Time (s): cpu = 00:08:57 ; elapsed = 00:07:51 . Memory (MB): peak = 1555.320 ; gain = 427.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.443 | TNS=-23.742| WHS=-0.472 | THS=-1.159 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: fc151747

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477
Phase 6.1 Hold Fix Iter | Checksum: fc151747

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477
WARNING: [Route 35-468] The router encountered 18 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/interrupcion_INST_0/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_5/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_5/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_5/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3/I0
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6/I2
	.. and 8 more pins.

Phase 6 Post Hold Fix | Checksum: db50e6fd

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.894377 %
  Global Horizontal Routing Utilization  = 1.16126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 141adfa6d

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141adfa6d

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fea3cbe6

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 25297af7e

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.443 | TNS=-36.346| WHS=0.065  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25297af7e

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:29 ; elapsed = 00:08:11 . Memory (MB): peak = 1781.059 ; gain = 653.477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:31 ; elapsed = 00:08:13 . Memory (MB): peak = 1781.059 ; gain = 654.434
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1781.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file Proyecto_TADSE_wrapper_power_routed.rpt -pb Proyecto_TADSE_wrapper_power_summary_routed.pb -rpx Proyecto_TADSE_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile Proyecto_TADSE_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo0 is a gated clock net sourced by a combinational pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1/O, cell Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal0 is a gated clock net sourced by a combinational pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1/O, cell Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Proyecto_TADSE_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1781.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 01:56:11 2024...
