/*
 * Copyright 2018, Data61, CSIRO (ABN 41 687 119 230)
 *
 * SPDX-License-Identifier: BSD-2-Clause
 */

#include <configurations/vm.h>

#define VM_RAM_BASE 0x80000000
#define VM_RAM_SIZE 0x8000000
#define VM_DTB_ADDR 0x82000000
#define VM_INITRD_ADDR 0x80700000
#define VM_ENTRY_ADDR 0x80080000

assembly {
	composition {}
	configuration {

        vm0.vm_address_config = {
            "ram_base" : VAR_STRINGIZE(VM_RAM_BASE),
            "ram_paddr_base" : VAR_STRINGIZE(VM_RAM_BASE),
            "ram_size" : VAR_STRINGIZE(VM_RAM_SIZE),
            "dtb_addr" : VAR_STRINGIZE(VM_DTB_ADDR),
            "initrd_addr" : VAR_STRINGIZE(VM_INITRD_ADDR),
            "kernel_entry_addr" : VAR_STRINGIZE(VM_ENTRY_ADDR),
        };
        vm0.num_vcpus = 4;

        vm0.vm_image_config = {
            "kernel_bootcmdline" : "console=ttyS0,115200n8 earlycon=uart8250,mmio32,0x70006000 debug mem=100m initcall_debug user_debug=31",
            "kernel_stdout" : "serial0:115200n8",
            "provide_dtb" : false,
            "generate_dtb" : true,
            "provide_initrd" : false,
            "clean_cache" : true,
        };

        vm0.dtb = dtb([{"path": "/serial@70006000"},
                       {"path": "/interrupt-controller@60004000"},
                       {"path": "/clock@60006000"},
                       {"path": "/rtc@7000e000"},
                       {"path": "/gpio@6000d000"},
                       {"path": "/memory-controller@70019000"},
                       {"path": "/pinmux@700008d4"},
                       {"path": "/fuse@7000f800"}]);

        vm0.untyped_mmios = ["0x50046000:12"]; // Interrupt Controller Virtual CPU interface (Virtual Machine view)
	}
}
