<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CRpi: src/lib/peripherals/dma.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CRpi
   </div>
   <div id="projectbrief">A library for rpi with intefaces to: gpio, pwm, dma</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c85d3e3c5052e9ad9ce18c6863244a25.html">lib</a></li><li class="navelem"><a class="el" href="dir_0fa9aa01048eb8a43e480f672339c31d.html">peripherals</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dma.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface to the dma peripheral.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="addressing_8h_source.html">memoryManagement/addressing.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="errorManagement_8h_source.html">codingUtils/errorManagement.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="utils_8h_source.html">codingUtils/utils.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="physMemoryManagement_8h_source.html">memoryManagement/physMemoryManagement.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="cacheCoherentMemoryProvider_8h_source.html">memoryManagement/cacheCoherentMemoryProvider.h</a>&gt;</code><br />
<code>#include &lt;string.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dma_8h_source.html">peripherals/dma.h</a>&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &lt;errno.h&gt;</code><br />
<code>#include &lt;unistd.h&gt;</code><br />
<code>#include &lt;sys/mman.h&gt;</code><br />
<code>#include &lt;fcntl.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab8bd83a84fac8032e10e55d9473d1624"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8bd83a84fac8032e10e55d9473d1624"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ab8bd83a84fac8032e10e55d9473d1624">DMA_BASE_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="addressing_8h.html#a245eee72d3b42da5ce640ea1be193edb">peripheralsBaseAddressPhys</a> + 0x7000)</td></tr>
<tr class="memdesc:ab8bd83a84fac8032e10e55d9473d1624"><td class="mdescLeft">&#160;</td><td class="mdescRight">The base physical address of the dma peripheral. <br /></td></tr>
<tr class="separator:ab8bd83a84fac8032e10e55d9473d1624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00241a4699910a76c903d5267e1710f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00241a4699910a76c903d5267e1710f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a00241a4699910a76c903d5267e1710f4">CHANNEL_REGISTER_SET_OFFSET</a>(ch)&#160;&#160;&#160;(0x100*ch)</td></tr>
<tr class="memdesc:a00241a4699910a76c903d5267e1710f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the offset from DMA_BASE_ADDR_PHYS of the register sets of the different channels. <br /></td></tr>
<tr class="separator:a00241a4699910a76c903d5267e1710f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc183a7dde8c0ab339eea617a0ed4206"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc183a7dde8c0ab339eea617a0ed4206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#abc183a7dde8c0ab339eea617a0ed4206">DMA_AREA_LEN</a>&#160;&#160;&#160;0xf00</td></tr>
<tr class="memdesc:abc183a7dde8c0ab339eea617a0ed4206"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size of the memory area dedicated to the dma peripheral. <br /></td></tr>
<tr class="separator:abc183a7dde8c0ab339eea617a0ed4206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2f9e93eea1d892e8a358436b3eeec5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f2f9e93eea1d892e8a358436b3eeec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a8f2f9e93eea1d892e8a358436b3eeec5">REG_CONTROL_STATUS_OFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a8f2f9e93eea1d892e8a358436b3eeec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Control and Status register. <br /></td></tr>
<tr class="separator:a8f2f9e93eea1d892e8a358436b3eeec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722b580761c0cbe14d87e3faf031f029"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a722b580761c0cbe14d87e3faf031f029"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a722b580761c0cbe14d87e3faf031f029">REG_CONTROL_BLOCK_ADDR_OFF</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:a722b580761c0cbe14d87e3faf031f029"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Control Block Address register (must be 32-byte aligned) <br /></td></tr>
<tr class="separator:a722b580761c0cbe14d87e3faf031f029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed231781459259290fa87c4de6de9db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ed231781459259290fa87c4de6de9db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a7ed231781459259290fa87c4de6de9db">REG_TRANSFER_INFO_OFF</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:a7ed231781459259290fa87c4de6de9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Transefer Info register (writable only through control block) <br /></td></tr>
<tr class="separator:a7ed231781459259290fa87c4de6de9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acafe33ea7ae586e52056e618e1561dd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acafe33ea7ae586e52056e618e1561dd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#acafe33ea7ae586e52056e618e1561dd2">REG_SOURCE_ADDR_OFF</a>&#160;&#160;&#160;0xC</td></tr>
<tr class="memdesc:acafe33ea7ae586e52056e618e1561dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Source Address register (writable only through control block) <br /></td></tr>
<tr class="separator:acafe33ea7ae586e52056e618e1561dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27f7c81055dd886da40d54e4cceb4c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa27f7c81055dd886da40d54e4cceb4c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aa27f7c81055dd886da40d54e4cceb4c1">REG_DEST_ADDR_OFF</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:aa27f7c81055dd886da40d54e4cceb4c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Destination Address register (writable only through control block) <br /></td></tr>
<tr class="separator:aa27f7c81055dd886da40d54e4cceb4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17258047c6d266863029a641bff0b18d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17258047c6d266863029a641bff0b18d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a17258047c6d266863029a641bff0b18d">REG_TRANSFER_LENGTH_OFF</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:a17258047c6d266863029a641bff0b18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Transfer Length register (writable only through control block) <br /></td></tr>
<tr class="separator:a17258047c6d266863029a641bff0b18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78491712d4a418887322c48fab8851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af78491712d4a418887322c48fab8851b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#af78491712d4a418887322c48fab8851b">REG_2D_STRIDE_MODE_OFF</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:af78491712d4a418887322c48fab8851b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the 2D Stride register (writable only through control block) <br /></td></tr>
<tr class="separator:af78491712d4a418887322c48fab8851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa434a39bb61fa3d247ab9ba6ea98793"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa434a39bb61fa3d247ab9ba6ea98793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#afa434a39bb61fa3d247ab9ba6ea98793">REG_NEXT_BLOCK_ADDR_OFF</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:afa434a39bb61fa3d247ab9ba6ea98793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Next Contorl Block Address register (writable only through control block) <br /></td></tr>
<tr class="separator:afa434a39bb61fa3d247ab9ba6ea98793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7e5fefe6ed84258ae9f69af2e09003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e7e5fefe6ed84258ae9f69af2e09003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5e7e5fefe6ed84258ae9f69af2e09003">REG_DEBUG_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a5e7e5fefe6ed84258ae9f69af2e09003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the set base address of the Debug register (writable only through control block) <br /></td></tr>
<tr class="separator:a5e7e5fefe6ed84258ae9f69af2e09003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b0f629305aacddf1298380d58f69b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48b0f629305aacddf1298380d58f69b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a48b0f629305aacddf1298380d58f69b0">REG_GLOBAL_INT_STATUS_OFF</a>&#160;&#160;&#160;0xfe0</td></tr>
<tr class="memdesc:a48b0f629305aacddf1298380d58f69b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the dma base address of the global interrupt status register. <br /></td></tr>
<tr class="separator:a48b0f629305aacddf1298380d58f69b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad743f04281e062a3407377f3e33dff5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad743f04281e062a3407377f3e33dff5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad743f04281e062a3407377f3e33dff5c">REG_GLOBAL_ENABLE_OFF</a>&#160;&#160;&#160;0xff0</td></tr>
<tr class="memdesc:ad743f04281e062a3407377f3e33dff5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from the dma base address of the global enable register. <br /></td></tr>
<tr class="separator:ad743f04281e062a3407377f3e33dff5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dc896536475d1e2cd8d0e84577937a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20dc896536475d1e2cd8d0e84577937a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a20dc896536475d1e2cd8d0e84577937a">CNTRL_STTS_RESET_MASK</a>&#160;&#160;&#160;(1&lt;&lt;31)</td></tr>
<tr class="memdesc:a20dc896536475d1e2cd8d0e84577937a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 1 to reset the channel. <br /></td></tr>
<tr class="separator:a20dc896536475d1e2cd8d0e84577937a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b548499346af2ac1462f3b1283e4e73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b548499346af2ac1462f3b1283e4e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a0b548499346af2ac1462f3b1283e4e73">CNTRL_STTS_ABORT_MASK</a>&#160;&#160;&#160;(1&lt;&lt;30)</td></tr>
<tr class="memdesc:a0b548499346af2ac1462f3b1283e4e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 1 to abort the current Control Block. Will continue from the next. <br /></td></tr>
<tr class="separator:a0b548499346af2ac1462f3b1283e4e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433037830d22b92437a1cf1d0be24179"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a433037830d22b92437a1cf1d0be24179"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a433037830d22b92437a1cf1d0be24179">CNTRL_STTS_DISDEBUG_MASK</a>&#160;&#160;&#160;(1&lt;&lt;29)</td></tr>
<tr class="memdesc:a433037830d22b92437a1cf1d0be24179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to disable stopping on debug pause signal. <br /></td></tr>
<tr class="separator:a433037830d22b92437a1cf1d0be24179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f00cde1cfc9a6465f2a66d2f4105cbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f00cde1cfc9a6465f2a66d2f4105cbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a0f00cde1cfc9a6465f2a66d2f4105cbb">CNTRL_STTS_WAIT_FOR_OUTSTANDING_WRITES_MASK</a>&#160;&#160;&#160;(1&lt;&lt;28)</td></tr>
<tr class="memdesc:a0f00cde1cfc9a6465f2a66d2f4105cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set will wait for write responses. <br /></td></tr>
<tr class="separator:a0f00cde1cfc9a6465f2a66d2f4105cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8f900ea921241d6a45255dfa1bc580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e8f900ea921241d6a45255dfa1bc580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a6e8f900ea921241d6a45255dfa1bc580">CNTRL_STTS_ERROR_MASK</a>&#160;&#160;&#160;(1&lt;8)</td></tr>
<tr class="memdesc:a6e8f900ea921241d6a45255dfa1bc580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if DMA detected an error, see more in the DEBUG register. <br /></td></tr>
<tr class="separator:a6e8f900ea921241d6a45255dfa1bc580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200b12a6f7e01f82ccb56dd7b7c721d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200b12a6f7e01f82ccb56dd7b7c721d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a200b12a6f7e01f82ccb56dd7b7c721d9">CNTRL_STTS_WAITING_FOR_OUTSTANDING_WRITES_MASK</a>&#160;&#160;&#160;(1&lt;6)</td></tr>
<tr class="memdesc:a200b12a6f7e01f82ccb56dd7b7c721d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates DMA is waiting for outstanding writes and isn't writing. <br /></td></tr>
<tr class="separator:a200b12a6f7e01f82ccb56dd7b7c721d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4dbaff8f19b809766b2dca1576975e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4dbaff8f19b809766b2dca1576975e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5a4dbaff8f19b809766b2dca1576975e">CNTRL_STTS_DREQ_STOPS_DMA_MASK</a>&#160;&#160;&#160;(1&lt;5)</td></tr>
<tr class="memdesc:a5a4dbaff8f19b809766b2dca1576975e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates DMA is stopped due to the DREQ being active. <br /></td></tr>
<tr class="separator:a5a4dbaff8f19b809766b2dca1576975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a445939175d51219de8efa38f34346a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a445939175d51219de8efa38f34346a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4a445939175d51219de8efa38f34346a">CNTRL_STTS_PAUSED_MASK</a>&#160;&#160;&#160;(1&lt;4)</td></tr>
<tr class="memdesc:a4a445939175d51219de8efa38f34346a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the DMA is paused and not transferring data. <br /></td></tr>
<tr class="separator:a4a445939175d51219de8efa38f34346a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a753a3f78b22dc9ed552412b041422"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7a753a3f78b22dc9ed552412b041422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ae7a753a3f78b22dc9ed552412b041422">CNTRL_STTS_DREQ_MASK</a>&#160;&#160;&#160;(1&lt;3)</td></tr>
<tr class="memdesc:ae7a753a3f78b22dc9ed552412b041422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates Tte status of the DREQ signal selected by PERMAP in the transfer info. <br /></td></tr>
<tr class="separator:ae7a753a3f78b22dc9ed552412b041422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad153c9f06e710911b3748cb43a45cbe2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad153c9f06e710911b3748cb43a45cbe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad153c9f06e710911b3748cb43a45cbe2">CNTRL_STTS_INT_MASK</a>&#160;&#160;&#160;(1&lt;2)</td></tr>
<tr class="memdesc:ad153c9f06e710911b3748cb43a45cbe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when INTEN==1 and the transfer has ended, must be cleared (writing 1) <br /></td></tr>
<tr class="separator:ad153c9f06e710911b3748cb43a45cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22cf2bf70dab331950da9254d1b96eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad22cf2bf70dab331950da9254d1b96eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad22cf2bf70dab331950da9254d1b96eb">CNTRL_STTS_END_MASK</a>&#160;&#160;&#160;(1&lt;1)</td></tr>
<tr class="memdesc:ad22cf2bf70dab331950da9254d1b96eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when the transfer of the current control block is complete. <br /></td></tr>
<tr class="separator:ad22cf2bf70dab331950da9254d1b96eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33f9b3004bf498db77675c8d91e03a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab33f9b3004bf498db77675c8d91e03a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ab33f9b3004bf498db77675c8d91e03a1">CNTRL_STTS_ACTIVE_MASK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ab33f9b3004bf498db77675c8d91e03a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates or deactivates the DMA. Autmatically set to 0 when it loads 0 from nextcontrolblock. <br /></td></tr>
<tr class="separator:ab33f9b3004bf498db77675c8d91e03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed64b6faa908d0a92415a94a18812a23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed64b6faa908d0a92415a94a18812a23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aed64b6faa908d0a92415a94a18812a23">DBG_LITE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;28)</td></tr>
<tr class="memdesc:aed64b6faa908d0a92415a94a18812a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA Lite bit in the debug register. <br /></td></tr>
<tr class="separator:aed64b6faa908d0a92415a94a18812a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a61a6651e10e7bb63d82d5f93f2735"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6a61a6651e10e7bb63d82d5f93f2735"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ab6a61a6651e10e7bb63d82d5f93f2735">DBG_VERSION_MASK</a>&#160;&#160;&#160;(7&lt;&lt;25)</td></tr>
<tr class="memdesc:ab6a61a6651e10e7bb63d82d5f93f2735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA Version in the debug register. <br /></td></tr>
<tr class="separator:ab6a61a6651e10e7bb63d82d5f93f2735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959b5880f143cb77f01e8ce897352448"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a959b5880f143cb77f01e8ce897352448"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a959b5880f143cb77f01e8ce897352448">DBG_DMA_STATE_MASK</a>&#160;&#160;&#160;(511&lt;&lt;16)</td></tr>
<tr class="memdesc:a959b5880f143cb77f01e8ce897352448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA State in the debug register. <br /></td></tr>
<tr class="separator:a959b5880f143cb77f01e8ce897352448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3c2e557343f36c2a85282d86019310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a3c2e557343f36c2a85282d86019310"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4a3c2e557343f36c2a85282d86019310">DBG_DMA_ID_MASK</a>&#160;&#160;&#160;(255&lt;&lt;8)</td></tr>
<tr class="memdesc:a4a3c2e557343f36c2a85282d86019310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA Axi id in the debug register. <br /></td></tr>
<tr class="separator:a4a3c2e557343f36c2a85282d86019310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab826aca0a39ed0e9b8f96bf4f66adff2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab826aca0a39ed0e9b8f96bf4f66adff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ab826aca0a39ed0e9b8f96bf4f66adff2">DBG_OUTSTANDING_WRITES_MASK</a>&#160;&#160;&#160;(15&lt;&lt;4)</td></tr>
<tr class="memdesc:ab826aca0a39ed0e9b8f96bf4f66adff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA outstanding writes counter in the debug register. <br /></td></tr>
<tr class="separator:ab826aca0a39ed0e9b8f96bf4f66adff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835a9b4b9453c10b7def8fe32a26b219"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a835a9b4b9453c10b7def8fe32a26b219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a835a9b4b9453c10b7def8fe32a26b219">DBG_READ_ERROR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="memdesc:a835a9b4b9453c10b7def8fe32a26b219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA read error bit in the debug register. <br /></td></tr>
<tr class="separator:a835a9b4b9453c10b7def8fe32a26b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408aeea85aabbe9eb2b914a2e231ec41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a408aeea85aabbe9eb2b914a2e231ec41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a408aeea85aabbe9eb2b914a2e231ec41">DBG_FIFO_ERROR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:a408aeea85aabbe9eb2b914a2e231ec41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA FIFO error bit in the debug register. <br /></td></tr>
<tr class="separator:a408aeea85aabbe9eb2b914a2e231ec41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74976d996b1087fd4d0fed16107afe7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74976d996b1087fd4d0fed16107afe7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a74976d996b1087fd4d0fed16107afe7b">DBG_READ_LAST_NOT_SET_ERROR_MASK</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a74976d996b1087fd4d0fed16107afe7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the DMA read last not set error bit in the debug register. <br /></td></tr>
<tr class="separator:a74976d996b1087fd4d0fed16107afe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29647d32e8f46147a8db59d8fb5139ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29647d32e8f46147a8db59d8fb5139ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a29647d32e8f46147a8db59d8fb5139ee">INT_STTS_INT15_OFF</a>&#160;&#160;&#160;(1&lt;&lt;15)</td></tr>
<tr class="memdesc:a29647d32e8f46147a8db59d8fb5139ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 15 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a29647d32e8f46147a8db59d8fb5139ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e58773e890b8764de4aefb7e708d8f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e58773e890b8764de4aefb7e708d8f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4e58773e890b8764de4aefb7e708d8f9">INT_STTS_INT14_OFF</a>&#160;&#160;&#160;(1&lt;&lt;14)</td></tr>
<tr class="memdesc:a4e58773e890b8764de4aefb7e708d8f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 14 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a4e58773e890b8764de4aefb7e708d8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7632667e47810a159f63ac1d056ed3aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7632667e47810a159f63ac1d056ed3aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a7632667e47810a159f63ac1d056ed3aa">INT_STTS_INT13_OFF</a>&#160;&#160;&#160;(1&lt;&lt;13)</td></tr>
<tr class="memdesc:a7632667e47810a159f63ac1d056ed3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 13 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a7632667e47810a159f63ac1d056ed3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e1e12f3c4e390a8efa9c6d39138a3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2e1e12f3c4e390a8efa9c6d39138a3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aa2e1e12f3c4e390a8efa9c6d39138a3c">INT_STTS_INT12_OFF</a>&#160;&#160;&#160;(1&lt;&lt;12)</td></tr>
<tr class="memdesc:aa2e1e12f3c4e390a8efa9c6d39138a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 12 in the global interrupt status register. <br /></td></tr>
<tr class="separator:aa2e1e12f3c4e390a8efa9c6d39138a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c9679ce89f9458cb1329d46a763fce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50c9679ce89f9458cb1329d46a763fce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a50c9679ce89f9458cb1329d46a763fce">INT_STTS_INT11_OFF</a>&#160;&#160;&#160;(1&lt;&lt;11)</td></tr>
<tr class="memdesc:a50c9679ce89f9458cb1329d46a763fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 11 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a50c9679ce89f9458cb1329d46a763fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30da6c554d94cb6c5cffbcb6898299d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30da6c554d94cb6c5cffbcb6898299d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad30da6c554d94cb6c5cffbcb6898299d">INT_STTS_INT10_OFF</a>&#160;&#160;&#160;(1&lt;&lt;10)</td></tr>
<tr class="memdesc:ad30da6c554d94cb6c5cffbcb6898299d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 10 in the global interrupt status register. <br /></td></tr>
<tr class="separator:ad30da6c554d94cb6c5cffbcb6898299d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5990b52f6033b0fd741a755d5412015e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5990b52f6033b0fd741a755d5412015e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5990b52f6033b0fd741a755d5412015e">INT_STTS_INT9_OFF</a>&#160;&#160;&#160;(1&lt;&lt;9)</td></tr>
<tr class="memdesc:a5990b52f6033b0fd741a755d5412015e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 9 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a5990b52f6033b0fd741a755d5412015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c068b0d74a444fe07f488500693046"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36c068b0d74a444fe07f488500693046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a36c068b0d74a444fe07f488500693046">INT_STTS_INT8_OFF</a>&#160;&#160;&#160;(1&lt;&lt;8)</td></tr>
<tr class="memdesc:a36c068b0d74a444fe07f488500693046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 8 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a36c068b0d74a444fe07f488500693046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a7ebfb8e0dbf282b654e3a7ada305"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a333a7ebfb8e0dbf282b654e3a7ada305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a333a7ebfb8e0dbf282b654e3a7ada305">INT_STTS_INT7_OFF</a>&#160;&#160;&#160;(1&lt;&lt;7)</td></tr>
<tr class="memdesc:a333a7ebfb8e0dbf282b654e3a7ada305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 7 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a333a7ebfb8e0dbf282b654e3a7ada305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31079eb95ed022a745c748ffd51e8d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac31079eb95ed022a745c748ffd51e8d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ac31079eb95ed022a745c748ffd51e8d1">INT_STTS_INT6_OFF</a>&#160;&#160;&#160;(1&lt;&lt;6)</td></tr>
<tr class="memdesc:ac31079eb95ed022a745c748ffd51e8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 6 in the global interrupt status register. <br /></td></tr>
<tr class="separator:ac31079eb95ed022a745c748ffd51e8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d884c9d0656fb5a0e32a3f4226c584"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56d884c9d0656fb5a0e32a3f4226c584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a56d884c9d0656fb5a0e32a3f4226c584">INT_STTS_INT5_OFF</a>&#160;&#160;&#160;(1&lt;&lt;5)</td></tr>
<tr class="memdesc:a56d884c9d0656fb5a0e32a3f4226c584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 5 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a56d884c9d0656fb5a0e32a3f4226c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d826eb326cb69f9f45b272ed15579e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84d826eb326cb69f9f45b272ed15579e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a84d826eb326cb69f9f45b272ed15579e">INT_STTS_INT4_OFF</a>&#160;&#160;&#160;(1&lt;&lt;4)</td></tr>
<tr class="memdesc:a84d826eb326cb69f9f45b272ed15579e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 4 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a84d826eb326cb69f9f45b272ed15579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8896b67af4a240deb9170a7f332473"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c8896b67af4a240deb9170a7f332473"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a9c8896b67af4a240deb9170a7f332473">INT_STTS_INT3_OFF</a>&#160;&#160;&#160;(1&lt;&lt;3)</td></tr>
<tr class="memdesc:a9c8896b67af4a240deb9170a7f332473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 3 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a9c8896b67af4a240deb9170a7f332473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20437612a3c6474a42528a3689836e25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20437612a3c6474a42528a3689836e25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a20437612a3c6474a42528a3689836e25">INT_STTS_INT2_OFF</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="memdesc:a20437612a3c6474a42528a3689836e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 2 in the global interrupt status register. <br /></td></tr>
<tr class="separator:a20437612a3c6474a42528a3689836e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82dbd0966fce295d4d83f6c9814215b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa82dbd0966fce295d4d83f6c9814215b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aa82dbd0966fce295d4d83f6c9814215b">INT_STTS_INT1_OFF</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:aa82dbd0966fce295d4d83f6c9814215b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 1 in the global interrupt status register. <br /></td></tr>
<tr class="separator:aa82dbd0966fce295d4d83f6c9814215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d27bfba54e453e93d449b20283c942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2d27bfba54e453e93d449b20283c942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad2d27bfba54e453e93d449b20283c942">INT_STTS_INT0_OFF</a>&#160;&#160;&#160;(1&lt;&lt;0)</td></tr>
<tr class="memdesc:ad2d27bfba54e453e93d449b20283c942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the interrupt status bit for channel 0 in the global interrupt status register. <br /></td></tr>
<tr class="separator:ad2d27bfba54e453e93d449b20283c942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13251a8154c9e61598790a463c743b64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13251a8154c9e61598790a463c743b64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a13251a8154c9e61598790a463c743b64">INT_STTS_EN15_OFF</a>&#160;&#160;&#160;(1&lt;&lt;15)</td></tr>
<tr class="memdesc:a13251a8154c9e61598790a463c743b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 15 in the global enable register. <br /></td></tr>
<tr class="separator:a13251a8154c9e61598790a463c743b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece0de03c02e06eaf0bfc1171473181b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aece0de03c02e06eaf0bfc1171473181b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aece0de03c02e06eaf0bfc1171473181b">INT_STTS_EN14_OFF</a>&#160;&#160;&#160;(1&lt;&lt;14)</td></tr>
<tr class="memdesc:aece0de03c02e06eaf0bfc1171473181b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 14 in the global enable register. <br /></td></tr>
<tr class="separator:aece0de03c02e06eaf0bfc1171473181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f611b4704245a6f12b8ca590f0a3db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14f611b4704245a6f12b8ca590f0a3db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a14f611b4704245a6f12b8ca590f0a3db">INT_STTS_EN13_OFF</a>&#160;&#160;&#160;(1&lt;&lt;13)</td></tr>
<tr class="memdesc:a14f611b4704245a6f12b8ca590f0a3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 13 in the global enable register. <br /></td></tr>
<tr class="separator:a14f611b4704245a6f12b8ca590f0a3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a61613f761558f59152f79e7ac9f50a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a61613f761558f59152f79e7ac9f50a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a3a61613f761558f59152f79e7ac9f50a">INT_STTS_EN12_OFF</a>&#160;&#160;&#160;(1&lt;&lt;12)</td></tr>
<tr class="memdesc:a3a61613f761558f59152f79e7ac9f50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 12 in the global enable register. <br /></td></tr>
<tr class="separator:a3a61613f761558f59152f79e7ac9f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9c38a649cc2553c4c0eb9553454856"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f9c38a649cc2553c4c0eb9553454856"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a8f9c38a649cc2553c4c0eb9553454856">INT_STTS_EN11_OFF</a>&#160;&#160;&#160;(1&lt;&lt;11)</td></tr>
<tr class="memdesc:a8f9c38a649cc2553c4c0eb9553454856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 11 in the global enable register. <br /></td></tr>
<tr class="separator:a8f9c38a649cc2553c4c0eb9553454856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b25744d5bb6108f81e85827d243c1d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b25744d5bb6108f81e85827d243c1d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5b25744d5bb6108f81e85827d243c1d1">INT_STTS_EN10_OFF</a>&#160;&#160;&#160;(1&lt;&lt;10)</td></tr>
<tr class="memdesc:a5b25744d5bb6108f81e85827d243c1d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 10 in the global enable register. <br /></td></tr>
<tr class="separator:a5b25744d5bb6108f81e85827d243c1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdb227e86127801618b288807997738"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cdb227e86127801618b288807997738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a7cdb227e86127801618b288807997738">INT_STTS_EN9_OFF</a>&#160;&#160;&#160;(1&lt;&lt;9)</td></tr>
<tr class="memdesc:a7cdb227e86127801618b288807997738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 9 in the global enable register. <br /></td></tr>
<tr class="separator:a7cdb227e86127801618b288807997738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c004ebfe56fa7dbd180f4635590a62e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c004ebfe56fa7dbd180f4635590a62e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4c004ebfe56fa7dbd180f4635590a62e">INT_STTS_EN8_OFF</a>&#160;&#160;&#160;(1&lt;&lt;8)</td></tr>
<tr class="memdesc:a4c004ebfe56fa7dbd180f4635590a62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 8 in the global enable register. <br /></td></tr>
<tr class="separator:a4c004ebfe56fa7dbd180f4635590a62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b10066442b8b9fa92371b886375816d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b10066442b8b9fa92371b886375816d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4b10066442b8b9fa92371b886375816d">INT_STTS_EN7_OFF</a>&#160;&#160;&#160;(1&lt;&lt;7)</td></tr>
<tr class="memdesc:a4b10066442b8b9fa92371b886375816d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 7 in the global enable register. <br /></td></tr>
<tr class="separator:a4b10066442b8b9fa92371b886375816d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6d80441a76b623dfede9dd99b18288"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e6d80441a76b623dfede9dd99b18288"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a3e6d80441a76b623dfede9dd99b18288">INT_STTS_EN6_OFF</a>&#160;&#160;&#160;(1&lt;&lt;6)</td></tr>
<tr class="memdesc:a3e6d80441a76b623dfede9dd99b18288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 6 in the global enable register. <br /></td></tr>
<tr class="separator:a3e6d80441a76b623dfede9dd99b18288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcc57ebccfa8f89a67365b3b84a6366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbcc57ebccfa8f89a67365b3b84a6366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#afbcc57ebccfa8f89a67365b3b84a6366">INT_STTS_EN5_OFF</a>&#160;&#160;&#160;(1&lt;&lt;5)</td></tr>
<tr class="memdesc:afbcc57ebccfa8f89a67365b3b84a6366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 5 in the global enable register. <br /></td></tr>
<tr class="separator:afbcc57ebccfa8f89a67365b3b84a6366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84aebc3015dba764cb76da16c2da019b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84aebc3015dba764cb76da16c2da019b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a84aebc3015dba764cb76da16c2da019b">INT_STTS_EN4_OFF</a>&#160;&#160;&#160;(1&lt;&lt;4)</td></tr>
<tr class="memdesc:a84aebc3015dba764cb76da16c2da019b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 4 in the global enable register. <br /></td></tr>
<tr class="separator:a84aebc3015dba764cb76da16c2da019b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8950f8ee6f0f7bd442e4536c533a26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb8950f8ee6f0f7bd442e4536c533a26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#abb8950f8ee6f0f7bd442e4536c533a26">INT_STTS_EN3_OFF</a>&#160;&#160;&#160;(1&lt;&lt;3)</td></tr>
<tr class="memdesc:abb8950f8ee6f0f7bd442e4536c533a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 3 in the global enable register. <br /></td></tr>
<tr class="separator:abb8950f8ee6f0f7bd442e4536c533a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb037df99097418cf70f1c73fb81af89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb037df99097418cf70f1c73fb81af89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aeb037df99097418cf70f1c73fb81af89">INT_STTS_EN2_OFF</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="memdesc:aeb037df99097418cf70f1c73fb81af89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 2 in the global enable register. <br /></td></tr>
<tr class="separator:aeb037df99097418cf70f1c73fb81af89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d217c787f188b44bdb238f138e3b14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9d217c787f188b44bdb238f138e3b14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ad9d217c787f188b44bdb238f138e3b14">INT_STTS_EN1_OFF</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="memdesc:ad9d217c787f188b44bdb238f138e3b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 1 in the global enable register. <br /></td></tr>
<tr class="separator:ad9d217c787f188b44bdb238f138e3b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33d329c3ce5475dd8349fe31e4aa262"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af33d329c3ce5475dd8349fe31e4aa262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#af33d329c3ce5475dd8349fe31e4aa262">INT_STTS_EN0_OFF</a>&#160;&#160;&#160;(1&lt;&lt;0)</td></tr>
<tr class="memdesc:af33d329c3ce5475dd8349fe31e4aa262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the enable bit for channel 0 in the global enable register. <br /></td></tr>
<tr class="separator:af33d329c3ce5475dd8349fe31e4aa262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4bc20d3b78d2e48a37df001d15339994"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bc20d3b78d2e48a37df001d15339994"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a4bc20d3b78d2e48a37df001d15339994">CNTRL_STTS_PANIC_PRIORITY_OFF</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="memdesc:a4bc20d3b78d2e48a37df001d15339994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of panicking AXI bus transactions. <br /></td></tr>
<tr class="separator:a4bc20d3b78d2e48a37df001d15339994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e4a21fc73c8acd7cda906fd0aa7679"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1e4a21fc73c8acd7cda906fd0aa7679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aa1e4a21fc73c8acd7cda906fd0aa7679">CNTRL_STTS_PANIC_PRIORITY_MASK</a>&#160;&#160;&#160;(0xf&lt;&lt;CNTRL_STTS_PANIC_PRIORITY_OFF)</td></tr>
<tr class="memdesc:aa1e4a21fc73c8acd7cda906fd0aa7679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of panicking AXI bus transactions. <br /></td></tr>
<tr class="separator:aa1e4a21fc73c8acd7cda906fd0aa7679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae8ef3f56a27a7b5923c4adafb60c0eb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8ef3f56a27a7b5923c4adafb60c0eb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ae8ef3f56a27a7b5923c4adafb60c0eb5">CNTRL_STTS_PRIORITY_OFF</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:ae8ef3f56a27a7b5923c4adafb60c0eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of normal AXI bus transactions. <br /></td></tr>
<tr class="separator:ae8ef3f56a27a7b5923c4adafb60c0eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b2155ca2ee19e8415ae50949712219"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64b2155ca2ee19e8415ae50949712219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a64b2155ca2ee19e8415ae50949712219">CNTRL_STTS_PRIORITY_MASK</a>&#160;&#160;&#160;(0xf&lt;&lt;CNTRL_STTS_PRIORITY_OFF)</td></tr>
<tr class="memdesc:a64b2155ca2ee19e8415ae50949712219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of normal AXI bus transactions. <br /></td></tr>
<tr class="separator:a64b2155ca2ee19e8415ae50949712219"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5e40ff2f8b9b1111acfc61d86b31ee7c">dma_init</a> ()</td></tr>
<tr class="memdesc:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the interface, to be called before any other function in this file.  <a href="#a5e40ff2f8b9b1111acfc61d86b31ee7c">More...</a><br /></td></tr>
<tr class="separator:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2835f3c06b0717fd366dacfaca1a48"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aee2835f3c06b0717fd366dacfaca1a48">dma_isInit</a> ()</td></tr>
<tr class="memdesc:aee2835f3c06b0717fd366dacfaca1a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Says if dma_init has been called with success.  <a href="#aee2835f3c06b0717fd366dacfaca1a48">More...</a><br /></td></tr>
<tr class="separator:aee2835f3c06b0717fd366dacfaca1a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a33c5a4a66cf83bf5f5b305ae3476d4b4">dma_printRegisters</a> (int channel)</td></tr>
<tr class="memdesc:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: prints the registers' contents to standard output.  <a href="#a33c5a4a66cf83bf5f5b305ae3476d4b4">More...</a><br /></td></tr>
<tr class="separator:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0e121d9637a51f252405e3345a7d0f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a6a0e121d9637a51f252405e3345a7d0f">dma_printRegistersDense</a> (int channel)</td></tr>
<tr class="memdesc:a6a0e121d9637a51f252405e3345a7d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: prints the registers' contents to standard output, in a single line.  <a href="#a6a0e121d9637a51f252405e3345a7d0f">More...</a><br /></td></tr>
<tr class="separator:a6a0e121d9637a51f252405e3345a7d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21db7b8aa818aa5e8428c04dface8022"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a21db7b8aa818aa5e8428c04dface8022">dma_dumpRegisters</a> (int channel, char *s)</td></tr>
<tr class="memdesc:a21db7b8aa818aa5e8428c04dface8022"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the register's contents on the provided string.  <a href="#a21db7b8aa818aa5e8428c04dface8022">More...</a><br /></td></tr>
<tr class="separator:a21db7b8aa818aa5e8428c04dface8022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a536976a0a0d27e74f82ea4a0ffa4aefe">dma_dumpRegistersDense</a> (int channel, char *s)</td></tr>
<tr class="memdesc:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the register's contents on the provided string, in a single line.  <a href="#a536976a0a0d27e74f82ea4a0ffa4aefe">More...</a><br /></td></tr>
<tr class="separator:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5af8ea4dd912774926dcb29b7cfd9e26">dma_printControlBlock</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb)</td></tr>
<tr class="memdesc:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: prints the control block's contents on standard output.  <a href="#a5af8ea4dd912774926dcb29b7cfd9e26">More...</a><br /></td></tr>
<tr class="separator:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a03b81015d5ffc8cb5c9e702f61d2db3c">dma_controlBlockToString</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb, char *s)</td></tr>
<tr class="memdesc:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the control block's contents on a string.  <a href="#a03b81015d5ffc8cb5c9e702f61d2db3c">More...</a><br /></td></tr>
<tr class="separator:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cee0477bf4935eadad1c5ba36475f41"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a5cee0477bf4935eadad1c5ba36475f41">dma_channelResetInitDefault</a> (int channel)</td></tr>
<tr class="memdesc:a5cee0477bf4935eadad1c5ba36475f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the channel and sets it to default values.  <a href="#a5cee0477bf4935eadad1c5ba36475f41">More...</a><br /></td></tr>
<tr class="separator:a5cee0477bf4935eadad1c5ba36475f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd661617f231c59c9da83284a760a84"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#addd661617f231c59c9da83284a760a84">dma_setChannelGlobalEnable</a> (int channel, int value)</td></tr>
<tr class="memdesc:addd661617f231c59c9da83284a760a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the global enable status for the specified channel.  <a href="#addd661617f231c59c9da83284a760a84">More...</a><br /></td></tr>
<tr class="separator:addd661617f231c59c9da83284a760a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17b046f2c6154dc710c7ca884f18390"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#af17b046f2c6154dc710c7ca884f18390">dma_setChannelActive</a> (int channel, int value)</td></tr>
<tr class="memdesc:af17b046f2c6154dc710c7ca884f18390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the channel active bit, this is automatically cleared at the end of each control block chain.  <a href="#af17b046f2c6154dc710c7ca884f18390">More...</a><br /></td></tr>
<tr class="separator:af17b046f2c6154dc710c7ca884f18390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#ac2bbbcf16e07b5c6be88ce19b3661137">dma_isChannelActive</a> (int channel)</td></tr>
<tr class="memdesc:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the channel active bit, this is automatically cleared at the end of each control block chain.  <a href="#ac2bbbcf16e07b5c6be88ce19b3661137">More...</a><br /></td></tr>
<tr class="separator:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884a9077e708438f1da665e7488dbafa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a884a9077e708438f1da665e7488dbafa">dma_setControlBlockAddr</a> (int channel, uint32_t controlBlockAddrPhys)</td></tr>
<tr class="memdesc:a884a9077e708438f1da665e7488dbafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the address of the control block to be loaded in the dma engine, to start the transfer you then have to set the active bit.  <a href="#a884a9077e708438f1da665e7488dbafa">More...</a><br /></td></tr>
<tr class="separator:a884a9077e708438f1da665e7488dbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17262ae6a0c487efb3098e8474a7f4c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a17262ae6a0c487efb3098e8474a7f4c1">dma_writeControlBlock</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb, uintptr_t srcAddrPhys, uintptr_t dstAddrPhys, size_t transferLength, uintptr_t nextControlBlockPhys, uint32_t transferInfo, uint32_t _2DStrideModeInfo, size_t _2DStrideTransferLenX, size_t _2DStrideTransferLenY)</td></tr>
<tr class="separator:a17262ae6a0c487efb3098e8474a7f4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0c9927ac499b9225c81299d82ebf1f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#a3c0c9927ac499b9225c81299d82ebf1f">dma_allocControlBlockPhys</a> (uintptr_t srcAddrPhys, uintptr_t dstAddrPhys, size_t transferLength, uintptr_t nextControlBlockPhys, uint32_t transferInfo, uint32_t _2DStrideModeInfo, size_t _2DStrideTransferLenX, size_t _2DStrideTransferLenY, <a class="el" href="cacheCoherentMemoryProvider_8h.html#a05057d32e6fd59ce23d78f2f88d68da2">Ccmb_desc</a> *area)</td></tr>
<tr class="memdesc:a3c0c9927ac499b9225c81299d82ebf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds a control block with the specified characteristics.  <a href="#a3c0c9927ac499b9225c81299d82ebf1f">More...</a><br /></td></tr>
<tr class="separator:a3c0c9927ac499b9225c81299d82ebf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff570d7c7de37c911c20377448786e03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8c.html#aff570d7c7de37c911c20377448786e03">dma_getUsableChannels</a> ()</td></tr>
<tr class="memdesc:aff570d7c7de37c911c20377448786e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit mask indicating the usable channels with 1.  <a href="#aff570d7c7de37c911c20377448786e03">More...</a><br /></td></tr>
<tr class="separator:aff570d7c7de37c911c20377448786e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface to the dma peripheral. </p>
<p>If you haven't already, see <a class="el" href="dma_8h.html" title="Interface to the dma peripheral. ">dma.h</a> See documentation at "BCM2835 ARM peripherals" page 38 </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a3c0c9927ac499b9225c81299d82ebf1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_allocControlBlockPhys </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>srcAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>dstAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>transferLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>nextControlBlockPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>_2DStrideModeInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenY</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cacheCoherentMemoryProvider_8h.html#a05057d32e6fd59ce23d78f2f88d68da2">Ccmb_desc</a> *&#160;</td>
          <td class="paramname"><em>area</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Builds a control block with the specified characteristics. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">srcAddrPhys</td><td>Source adddress </td></tr>
    <tr><td class="paramname">dstAddrPhys</td><td>Destination address </td></tr>
    <tr><td class="paramname">transferLength</td><td>Number of bytes to copy </td></tr>
    <tr><td class="paramname">nextControlBlockPhys</td><td>The next control block to process </td></tr>
    <tr><td class="paramname">transferInfo</td><td>Use the TI_* macros </td></tr>
    <tr><td class="paramname">_2DStrideModeInfo</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenX</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenY</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">area</td><td>The cacheCoherentMemoryProvider descriptor will be returned here, you'll have to free it using ccmp_free(area). You can get the bus and virtual address of the control block from here</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a5cee0477bf4935eadad1c5ba36475f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_channelResetInitDefault </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the channel and sets it to default values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a03b81015d5ffc8cb5c9e702f61d2db3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_controlBlockToString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the control block's contents on a string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The control block </td></tr>
    <tr><td class="paramname">s</td><td>The control block's will be written on this string (300 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a21db7b8aa818aa5e8428c04dface8022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_dumpRegisters </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the register's contents on the provided string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">s</td><td>The registers' contents will be written on this string (550 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a536976a0a0d27e74f82ea4a0ffa4aefe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_dumpRegistersDense </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the register's contents on the provided string, in a single line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">s</td><td>The registers' contents will be written on this string (550 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aff570d7c7de37c911c20377448786e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dma_getUsableChannels </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bit mask indicating the usable channels with 1. </p>
<dl class="section return"><dt>Returns</dt><dd>the bit mask, 0xf0000000 in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a5e40ff2f8b9b1111acfc61d86b31ee7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the interface, to be called before any other function in this file. </p>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="ac2bbbcf16e07b5c6be88ce19b3661137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_isChannelActive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the channel active bit, this is automatically cleared at the end of each control block chain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="aee2835f3c06b0717fd366dacfaca1a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_isInit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Says if dma_init has been called with success. </p>
<dl class="section return"><dt>Returns</dt><dd>true if dma_init has been called with success </dd></dl>

</div>
</div>
<a class="anchor" id="a5af8ea4dd912774926dcb29b7cfd9e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_printControlBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: prints the control block's contents on standard output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The control block </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a33c5a4a66cf83bf5f5b305ae3476d4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_printRegisters </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: prints the registers' contents to standard output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a6a0e121d9637a51f252405e3345a7d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_printRegistersDense </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: prints the registers' contents to standard output, in a single line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="af17b046f2c6154dc710c7ca884f18390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setChannelActive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the channel active bit, this is automatically cleared at the end of each control block chain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The affected channel </td></tr>
    <tr><td class="paramname">value</td><td>0=disabled; anything else= enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="addd661617f231c59c9da83284a760a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setChannelGlobalEnable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the global enable status for the specified channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The affected channel </td></tr>
    <tr><td class="paramname">value</td><td>0=disabled; anything else= enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a884a9077e708438f1da665e7488dbafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setControlBlockAddr </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>controlBlockAddrPhys</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the address of the control block to be loaded in the dma engine, to start the transfer you then have to set the active bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">controlBlockAddrPhys</td><td>The physical address of the control block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a17262ae6a0c487efb3098e8474a7f4c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_writeControlBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>srcAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>dstAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>transferLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>nextControlBlockPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>_2DStrideModeInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenY</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes the provided values to the provided control block</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The contorl block (virtual) address </td></tr>
    <tr><td class="paramname">srcAddrPhys</td><td>Source adddress </td></tr>
    <tr><td class="paramname">dstAddrPhys</td><td>Destination address </td></tr>
    <tr><td class="paramname">transferLength</td><td>Number of bytes to copy </td></tr>
    <tr><td class="paramname">nextControlBlockPhys</td><td>The next control block to process </td></tr>
    <tr><td class="paramname">transferInfo</td><td>Use the TI_* macros </td></tr>
    <tr><td class="paramname">_2DStrideModeInfo</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenX</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenY</td><td>See bcm2835 datasheet</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Negative in case of error </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
