<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='117' type='356'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='115'>/// VECINSERT - The PPC vector insert instruction
    ///</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64030' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64030' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1499' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9022' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9025' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9131' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9136' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9331' u='r' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9335' u='r' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10061' u='r' c='_ZNK4llvm17PPCTargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
