#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 19 01:26:52 2024
# Process ID: 3424
# Current directory: C:/Users/12554/Desktop/test7/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33996 C:\Users\12554\Desktop\test7\DAQ_Z30\DAQ_Z30.xpr
# Log file: C:/Users/12554/Desktop/test7/DAQ_Z30/vivado.log
# Journal file: C:/Users/12554/Desktop/test7/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/test7/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1034.219 ; gain = 270.328
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 20
[Thu Dec 19 01:27:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Dec 19 01:35:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/runme.log
file copy -force C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.sysdef C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.sdk/DAQ_Z30_Top.hdf

launch_sdk -workspace C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.sdk -hwspec C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.sdk/DAQ_Z30_Top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.sdk -hwspec C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.sdk/DAQ_Z30_Top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249859315
set_property PROGRAM.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.bit} [get_hw_devices xc7z030_1]
set_property PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
set_property FULL_PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
current_hw_device [get_hw_devices xc7z030_1]
refresh_hw_device [lindex [get_hw_devices xc7z030_1] 0]
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7z030 (JTAG device index = 1) and the probes file(s) C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx.
 The hw_probe  in the probes file has port index 14. This port does not exist in the ILA core at location (uuid_BE177176557E59FEACE2FE04795A2B22).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249859315
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249859315
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z030 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
set_property FULL_PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
set_property PROGRAM.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.bit} [get_hw_devices xc7z030_1]
program_hw_devices [get_hw_devices xc7z030_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.465 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z030_1] 0]
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Data_FIFO_Rst_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/CNTtest_0_OUT_STOP -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 01:59:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-19 01:59:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/CNTtest_0_OUT_STOP -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/Data_FIFO_Rst_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 01:59:27
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-19 01:59:51
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
open_bd_design {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:MJ_OBUFGDS:1.0 - MJ_OBUFGDS_0
Adding cell -- xilinx.com:user:MJ_IBUFG_DS:1.0 - MJ_IBUFG_DS_0
Adding cell -- xilinx.com:user:ADS4249_Decode:1.0 - ADS4249_Decode_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_3
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:MJ_inputclk_ds_gbuf:1.0 - MJ_inputclk_ds_gbuf_0
Adding cell -- xilinx.com:user:mj_not:1.0 - mj_not_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_2
Adding cell -- xilinx.com:user:CNTtest:1.0 - CNTtest_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding cell -- xilinx.com:user:count_ip:1.0 - count_ip_0
Adding cell -- xilinx.com:user:MaxdataTrans_ip:1.0 - MaxdataTrans_ip_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_2/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_P(clk) and /MJ_IBUFG_DS_0/in_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_N(clk) and /MJ_IBUFG_DS_0/in_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_2/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_3/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_1/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_0/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /ila_0/probe6(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mj_not_0/out1(undef) and /clk_wiz_1/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out2(clk) and /MJ_inputclk_ds_gbuf_0/delay_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_inputclk_ds_gbuf_0/clkout_gbuf(undef) and /clk_wiz_1/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /ADS4249_Decode_0/clkinp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out1(clk) and /MJ_OBUFGDS_0/sig_in(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd>
set_property PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
set_property FULL_PROBES.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.ltx} [get_hw_devices xc7z030_1]
set_property PROGRAM.FILE {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/impl_1/DAQ_Z30_Top.bit} [get_hw_devices xc7z030_1]
program_hw_devices [get_hw_devices xc7z030_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1957.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z030_1] 0]
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z030 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Data_FIFO_Rst_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/CNTtest_0_OUT_START -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 02:02:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-19 02:02:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/CNTtest_0_OUT_START -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/CNTtest_0_OUT_STOP -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 02:03:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-19 02:03:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/Data_FIFO_Rst_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 02:04:03
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-19 02:04:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/Data_FIFO_Rst_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-19 02:04:27
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z030_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-19 02:04:36
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
save_wave_config {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 02:07:13 2024...
