

================================================================
== Vitis HLS Report for 'conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Fri Mar  1 05:39:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  63.327 ns|  63.327 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |       17|       17|         4|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1422|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       15|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      586|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      586|     1559|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_5ns_21_1_1_U14  |mul_16s_5ns_21_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_5s_21_1_1_U12   |mul_16s_5s_21_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_6ns_21_1_1_U13  |mul_16s_6ns_21_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  15|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln384_fu_1863_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln391_fu_2242_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln813_125_fu_2838_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_126_fu_2844_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_127_fu_2850_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_128_fu_2224_p2          |         +|   0|  0|  16|          16|          12|
    |add_ln813_129_fu_2230_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_130_fu_2856_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_132_fu_2867_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_133_fu_2872_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_134_fu_2878_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_135_fu_2884_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_136_fu_2890_p2          |         +|   0|  0|  21|          14|          14|
    |add_ln813_137_fu_2900_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_139_fu_2912_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_140_fu_2918_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_141_fu_2924_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_142_fu_2236_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_143_fu_2929_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_145_fu_2940_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_146_fu_2946_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_147_fu_2951_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_148_fu_2957_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln813_149_fu_2967_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln813_150_fu_2977_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_fu_2832_p2              |         +|   0|  0|  23|          16|          16|
    |i_iw_8_fu_1847_p2                 |         +|   0|  0|  12|           4|           1|
    |r_V_174_fu_2402_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_181_fu_2494_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_182_fu_2109_p2                |         +|   0|  0|  26|          19|          19|
    |r_V_185_fu_2577_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_192_fu_2725_p2                |         +|   0|  0|  27|          20|          20|
    |res_out_V_2_fu_2934_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_3_fu_2983_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_4_fu_2906_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_fu_2861_p2              |         +|   0|  0|  16|          16|          16|
    |r_V_169_fu_2324_p2                |         -|   0|  0|  27|          20|          20|
    |r_V_170_fu_2356_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_171_fu_1975_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_172_fu_2386_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_173_fu_2003_p2                |         -|   0|  0|  27|           1|          20|
    |r_V_175_fu_2425_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_177_fu_2063_p2                |         -|   0|  0|  27|          20|          20|
    |r_V_179_fu_2451_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_180_fu_2478_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_183_fu_2523_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_184_fu_2561_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_186_fu_2141_p2                |         -|   0|  0|  26|          19|          19|
    |r_V_187_fu_2603_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_188_fu_2169_p2                |         -|   0|  0|  25|           1|          18|
    |r_V_189_fu_2644_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_190_fu_2198_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_191_fu_2698_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_193_fu_2752_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_194_fu_2803_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_fu_2284_p2                    |         -|   0|  0|  28|           1|          21|
    |and_ln360_fu_1962_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_196                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_235                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_1841_p2              |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln360_1_fu_1857_p2           |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln360_fu_1956_p2             |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln384_fu_1869_p2             |      icmp|   0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln391_fu_2248_p3           |    select|   0|  0|  32|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1422|         938|         980|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_153_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_149  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_iw_7                  |   9|          2|    4|          8|
    |i_iw_fu_132                              |   9|          2|    4|          8|
    |layer25_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX_3                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|  109|        218|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_V_1_reg_3039                                                                  |  16|   0|   16|          0|
    |a_V_2_reg_3046                                                                  |  16|   0|   16|          0|
    |a_V_3_reg_3051                                                                  |  16|   0|   16|          0|
    |a_V_4_reg_3058                                                                  |  16|   0|   16|          0|
    |a_V_5_reg_3066                                                                  |  16|   0|   16|          0|
    |a_V_6_reg_3074                                                                  |  16|   0|   16|          0|
    |a_V_7_reg_3030                                                                  |  16|   0|   16|          0|
    |add_ln813_129_reg_3116                                                          |  16|   0|   16|          0|
    |add_ln813_142_reg_3121                                                          |  16|   0|   16|          0|
    |and_ln360_reg_3082                                                              |   1|   0|    1|          0|
    |and_ln360_reg_3082_pp0_iter2_reg                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                       |   1|   0|    1|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_149                                         |  32|   0|   32|          0|
    |i_iw_fu_132                                                                     |   4|   0|    4|          0|
    |icmp_ln21_reg_3017                                                              |   1|   0|    1|          0|
    |icmp_ln360_1_reg_3021                                                           |   1|   0|    1|          0|
    |icmp_ln384_reg_3026                                                             |   1|   0|    1|          0|
    |pX_3                                                                            |  32|   0|   32|          0|
    |res_out_V_2_reg_3148                                                            |  16|   0|   16|          0|
    |res_out_V_3_reg_3153                                                            |  16|   0|   16|          0|
    |res_out_V_4_reg_3143                                                            |  16|   0|   16|          0|
    |res_out_V_reg_3126                                                              |  16|   0|   16|          0|
    |sX_3                                                                            |  32|   0|   32|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |trunc_ln818_109_reg_3086                                                        |  16|   0|   16|          0|
    |trunc_ln818_111_reg_3091                                                        |  16|   0|   16|          0|
    |trunc_ln818_115_reg_3096                                                        |  14|   0|   14|          0|
    |trunc_ln818_119_reg_3101                                                        |  14|   0|   14|          0|
    |trunc_ln818_121_reg_3106                                                        |  13|   0|   13|          0|
    |trunc_ln818_126_reg_3111                                                        |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data    |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6  |  16|   0|   16|          0|
    |icmp_ln21_reg_3017                                                              |  64|  32|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 586|  32|  523|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|layer25_out_dout            |   in|   16|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_num_data_valid  |   in|    5|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_fifo_cap        |   in|    5|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_empty_n         |   in|    1|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_read            |  out|    1|     ap_fifo|                                                             layer25_out|       pointer|
|layer2_out_din              |  out|  256|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|    4|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|    4|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n           |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

