Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 12 23:42:48 2019
| Host         : LAPTOP-BJA1B3DR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FFT_system_wrapper_timing_summary_routed.rpt -pb FFT_system_wrapper_timing_summary_routed.pb -rpx FFT_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FFT_system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.644      -13.590                     15                 2588        0.025        0.000                      0                 2588        4.020        0.000                       0                  1074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.644      -13.590                     15                 2588        0.025        0.000                      0                 2588        4.020        0.000                       0                  1074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -1.644ns,  Total Violation      -13.590ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.556ns  (logic 4.136ns (35.790%)  route 7.420ns (64.210%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.067 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/O[1]
                         net (fo=32, routed)          0.735     5.802    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_5[1]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.303     6.105 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1_i_7/O
                         net (fo=4, routed)           0.709     6.815    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi_reg[7]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__25_carry__0_i_1/O
                         net (fo=9, routed)           0.531     7.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.594 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.594    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[0]_0[0]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.126 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1/CO[3]
                         net (fo=5, routed)           1.075     9.201    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/CO[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.325 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__53_carry__1_i_3/O
                         net (fo=1, routed)           0.474     9.799    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[0]_0[1]
    SLICE_X40Y82         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.395 f  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__53_carry__1/O[3]
                         net (fo=8, routed)           1.009    11.404    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p3[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.335    11.739 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_1__0/O
                         net (fo=2, routed)           0.625    12.365    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_1__0_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I0_O)        0.327    12.692 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_5__0_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.940 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0/O[3]
                         net (fo=1, routed)           0.471    13.411    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_n_4
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.306    13.717 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[7]_i_2/O
                         net (fo=1, routed)           0.641    14.358    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[7]_i_2_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.482 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[7]_i_1/O
                         net (fo=1, routed)           0.000    14.482    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34_n_49
    SLICE_X36Y84         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.473    12.652    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X36Y84         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[7]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.077    12.838    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[7]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.554ns  (logic 4.504ns (38.984%)  route 7.050ns (61.016%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.067 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/O[1]
                         net (fo=32, routed)          0.735     5.802    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_5[1]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.303     6.105 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1_i_7/O
                         net (fo=4, routed)           0.709     6.815    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi_reg[7]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__25_carry__0_i_1/O
                         net (fo=9, routed)           0.531     7.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.594 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.594    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[0]_0[0]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.126 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1/CO[3]
                         net (fo=5, routed)           1.075     9.201    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/CO[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.325 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__53_carry__1_i_3/O
                         net (fo=1, routed)           0.474     9.799    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[0]_0[1]
    SLICE_X40Y82         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.395 f  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__53_carry__1/O[3]
                         net (fo=8, routed)           1.009    11.404    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p3[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.335    11.739 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_1__0/O
                         net (fo=2, routed)           0.625    12.365    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_1__0_n_0
    SLICE_X40Y85         LUT4 (Prop_lut4_I0_O)        0.327    12.692 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_i_5__0_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.093 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.093    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.315 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__1/O[0]
                         net (fo=1, routed)           0.317    13.632    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg2_reg[7]_1[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I4_O)        0.299    13.931 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/yi[8]_i_2/O
                         net (fo=1, routed)           0.425    14.356    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/yi[8]_i_2_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.480 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/yi[8]_i_1/O
                         net (fo=1, routed)           0.000    14.480    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32_n_102
    SLICE_X38Y87         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.475    12.654    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X38Y87         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[8]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.079    12.842    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[8]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 4.569ns (40.372%)  route 6.748ns (59.628%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.067 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/O[1]
                         net (fo=32, routed)          0.735     5.802    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_5[1]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.303     6.105 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1_i_7/O
                         net (fo=4, routed)           0.709     6.815    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi_reg[7]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__25_carry__0_i_1/O
                         net (fo=9, routed)           0.531     7.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[0]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.594 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.594    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[0]_0[0]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.126 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1/CO[3]
                         net (fo=5, routed)           1.075     9.201    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/CO[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.325 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__53_carry__1_i_3/O
                         net (fo=1, routed)           0.474     9.799    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[0]_0[1]
    SLICE_X40Y82         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.395 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__53_carry__1/O[3]
                         net (fo=8, routed)           0.772    11.167    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p3[14]
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.335    11.502 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_1__7/O
                         net (fo=2, routed)           0.598    12.100    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_1__7_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.331    12.431 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    12.431    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_5__7_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.807 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.807    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.026 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__1/O[0]
                         net (fo=1, routed)           0.705    13.731    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/data7[8]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.295    14.026 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[8]_i_3/O
                         net (fo=1, routed)           0.000    14.026    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[8]_i_3_n_0
    SLICE_X45Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    14.243 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.243    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34_n_43
    SLICE_X45Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.473    12.652    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X45Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[8]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.064    12.791    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.093ns  (logic 5.037ns (45.408%)  route 6.056ns (54.592%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.390 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.612 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__1/O[0]
                         net (fo=6, routed)           0.857     6.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7][0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.299     6.769 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__22_carry__1_i_1/O
                         net (fo=17, routed)          0.857     7.626    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_2
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.750 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     7.750    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_1[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.297 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2_carry__1/O[2]
                         net (fo=5, routed)           0.476     8.772    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg7_reg[0]_4[2]
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.302     9.074 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__1_i_9/O
                         net (fo=1, routed)           0.465     9.539    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__1_i_9_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.663    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_7[1]
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.303 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__1/O[3]
                         net (fo=4, routed)           0.871    11.174    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p_0_in2_in[6]
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.335    11.509 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_1__6/O
                         net (fo=2, routed)           0.648    12.158    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_1__6_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I0_O)        0.327    12.485 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000    12.485    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_5__6_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.733 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0/O[3]
                         net (fo=1, routed)           0.733    13.466    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/data5[7]
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.306    13.772 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[7]_i_3/O
                         net (fo=1, routed)           0.000    13.772    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/slv_reg8_reg[1]
    SLICE_X42Y85         MUXF7 (Prop_muxf7_I1_O)      0.247    14.019 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/yr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.019    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21_n_18
    SLICE_X42Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[7]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.113    12.841    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 5.179ns (47.408%)  route 5.745ns (52.592%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.390 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.612 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__1/O[0]
                         net (fo=6, routed)           0.857     6.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7][0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.299     6.769 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__22_carry__1_i_1/O
                         net (fo=17, routed)          0.607     7.376    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_2
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.500 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.500    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_9[3]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.876 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3_carry__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.199 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3_carry__1/O[1]
                         net (fo=4, routed)           0.486     8.684    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg7_reg[0]_2[1]
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.306     8.990 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__53_carry__0_i_1/O
                         net (fo=2, routed)           0.612     9.602    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_7[2]
    SLICE_X36Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__53_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.726    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[0]_3[1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.102 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3__53_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.102    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3__53_carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.321 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p3__53_carry__1/O[0]
                         net (fo=4, routed)           0.426    10.748    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/yi_reg[7]_3[2]
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.287    11.035 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x0i__0_carry__0_i_3/O
                         net (fo=2, routed)           0.806    11.841    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x0i__0_carry__0_i_3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.328    12.169 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x0i__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.169    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x0i__0_carry__0_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.747 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x0i__0_carry__0/O[2]
                         net (fo=1, routed)           0.803    13.549    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg2_reg[0][0]
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.301    13.850 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[6]_i_1/O
                         net (fo=1, routed)           0.000    13.850    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34_n_50
    SLICE_X41Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X41Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[6]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    12.759    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[6]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 5.043ns (46.087%)  route 5.899ns (53.913%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.390 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.612 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__1/O[0]
                         net (fo=6, routed)           0.857     6.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7][0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.299     6.769 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__22_carry__1_i_1/O
                         net (fo=17, routed)          0.857     7.626    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_2
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.750 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     7.750    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_1[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.174 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2_carry__1/O[1]
                         net (fo=3, routed)           0.467     8.640    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg7_reg[0]_4[1]
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.303     8.943 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__0_i_2/O
                         net (fo=1, routed)           0.338     9.282    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_5[1]
    SLICE_X43Y79         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.720 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__0/O[3]
                         net (fo=4, routed)           0.881    10.600    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p_0_in2_in[2]
    SLICE_X44Y81         LUT3 (Prop_lut3_I1_O)        0.335    10.935 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_1__6/O
                         net (fo=2, routed)           0.648    11.584    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_1__6_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.327    11.911 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_5/O
                         net (fo=1, routed)           0.000    11.911    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_5_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.312 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry/CO[3]
                         net (fo=1, routed)           0.000    12.312    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.646 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0/O[1]
                         net (fo=1, routed)           0.702    13.348    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/data5[5]
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.303    13.651 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[5]_i_3/O
                         net (fo=1, routed)           0.000    13.651    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/slv_reg8_reg[1]_1
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    13.868 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/yr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.868    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21_n_20
    SLICE_X43Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X43Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.064    12.792    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 5.329ns (49.177%)  route 5.507ns (50.823%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.390 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.612 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__1/O[0]
                         net (fo=6, routed)           0.857     6.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7][0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.299     6.769 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__22_carry__1_i_1/O
                         net (fo=17, routed)          0.857     7.626    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_2
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.750 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     7.750    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_1[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.174 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2_carry__1/O[1]
                         net (fo=3, routed)           0.470     8.643    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg7_reg[0]_4[1]
    SLICE_X45Y79         LUT3 (Prop_lut3_I0_O)        0.303     8.946 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__0_i_1/O
                         net (fo=2, routed)           0.314     9.261    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yr_reg[0]_6[2]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.385 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.385    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg7_reg[0]_2[2]
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.786 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.786    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__0_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__1/O[1]
                         net (fo=4, routed)           0.816    10.936    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p_0_in2_in[4]
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.329    11.265 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_3__6/O
                         net (fo=2, routed)           0.448    11.713    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_3__6_n_0
    SLICE_X44Y82         LUT4 (Prop_lut4_I3_O)        0.326    12.039 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.039    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0_i_7_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.619 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0/O[2]
                         net (fo=1, routed)           0.597    13.215    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/data5[6]
    SLICE_X43Y85         LUT6 (Prop_lut6_I3_O)        0.302    13.517 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[6]_i_3/O
                         net (fo=1, routed)           0.000    13.517    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/slv_reg8_reg[1]_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.245    13.762 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/yr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.762    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21_n_19
    SLICE_X43Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X43Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[6]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.064    12.792    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 4.925ns (45.586%)  route 5.879ns (54.414%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.390 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.612 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__1/O[0]
                         net (fo=6, routed)           0.857     6.470    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7][0]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.299     6.769 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p3__22_carry__1_i_1/O
                         net (fo=17, routed)          0.857     7.626    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[7]_2
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.124     7.750 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     7.750    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_1[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.174 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2_carry__1/O[1]
                         net (fo=3, routed)           0.467     8.640    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg7_reg[0]_4[1]
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.303     8.943 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__47_carry__0_i_2/O
                         net (fo=1, routed)           0.338     9.282    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/slv_reg3_reg[7]_5[1]
    SLICE_X43Y79         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.720 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p2__47_carry__0/O[3]
                         net (fo=4, routed)           0.881    10.600    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/p_0_in2_in[2]
    SLICE_X44Y81         LUT3 (Prop_lut3_I1_O)        0.335    10.935 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_1__6/O
                         net (fo=2, routed)           0.648    11.584    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_1__6_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I3_O)        0.327    11.911 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_5/O
                         net (fo=1, routed)           0.000    11.911    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_i_5_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.312 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry/CO[3]
                         net (fo=1, routed)           0.000    12.312    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.535 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s32/x1r_carry__0/O[0]
                         net (fo=1, routed)           0.682    13.217    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/data5[4]
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.299    13.516 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yr[4]_i_3/O
                         net (fo=1, routed)           0.000    13.516    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/slv_reg8_reg[1]_2
    SLICE_X42Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    13.730 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21/yr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.730    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s21_n_21
    SLICE_X42Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.113    12.841    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 5.230ns (48.774%)  route 5.493ns (51.226%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.480 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/O[3]
                         net (fo=14, routed)          1.026     6.506    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yr_reg[0][3]
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.306     6.812 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__0_i_9__0/O
                         net (fo=8, routed)           0.451     7.263    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[8]_2[1]
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.387 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.387    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_0[3]
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.122 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1/O[1]
                         net (fo=3, routed)           0.442     8.564    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7]_1[1]
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.303     8.867 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__53_carry__0_i_2/O
                         net (fo=1, routed)           0.352     9.219    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.657 f  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__53_carry__0/O[3]
                         net (fo=8, routed)           0.999    10.656    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p3[10]
    SLICE_X40Y84         LUT3 (Prop_lut3_I1_O)        0.336    10.993 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_1__0/O
                         net (fo=2, routed)           0.648    11.641    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_1__0_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.327    11.968 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.968    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_4__0_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.369 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry/CO[3]
                         net (fo=1, routed)           0.000    12.369    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0/O[1]
                         net (fo=1, routed)           0.426    13.129    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_n_6
    SLICE_X39Y86         LUT5 (Prop_lut5_I0_O)        0.303    13.432 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[5]_i_3/O
                         net (fo=1, routed)           0.000    13.432    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13/slv_reg8_reg[1]_2
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    13.649 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13/yi_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.649    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13_n_65
    SLICE_X39Y86         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[5]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.064    12.826    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[5]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.630ns  (logic 5.112ns (48.090%)  route 5.518ns (51.910%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.632     2.926    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y75         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=8, routed)           0.856     4.300    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg7_reg[8][1]
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6/O
                         net (fo=1, routed)           0.292     4.716    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_6_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.840 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.840    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7][1]
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.480 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/x1r_carry__0/O[3]
                         net (fo=14, routed)          1.026     6.506    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yr_reg[0][3]
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.306     6.812 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__0_i_9__0/O
                         net (fo=8, routed)           0.451     7.263    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/yi_reg[8]_2[1]
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.387 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.387    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_0[3]
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.122 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2_carry__1/O[1]
                         net (fo=3, routed)           0.442     8.564    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/slv_reg3_reg[7]_1[1]
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.303     8.867 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s14/p2__53_carry__0_i_2/O
                         net (fo=1, routed)           0.352     9.219    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/slv_reg3_reg[7]_3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.657 f  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p2__53_carry__0/O[3]
                         net (fo=8, routed)           0.999    10.656    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/p3[10]
    SLICE_X40Y84         LUT3 (Prop_lut3_I1_O)        0.336    10.993 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_1__0/O
                         net (fo=2, routed)           0.648    11.641    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_1__0_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.327    11.968 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.968    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_i_4__0_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.369 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry/CO[3]
                         net (fo=1, routed)           0.000    12.369    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.592 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0/O[0]
                         net (fo=1, routed)           0.451    13.043    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/x1i_carry__0_n_7
    SLICE_X36Y85         LUT5 (Prop_lut5_I0_O)        0.299    13.342 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s34/yi[4]_i_3/O
                         net (fo=1, routed)           0.000    13.342    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13/slv_reg8_reg[1]_1
    SLICE_X36Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    13.556 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13/yi_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.556    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s13_n_66
    SLICE_X36Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.474    12.653    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[4]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.113    12.875    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/nolabel_line539/yi_reg[4]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.983%)  route 0.180ns (56.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.640     0.976    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y103        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.180     1.297    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.192    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.659     0.995    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.184     1.320    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.845     1.211    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.293%)  route 0.176ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.641     0.977    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.176     1.317    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.192    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (48.020%)  route 0.275ns (51.980%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.557     0.893    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=1, routed)           0.127     1.183    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/slv_reg1__0[17]
    SLICE_X41Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.228 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata[17]_i_5/O
                         net (fo=1, routed)           0.148     1.377    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata[17]_i_5_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.422    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X38Y100        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.911     1.277    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120     1.362    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.510%)  route 0.204ns (55.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.641     0.977    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.204     1.345    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y99         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.192    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.480%)  route 0.286ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.639     0.975    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.286     1.425    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X36Y96         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.824     1.190    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y96         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.659     0.995    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.099     1.235    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y100        SRL16E                                       r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.931     1.297    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.126    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.656     0.992    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    FFT_system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  FFT_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.885     1.251    FFT_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FFT_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    FFT_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.575     0.911    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.153    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y92         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.843     1.209    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.849%)  route 0.293ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.658     0.994    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y103        FDRE                                         r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.293     1.451    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.826     1.192    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FFT_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FFT_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y97    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y85    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y84    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    FFT_system_i/FFT_0/inst/FFT_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y97    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    FFT_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



