counter,value,description
----------,Begin Simulation Statistics ----------,
simSeconds,0.000072,Number of seconds simulated (Second)
simTicks,71724000,Number of ticks simulated (Tick)
finalTick,71724000,Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq,1000000000000,The number of ticks per simulated second ((Tick/Second))
hostSeconds,0.05,Real time elapsed on the host (Second)
hostTickRate,1434393936,The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory,2242540,Number of bytes of host memory used (Byte)
simInsts,18923,Number of instructions simulated (Count)
simOps,18931,Number of ops (including micro ops) simulated (Count)
hostInstRate,377260,Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate,377360,Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.cores.core.data,5603,number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total,5603,number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.cores.core.data,5603,number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total,5603,number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.cores.core.data,213,number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total,213,number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.cores.core.data,213,number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total,213,number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.cores.core.data,14963000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total,14963000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.cores.core.data,14963000,number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total,14963000,number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.cores.core.data,5816,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total,5816,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.cores.core.data,5816,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total,5816,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.cores.core.data,0.036623,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total,0.036623,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.cores.core.data,0.036623,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total,0.036623,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.cores.core.data,70248.826291,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total,70248.826291,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.cores.core.data,70248.826291,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total,70248.826291,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs,0,number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets,0,number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks,22,number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total,22,number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.cores.core.data,213,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total,213,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::cache_hierarchy.l1d-cache-0.prefetcher,50,number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.cores.core.data,213,number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total,263,number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.cores.core.data,14750000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total,14750000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,1528882,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.cores.core.data,14750000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total,16278882,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.cores.core.data,0.036623,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total,0.036623,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::cache_hierarchy.l1d-cache-0.prefetcher,inf,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.cores.core.data,0.036623,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total,0.045220,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.cores.core.data,69248.826291,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total,69248.826291,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,30577.640000,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.cores.core.data,69248.826291,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total,61896.889734,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements,32,number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l1d-cache-0.prefetcher,50,number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMisses::total,50,number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,1528882,number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMissLatency::total,1528882,number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l1d-cache-0.prefetcher,inf,mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.HardPFReq.mshrMissRate::total,inf,mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,30577.640000,average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.HardPFReq.avgMshrMissLatency::total,30577.640000,average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.hits::processor.cores.core.data,6,number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.hits::total,6,number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.misses::processor.cores.core.data,2,number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.misses::total,2,number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.missLatency::processor.cores.core.data,142000,number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.missLatency::total,142000,number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.accesses::processor.cores.core.data,8,number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.accesses::total,8,number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.missRate::processor.cores.core.data,0.250000,miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.missRate::total,0.250000,miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.avgMissLatency::processor.cores.core.data,71000,average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.avgMissLatency::total,71000,average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMisses::processor.cores.core.data,2,number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMisses::total,2,number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMissLatency::processor.cores.core.data,140000,number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMissLatency::total,140000,number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMissRate::processor.cores.core.data,0.250000,mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.mshrMissRate::total,0.250000,mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data,70000,average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.LoadLockedReq.avgMshrMissLatency::total,70000,average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.cores.core.data,3246,number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total,3246,number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.cores.core.data,117,number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total,117,number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.cores.core.data,8284000,number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total,8284000,number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.cores.core.data,3363,number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total,3363,number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.cores.core.data,0.034790,miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total,0.034790,miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.cores.core.data,70803.418803,average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total,70803.418803,average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.cores.core.data,117,number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total,117,number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.cores.core.data,8167000,number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total,8167000,number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.cores.core.data,0.034790,mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total,0.034790,mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.cores.core.data,69803.418803,average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total,69803.418803,average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.StoreCondReq.hits::processor.cores.core.data,8,number of StoreCondReq hits (Count)
board.cache_hierarchy.l1d-cache-0.StoreCondReq.hits::total,8,number of StoreCondReq hits (Count)
board.cache_hierarchy.l1d-cache-0.StoreCondReq.accesses::processor.cores.core.data,8,number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.StoreCondReq.accesses::total,8,number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.hits::processor.cores.core.data,18,number of SwapReq hits (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.hits::total,18,number of SwapReq hits (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.misses::processor.cores.core.data,1,number of SwapReq misses (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.misses::total,1,number of SwapReq misses (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.missLatency::processor.cores.core.data,64000,number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.SwapReq.missLatency::total,64000,number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.SwapReq.accesses::processor.cores.core.data,19,number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.accesses::total,19,number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.missRate::processor.cores.core.data,0.052632,miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.SwapReq.missRate::total,0.052632,miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.SwapReq.avgMissLatency::processor.cores.core.data,64000,average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.SwapReq.avgMissLatency::total,64000,average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMisses::processor.cores.core.data,1,number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMisses::total,1,number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMissLatency::processor.cores.core.data,63000,number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMissLatency::total,63000,number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMissRate::processor.cores.core.data,0.052632,mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.SwapReq.mshrMissRate::total,0.052632,mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.SwapReq.avgMshrMissLatency::processor.cores.core.data,63000,average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.SwapReq.avgMshrMissLatency::total,63000,average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.cores.core.data,2357,number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total,2357,number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.cores.core.data,96,number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total,96,number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.cores.core.data,6679000,number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total,6679000,number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.cores.core.data,2453,number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total,2453,number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.cores.core.data,0.039136,miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total,0.039136,miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.cores.core.data,69572.916667,average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total,69572.916667,average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.cores.core.data,96,number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total,96,number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.cores.core.data,6583000,number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total,6583000,number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.cores.core.data,0.039136,mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total,0.039136,mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.cores.core.data,68572.916667,average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total,68572.916667,average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.prefetcher.demandMshrMisses,213,demands not covered by prefetchs (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfIssued,164,number of hwpf issued (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfUnused,2,number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfUseful,45,number of useful prefetch (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfUsefulButMiss,0,number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.accuracy,0.274390,accuracy of the prefetcher (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.coverage,0.174419,coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfHitInCache,114,number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfHitInMSHR,0,number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfHitInWB,0,number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfLate,114,"number of late prefetches (hitting in cache, MSHR or WB) (Count)"
board.cache_hierarchy.l1d-cache-0.prefetcher.pfIdentified,164,number of prefetch candidates identified (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfBufferHit,0,number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfInCache,0,number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfRemovedDemand,0,number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfRemovedFull,0,number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfSpanPage,0,number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.pfUsefulSpanPage,0,number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1d-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse,173.790629,Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs,5901,Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs,266,Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs,22.184211,Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick,170000,The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::cache_hierarchy.l1d-cache-0.prefetcher,34.637708,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.cores.core.data,139.152920,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::cache_hierarchy.l1d-cache-0.prefetcher,0.135304,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.cores.core.data,0.543566,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total,0.678870,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1022,37,Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024,197,Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1022::1,37,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0,9,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1,188,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1022,0.144531,"Ratio of occupied blocks and all blocks, per task id (Ratio)"
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024,0.769531,"Ratio of occupied blocks and all blocks, per task id (Ratio)"
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses,47074,Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses,47074,Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.cores.core.inst,23093,number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total,23093,number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.cores.core.inst,23093,number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total,23093,number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.cores.core.inst,384,number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total,384,number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.cores.core.inst,384,number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total,384,number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.cores.core.inst,27317000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total,27317000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.cores.core.inst,27317000,number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total,27317000,number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.cores.core.inst,23477,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total,23477,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.cores.core.inst,23477,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total,23477,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.cores.core.inst,0.016356,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total,0.016356,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.cores.core.inst,0.016356,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total,0.016356,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.cores.core.inst,71138.020833,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total,71138.020833,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.cores.core.inst,71138.020833,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total,71138.020833,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs,0,number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets,0,number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.writebacks::writebacks,130,number of writebacks (Count)
board.cache_hierarchy.l1i-cache-0.writebacks::total,130,number of writebacks (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.cores.core.inst,384,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total,384,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.cores.core.inst,384,number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total,384,number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.cores.core.inst,26933000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total,26933000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.cores.core.inst,26933000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total,26933000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.cores.core.inst,0.016356,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total,0.016356,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.cores.core.inst,0.016356,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total,0.016356,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.cores.core.inst,70138.020833,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total,70138.020833,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.cores.core.inst,70138.020833,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total,70138.020833,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements,130,number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.cores.core.inst,23093,number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total,23093,number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.cores.core.inst,384,number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total,384,number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.cores.core.inst,27317000,number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total,27317000,number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.cores.core.inst,23477,number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total,23477,number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.cores.core.inst,0.016356,miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total,0.016356,miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.cores.core.inst,71138.020833,average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total,71138.020833,average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.cores.core.inst,384,number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total,384,number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.cores.core.inst,26933000,number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total,26933000,number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.cores.core.inst,0.016356,mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total,0.016356,mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.cores.core.inst,70138.020833,average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total,70138.020833,average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.prefetcher.demandMshrMisses,384,demands not covered by prefetchs (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfIssued,0,number of hwpf issued (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfUseful,0,number of useful prefetch (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfUsefulButMiss,0,number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.accuracy,nan,accuracy of the prefetcher (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.coverage,0,coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfHitInCache,0,number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfHitInMSHR,0,number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfHitInWB,0,number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfLate,0,"number of late prefetches (hitting in cache, MSHR or WB) (Count)"
board.cache_hierarchy.l1i-cache-0.prefetcher.pfIdentified,0,number of prefetch candidates identified (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfBufferHit,0,number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfInCache,0,number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfRemovedDemand,0,number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfRemovedFull,0,number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfSpanPage,0,number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.pfUsefulSpanPage,0,number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1i-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse,167.921199,Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs,23477,Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs,384,Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs,61.138021,Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick,79000,The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.cores.core.inst,167.921199,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.cores.core.inst,0.655942,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total,0.655942,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024,254,Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::0,71,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::1,183,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024,0.992188,"Ratio of occupied blocks and all blocks, per task id (Ratio)"
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses,188200,Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses,188200,Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::cache_hierarchy.l1d-cache-0.prefetcher,34,number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::processor.cores.core.inst,5,number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::processor.cores.core.data,6,number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total,45,number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::cache_hierarchy.l1d-cache-0.prefetcher,34,number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.cores.core.inst,5,number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.cores.core.data,6,number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total,45,number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::cache_hierarchy.l1d-cache-0.prefetcher,16,number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.cores.core.inst,379,number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.cores.core.data,210,number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total,605,number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::cache_hierarchy.l1d-cache-0.prefetcher,16,number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.cores.core.inst,379,number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.cores.core.data,210,number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total,605,number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,1021000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.cores.core.inst,26091000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.cores.core.data,14447000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total,41559000,number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,1021000,number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.cores.core.inst,26091000,number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.cores.core.data,14447000,number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total,41559000,number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::cache_hierarchy.l1d-cache-0.prefetcher,50,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.cores.core.inst,384,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.cores.core.data,216,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total,650,number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::cache_hierarchy.l1d-cache-0.prefetcher,50,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.cores.core.inst,384,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.cores.core.data,216,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total,650,number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::cache_hierarchy.l1d-cache-0.prefetcher,0.320000,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.cores.core.inst,0.986979,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.cores.core.data,0.972222,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total,0.930769,miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::cache_hierarchy.l1d-cache-0.prefetcher,0.320000,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.cores.core.inst,0.986979,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.cores.core.data,0.972222,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total,0.930769,miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,63812.500000,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.cores.core.inst,68841.688654,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.cores.core.data,68795.238095,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total,68692.561983,average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,63812.500000,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.cores.core.inst,68841.688654,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.cores.core.data,68795.238095,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total,68692.561983,average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets,0,number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs,0,number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets,0,number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets,nan,average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.demandMshrHits::cache_hierarchy.l1d-cache-0.prefetcher,12,number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.demandMshrHits::total,12,number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.overallMshrHits::cache_hierarchy.l1d-cache-0.prefetcher,12,number of overall MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.overallMshrHits::total,12,number of overall MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::cache_hierarchy.l1d-cache-0.prefetcher,4,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.cores.core.inst,379,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.cores.core.data,210,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total,593,number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l1d-cache-0.prefetcher,4,number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l2-cache-0.prefetcher,59,number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.cores.core.inst,379,number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.cores.core.data,210,number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total,652,number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,381000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.cores.core.inst,25712000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.cores.core.data,14237000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total,40330000,number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,381000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher,3317782,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.cores.core.inst,25712000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.cores.core.data,14237000,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total,43647782,number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::cache_hierarchy.l1d-cache-0.prefetcher,0.080000,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.cores.core.inst,0.986979,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.cores.core.data,0.972222,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total,0.912308,mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l1d-cache-0.prefetcher,0.080000,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l2-cache-0.prefetcher,inf,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.cores.core.inst,0.986979,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.cores.core.data,0.972222,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total,1.003077,mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,95250,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.cores.core.inst,67841.688654,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.cores.core.data,67795.238095,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total,68010.118044,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,95250,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher,56233.593220,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.cores.core.inst,67841.688654,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.cores.core.data,67795.238095,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total,66944.450920,average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements,0,number of replacements (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l2-cache-0.prefetcher,59,number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::total,59,number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher,3317782,number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::total,3317782,number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l2-cache-0.prefetcher,inf,mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::total,inf,mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher,56233.593220,average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::total,56233.593220,average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::processor.cores.core.data,4,number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::total,4,number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.cores.core.data,93,number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total,93,number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.cores.core.data,6404000,number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total,6404000,number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.cores.core.data,97,number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total,97,number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.cores.core.data,0.958763,miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total,0.958763,miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.cores.core.data,68860.215054,average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total,68860.215054,average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.cores.core.data,93,number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total,93,number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.cores.core.data,6311000,number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total,6311000,number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.cores.core.data,0.958763,mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total,0.958763,mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.cores.core.data,67860.215054,average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total,67860.215054,average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::cache_hierarchy.l1d-cache-0.prefetcher,34,number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.cores.core.inst,5,number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.cores.core.data,2,number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total,41,number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::cache_hierarchy.l1d-cache-0.prefetcher,16,number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.cores.core.inst,379,number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.cores.core.data,117,number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total,512,number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::cache_hierarchy.l1d-cache-0.prefetcher,1021000,number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.cores.core.inst,26091000,number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.cores.core.data,8043000,number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total,35155000,number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::cache_hierarchy.l1d-cache-0.prefetcher,50,number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.cores.core.inst,384,number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.cores.core.data,119,number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total,553,number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::cache_hierarchy.l1d-cache-0.prefetcher,0.320000,miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.cores.core.inst,0.986979,miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.cores.core.data,0.983193,miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total,0.925859,miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,63812.500000,average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.cores.core.inst,68841.688654,average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.cores.core.data,68743.589744,average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total,68662.109375,average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrHits::cache_hierarchy.l1d-cache-0.prefetcher,12,number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrHits::total,12,number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::cache_hierarchy.l1d-cache-0.prefetcher,4,number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.cores.core.inst,379,number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.cores.core.data,117,number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total,500,number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,381000,number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.cores.core.inst,25712000,number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.cores.core.data,7926000,number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total,34019000,number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1d-cache-0.prefetcher,0.080000,mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.cores.core.inst,0.986979,mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.cores.core.data,0.983193,mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total,0.904159,mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1d-cache-0.prefetcher,95250,average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst,67841.688654,average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data,67743.589744,average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total,68038,average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackClean.hits::writebacks,130,number of WritebackClean hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackClean.hits::total,130,number of WritebackClean hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackClean.accesses::writebacks,130,number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackClean.accesses::total,130,number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks,22,number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total,22,number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks,22,number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total,22,number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses,593,demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued,165,number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful,38,number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss,0,number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy,0.230303,accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage,0.060222,coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache,47,number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR,59,number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB,0,number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate,106,"number of late prefetches (hitting in cache, MSHR or WB) (Count)"
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified,205,number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit,26,number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache,0,number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand,10,number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull,0,number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage,7,number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage,3,number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse,379.611264,Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs,859,Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs,652,Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs,1.317485,Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick,77000,The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l1d-cache-0.prefetcher,2.818513,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher,44.745748,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.cores.core.inst,190.027706,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.cores.core.data,142.019297,"Average occupied blocks per tick, per requestor ((Count/Tick))"
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l1d-cache-0.prefetcher,0.000688,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher,0.010924,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.cores.core.inst,0.046393,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.cores.core.data,0.034673,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total,0.092679,Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022,63,Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024,589,Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::1,63,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::0,75,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::1,514,"Occupied blocks per task id, per block age (Count)"
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022,0.015381,"Ratio of occupied blocks and all blocks, per task id (Ratio)"
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024,0.143799,"Ratio of occupied blocks and all blocks, per task id (Ratio)"
board.cache_hierarchy.l2-cache-0.tags.tagAccesses,13644,Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses,13644,Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp,553,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty,22,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean,130,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict,10,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::HardPFReq,82,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq,97,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp,97,Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq,553,Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port,898,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port,564,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total,1462,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port,32896,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port,18432,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total,51328,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops,82,Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic,0,Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples,732,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean,0,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev,0,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows,0 0.00% 0.00%,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0,732 100.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1,0 0.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2,0 0.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows,0 0.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value,0,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value,0,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total,732,Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy,1149898,Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization,0.0,Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy,1152000,Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization,0.0,Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy,798000,Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization,0.0,Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests,812,Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests,162,Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests,0,Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops,0,Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops,0,Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops,0,Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp,559,Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq,93,Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp,93,Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq,559,Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port,1304,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total,1304,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total,1304,Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port,41728,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total,41728,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total,41728,Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops,0,Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic,0,Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples,652,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean,0,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev,0,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows,0 0.00% 0.00%,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0,652 100.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1,0 0.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows,0 0.00% 100.00%,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value,0,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value,0,Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total,652,Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy,683815,Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization,0.0,Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy,1517996,Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization,0.0,Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests,652,Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests,0,Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests,0,Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops,0,Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops,0,Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops,0,Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock,1000,Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage,1,Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1d-cache-0.prefetcher::samples,4.00,Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2-cache-0.prefetcher::samples,59.00,Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples,379.00,Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples,210.00,Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency,0.000000018750,per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency,0.000000571000,per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds,0,Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds,0,Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState,1318,Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState,0,Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs,652,Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs,0,Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts,652,"Number of controller read bursts, including those serviced by the write queue (Count)"
board.memory.mem_ctrl.writeBursts,0,"Number of controller write bursts, including those merged in the write queue (Count)"
board.memory.mem_ctrl.servicedByWrQ,0,Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts,0,Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs,0,Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen,1.05,Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen,0.00,Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry,0,Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry,0,Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5,0,Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6,652,Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6,0,Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0,614,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1,10,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2,5,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3,4,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4,4,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5,4,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6,4,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7,4,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8,3,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31,0,What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63,0,What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ,0,Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys,41728,Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys,0,Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys,581785734.20333493,Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys,0.00000000,Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap,71640000,Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap,109877.30,Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1d-cache-0.prefetcher,256,Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2-cache-0.prefetcher,3776,Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst,24256,Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data,13440,Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1d-cache-0.prefetcher,3569237.633149294183,Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2-cache-0.prefetcher,52646255.088952086866,Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst,338185265.740895628929,Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data,187384975.740337938070,Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1d-cache-0.prefetcher,4,Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2-cache-0.prefetcher,59,Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst,379,Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data,210,Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1d-cache-0.prefetcher,216000,Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2-cache-0.prefetcher,1475754,Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst,10050000,Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data,5552250,Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1d-cache-0.prefetcher,54000.00,Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2-cache-0.prefetcher,25012.78,Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst,26517.15,Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data,26439.29,Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1d-cache-0.prefetcher,256,Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2-cache-0.prefetcher,3776,Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst,24256,Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data,13440,Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total,41728,Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst,24256,Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total,24256,Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1d-cache-0.prefetcher,4,Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2-cache-0.prefetcher,59,Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst,379,Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data,210,Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total,652,Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1d-cache-0.prefetcher,3569238,Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2-cache-0.prefetcher,52646255,Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst,338185266,Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data,187384976,Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total,581785734,Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst,338185266,Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total,338185266,Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1d-cache-0.prefetcher,3569238,Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2-cache-0.prefetcher,52646255,Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst,338185266,Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data,187384976,Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total,581785734,Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts,652,Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts,0,Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0,48,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1,11,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2,171,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3,64,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4,3,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5,9,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6,97,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7,48,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8,48,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9,20,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10,26,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11,34,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12,61,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13,9,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14,3,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15,0,Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat,5069004,Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat,3260000,Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat,17294004,Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat,7774.55,Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat,5000.00,Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat,26524.55,Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits,504,Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits,0,Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate,77.30,Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate,nan,Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples,143,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean,285.090909,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean,187.437371,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev,283.556560,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127,42 29.37% 29.37%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255,41 28.67% 58.04%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383,23 16.08% 74.13%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511,14 9.79% 83.92%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639,4 2.80% 86.71%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767,3 2.10% 88.81%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895,2 1.40% 90.21%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023,4 2.80% 93.01%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151,10 6.99% 100.00%,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total,143,Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead,41728,Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten,0,Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW,581.785734,Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW,0,Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW,12800.00,Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil,4.55,Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead,4.55,Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite,0.00,Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate,77.30,"Row buffer hit rate, read and write combined (Ratio)"
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy,756840,Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy,387090,Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy,3220140,Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy,0,Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy,5531760.000000,Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy,31852170,Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy,719520,Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy,0,Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy,0,Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy,0,Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy,42467520,Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower,592.096369,Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime,0,Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE,1596500,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF,2340000,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF,0,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN,0,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT,67787500,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN,0,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy,299880,Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy,155595,Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy,1435140,Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy,0,Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy,5531760.000000,Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy,24442740,Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy,6959040,Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy,0,Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy,0,Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy,0,Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy,38824155,Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower,541.299356,Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime,0,Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE,17886250,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF,2340000,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF,0,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN,0,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT,51497750,Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN,0,Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles,71724,Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi,3.786906,CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc,0.264068,IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted,0,Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted,0,Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts,18940,Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps,18948,Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP,0,Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP,0,Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi,3.786906,CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc,0.264068,IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs,0,Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts,423,Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts,18673,Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts,3371,Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts,2483,Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts,0,Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass,35 0.18% 0.18%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu,12128 64.01% 64.19%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult,683 3.60% 67.80%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv,42 0.22% 68.02%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd,0 0.00% 68.02%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp,2 0.01% 68.03%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt,103 0.54% 68.57%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult,100 0.53% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc,1 0.01% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP,0 0.00% 69.10%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead,3287 17.35% 86.45%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite,2350 12.40% 98.85%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead,103 0.54% 99.40%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite,114 0.60% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig,0 0.00% 100.00%,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total,18948,Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl,2745,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl,2508,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl,237,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl,2150,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl,595,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall,209,Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn,204,Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses,0,Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns,413,Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts,0,Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles,0.001000,Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles,71723.999000,Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction,1.000000,Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction,0.000000,Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts,0,Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop,0,Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches,0,Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts,0,Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts,5854,Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate,0,Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses,423,Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads,321,Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites,306,Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses,18673,Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads,24690,Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites,13606,Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs,5854,Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads,642,Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites,516,Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses,0,Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps,0,Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts,18940,Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps,18948,Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate,0.264068,Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches,2745,Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate,0.038272,Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends,0,Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.mmu.dtb.readHits,0,read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses,0,read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses,0,read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits,0,write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses,0,write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses,0,write accesses (Count)
board.processor.cores.core.mmu.dtb.hits,0,Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses,0,Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses,0,Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.num_4kb_walks,0,Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.dtb.walker.num_2mb_walks,0,Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits,0,read hits (Count)
board.processor.cores.core.mmu.itb.readMisses,0,read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses,0,read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits,0,write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses,0,write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses,0,write accesses (Count)
board.processor.cores.core.mmu.itb.hits,0,Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses,0,Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses,0,Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.num_4kb_walks,0,Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.itb.walker.num_2mb_walks,0,Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED,71724000,Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON,71724000,Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts,0,Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps,0,Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs,0,Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls,14,Number of system calls (Count)
board.workload.inst.arm,0,number of arm instructions executed (Count)
board.workload.inst.quiesce,0,number of quiesce instructions executed (Count)
----------,End Simulation Statistics ----------,
