Running: D:\Programas\ISE14-7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ricardo/Xilinx/aps03_divisao_generate/tb_divisao_isim_beh.exe -prj C:/Users/Ricardo/Xilinx/aps03_divisao_generate/tb_divisao_beh.prj work.tb_divisao 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ricardo/Xilinx/aps03_divisao_generate/divisao.vhd" into library work
Parsing VHDL file "C:/Users/Ricardo/Xilinx/aps03_divisao_generate/tb_divisao.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture ent of entity divisao [divisao_default]
Compiling architecture arq of entity tb_divisao
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Ricardo/Xilinx/aps03_divisao_generate/tb_divisao_isim_beh.exe
Fuse Memory Usage: 34572 KB
Fuse CPU Usage: 763 ms
