
Lab7_IWDG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020a8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002300  08002300  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002300  08002300  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002300  08002300  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002304  08002304  00012304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000070  08002378  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08002378  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000692a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000190c  00000000  00000000  000269c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000690  00000000  00000000  000282d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005d8  00000000  00000000  00028960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018807  00000000  00000000  00028f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000082b9  00000000  00000000  0004173f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ebb3  00000000  00000000  000499f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d85ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001be8  00000000  00000000  000d8600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002274 	.word	0x08002274

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002274 	.word	0x08002274

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	f107 0308 	add.w	r3, r7, #8
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <MX_GPIO_Init+0x78>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a17      	ldr	r2, [pc, #92]	; (80002ac <MX_GPIO_Init+0x78>)
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b15      	ldr	r3, [pc, #84]	; (80002ac <MX_GPIO_Init+0x78>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0320 	and.w	r3, r3, #32
 800025c:	607b      	str	r3, [r7, #4]
 800025e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000260:	4b12      	ldr	r3, [pc, #72]	; (80002ac <MX_GPIO_Init+0x78>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a11      	ldr	r2, [pc, #68]	; (80002ac <MX_GPIO_Init+0x78>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b0f      	ldr	r3, [pc, #60]	; (80002ac <MX_GPIO_Init+0x78>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0304 	and.w	r3, r3, #4
 8000274:	603b      	str	r3, [r7, #0]
 8000276:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800027c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <MX_GPIO_Init+0x7c>)
 8000280:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000282:	2301      	movs	r3, #1
 8000284:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000286:	f107 0308 	add.w	r3, r7, #8
 800028a:	4619      	mov	r1, r3
 800028c:	4809      	ldr	r0, [pc, #36]	; (80002b4 <MX_GPIO_Init+0x80>)
 800028e:	f000 fb9d 	bl	80009cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000292:	2200      	movs	r2, #0
 8000294:	2101      	movs	r1, #1
 8000296:	2028      	movs	r0, #40	; 0x28
 8000298:	f000 fb61 	bl	800095e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800029c:	2028      	movs	r0, #40	; 0x28
 800029e:	f000 fb7a 	bl	8000996 <HAL_NVIC_EnableIRQ>

}
 80002a2:	bf00      	nop
 80002a4:	3718      	adds	r7, #24
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40021000 	.word	0x40021000
 80002b0:	10210000 	.word	0x10210000
 80002b4:	40010800 	.word	0x40010800

080002b8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002be:	4a0a      	ldr	r2, [pc, #40]	; (80002e8 <MX_IWDG_Init+0x30>)
 80002c0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80002c2:	4b08      	ldr	r3, [pc, #32]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002c4:	2204      	movs	r2, #4
 80002c6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1250;
 80002c8:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002ca:	f240 42e2 	movw	r2, #1250	; 0x4e2
 80002ce:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002d0:	4804      	ldr	r0, [pc, #16]	; (80002e4 <MX_IWDG_Init+0x2c>)
 80002d2:	f000 fd3f 	bl	8000d54 <HAL_IWDG_Init>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80002dc:	f000 f883 	bl	80003e6 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	20000098 	.word	0x20000098
 80002e8:	40003000 	.word	0x40003000

080002ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b09a      	sub	sp, #104	; 0x68
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f2:	f000 f9d7 	bl	80006a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f6:	f000 f82f 	bl	8000358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fa:	f7ff ff9b 	bl	8000234 <MX_GPIO_Init>
  MX_IWDG_Init();
 80002fe:	f7ff ffdb 	bl	80002b8 <MX_IWDG_Init>
  MX_USART1_UART_Init();
 8000302:	f000 f933 	bl	800056c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 8000306:	2300      	movs	r3, #0
 8000308:	667b      	str	r3, [r7, #100]	; 0x64
  unsigned char msg[100];
  HAL_UART_Transmit(&huart1, "Restart\r\n", 9, HAL_MAX_DELAY);
 800030a:	f04f 33ff 	mov.w	r3, #4294967295
 800030e:	2209      	movs	r2, #9
 8000310:	490e      	ldr	r1, [pc, #56]	; (800034c <main+0x60>)
 8000312:	480f      	ldr	r0, [pc, #60]	; (8000350 <main+0x64>)
 8000314:	f001 f9d7 	bl	80016c6 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */
	  i++; sprintf(msg, "i = %d\r\n", i);
 8000318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800031a:	3301      	adds	r3, #1
 800031c:	667b      	str	r3, [r7, #100]	; 0x64
 800031e:	463b      	mov	r3, r7
 8000320:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000322:	490c      	ldr	r1, [pc, #48]	; (8000354 <main+0x68>)
 8000324:	4618      	mov	r0, r3
 8000326:	f001 fb6b 	bl	8001a00 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800032a:	463b      	mov	r3, r7
 800032c:	4618      	mov	r0, r3
 800032e:	f7ff ff79 	bl	8000224 <strlen>
 8000332:	4603      	mov	r3, r0
 8000334:	b29a      	uxth	r2, r3
 8000336:	4639      	mov	r1, r7
 8000338:	f04f 33ff 	mov.w	r3, #4294967295
 800033c:	4804      	ldr	r0, [pc, #16]	; (8000350 <main+0x64>)
 800033e:	f001 f9c2 	bl	80016c6 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000342:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000346:	f000 fa0f 	bl	8000768 <HAL_Delay>
  {
 800034a:	e7e5      	b.n	8000318 <main+0x2c>
 800034c:	0800228c 	.word	0x0800228c
 8000350:	200000a4 	.word	0x200000a4
 8000354:	08002298 	.word	0x08002298

08000358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b090      	sub	sp, #64	; 0x40
 800035c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	f107 0318 	add.w	r3, r7, #24
 8000362:	2228      	movs	r2, #40	; 0x28
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f001 fb42 	bl	80019f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
 8000378:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800037a:	2309      	movs	r3, #9
 800037c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800037e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000382:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000388:	2301      	movs	r3, #1
 800038a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800038c:	2301      	movs	r3, #1
 800038e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000390:	2302      	movs	r3, #2
 8000392:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000394:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000398:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800039a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800039e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a0:	f107 0318 	add.w	r3, r7, #24
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fd27 	bl	8000df8 <HAL_RCC_OscConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80003b0:	f000 f819 	bl	80003e6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b4:	230f      	movs	r3, #15
 80003b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b8:	2302      	movs	r3, #2
 80003ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2102      	movs	r1, #2
 80003ce:	4618      	mov	r0, r3
 80003d0:	f000 ff92 	bl	80012f8 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x86>
  {
    Error_Handler();
 80003da:	f000 f804 	bl	80003e6 <Error_Handler>
  }
}
 80003de:	bf00      	nop
 80003e0:	3740      	adds	r7, #64	; 0x40
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}

080003e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ea:	b672      	cpsid	i
}
 80003ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ee:	e7fe      	b.n	80003ee <Error_Handler+0x8>

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <HAL_MspInit+0x5c>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a14      	ldr	r2, [pc, #80]	; (800044c <HAL_MspInit+0x5c>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <HAL_MspInit+0x5c>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b0f      	ldr	r3, [pc, #60]	; (800044c <HAL_MspInit+0x5c>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a0e      	ldr	r2, [pc, #56]	; (800044c <HAL_MspInit+0x5c>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b0c      	ldr	r3, [pc, #48]	; (800044c <HAL_MspInit+0x5c>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000426:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <HAL_MspInit+0x60>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_MspInit+0x60>)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000442:	bf00      	nop
 8000444:	3714      	adds	r7, #20
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	40021000 	.word	0x40021000
 8000450:	40010000 	.word	0x40010000

08000454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000458:	e7fe      	b.n	8000458 <NMI_Handler+0x4>

0800045a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045a:	b480      	push	{r7}
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045e:	e7fe      	b.n	800045e <HardFault_Handler+0x4>

08000460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000464:	e7fe      	b.n	8000464 <MemManage_Handler+0x4>

08000466 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800046a:	e7fe      	b.n	800046a <BusFault_Handler+0x4>

0800046c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <UsageFault_Handler+0x4>

08000472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800049a:	f000 f949 	bl	8000730 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004a2:	b580      	push	{r7, lr}
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80004a6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80004aa:	f000 fc3b 	bl	8000d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
extern IWDG_HandleTypeDef hiwdg;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 80004be:	88fb      	ldrh	r3, [r7, #6]
 80004c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80004c4:	d10b      	bne.n	80004de <HAL_GPIO_EXTI_Callback+0x2a>
	{
		case KEY_1_Pin:
			if (HAL_GPIO_ReadPin(KEY_1_GPIO_Port, KEY_1_Pin) == GPIO_PIN_RESET)
 80004c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004ca:	4808      	ldr	r0, [pc, #32]	; (80004ec <HAL_GPIO_EXTI_Callback+0x38>)
 80004cc:	f000 fc12 	bl	8000cf4 <HAL_GPIO_ReadPin>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d105      	bne.n	80004e2 <HAL_GPIO_EXTI_Callback+0x2e>
			{
				HAL_IWDG_Refresh(&hiwdg);
 80004d6:	4806      	ldr	r0, [pc, #24]	; (80004f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80004d8:	f000 fc7e 	bl	8000dd8 <HAL_IWDG_Refresh>
			}
			break;
 80004dc:	e001      	b.n	80004e2 <HAL_GPIO_EXTI_Callback+0x2e>
		default:
			break;
 80004de:	bf00      	nop
 80004e0:	e000      	b.n	80004e4 <HAL_GPIO_EXTI_Callback+0x30>
			break;
 80004e2:	bf00      	nop
	}
}
 80004e4:	bf00      	nop
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40010800 	.word	0x40010800
 80004f0:	20000098 	.word	0x20000098

080004f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b086      	sub	sp, #24
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004fc:	4a14      	ldr	r2, [pc, #80]	; (8000550 <_sbrk+0x5c>)
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <_sbrk+0x60>)
 8000500:	1ad3      	subs	r3, r2, r3
 8000502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000508:	4b13      	ldr	r3, [pc, #76]	; (8000558 <_sbrk+0x64>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d102      	bne.n	8000516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000510:	4b11      	ldr	r3, [pc, #68]	; (8000558 <_sbrk+0x64>)
 8000512:	4a12      	ldr	r2, [pc, #72]	; (800055c <_sbrk+0x68>)
 8000514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000516:	4b10      	ldr	r3, [pc, #64]	; (8000558 <_sbrk+0x64>)
 8000518:	681a      	ldr	r2, [r3, #0]
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4413      	add	r3, r2
 800051e:	693a      	ldr	r2, [r7, #16]
 8000520:	429a      	cmp	r2, r3
 8000522:	d207      	bcs.n	8000534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000524:	f001 fa3a 	bl	800199c <__errno>
 8000528:	4603      	mov	r3, r0
 800052a:	220c      	movs	r2, #12
 800052c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800052e:	f04f 33ff 	mov.w	r3, #4294967295
 8000532:	e009      	b.n	8000548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000534:	4b08      	ldr	r3, [pc, #32]	; (8000558 <_sbrk+0x64>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <_sbrk+0x64>)
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4413      	add	r3, r2
 8000542:	4a05      	ldr	r2, [pc, #20]	; (8000558 <_sbrk+0x64>)
 8000544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000546:	68fb      	ldr	r3, [r7, #12]
}
 8000548:	4618      	mov	r0, r3
 800054a:	3718      	adds	r7, #24
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2000c000 	.word	0x2000c000
 8000554:	00000400 	.word	0x00000400
 8000558:	2000008c 	.word	0x2000008c
 800055c:	20000100 	.word	0x20000100

08000560 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000570:	4b11      	ldr	r3, [pc, #68]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000572:	4a12      	ldr	r2, [pc, #72]	; (80005bc <MX_USART1_UART_Init+0x50>)
 8000574:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000576:	4b10      	ldr	r3, [pc, #64]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000578:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800057c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000584:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800058a:	4b0b      	ldr	r3, [pc, #44]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000590:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000592:	220c      	movs	r2, #12
 8000594:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000596:	4b08      	ldr	r3, [pc, #32]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 8000598:	2200      	movs	r2, #0
 800059a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 800059e:	2200      	movs	r2, #0
 80005a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005a2:	4805      	ldr	r0, [pc, #20]	; (80005b8 <MX_USART1_UART_Init+0x4c>)
 80005a4:	f001 f842 	bl	800162c <HAL_UART_Init>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005ae:	f7ff ff1a 	bl	80003e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	200000a4 	.word	0x200000a4
 80005bc:	40013800 	.word	0x40013800

080005c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b088      	sub	sp, #32
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1c      	ldr	r2, [pc, #112]	; (800064c <HAL_UART_MspInit+0x8c>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d131      	bne.n	8000644 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005e0:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005e2:	699b      	ldr	r3, [r3, #24]
 80005e4:	4a1a      	ldr	r2, [pc, #104]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ea:	6193      	str	r3, [r2, #24]
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005f4:	60fb      	str	r3, [r7, #12]
 80005f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4a14      	ldr	r2, [pc, #80]	; (8000650 <HAL_UART_MspInit+0x90>)
 80005fe:	f043 0304 	orr.w	r3, r3, #4
 8000602:	6193      	str	r3, [r2, #24]
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_UART_MspInit+0x90>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	f003 0304 	and.w	r3, r3, #4
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061a:	2303      	movs	r3, #3
 800061c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061e:	f107 0310 	add.w	r3, r7, #16
 8000622:	4619      	mov	r1, r3
 8000624:	480b      	ldr	r0, [pc, #44]	; (8000654 <HAL_UART_MspInit+0x94>)
 8000626:	f000 f9d1 	bl	80009cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800062a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800062e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4619      	mov	r1, r3
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <HAL_UART_MspInit+0x94>)
 8000640:	f000 f9c4 	bl	80009cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40013800 	.word	0x40013800
 8000650:	40021000 	.word	0x40021000
 8000654:	40010800 	.word	0x40010800

08000658 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000658:	480c      	ldr	r0, [pc, #48]	; (800068c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800065a:	490d      	ldr	r1, [pc, #52]	; (8000690 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800065c:	4a0d      	ldr	r2, [pc, #52]	; (8000694 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800065e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000660:	e002      	b.n	8000668 <LoopCopyDataInit>

08000662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000666:	3304      	adds	r3, #4

08000668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800066a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800066c:	d3f9      	bcc.n	8000662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800066e:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000670:	4c0a      	ldr	r4, [pc, #40]	; (800069c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000674:	e001      	b.n	800067a <LoopFillZerobss>

08000676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000678:	3204      	adds	r2, #4

0800067a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800067a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800067c:	d3fb      	bcc.n	8000676 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800067e:	f7ff ff6f 	bl	8000560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000682:	f001 f991 	bl	80019a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000686:	f7ff fe31 	bl	80002ec <main>
  bx lr
 800068a:	4770      	bx	lr
  ldr r0, =_sdata
 800068c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000690:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000694:	08002308 	.word	0x08002308
  ldr r2, =_sbss
 8000698:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800069c:	200000fc 	.word	0x200000fc

080006a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a0:	e7fe      	b.n	80006a0 <ADC1_2_IRQHandler>
	...

080006a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <HAL_Init+0x28>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <HAL_Init+0x28>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b4:	2003      	movs	r0, #3
 80006b6:	f000 f947 	bl	8000948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ba:	200f      	movs	r0, #15
 80006bc:	f000 f808 	bl	80006d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006c0:	f7ff fe96 	bl	80003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40022000 	.word	0x40022000

080006d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_InitTick+0x54>)
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	4b12      	ldr	r3, [pc, #72]	; (8000728 <HAL_InitTick+0x58>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	4619      	mov	r1, r3
 80006e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 f95f 	bl	80009b2 <HAL_SYSTICK_Config>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	e00e      	b.n	800071c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2b0f      	cmp	r3, #15
 8000702:	d80a      	bhi.n	800071a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000704:	2200      	movs	r2, #0
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	f04f 30ff 	mov.w	r0, #4294967295
 800070c:	f000 f927 	bl	800095e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000710:	4a06      	ldr	r2, [pc, #24]	; (800072c <HAL_InitTick+0x5c>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000716:	2300      	movs	r3, #0
 8000718:	e000      	b.n	800071c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800071a:	2301      	movs	r3, #1
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000000 	.word	0x20000000
 8000728:	20000008 	.word	0x20000008
 800072c:	20000004 	.word	0x20000004

08000730 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000734:	4b05      	ldr	r3, [pc, #20]	; (800074c <HAL_IncTick+0x1c>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	4b05      	ldr	r3, [pc, #20]	; (8000750 <HAL_IncTick+0x20>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4413      	add	r3, r2
 8000740:	4a03      	ldr	r2, [pc, #12]	; (8000750 <HAL_IncTick+0x20>)
 8000742:	6013      	str	r3, [r2, #0]
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	20000008 	.word	0x20000008
 8000750:	200000e8 	.word	0x200000e8

08000754 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return uwTick;
 8000758:	4b02      	ldr	r3, [pc, #8]	; (8000764 <HAL_GetTick+0x10>)
 800075a:	681b      	ldr	r3, [r3, #0]
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	200000e8 	.word	0x200000e8

08000768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000770:	f7ff fff0 	bl	8000754 <HAL_GetTick>
 8000774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000780:	d005      	beq.n	800078e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000782:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <HAL_Delay+0x44>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	461a      	mov	r2, r3
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	4413      	add	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800078e:	bf00      	nop
 8000790:	f7ff ffe0 	bl	8000754 <HAL_GetTick>
 8000794:	4602      	mov	r2, r0
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	1ad3      	subs	r3, r2, r3
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	429a      	cmp	r2, r3
 800079e:	d8f7      	bhi.n	8000790 <HAL_Delay+0x28>
  {
  }
}
 80007a0:	bf00      	nop
 80007a2:	bf00      	nop
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000008 	.word	0x20000008

080007b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <__NVIC_SetPriorityGrouping+0x44>)
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007c6:	68ba      	ldr	r2, [r7, #8]
 80007c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007cc:	4013      	ands	r3, r2
 80007ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007e2:	4a04      	ldr	r2, [pc, #16]	; (80007f4 <__NVIC_SetPriorityGrouping+0x44>)
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	60d3      	str	r3, [r2, #12]
}
 80007e8:	bf00      	nop
 80007ea:	3714      	adds	r7, #20
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <__NVIC_GetPriorityGrouping+0x18>)
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	0a1b      	lsrs	r3, r3, #8
 8000802:	f003 0307 	and.w	r3, r3, #7
}
 8000806:	4618      	mov	r0, r3
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000822:	2b00      	cmp	r3, #0
 8000824:	db0b      	blt.n	800083e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	f003 021f 	and.w	r2, r3, #31
 800082c:	4906      	ldr	r1, [pc, #24]	; (8000848 <__NVIC_EnableIRQ+0x34>)
 800082e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000832:	095b      	lsrs	r3, r3, #5
 8000834:	2001      	movs	r0, #1
 8000836:	fa00 f202 	lsl.w	r2, r0, r2
 800083a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	e000e100 	.word	0xe000e100

0800084c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	6039      	str	r1, [r7, #0]
 8000856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085c:	2b00      	cmp	r3, #0
 800085e:	db0a      	blt.n	8000876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	b2da      	uxtb	r2, r3
 8000864:	490c      	ldr	r1, [pc, #48]	; (8000898 <__NVIC_SetPriority+0x4c>)
 8000866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086a:	0112      	lsls	r2, r2, #4
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	440b      	add	r3, r1
 8000870:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000874:	e00a      	b.n	800088c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	b2da      	uxtb	r2, r3
 800087a:	4908      	ldr	r1, [pc, #32]	; (800089c <__NVIC_SetPriority+0x50>)
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	f003 030f 	and.w	r3, r3, #15
 8000882:	3b04      	subs	r3, #4
 8000884:	0112      	lsls	r2, r2, #4
 8000886:	b2d2      	uxtb	r2, r2
 8000888:	440b      	add	r3, r1
 800088a:	761a      	strb	r2, [r3, #24]
}
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	bc80      	pop	{r7}
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	e000e100 	.word	0xe000e100
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b089      	sub	sp, #36	; 0x24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	f1c3 0307 	rsb	r3, r3, #7
 80008ba:	2b04      	cmp	r3, #4
 80008bc:	bf28      	it	cs
 80008be:	2304      	movcs	r3, #4
 80008c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	3304      	adds	r3, #4
 80008c6:	2b06      	cmp	r3, #6
 80008c8:	d902      	bls.n	80008d0 <NVIC_EncodePriority+0x30>
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	3b03      	subs	r3, #3
 80008ce:	e000      	b.n	80008d2 <NVIC_EncodePriority+0x32>
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d4:	f04f 32ff 	mov.w	r2, #4294967295
 80008d8:	69bb      	ldr	r3, [r7, #24]
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	43da      	mvns	r2, r3
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	401a      	ands	r2, r3
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e8:	f04f 31ff 	mov.w	r1, #4294967295
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	fa01 f303 	lsl.w	r3, r1, r3
 80008f2:	43d9      	mvns	r1, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	4313      	orrs	r3, r2
         );
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3724      	adds	r7, #36	; 0x24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3b01      	subs	r3, #1
 8000910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000914:	d301      	bcc.n	800091a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000916:	2301      	movs	r3, #1
 8000918:	e00f      	b.n	800093a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800091a:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <SysTick_Config+0x40>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3b01      	subs	r3, #1
 8000920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000922:	210f      	movs	r1, #15
 8000924:	f04f 30ff 	mov.w	r0, #4294967295
 8000928:	f7ff ff90 	bl	800084c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <SysTick_Config+0x40>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000932:	4b04      	ldr	r3, [pc, #16]	; (8000944 <SysTick_Config+0x40>)
 8000934:	2207      	movs	r2, #7
 8000936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	e000e010 	.word	0xe000e010

08000948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff ff2d 	bl	80007b0 <__NVIC_SetPriorityGrouping>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800095e:	b580      	push	{r7, lr}
 8000960:	b086      	sub	sp, #24
 8000962:	af00      	add	r7, sp, #0
 8000964:	4603      	mov	r3, r0
 8000966:	60b9      	str	r1, [r7, #8]
 8000968:	607a      	str	r2, [r7, #4]
 800096a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000970:	f7ff ff42 	bl	80007f8 <__NVIC_GetPriorityGrouping>
 8000974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	6978      	ldr	r0, [r7, #20]
 800097c:	f7ff ff90 	bl	80008a0 <NVIC_EncodePriority>
 8000980:	4602      	mov	r2, r0
 8000982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000986:	4611      	mov	r1, r2
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ff5f 	bl	800084c <__NVIC_SetPriority>
}
 800098e:	bf00      	nop
 8000990:	3718      	adds	r7, #24
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	4603      	mov	r3, r0
 800099e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff ff35 	bl	8000814 <__NVIC_EnableIRQ>
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff ffa2 	bl	8000904 <SysTick_Config>
 80009c0:	4603      	mov	r3, r0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b08b      	sub	sp, #44	; 0x2c
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009da:	2300      	movs	r3, #0
 80009dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009de:	e179      	b.n	8000cd4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009e0:	2201      	movs	r2, #1
 80009e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	69fa      	ldr	r2, [r7, #28]
 80009f0:	4013      	ands	r3, r2
 80009f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009f4:	69ba      	ldr	r2, [r7, #24]
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	f040 8168 	bne.w	8000cce <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	4aa0      	ldr	r2, [pc, #640]	; (8000c84 <HAL_GPIO_Init+0x2b8>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d05e      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
 8000a08:	4a9e      	ldr	r2, [pc, #632]	; (8000c84 <HAL_GPIO_Init+0x2b8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d875      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a0e:	4a9e      	ldr	r2, [pc, #632]	; (8000c88 <HAL_GPIO_Init+0x2bc>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d058      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
 8000a14:	4a9c      	ldr	r2, [pc, #624]	; (8000c88 <HAL_GPIO_Init+0x2bc>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d86f      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a1a:	4a9c      	ldr	r2, [pc, #624]	; (8000c8c <HAL_GPIO_Init+0x2c0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d052      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
 8000a20:	4a9a      	ldr	r2, [pc, #616]	; (8000c8c <HAL_GPIO_Init+0x2c0>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d869      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a26:	4a9a      	ldr	r2, [pc, #616]	; (8000c90 <HAL_GPIO_Init+0x2c4>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d04c      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
 8000a2c:	4a98      	ldr	r2, [pc, #608]	; (8000c90 <HAL_GPIO_Init+0x2c4>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d863      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a32:	4a98      	ldr	r2, [pc, #608]	; (8000c94 <HAL_GPIO_Init+0x2c8>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d046      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
 8000a38:	4a96      	ldr	r2, [pc, #600]	; (8000c94 <HAL_GPIO_Init+0x2c8>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d85d      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a3e:	2b12      	cmp	r3, #18
 8000a40:	d82a      	bhi.n	8000a98 <HAL_GPIO_Init+0xcc>
 8000a42:	2b12      	cmp	r3, #18
 8000a44:	d859      	bhi.n	8000afa <HAL_GPIO_Init+0x12e>
 8000a46:	a201      	add	r2, pc, #4	; (adr r2, 8000a4c <HAL_GPIO_Init+0x80>)
 8000a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a4c:	08000ac7 	.word	0x08000ac7
 8000a50:	08000aa1 	.word	0x08000aa1
 8000a54:	08000ab3 	.word	0x08000ab3
 8000a58:	08000af5 	.word	0x08000af5
 8000a5c:	08000afb 	.word	0x08000afb
 8000a60:	08000afb 	.word	0x08000afb
 8000a64:	08000afb 	.word	0x08000afb
 8000a68:	08000afb 	.word	0x08000afb
 8000a6c:	08000afb 	.word	0x08000afb
 8000a70:	08000afb 	.word	0x08000afb
 8000a74:	08000afb 	.word	0x08000afb
 8000a78:	08000afb 	.word	0x08000afb
 8000a7c:	08000afb 	.word	0x08000afb
 8000a80:	08000afb 	.word	0x08000afb
 8000a84:	08000afb 	.word	0x08000afb
 8000a88:	08000afb 	.word	0x08000afb
 8000a8c:	08000afb 	.word	0x08000afb
 8000a90:	08000aa9 	.word	0x08000aa9
 8000a94:	08000abd 	.word	0x08000abd
 8000a98:	4a7f      	ldr	r2, [pc, #508]	; (8000c98 <HAL_GPIO_Init+0x2cc>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d013      	beq.n	8000ac6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a9e:	e02c      	b.n	8000afa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	623b      	str	r3, [r7, #32]
          break;
 8000aa6:	e029      	b.n	8000afc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	3304      	adds	r3, #4
 8000aae:	623b      	str	r3, [r7, #32]
          break;
 8000ab0:	e024      	b.n	8000afc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	68db      	ldr	r3, [r3, #12]
 8000ab6:	3308      	adds	r3, #8
 8000ab8:	623b      	str	r3, [r7, #32]
          break;
 8000aba:	e01f      	b.n	8000afc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	330c      	adds	r3, #12
 8000ac2:	623b      	str	r3, [r7, #32]
          break;
 8000ac4:	e01a      	b.n	8000afc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d102      	bne.n	8000ad4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ace:	2304      	movs	r3, #4
 8000ad0:	623b      	str	r3, [r7, #32]
          break;
 8000ad2:	e013      	b.n	8000afc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d105      	bne.n	8000ae8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000adc:	2308      	movs	r3, #8
 8000ade:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	611a      	str	r2, [r3, #16]
          break;
 8000ae6:	e009      	b.n	8000afc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ae8:	2308      	movs	r3, #8
 8000aea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	69fa      	ldr	r2, [r7, #28]
 8000af0:	615a      	str	r2, [r3, #20]
          break;
 8000af2:	e003      	b.n	8000afc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000af4:	2300      	movs	r3, #0
 8000af6:	623b      	str	r3, [r7, #32]
          break;
 8000af8:	e000      	b.n	8000afc <HAL_GPIO_Init+0x130>
          break;
 8000afa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	2bff      	cmp	r3, #255	; 0xff
 8000b00:	d801      	bhi.n	8000b06 <HAL_GPIO_Init+0x13a>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	e001      	b.n	8000b0a <HAL_GPIO_Init+0x13e>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	3304      	adds	r3, #4
 8000b0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	2bff      	cmp	r3, #255	; 0xff
 8000b10:	d802      	bhi.n	8000b18 <HAL_GPIO_Init+0x14c>
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	e002      	b.n	8000b1e <HAL_GPIO_Init+0x152>
 8000b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1a:	3b08      	subs	r3, #8
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	210f      	movs	r1, #15
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	401a      	ands	r2, r3
 8000b30:	6a39      	ldr	r1, [r7, #32]
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	fa01 f303 	lsl.w	r3, r1, r3
 8000b38:	431a      	orrs	r2, r3
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 80c1 	beq.w	8000cce <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b4c:	4b53      	ldr	r3, [pc, #332]	; (8000c9c <HAL_GPIO_Init+0x2d0>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a52      	ldr	r2, [pc, #328]	; (8000c9c <HAL_GPIO_Init+0x2d0>)
 8000b52:	f043 0301 	orr.w	r3, r3, #1
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b50      	ldr	r3, [pc, #320]	; (8000c9c <HAL_GPIO_Init+0x2d0>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b64:	4a4e      	ldr	r2, [pc, #312]	; (8000ca0 <HAL_GPIO_Init+0x2d4>)
 8000b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b68:	089b      	lsrs	r3, r3, #2
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b74:	f003 0303 	and.w	r3, r3, #3
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	220f      	movs	r2, #15
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	4013      	ands	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a46      	ldr	r2, [pc, #280]	; (8000ca4 <HAL_GPIO_Init+0x2d8>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d01f      	beq.n	8000bd0 <HAL_GPIO_Init+0x204>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a45      	ldr	r2, [pc, #276]	; (8000ca8 <HAL_GPIO_Init+0x2dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d019      	beq.n	8000bcc <HAL_GPIO_Init+0x200>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a44      	ldr	r2, [pc, #272]	; (8000cac <HAL_GPIO_Init+0x2e0>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d013      	beq.n	8000bc8 <HAL_GPIO_Init+0x1fc>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a43      	ldr	r2, [pc, #268]	; (8000cb0 <HAL_GPIO_Init+0x2e4>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d00d      	beq.n	8000bc4 <HAL_GPIO_Init+0x1f8>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a42      	ldr	r2, [pc, #264]	; (8000cb4 <HAL_GPIO_Init+0x2e8>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d007      	beq.n	8000bc0 <HAL_GPIO_Init+0x1f4>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a41      	ldr	r2, [pc, #260]	; (8000cb8 <HAL_GPIO_Init+0x2ec>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d101      	bne.n	8000bbc <HAL_GPIO_Init+0x1f0>
 8000bb8:	2305      	movs	r3, #5
 8000bba:	e00a      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	e008      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bc0:	2304      	movs	r3, #4
 8000bc2:	e006      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	e004      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bc8:	2302      	movs	r3, #2
 8000bca:	e002      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bcc:	2301      	movs	r3, #1
 8000bce:	e000      	b.n	8000bd2 <HAL_GPIO_Init+0x206>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bd4:	f002 0203 	and.w	r2, r2, #3
 8000bd8:	0092      	lsls	r2, r2, #2
 8000bda:	4093      	lsls	r3, r2
 8000bdc:	68fa      	ldr	r2, [r7, #12]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000be2:	492f      	ldr	r1, [pc, #188]	; (8000ca0 <HAL_GPIO_Init+0x2d4>)
 8000be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be6:	089b      	lsrs	r3, r3, #2
 8000be8:	3302      	adds	r3, #2
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d006      	beq.n	8000c0a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bfc:	4b2f      	ldr	r3, [pc, #188]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	492e      	ldr	r1, [pc, #184]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	600b      	str	r3, [r1, #0]
 8000c08:	e006      	b.n	8000c18 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c0a:	4b2c      	ldr	r3, [pc, #176]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	43db      	mvns	r3, r3
 8000c12:	492a      	ldr	r1, [pc, #168]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c14:	4013      	ands	r3, r2
 8000c16:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d006      	beq.n	8000c32 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c24:	4b25      	ldr	r3, [pc, #148]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c26:	685a      	ldr	r2, [r3, #4]
 8000c28:	4924      	ldr	r1, [pc, #144]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	604b      	str	r3, [r1, #4]
 8000c30:	e006      	b.n	8000c40 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c32:	4b22      	ldr	r3, [pc, #136]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c34:	685a      	ldr	r2, [r3, #4]
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	4920      	ldr	r1, [pc, #128]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d006      	beq.n	8000c5a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	491a      	ldr	r1, [pc, #104]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	608b      	str	r3, [r1, #8]
 8000c58:	e006      	b.n	8000c68 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c5c:	689a      	ldr	r2, [r3, #8]
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	4916      	ldr	r1, [pc, #88]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c64:	4013      	ands	r3, r2
 8000c66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d025      	beq.n	8000cc0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c76:	68da      	ldr	r2, [r3, #12]
 8000c78:	4910      	ldr	r1, [pc, #64]	; (8000cbc <HAL_GPIO_Init+0x2f0>)
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	60cb      	str	r3, [r1, #12]
 8000c80:	e025      	b.n	8000cce <HAL_GPIO_Init+0x302>
 8000c82:	bf00      	nop
 8000c84:	10320000 	.word	0x10320000
 8000c88:	10310000 	.word	0x10310000
 8000c8c:	10220000 	.word	0x10220000
 8000c90:	10210000 	.word	0x10210000
 8000c94:	10120000 	.word	0x10120000
 8000c98:	10110000 	.word	0x10110000
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40010000 	.word	0x40010000
 8000ca4:	40010800 	.word	0x40010800
 8000ca8:	40010c00 	.word	0x40010c00
 8000cac:	40011000 	.word	0x40011000
 8000cb0:	40011400 	.word	0x40011400
 8000cb4:	40011800 	.word	0x40011800
 8000cb8:	40011c00 	.word	0x40011c00
 8000cbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <HAL_GPIO_Init+0x324>)
 8000cc2:	68da      	ldr	r2, [r3, #12]
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	4909      	ldr	r1, [pc, #36]	; (8000cf0 <HAL_GPIO_Init+0x324>)
 8000cca:	4013      	ands	r3, r2
 8000ccc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cda:	fa22 f303 	lsr.w	r3, r2, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f47f ae7e 	bne.w	80009e0 <HAL_GPIO_Init+0x14>
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop
 8000ce8:	372c      	adds	r7, #44	; 0x2c
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	689a      	ldr	r2, [r3, #8]
 8000d04:	887b      	ldrh	r3, [r7, #2]
 8000d06:	4013      	ands	r3, r2
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d002      	beq.n	8000d12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	73fb      	strb	r3, [r7, #15]
 8000d10:	e001      	b.n	8000d16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d12:	2300      	movs	r3, #0
 8000d14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr
	...

08000d24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000d2e:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d30:	695a      	ldr	r2, [r3, #20]
 8000d32:	88fb      	ldrh	r3, [r7, #6]
 8000d34:	4013      	ands	r3, r2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d3c:	88fb      	ldrh	r3, [r7, #6]
 8000d3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fbb6 	bl	80004b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40010400 	.word	0x40010400

08000d54 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d101      	bne.n	8000d66 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e034      	b.n	8000dd0 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000d6e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f245 5255 	movw	r2, #21845	; 0x5555
 8000d78:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	6852      	ldr	r2, [r2, #4]
 8000d82:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	6892      	ldr	r2, [r2, #8]
 8000d8c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000d8e:	f7ff fce1 	bl	8000754 <HAL_GetTick>
 8000d92:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000d94:	e00f      	b.n	8000db6 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000d96:	f7ff fcdd 	bl	8000754 <HAL_GetTick>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b27      	cmp	r3, #39	; 0x27
 8000da2:	d908      	bls.n	8000db6 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	f003 0303 	and.w	r3, r3, #3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e00c      	b.n	8000dd0 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	f003 0303 	and.w	r3, r3, #3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d1e8      	bne.n	8000d96 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000dcc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000dce:	2300      	movs	r3, #0
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000de8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
	...

08000df8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b086      	sub	sp, #24
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e26c      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	f000 8087 	beq.w	8000f26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e18:	4b92      	ldr	r3, [pc, #584]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f003 030c 	and.w	r3, r3, #12
 8000e20:	2b04      	cmp	r3, #4
 8000e22:	d00c      	beq.n	8000e3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e24:	4b8f      	ldr	r3, [pc, #572]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 030c 	and.w	r3, r3, #12
 8000e2c:	2b08      	cmp	r3, #8
 8000e2e:	d112      	bne.n	8000e56 <HAL_RCC_OscConfig+0x5e>
 8000e30:	4b8c      	ldr	r3, [pc, #560]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e3c:	d10b      	bne.n	8000e56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e3e:	4b89      	ldr	r3, [pc, #548]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d06c      	beq.n	8000f24 <HAL_RCC_OscConfig+0x12c>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d168      	bne.n	8000f24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e246      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e5e:	d106      	bne.n	8000e6e <HAL_RCC_OscConfig+0x76>
 8000e60:	4b80      	ldr	r3, [pc, #512]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a7f      	ldr	r2, [pc, #508]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6a:	6013      	str	r3, [r2, #0]
 8000e6c:	e02e      	b.n	8000ecc <HAL_RCC_OscConfig+0xd4>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10c      	bne.n	8000e90 <HAL_RCC_OscConfig+0x98>
 8000e76:	4b7b      	ldr	r3, [pc, #492]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a7a      	ldr	r2, [pc, #488]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	4b78      	ldr	r3, [pc, #480]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a77      	ldr	r2, [pc, #476]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e01d      	b.n	8000ecc <HAL_RCC_OscConfig+0xd4>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e98:	d10c      	bne.n	8000eb4 <HAL_RCC_OscConfig+0xbc>
 8000e9a:	4b72      	ldr	r3, [pc, #456]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a71      	ldr	r2, [pc, #452]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ea4:	6013      	str	r3, [r2, #0]
 8000ea6:	4b6f      	ldr	r3, [pc, #444]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a6e      	ldr	r2, [pc, #440]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eb0:	6013      	str	r3, [r2, #0]
 8000eb2:	e00b      	b.n	8000ecc <HAL_RCC_OscConfig+0xd4>
 8000eb4:	4b6b      	ldr	r3, [pc, #428]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a6a      	ldr	r2, [pc, #424]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000eba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ebe:	6013      	str	r3, [r2, #0]
 8000ec0:	4b68      	ldr	r3, [pc, #416]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a67      	ldr	r2, [pc, #412]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ec6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d013      	beq.n	8000efc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fc3e 	bl	8000754 <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000edc:	f7ff fc3a 	bl	8000754 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b64      	cmp	r3, #100	; 0x64
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e1fa      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eee:	4b5d      	ldr	r3, [pc, #372]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d0f0      	beq.n	8000edc <HAL_RCC_OscConfig+0xe4>
 8000efa:	e014      	b.n	8000f26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efc:	f7ff fc2a 	bl	8000754 <HAL_GetTick>
 8000f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f02:	e008      	b.n	8000f16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f04:	f7ff fc26 	bl	8000754 <HAL_GetTick>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	2b64      	cmp	r3, #100	; 0x64
 8000f10:	d901      	bls.n	8000f16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f12:	2303      	movs	r3, #3
 8000f14:	e1e6      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1f0      	bne.n	8000f04 <HAL_RCC_OscConfig+0x10c>
 8000f22:	e000      	b.n	8000f26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d063      	beq.n	8000ffa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f32:	4b4c      	ldr	r3, [pc, #304]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 030c 	and.w	r3, r3, #12
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d00b      	beq.n	8000f56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f3e:	4b49      	ldr	r3, [pc, #292]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 030c 	and.w	r3, r3, #12
 8000f46:	2b08      	cmp	r3, #8
 8000f48:	d11c      	bne.n	8000f84 <HAL_RCC_OscConfig+0x18c>
 8000f4a:	4b46      	ldr	r3, [pc, #280]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d116      	bne.n	8000f84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f56:	4b43      	ldr	r3, [pc, #268]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d005      	beq.n	8000f6e <HAL_RCC_OscConfig+0x176>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d001      	beq.n	8000f6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e1ba      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6e:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	4939      	ldr	r1, [pc, #228]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f82:	e03a      	b.n	8000ffa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d020      	beq.n	8000fce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f8c:	4b36      	ldr	r3, [pc, #216]	; (8001068 <HAL_RCC_OscConfig+0x270>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f92:	f7ff fbdf 	bl	8000754 <HAL_GetTick>
 8000f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f98:	e008      	b.n	8000fac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f9a:	f7ff fbdb 	bl	8000754 <HAL_GetTick>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e19b      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fac:	4b2d      	ldr	r3, [pc, #180]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d0f0      	beq.n	8000f9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	4927      	ldr	r1, [pc, #156]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	600b      	str	r3, [r1, #0]
 8000fcc:	e015      	b.n	8000ffa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fce:	4b26      	ldr	r3, [pc, #152]	; (8001068 <HAL_RCC_OscConfig+0x270>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fbbe 	bl	8000754 <HAL_GetTick>
 8000fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fda:	e008      	b.n	8000fee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fdc:	f7ff fbba 	bl	8000754 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e17a      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1f0      	bne.n	8000fdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0308 	and.w	r3, r3, #8
 8001002:	2b00      	cmp	r3, #0
 8001004:	d03a      	beq.n	800107c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d019      	beq.n	8001042 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <HAL_RCC_OscConfig+0x274>)
 8001010:	2201      	movs	r2, #1
 8001012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001014:	f7ff fb9e 	bl	8000754 <HAL_GetTick>
 8001018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800101c:	f7ff fb9a 	bl	8000754 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e15a      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800102e:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <HAL_RCC_OscConfig+0x26c>)
 8001030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d0f0      	beq.n	800101c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800103a:	2001      	movs	r0, #1
 800103c:	f000 fad8 	bl	80015f0 <RCC_Delay>
 8001040:	e01c      	b.n	800107c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <HAL_RCC_OscConfig+0x274>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fb84 	bl	8000754 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800104e:	e00f      	b.n	8001070 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001050:	f7ff fb80 	bl	8000754 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d908      	bls.n	8001070 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e140      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000
 8001068:	42420000 	.word	0x42420000
 800106c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001070:	4b9e      	ldr	r3, [pc, #632]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1e9      	bne.n	8001050 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 80a6 	beq.w	80011d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800108a:	2300      	movs	r3, #0
 800108c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800108e:	4b97      	ldr	r3, [pc, #604]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10d      	bne.n	80010b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800109a:	4b94      	ldr	r3, [pc, #592]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a93      	ldr	r2, [pc, #588]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80010a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a4:	61d3      	str	r3, [r2, #28]
 80010a6:	4b91      	ldr	r3, [pc, #580]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010b2:	2301      	movs	r3, #1
 80010b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b6:	4b8e      	ldr	r3, [pc, #568]	; (80012f0 <HAL_RCC_OscConfig+0x4f8>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d118      	bne.n	80010f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010c2:	4b8b      	ldr	r3, [pc, #556]	; (80012f0 <HAL_RCC_OscConfig+0x4f8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a8a      	ldr	r2, [pc, #552]	; (80012f0 <HAL_RCC_OscConfig+0x4f8>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010ce:	f7ff fb41 	bl	8000754 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010d6:	f7ff fb3d 	bl	8000754 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b64      	cmp	r3, #100	; 0x64
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e0fd      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e8:	4b81      	ldr	r3, [pc, #516]	; (80012f0 <HAL_RCC_OscConfig+0x4f8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f0      	beq.n	80010d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d106      	bne.n	800110a <HAL_RCC_OscConfig+0x312>
 80010fc:	4b7b      	ldr	r3, [pc, #492]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	4a7a      	ldr	r2, [pc, #488]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6213      	str	r3, [r2, #32]
 8001108:	e02d      	b.n	8001166 <HAL_RCC_OscConfig+0x36e>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10c      	bne.n	800112c <HAL_RCC_OscConfig+0x334>
 8001112:	4b76      	ldr	r3, [pc, #472]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001114:	6a1b      	ldr	r3, [r3, #32]
 8001116:	4a75      	ldr	r2, [pc, #468]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001118:	f023 0301 	bic.w	r3, r3, #1
 800111c:	6213      	str	r3, [r2, #32]
 800111e:	4b73      	ldr	r3, [pc, #460]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	4a72      	ldr	r2, [pc, #456]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001124:	f023 0304 	bic.w	r3, r3, #4
 8001128:	6213      	str	r3, [r2, #32]
 800112a:	e01c      	b.n	8001166 <HAL_RCC_OscConfig+0x36e>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	2b05      	cmp	r3, #5
 8001132:	d10c      	bne.n	800114e <HAL_RCC_OscConfig+0x356>
 8001134:	4b6d      	ldr	r3, [pc, #436]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	4a6c      	ldr	r2, [pc, #432]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800113a:	f043 0304 	orr.w	r3, r3, #4
 800113e:	6213      	str	r3, [r2, #32]
 8001140:	4b6a      	ldr	r3, [pc, #424]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	4a69      	ldr	r2, [pc, #420]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	6213      	str	r3, [r2, #32]
 800114c:	e00b      	b.n	8001166 <HAL_RCC_OscConfig+0x36e>
 800114e:	4b67      	ldr	r3, [pc, #412]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	4a66      	ldr	r2, [pc, #408]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	6213      	str	r3, [r2, #32]
 800115a:	4b64      	ldr	r3, [pc, #400]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	4a63      	ldr	r2, [pc, #396]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001160:	f023 0304 	bic.w	r3, r3, #4
 8001164:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d015      	beq.n	800119a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116e:	f7ff faf1 	bl	8000754 <HAL_GetTick>
 8001172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001174:	e00a      	b.n	800118c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001176:	f7ff faed 	bl	8000754 <HAL_GetTick>
 800117a:	4602      	mov	r2, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	f241 3288 	movw	r2, #5000	; 0x1388
 8001184:	4293      	cmp	r3, r2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e0ab      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800118c:	4b57      	ldr	r3, [pc, #348]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800118e:	6a1b      	ldr	r3, [r3, #32]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0ee      	beq.n	8001176 <HAL_RCC_OscConfig+0x37e>
 8001198:	e014      	b.n	80011c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800119a:	f7ff fadb 	bl	8000754 <HAL_GetTick>
 800119e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a0:	e00a      	b.n	80011b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011a2:	f7ff fad7 	bl	8000754 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e095      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b8:	4b4c      	ldr	r3, [pc, #304]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d1ee      	bne.n	80011a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011c4:	7dfb      	ldrb	r3, [r7, #23]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d105      	bne.n	80011d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ca:	4b48      	ldr	r3, [pc, #288]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a47      	ldr	r2, [pc, #284]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80011d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f000 8081 	beq.w	80012e2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011e0:	4b42      	ldr	r3, [pc, #264]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 030c 	and.w	r3, r3, #12
 80011e8:	2b08      	cmp	r3, #8
 80011ea:	d061      	beq.n	80012b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d146      	bne.n	8001282 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f4:	4b3f      	ldr	r3, [pc, #252]	; (80012f4 <HAL_RCC_OscConfig+0x4fc>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fa:	f7ff faab 	bl	8000754 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001202:	f7ff faa7 	bl	8000754 <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e067      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001214:	4b35      	ldr	r3, [pc, #212]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1f0      	bne.n	8001202 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001228:	d108      	bne.n	800123c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800122a:	4b30      	ldr	r3, [pc, #192]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	492d      	ldr	r1, [pc, #180]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001238:	4313      	orrs	r3, r2
 800123a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800123c:	4b2b      	ldr	r3, [pc, #172]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a19      	ldr	r1, [r3, #32]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124c:	430b      	orrs	r3, r1
 800124e:	4927      	ldr	r1, [pc, #156]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001250:	4313      	orrs	r3, r2
 8001252:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001254:	4b27      	ldr	r3, [pc, #156]	; (80012f4 <HAL_RCC_OscConfig+0x4fc>)
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125a:	f7ff fa7b 	bl	8000754 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001262:	f7ff fa77 	bl	8000754 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e037      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001274:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f0      	beq.n	8001262 <HAL_RCC_OscConfig+0x46a>
 8001280:	e02f      	b.n	80012e2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <HAL_RCC_OscConfig+0x4fc>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001288:	f7ff fa64 	bl	8000754 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001290:	f7ff fa60 	bl	8000754 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e020      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a2:	4b12      	ldr	r3, [pc, #72]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f0      	bne.n	8001290 <HAL_RCC_OscConfig+0x498>
 80012ae:	e018      	b.n	80012e2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e013      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_RCC_OscConfig+0x4f4>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a1b      	ldr	r3, [r3, #32]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d106      	bne.n	80012de <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012da:	429a      	cmp	r2, r3
 80012dc:	d001      	beq.n	80012e2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e000      	b.n	80012e4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40007000 	.word	0x40007000
 80012f4:	42420060 	.word	0x42420060

080012f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e0d0      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800130c:	4b6a      	ldr	r3, [pc, #424]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0307 	and.w	r3, r3, #7
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d910      	bls.n	800133c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131a:	4b67      	ldr	r3, [pc, #412]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 0207 	bic.w	r2, r3, #7
 8001322:	4965      	ldr	r1, [pc, #404]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	4313      	orrs	r3, r2
 8001328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800132a:	4b63      	ldr	r3, [pc, #396]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d001      	beq.n	800133c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e0b8      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d020      	beq.n	800138a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001354:	4b59      	ldr	r3, [pc, #356]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4a58      	ldr	r2, [pc, #352]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800135e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d005      	beq.n	8001378 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800136c:	4b53      	ldr	r3, [pc, #332]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	4a52      	ldr	r2, [pc, #328]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001372:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001376:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001378:	4b50      	ldr	r3, [pc, #320]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	494d      	ldr	r1, [pc, #308]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001386:	4313      	orrs	r3, r2
 8001388:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	d040      	beq.n	8001418 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d107      	bne.n	80013ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	4b47      	ldr	r3, [pc, #284]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d115      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e07f      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d107      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013b6:	4b41      	ldr	r3, [pc, #260]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d109      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e073      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c6:	4b3d      	ldr	r3, [pc, #244]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e06b      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013d6:	4b39      	ldr	r3, [pc, #228]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f023 0203 	bic.w	r2, r3, #3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	4936      	ldr	r1, [pc, #216]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 80013e4:	4313      	orrs	r3, r2
 80013e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013e8:	f7ff f9b4 	bl	8000754 <HAL_GetTick>
 80013ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ee:	e00a      	b.n	8001406 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f0:	f7ff f9b0 	bl	8000754 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80013fe:	4293      	cmp	r3, r2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e053      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001406:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f003 020c 	and.w	r2, r3, #12
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	429a      	cmp	r2, r3
 8001416:	d1eb      	bne.n	80013f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001418:	4b27      	ldr	r3, [pc, #156]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	429a      	cmp	r2, r3
 8001424:	d210      	bcs.n	8001448 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001426:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 0207 	bic.w	r2, r3, #7
 800142e:	4922      	ldr	r1, [pc, #136]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	4313      	orrs	r3, r2
 8001434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001436:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0307 	and.w	r3, r3, #7
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d001      	beq.n	8001448 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e032      	b.n	80014ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d008      	beq.n	8001466 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001454:	4b19      	ldr	r3, [pc, #100]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	4916      	ldr	r1, [pc, #88]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	2b00      	cmp	r3, #0
 8001470:	d009      	beq.n	8001486 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	490e      	ldr	r1, [pc, #56]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 8001482:	4313      	orrs	r3, r2
 8001484:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001486:	f000 f821 	bl	80014cc <HAL_RCC_GetSysClockFreq>
 800148a:	4602      	mov	r2, r0
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	091b      	lsrs	r3, r3, #4
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	490a      	ldr	r1, [pc, #40]	; (80014c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001498:	5ccb      	ldrb	r3, [r1, r3]
 800149a:	fa22 f303 	lsr.w	r3, r2, r3
 800149e:	4a09      	ldr	r2, [pc, #36]	; (80014c4 <HAL_RCC_ClockConfig+0x1cc>)
 80014a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <HAL_RCC_ClockConfig+0x1d0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff f912 	bl	80006d0 <HAL_InitTick>

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40022000 	.word	0x40022000
 80014bc:	40021000 	.word	0x40021000
 80014c0:	080022b4 	.word	0x080022b4
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014cc:	b490      	push	{r4, r7}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014d2:	4b2a      	ldr	r3, [pc, #168]	; (800157c <HAL_RCC_GetSysClockFreq+0xb0>)
 80014d4:	1d3c      	adds	r4, r7, #4
 80014d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014dc:	f240 2301 	movw	r3, #513	; 0x201
 80014e0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	2300      	movs	r3, #0
 80014e8:	61bb      	str	r3, [r7, #24]
 80014ea:	2300      	movs	r3, #0
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b04      	cmp	r3, #4
 8001504:	d002      	beq.n	800150c <HAL_RCC_GetSysClockFreq+0x40>
 8001506:	2b08      	cmp	r3, #8
 8001508:	d003      	beq.n	8001512 <HAL_RCC_GetSysClockFreq+0x46>
 800150a:	e02d      	b.n	8001568 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800150c:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <HAL_RCC_GetSysClockFreq+0xb8>)
 800150e:	623b      	str	r3, [r7, #32]
      break;
 8001510:	e02d      	b.n	800156e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	0c9b      	lsrs	r3, r3, #18
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800151e:	4413      	add	r3, r2
 8001520:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001524:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d013      	beq.n	8001558 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001530:	4b13      	ldr	r3, [pc, #76]	; (8001580 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	0c5b      	lsrs	r3, r3, #17
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800153e:	4413      	add	r3, r2
 8001540:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001544:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	4a0e      	ldr	r2, [pc, #56]	; (8001584 <HAL_RCC_GetSysClockFreq+0xb8>)
 800154a:	fb02 f203 	mul.w	r2, r2, r3
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	fbb2 f3f3 	udiv	r3, r2, r3
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
 8001556:	e004      	b.n	8001562 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	4a0b      	ldr	r2, [pc, #44]	; (8001588 <HAL_RCC_GetSysClockFreq+0xbc>)
 800155c:	fb02 f303 	mul.w	r3, r2, r3
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	623b      	str	r3, [r7, #32]
      break;
 8001566:	e002      	b.n	800156e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_RCC_GetSysClockFreq+0xb8>)
 800156a:	623b      	str	r3, [r7, #32]
      break;
 800156c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800156e:	6a3b      	ldr	r3, [r7, #32]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3728      	adds	r7, #40	; 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bc90      	pop	{r4, r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	080022a4 	.word	0x080022a4
 8001580:	40021000 	.word	0x40021000
 8001584:	007a1200 	.word	0x007a1200
 8001588:	003d0900 	.word	0x003d0900

0800158c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001590:	4b02      	ldr	r3, [pc, #8]	; (800159c <HAL_RCC_GetHCLKFreq+0x10>)
 8001592:	681b      	ldr	r3, [r3, #0]
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	20000000 	.word	0x20000000

080015a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015a4:	f7ff fff2 	bl	800158c <HAL_RCC_GetHCLKFreq>
 80015a8:	4602      	mov	r2, r0
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	0a1b      	lsrs	r3, r3, #8
 80015b0:	f003 0307 	and.w	r3, r3, #7
 80015b4:	4903      	ldr	r1, [pc, #12]	; (80015c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015b6:	5ccb      	ldrb	r3, [r1, r3]
 80015b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015bc:	4618      	mov	r0, r3
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40021000 	.word	0x40021000
 80015c4:	080022c4 	.word	0x080022c4

080015c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015cc:	f7ff ffde 	bl	800158c <HAL_RCC_GetHCLKFreq>
 80015d0:	4602      	mov	r2, r0
 80015d2:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	0adb      	lsrs	r3, r3, #11
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	4903      	ldr	r1, [pc, #12]	; (80015ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80015de:	5ccb      	ldrb	r3, [r1, r3]
 80015e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40021000 	.word	0x40021000
 80015ec:	080022c4 	.word	0x080022c4

080015f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <RCC_Delay+0x34>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <RCC_Delay+0x38>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	0a5b      	lsrs	r3, r3, #9
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	fb02 f303 	mul.w	r3, r2, r3
 800160a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800160c:	bf00      	nop
  }
  while (Delay --);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1e5a      	subs	r2, r3, #1
 8001612:	60fa      	str	r2, [r7, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1f9      	bne.n	800160c <RCC_Delay+0x1c>
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	20000000 	.word	0x20000000
 8001628:	10624dd3 	.word	0x10624dd3

0800162c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e03f      	b.n	80016be <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	d106      	bne.n	8001658 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7fe ffb4 	bl	80005c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2224      	movs	r2, #36	; 0x24
 800165c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68da      	ldr	r2, [r3, #12]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800166e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 f905 	bl	8001880 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	691a      	ldr	r2, [r3, #16]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	695a      	ldr	r2, [r3, #20]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001694:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2220      	movs	r2, #32
 80016b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2220      	movs	r2, #32
 80016b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b08a      	sub	sp, #40	; 0x28
 80016ca:	af02      	add	r7, sp, #8
 80016cc:	60f8      	str	r0, [r7, #12]
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	603b      	str	r3, [r7, #0]
 80016d2:	4613      	mov	r3, r2
 80016d4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b20      	cmp	r3, #32
 80016e4:	d17c      	bne.n	80017e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <HAL_UART_Transmit+0x2c>
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e075      	b.n	80017e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <HAL_UART_Transmit+0x3e>
 8001700:	2302      	movs	r3, #2
 8001702:	e06e      	b.n	80017e2 <HAL_UART_Transmit+0x11c>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2221      	movs	r2, #33	; 0x21
 8001716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800171a:	f7ff f81b 	bl	8000754 <HAL_GetTick>
 800171e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	88fa      	ldrh	r2, [r7, #6]
 8001724:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	88fa      	ldrh	r2, [r7, #6]
 800172a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001734:	d108      	bne.n	8001748 <HAL_UART_Transmit+0x82>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d104      	bne.n	8001748 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800173e:	2300      	movs	r3, #0
 8001740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	e003      	b.n	8001750 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800174c:	2300      	movs	r3, #0
 800174e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001758:	e02a      	b.n	80017b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	2200      	movs	r2, #0
 8001762:	2180      	movs	r1, #128	; 0x80
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f000 f840 	bl	80017ea <UART_WaitOnFlagUntilTimeout>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e036      	b.n	80017e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10b      	bne.n	8001792 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	461a      	mov	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001788:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	3302      	adds	r3, #2
 800178e:	61bb      	str	r3, [r7, #24]
 8001790:	e007      	b.n	80017a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	781a      	ldrb	r2, [r3, #0]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	3301      	adds	r3, #1
 80017a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	3b01      	subs	r3, #1
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1cf      	bne.n	800175a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	2200      	movs	r2, #0
 80017c2:	2140      	movs	r1, #64	; 0x40
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f000 f810 	bl	80017ea <UART_WaitOnFlagUntilTimeout>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e006      	b.n	80017e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2220      	movs	r2, #32
 80017d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	e000      	b.n	80017e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80017e0:	2302      	movs	r3, #2
  }
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	60f8      	str	r0, [r7, #12]
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	603b      	str	r3, [r7, #0]
 80017f6:	4613      	mov	r3, r2
 80017f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80017fa:	e02c      	b.n	8001856 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001802:	d028      	beq.n	8001856 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d007      	beq.n	800181a <UART_WaitOnFlagUntilTimeout+0x30>
 800180a:	f7fe ffa3 	bl	8000754 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	429a      	cmp	r2, r3
 8001818:	d21d      	bcs.n	8001856 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68da      	ldr	r2, [r3, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001828:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	695a      	ldr	r2, [r3, #20]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 0201 	bic.w	r2, r2, #1
 8001838:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2220      	movs	r2, #32
 800183e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2220      	movs	r2, #32
 8001846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2200      	movs	r2, #0
 800184e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e00f      	b.n	8001876 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	4013      	ands	r3, r2
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	429a      	cmp	r2, r3
 8001864:	bf0c      	ite	eq
 8001866:	2301      	moveq	r3, #1
 8001868:	2300      	movne	r3, #0
 800186a:	b2db      	uxtb	r3, r3
 800186c:	461a      	mov	r2, r3
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	429a      	cmp	r2, r3
 8001872:	d0c3      	beq.n	80017fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	695b      	ldr	r3, [r3, #20]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80018ba:	f023 030c 	bic.w	r3, r3, #12
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6812      	ldr	r2, [r2, #0]
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	430b      	orrs	r3, r1
 80018c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699a      	ldr	r2, [r3, #24]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	430a      	orrs	r2, r1
 80018dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a2c      	ldr	r2, [pc, #176]	; (8001994 <UART_SetConfig+0x114>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d103      	bne.n	80018f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80018e8:	f7ff fe6e 	bl	80015c8 <HAL_RCC_GetPCLK2Freq>
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	e002      	b.n	80018f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80018f0:	f7ff fe56 	bl	80015a0 <HAL_RCC_GetPCLK1Freq>
 80018f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4613      	mov	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	009a      	lsls	r2, r3, #2
 8001900:	441a      	add	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	fbb2 f3f3 	udiv	r3, r2, r3
 800190c:	4a22      	ldr	r2, [pc, #136]	; (8001998 <UART_SetConfig+0x118>)
 800190e:	fba2 2303 	umull	r2, r3, r2, r3
 8001912:	095b      	lsrs	r3, r3, #5
 8001914:	0119      	lsls	r1, r3, #4
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4613      	mov	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	009a      	lsls	r2, r3, #2
 8001920:	441a      	add	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	fbb2 f2f3 	udiv	r2, r2, r3
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <UART_SetConfig+0x118>)
 800192e:	fba3 0302 	umull	r0, r3, r3, r2
 8001932:	095b      	lsrs	r3, r3, #5
 8001934:	2064      	movs	r0, #100	; 0x64
 8001936:	fb00 f303 	mul.w	r3, r0, r3
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	3332      	adds	r3, #50	; 0x32
 8001940:	4a15      	ldr	r2, [pc, #84]	; (8001998 <UART_SetConfig+0x118>)
 8001942:	fba2 2303 	umull	r2, r3, r2, r3
 8001946:	095b      	lsrs	r3, r3, #5
 8001948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800194c:	4419      	add	r1, r3
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	4613      	mov	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	009a      	lsls	r2, r3, #2
 8001958:	441a      	add	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	fbb2 f2f3 	udiv	r2, r2, r3
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <UART_SetConfig+0x118>)
 8001966:	fba3 0302 	umull	r0, r3, r3, r2
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	2064      	movs	r0, #100	; 0x64
 800196e:	fb00 f303 	mul.w	r3, r0, r3
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	011b      	lsls	r3, r3, #4
 8001976:	3332      	adds	r3, #50	; 0x32
 8001978:	4a07      	ldr	r2, [pc, #28]	; (8001998 <UART_SetConfig+0x118>)
 800197a:	fba2 2303 	umull	r2, r3, r2, r3
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	f003 020f 	and.w	r2, r3, #15
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	440a      	add	r2, r1
 800198a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40013800 	.word	0x40013800
 8001998:	51eb851f 	.word	0x51eb851f

0800199c <__errno>:
 800199c:	4b01      	ldr	r3, [pc, #4]	; (80019a4 <__errno+0x8>)
 800199e:	6818      	ldr	r0, [r3, #0]
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	2000000c 	.word	0x2000000c

080019a8 <__libc_init_array>:
 80019a8:	b570      	push	{r4, r5, r6, lr}
 80019aa:	2600      	movs	r6, #0
 80019ac:	4d0c      	ldr	r5, [pc, #48]	; (80019e0 <__libc_init_array+0x38>)
 80019ae:	4c0d      	ldr	r4, [pc, #52]	; (80019e4 <__libc_init_array+0x3c>)
 80019b0:	1b64      	subs	r4, r4, r5
 80019b2:	10a4      	asrs	r4, r4, #2
 80019b4:	42a6      	cmp	r6, r4
 80019b6:	d109      	bne.n	80019cc <__libc_init_array+0x24>
 80019b8:	f000 fc5c 	bl	8002274 <_init>
 80019bc:	2600      	movs	r6, #0
 80019be:	4d0a      	ldr	r5, [pc, #40]	; (80019e8 <__libc_init_array+0x40>)
 80019c0:	4c0a      	ldr	r4, [pc, #40]	; (80019ec <__libc_init_array+0x44>)
 80019c2:	1b64      	subs	r4, r4, r5
 80019c4:	10a4      	asrs	r4, r4, #2
 80019c6:	42a6      	cmp	r6, r4
 80019c8:	d105      	bne.n	80019d6 <__libc_init_array+0x2e>
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
 80019cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80019d0:	4798      	blx	r3
 80019d2:	3601      	adds	r6, #1
 80019d4:	e7ee      	b.n	80019b4 <__libc_init_array+0xc>
 80019d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80019da:	4798      	blx	r3
 80019dc:	3601      	adds	r6, #1
 80019de:	e7f2      	b.n	80019c6 <__libc_init_array+0x1e>
 80019e0:	08002300 	.word	0x08002300
 80019e4:	08002300 	.word	0x08002300
 80019e8:	08002300 	.word	0x08002300
 80019ec:	08002304 	.word	0x08002304

080019f0 <memset>:
 80019f0:	4603      	mov	r3, r0
 80019f2:	4402      	add	r2, r0
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d100      	bne.n	80019fa <memset+0xa>
 80019f8:	4770      	bx	lr
 80019fa:	f803 1b01 	strb.w	r1, [r3], #1
 80019fe:	e7f9      	b.n	80019f4 <memset+0x4>

08001a00 <siprintf>:
 8001a00:	b40e      	push	{r1, r2, r3}
 8001a02:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001a06:	b500      	push	{lr}
 8001a08:	b09c      	sub	sp, #112	; 0x70
 8001a0a:	ab1d      	add	r3, sp, #116	; 0x74
 8001a0c:	9002      	str	r0, [sp, #8]
 8001a0e:	9006      	str	r0, [sp, #24]
 8001a10:	9107      	str	r1, [sp, #28]
 8001a12:	9104      	str	r1, [sp, #16]
 8001a14:	4808      	ldr	r0, [pc, #32]	; (8001a38 <siprintf+0x38>)
 8001a16:	4909      	ldr	r1, [pc, #36]	; (8001a3c <siprintf+0x3c>)
 8001a18:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a1c:	9105      	str	r1, [sp, #20]
 8001a1e:	6800      	ldr	r0, [r0, #0]
 8001a20:	a902      	add	r1, sp, #8
 8001a22:	9301      	str	r3, [sp, #4]
 8001a24:	f000 f868 	bl	8001af8 <_svfiprintf_r>
 8001a28:	2200      	movs	r2, #0
 8001a2a:	9b02      	ldr	r3, [sp, #8]
 8001a2c:	701a      	strb	r2, [r3, #0]
 8001a2e:	b01c      	add	sp, #112	; 0x70
 8001a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a34:	b003      	add	sp, #12
 8001a36:	4770      	bx	lr
 8001a38:	2000000c 	.word	0x2000000c
 8001a3c:	ffff0208 	.word	0xffff0208

08001a40 <__ssputs_r>:
 8001a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a44:	688e      	ldr	r6, [r1, #8]
 8001a46:	4682      	mov	sl, r0
 8001a48:	429e      	cmp	r6, r3
 8001a4a:	460c      	mov	r4, r1
 8001a4c:	4690      	mov	r8, r2
 8001a4e:	461f      	mov	r7, r3
 8001a50:	d838      	bhi.n	8001ac4 <__ssputs_r+0x84>
 8001a52:	898a      	ldrh	r2, [r1, #12]
 8001a54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001a58:	d032      	beq.n	8001ac0 <__ssputs_r+0x80>
 8001a5a:	6825      	ldr	r5, [r4, #0]
 8001a5c:	6909      	ldr	r1, [r1, #16]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	eba5 0901 	sub.w	r9, r5, r1
 8001a64:	6965      	ldr	r5, [r4, #20]
 8001a66:	444b      	add	r3, r9
 8001a68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001a6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001a70:	106d      	asrs	r5, r5, #1
 8001a72:	429d      	cmp	r5, r3
 8001a74:	bf38      	it	cc
 8001a76:	461d      	movcc	r5, r3
 8001a78:	0553      	lsls	r3, r2, #21
 8001a7a:	d531      	bpl.n	8001ae0 <__ssputs_r+0xa0>
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	f000 fb53 	bl	8002128 <_malloc_r>
 8001a82:	4606      	mov	r6, r0
 8001a84:	b950      	cbnz	r0, 8001a9c <__ssputs_r+0x5c>
 8001a86:	230c      	movs	r3, #12
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f8ca 3000 	str.w	r3, [sl]
 8001a90:	89a3      	ldrh	r3, [r4, #12]
 8001a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a96:	81a3      	strh	r3, [r4, #12]
 8001a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a9c:	464a      	mov	r2, r9
 8001a9e:	6921      	ldr	r1, [r4, #16]
 8001aa0:	f000 face 	bl	8002040 <memcpy>
 8001aa4:	89a3      	ldrh	r3, [r4, #12]
 8001aa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aae:	81a3      	strh	r3, [r4, #12]
 8001ab0:	6126      	str	r6, [r4, #16]
 8001ab2:	444e      	add	r6, r9
 8001ab4:	6026      	str	r6, [r4, #0]
 8001ab6:	463e      	mov	r6, r7
 8001ab8:	6165      	str	r5, [r4, #20]
 8001aba:	eba5 0509 	sub.w	r5, r5, r9
 8001abe:	60a5      	str	r5, [r4, #8]
 8001ac0:	42be      	cmp	r6, r7
 8001ac2:	d900      	bls.n	8001ac6 <__ssputs_r+0x86>
 8001ac4:	463e      	mov	r6, r7
 8001ac6:	4632      	mov	r2, r6
 8001ac8:	4641      	mov	r1, r8
 8001aca:	6820      	ldr	r0, [r4, #0]
 8001acc:	f000 fac6 	bl	800205c <memmove>
 8001ad0:	68a3      	ldr	r3, [r4, #8]
 8001ad2:	6822      	ldr	r2, [r4, #0]
 8001ad4:	1b9b      	subs	r3, r3, r6
 8001ad6:	4432      	add	r2, r6
 8001ad8:	2000      	movs	r0, #0
 8001ada:	60a3      	str	r3, [r4, #8]
 8001adc:	6022      	str	r2, [r4, #0]
 8001ade:	e7db      	b.n	8001a98 <__ssputs_r+0x58>
 8001ae0:	462a      	mov	r2, r5
 8001ae2:	f000 fb7b 	bl	80021dc <_realloc_r>
 8001ae6:	4606      	mov	r6, r0
 8001ae8:	2800      	cmp	r0, #0
 8001aea:	d1e1      	bne.n	8001ab0 <__ssputs_r+0x70>
 8001aec:	4650      	mov	r0, sl
 8001aee:	6921      	ldr	r1, [r4, #16]
 8001af0:	f000 face 	bl	8002090 <_free_r>
 8001af4:	e7c7      	b.n	8001a86 <__ssputs_r+0x46>
	...

08001af8 <_svfiprintf_r>:
 8001af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001afc:	4698      	mov	r8, r3
 8001afe:	898b      	ldrh	r3, [r1, #12]
 8001b00:	4607      	mov	r7, r0
 8001b02:	061b      	lsls	r3, r3, #24
 8001b04:	460d      	mov	r5, r1
 8001b06:	4614      	mov	r4, r2
 8001b08:	b09d      	sub	sp, #116	; 0x74
 8001b0a:	d50e      	bpl.n	8001b2a <_svfiprintf_r+0x32>
 8001b0c:	690b      	ldr	r3, [r1, #16]
 8001b0e:	b963      	cbnz	r3, 8001b2a <_svfiprintf_r+0x32>
 8001b10:	2140      	movs	r1, #64	; 0x40
 8001b12:	f000 fb09 	bl	8002128 <_malloc_r>
 8001b16:	6028      	str	r0, [r5, #0]
 8001b18:	6128      	str	r0, [r5, #16]
 8001b1a:	b920      	cbnz	r0, 8001b26 <_svfiprintf_r+0x2e>
 8001b1c:	230c      	movs	r3, #12
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295
 8001b24:	e0d1      	b.n	8001cca <_svfiprintf_r+0x1d2>
 8001b26:	2340      	movs	r3, #64	; 0x40
 8001b28:	616b      	str	r3, [r5, #20]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8001b2e:	2320      	movs	r3, #32
 8001b30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001b34:	2330      	movs	r3, #48	; 0x30
 8001b36:	f04f 0901 	mov.w	r9, #1
 8001b3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001b3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001ce4 <_svfiprintf_r+0x1ec>
 8001b42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001b46:	4623      	mov	r3, r4
 8001b48:	469a      	mov	sl, r3
 8001b4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001b4e:	b10a      	cbz	r2, 8001b54 <_svfiprintf_r+0x5c>
 8001b50:	2a25      	cmp	r2, #37	; 0x25
 8001b52:	d1f9      	bne.n	8001b48 <_svfiprintf_r+0x50>
 8001b54:	ebba 0b04 	subs.w	fp, sl, r4
 8001b58:	d00b      	beq.n	8001b72 <_svfiprintf_r+0x7a>
 8001b5a:	465b      	mov	r3, fp
 8001b5c:	4622      	mov	r2, r4
 8001b5e:	4629      	mov	r1, r5
 8001b60:	4638      	mov	r0, r7
 8001b62:	f7ff ff6d 	bl	8001a40 <__ssputs_r>
 8001b66:	3001      	adds	r0, #1
 8001b68:	f000 80aa 	beq.w	8001cc0 <_svfiprintf_r+0x1c8>
 8001b6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001b6e:	445a      	add	r2, fp
 8001b70:	9209      	str	r2, [sp, #36]	; 0x24
 8001b72:	f89a 3000 	ldrb.w	r3, [sl]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 80a2 	beq.w	8001cc0 <_svfiprintf_r+0x1c8>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001b86:	f10a 0a01 	add.w	sl, sl, #1
 8001b8a:	9304      	str	r3, [sp, #16]
 8001b8c:	9307      	str	r3, [sp, #28]
 8001b8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001b92:	931a      	str	r3, [sp, #104]	; 0x68
 8001b94:	4654      	mov	r4, sl
 8001b96:	2205      	movs	r2, #5
 8001b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b9c:	4851      	ldr	r0, [pc, #324]	; (8001ce4 <_svfiprintf_r+0x1ec>)
 8001b9e:	f000 fa41 	bl	8002024 <memchr>
 8001ba2:	9a04      	ldr	r2, [sp, #16]
 8001ba4:	b9d8      	cbnz	r0, 8001bde <_svfiprintf_r+0xe6>
 8001ba6:	06d0      	lsls	r0, r2, #27
 8001ba8:	bf44      	itt	mi
 8001baa:	2320      	movmi	r3, #32
 8001bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001bb0:	0711      	lsls	r1, r2, #28
 8001bb2:	bf44      	itt	mi
 8001bb4:	232b      	movmi	r3, #43	; 0x2b
 8001bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001bba:	f89a 3000 	ldrb.w	r3, [sl]
 8001bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8001bc0:	d015      	beq.n	8001bee <_svfiprintf_r+0xf6>
 8001bc2:	4654      	mov	r4, sl
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f04f 0c0a 	mov.w	ip, #10
 8001bca:	9a07      	ldr	r2, [sp, #28]
 8001bcc:	4621      	mov	r1, r4
 8001bce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001bd2:	3b30      	subs	r3, #48	; 0x30
 8001bd4:	2b09      	cmp	r3, #9
 8001bd6:	d94e      	bls.n	8001c76 <_svfiprintf_r+0x17e>
 8001bd8:	b1b0      	cbz	r0, 8001c08 <_svfiprintf_r+0x110>
 8001bda:	9207      	str	r2, [sp, #28]
 8001bdc:	e014      	b.n	8001c08 <_svfiprintf_r+0x110>
 8001bde:	eba0 0308 	sub.w	r3, r0, r8
 8001be2:	fa09 f303 	lsl.w	r3, r9, r3
 8001be6:	4313      	orrs	r3, r2
 8001be8:	46a2      	mov	sl, r4
 8001bea:	9304      	str	r3, [sp, #16]
 8001bec:	e7d2      	b.n	8001b94 <_svfiprintf_r+0x9c>
 8001bee:	9b03      	ldr	r3, [sp, #12]
 8001bf0:	1d19      	adds	r1, r3, #4
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	9103      	str	r1, [sp, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	bfbb      	ittet	lt
 8001bfa:	425b      	neglt	r3, r3
 8001bfc:	f042 0202 	orrlt.w	r2, r2, #2
 8001c00:	9307      	strge	r3, [sp, #28]
 8001c02:	9307      	strlt	r3, [sp, #28]
 8001c04:	bfb8      	it	lt
 8001c06:	9204      	strlt	r2, [sp, #16]
 8001c08:	7823      	ldrb	r3, [r4, #0]
 8001c0a:	2b2e      	cmp	r3, #46	; 0x2e
 8001c0c:	d10c      	bne.n	8001c28 <_svfiprintf_r+0x130>
 8001c0e:	7863      	ldrb	r3, [r4, #1]
 8001c10:	2b2a      	cmp	r3, #42	; 0x2a
 8001c12:	d135      	bne.n	8001c80 <_svfiprintf_r+0x188>
 8001c14:	9b03      	ldr	r3, [sp, #12]
 8001c16:	3402      	adds	r4, #2
 8001c18:	1d1a      	adds	r2, r3, #4
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	9203      	str	r2, [sp, #12]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	bfb8      	it	lt
 8001c22:	f04f 33ff 	movlt.w	r3, #4294967295
 8001c26:	9305      	str	r3, [sp, #20]
 8001c28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001cf4 <_svfiprintf_r+0x1fc>
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	4650      	mov	r0, sl
 8001c30:	7821      	ldrb	r1, [r4, #0]
 8001c32:	f000 f9f7 	bl	8002024 <memchr>
 8001c36:	b140      	cbz	r0, 8001c4a <_svfiprintf_r+0x152>
 8001c38:	2340      	movs	r3, #64	; 0x40
 8001c3a:	eba0 000a 	sub.w	r0, r0, sl
 8001c3e:	fa03 f000 	lsl.w	r0, r3, r0
 8001c42:	9b04      	ldr	r3, [sp, #16]
 8001c44:	3401      	adds	r4, #1
 8001c46:	4303      	orrs	r3, r0
 8001c48:	9304      	str	r3, [sp, #16]
 8001c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c4e:	2206      	movs	r2, #6
 8001c50:	4825      	ldr	r0, [pc, #148]	; (8001ce8 <_svfiprintf_r+0x1f0>)
 8001c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001c56:	f000 f9e5 	bl	8002024 <memchr>
 8001c5a:	2800      	cmp	r0, #0
 8001c5c:	d038      	beq.n	8001cd0 <_svfiprintf_r+0x1d8>
 8001c5e:	4b23      	ldr	r3, [pc, #140]	; (8001cec <_svfiprintf_r+0x1f4>)
 8001c60:	bb1b      	cbnz	r3, 8001caa <_svfiprintf_r+0x1b2>
 8001c62:	9b03      	ldr	r3, [sp, #12]
 8001c64:	3307      	adds	r3, #7
 8001c66:	f023 0307 	bic.w	r3, r3, #7
 8001c6a:	3308      	adds	r3, #8
 8001c6c:	9303      	str	r3, [sp, #12]
 8001c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c70:	4433      	add	r3, r6
 8001c72:	9309      	str	r3, [sp, #36]	; 0x24
 8001c74:	e767      	b.n	8001b46 <_svfiprintf_r+0x4e>
 8001c76:	460c      	mov	r4, r1
 8001c78:	2001      	movs	r0, #1
 8001c7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8001c7e:	e7a5      	b.n	8001bcc <_svfiprintf_r+0xd4>
 8001c80:	2300      	movs	r3, #0
 8001c82:	f04f 0c0a 	mov.w	ip, #10
 8001c86:	4619      	mov	r1, r3
 8001c88:	3401      	adds	r4, #1
 8001c8a:	9305      	str	r3, [sp, #20]
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001c92:	3a30      	subs	r2, #48	; 0x30
 8001c94:	2a09      	cmp	r2, #9
 8001c96:	d903      	bls.n	8001ca0 <_svfiprintf_r+0x1a8>
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d0c5      	beq.n	8001c28 <_svfiprintf_r+0x130>
 8001c9c:	9105      	str	r1, [sp, #20]
 8001c9e:	e7c3      	b.n	8001c28 <_svfiprintf_r+0x130>
 8001ca0:	4604      	mov	r4, r0
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	fb0c 2101 	mla	r1, ip, r1, r2
 8001ca8:	e7f0      	b.n	8001c8c <_svfiprintf_r+0x194>
 8001caa:	ab03      	add	r3, sp, #12
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	462a      	mov	r2, r5
 8001cb0:	4638      	mov	r0, r7
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <_svfiprintf_r+0x1f8>)
 8001cb4:	a904      	add	r1, sp, #16
 8001cb6:	f3af 8000 	nop.w
 8001cba:	1c42      	adds	r2, r0, #1
 8001cbc:	4606      	mov	r6, r0
 8001cbe:	d1d6      	bne.n	8001c6e <_svfiprintf_r+0x176>
 8001cc0:	89ab      	ldrh	r3, [r5, #12]
 8001cc2:	065b      	lsls	r3, r3, #25
 8001cc4:	f53f af2c 	bmi.w	8001b20 <_svfiprintf_r+0x28>
 8001cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001cca:	b01d      	add	sp, #116	; 0x74
 8001ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cd0:	ab03      	add	r3, sp, #12
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	462a      	mov	r2, r5
 8001cd6:	4638      	mov	r0, r7
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <_svfiprintf_r+0x1f8>)
 8001cda:	a904      	add	r1, sp, #16
 8001cdc:	f000 f87c 	bl	8001dd8 <_printf_i>
 8001ce0:	e7eb      	b.n	8001cba <_svfiprintf_r+0x1c2>
 8001ce2:	bf00      	nop
 8001ce4:	080022cc 	.word	0x080022cc
 8001ce8:	080022d6 	.word	0x080022d6
 8001cec:	00000000 	.word	0x00000000
 8001cf0:	08001a41 	.word	0x08001a41
 8001cf4:	080022d2 	.word	0x080022d2

08001cf8 <_printf_common>:
 8001cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001cfc:	4616      	mov	r6, r2
 8001cfe:	4699      	mov	r9, r3
 8001d00:	688a      	ldr	r2, [r1, #8]
 8001d02:	690b      	ldr	r3, [r1, #16]
 8001d04:	4607      	mov	r7, r0
 8001d06:	4293      	cmp	r3, r2
 8001d08:	bfb8      	it	lt
 8001d0a:	4613      	movlt	r3, r2
 8001d0c:	6033      	str	r3, [r6, #0]
 8001d0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001d12:	460c      	mov	r4, r1
 8001d14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001d18:	b10a      	cbz	r2, 8001d1e <_printf_common+0x26>
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	6033      	str	r3, [r6, #0]
 8001d1e:	6823      	ldr	r3, [r4, #0]
 8001d20:	0699      	lsls	r1, r3, #26
 8001d22:	bf42      	ittt	mi
 8001d24:	6833      	ldrmi	r3, [r6, #0]
 8001d26:	3302      	addmi	r3, #2
 8001d28:	6033      	strmi	r3, [r6, #0]
 8001d2a:	6825      	ldr	r5, [r4, #0]
 8001d2c:	f015 0506 	ands.w	r5, r5, #6
 8001d30:	d106      	bne.n	8001d40 <_printf_common+0x48>
 8001d32:	f104 0a19 	add.w	sl, r4, #25
 8001d36:	68e3      	ldr	r3, [r4, #12]
 8001d38:	6832      	ldr	r2, [r6, #0]
 8001d3a:	1a9b      	subs	r3, r3, r2
 8001d3c:	42ab      	cmp	r3, r5
 8001d3e:	dc28      	bgt.n	8001d92 <_printf_common+0x9a>
 8001d40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001d44:	1e13      	subs	r3, r2, #0
 8001d46:	6822      	ldr	r2, [r4, #0]
 8001d48:	bf18      	it	ne
 8001d4a:	2301      	movne	r3, #1
 8001d4c:	0692      	lsls	r2, r2, #26
 8001d4e:	d42d      	bmi.n	8001dac <_printf_common+0xb4>
 8001d50:	4649      	mov	r1, r9
 8001d52:	4638      	mov	r0, r7
 8001d54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001d58:	47c0      	blx	r8
 8001d5a:	3001      	adds	r0, #1
 8001d5c:	d020      	beq.n	8001da0 <_printf_common+0xa8>
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	68e5      	ldr	r5, [r4, #12]
 8001d62:	f003 0306 	and.w	r3, r3, #6
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf18      	it	ne
 8001d6a:	2500      	movne	r5, #0
 8001d6c:	6832      	ldr	r2, [r6, #0]
 8001d6e:	f04f 0600 	mov.w	r6, #0
 8001d72:	68a3      	ldr	r3, [r4, #8]
 8001d74:	bf08      	it	eq
 8001d76:	1aad      	subeq	r5, r5, r2
 8001d78:	6922      	ldr	r2, [r4, #16]
 8001d7a:	bf08      	it	eq
 8001d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d80:	4293      	cmp	r3, r2
 8001d82:	bfc4      	itt	gt
 8001d84:	1a9b      	subgt	r3, r3, r2
 8001d86:	18ed      	addgt	r5, r5, r3
 8001d88:	341a      	adds	r4, #26
 8001d8a:	42b5      	cmp	r5, r6
 8001d8c:	d11a      	bne.n	8001dc4 <_printf_common+0xcc>
 8001d8e:	2000      	movs	r0, #0
 8001d90:	e008      	b.n	8001da4 <_printf_common+0xac>
 8001d92:	2301      	movs	r3, #1
 8001d94:	4652      	mov	r2, sl
 8001d96:	4649      	mov	r1, r9
 8001d98:	4638      	mov	r0, r7
 8001d9a:	47c0      	blx	r8
 8001d9c:	3001      	adds	r0, #1
 8001d9e:	d103      	bne.n	8001da8 <_printf_common+0xb0>
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295
 8001da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001da8:	3501      	adds	r5, #1
 8001daa:	e7c4      	b.n	8001d36 <_printf_common+0x3e>
 8001dac:	2030      	movs	r0, #48	; 0x30
 8001dae:	18e1      	adds	r1, r4, r3
 8001db0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001dba:	4422      	add	r2, r4
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001dc2:	e7c5      	b.n	8001d50 <_printf_common+0x58>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	4622      	mov	r2, r4
 8001dc8:	4649      	mov	r1, r9
 8001dca:	4638      	mov	r0, r7
 8001dcc:	47c0      	blx	r8
 8001dce:	3001      	adds	r0, #1
 8001dd0:	d0e6      	beq.n	8001da0 <_printf_common+0xa8>
 8001dd2:	3601      	adds	r6, #1
 8001dd4:	e7d9      	b.n	8001d8a <_printf_common+0x92>
	...

08001dd8 <_printf_i>:
 8001dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ddc:	460c      	mov	r4, r1
 8001dde:	7e27      	ldrb	r7, [r4, #24]
 8001de0:	4691      	mov	r9, r2
 8001de2:	2f78      	cmp	r7, #120	; 0x78
 8001de4:	4680      	mov	r8, r0
 8001de6:	469a      	mov	sl, r3
 8001de8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001dea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001dee:	d807      	bhi.n	8001e00 <_printf_i+0x28>
 8001df0:	2f62      	cmp	r7, #98	; 0x62
 8001df2:	d80a      	bhi.n	8001e0a <_printf_i+0x32>
 8001df4:	2f00      	cmp	r7, #0
 8001df6:	f000 80d9 	beq.w	8001fac <_printf_i+0x1d4>
 8001dfa:	2f58      	cmp	r7, #88	; 0x58
 8001dfc:	f000 80a4 	beq.w	8001f48 <_printf_i+0x170>
 8001e00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001e04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001e08:	e03a      	b.n	8001e80 <_printf_i+0xa8>
 8001e0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001e0e:	2b15      	cmp	r3, #21
 8001e10:	d8f6      	bhi.n	8001e00 <_printf_i+0x28>
 8001e12:	a001      	add	r0, pc, #4	; (adr r0, 8001e18 <_printf_i+0x40>)
 8001e14:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001e18:	08001e71 	.word	0x08001e71
 8001e1c:	08001e85 	.word	0x08001e85
 8001e20:	08001e01 	.word	0x08001e01
 8001e24:	08001e01 	.word	0x08001e01
 8001e28:	08001e01 	.word	0x08001e01
 8001e2c:	08001e01 	.word	0x08001e01
 8001e30:	08001e85 	.word	0x08001e85
 8001e34:	08001e01 	.word	0x08001e01
 8001e38:	08001e01 	.word	0x08001e01
 8001e3c:	08001e01 	.word	0x08001e01
 8001e40:	08001e01 	.word	0x08001e01
 8001e44:	08001f93 	.word	0x08001f93
 8001e48:	08001eb5 	.word	0x08001eb5
 8001e4c:	08001f75 	.word	0x08001f75
 8001e50:	08001e01 	.word	0x08001e01
 8001e54:	08001e01 	.word	0x08001e01
 8001e58:	08001fb5 	.word	0x08001fb5
 8001e5c:	08001e01 	.word	0x08001e01
 8001e60:	08001eb5 	.word	0x08001eb5
 8001e64:	08001e01 	.word	0x08001e01
 8001e68:	08001e01 	.word	0x08001e01
 8001e6c:	08001f7d 	.word	0x08001f7d
 8001e70:	680b      	ldr	r3, [r1, #0]
 8001e72:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001e76:	1d1a      	adds	r2, r3, #4
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	600a      	str	r2, [r1, #0]
 8001e7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0a4      	b.n	8001fce <_printf_i+0x1f6>
 8001e84:	6825      	ldr	r5, [r4, #0]
 8001e86:	6808      	ldr	r0, [r1, #0]
 8001e88:	062e      	lsls	r6, r5, #24
 8001e8a:	f100 0304 	add.w	r3, r0, #4
 8001e8e:	d50a      	bpl.n	8001ea6 <_printf_i+0xce>
 8001e90:	6805      	ldr	r5, [r0, #0]
 8001e92:	600b      	str	r3, [r1, #0]
 8001e94:	2d00      	cmp	r5, #0
 8001e96:	da03      	bge.n	8001ea0 <_printf_i+0xc8>
 8001e98:	232d      	movs	r3, #45	; 0x2d
 8001e9a:	426d      	negs	r5, r5
 8001e9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ea0:	230a      	movs	r3, #10
 8001ea2:	485e      	ldr	r0, [pc, #376]	; (800201c <_printf_i+0x244>)
 8001ea4:	e019      	b.n	8001eda <_printf_i+0x102>
 8001ea6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001eaa:	6805      	ldr	r5, [r0, #0]
 8001eac:	600b      	str	r3, [r1, #0]
 8001eae:	bf18      	it	ne
 8001eb0:	b22d      	sxthne	r5, r5
 8001eb2:	e7ef      	b.n	8001e94 <_printf_i+0xbc>
 8001eb4:	680b      	ldr	r3, [r1, #0]
 8001eb6:	6825      	ldr	r5, [r4, #0]
 8001eb8:	1d18      	adds	r0, r3, #4
 8001eba:	6008      	str	r0, [r1, #0]
 8001ebc:	0628      	lsls	r0, r5, #24
 8001ebe:	d501      	bpl.n	8001ec4 <_printf_i+0xec>
 8001ec0:	681d      	ldr	r5, [r3, #0]
 8001ec2:	e002      	b.n	8001eca <_printf_i+0xf2>
 8001ec4:	0669      	lsls	r1, r5, #25
 8001ec6:	d5fb      	bpl.n	8001ec0 <_printf_i+0xe8>
 8001ec8:	881d      	ldrh	r5, [r3, #0]
 8001eca:	2f6f      	cmp	r7, #111	; 0x6f
 8001ecc:	bf0c      	ite	eq
 8001ece:	2308      	moveq	r3, #8
 8001ed0:	230a      	movne	r3, #10
 8001ed2:	4852      	ldr	r0, [pc, #328]	; (800201c <_printf_i+0x244>)
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001eda:	6866      	ldr	r6, [r4, #4]
 8001edc:	2e00      	cmp	r6, #0
 8001ede:	bfa8      	it	ge
 8001ee0:	6821      	ldrge	r1, [r4, #0]
 8001ee2:	60a6      	str	r6, [r4, #8]
 8001ee4:	bfa4      	itt	ge
 8001ee6:	f021 0104 	bicge.w	r1, r1, #4
 8001eea:	6021      	strge	r1, [r4, #0]
 8001eec:	b90d      	cbnz	r5, 8001ef2 <_printf_i+0x11a>
 8001eee:	2e00      	cmp	r6, #0
 8001ef0:	d04d      	beq.n	8001f8e <_printf_i+0x1b6>
 8001ef2:	4616      	mov	r6, r2
 8001ef4:	fbb5 f1f3 	udiv	r1, r5, r3
 8001ef8:	fb03 5711 	mls	r7, r3, r1, r5
 8001efc:	5dc7      	ldrb	r7, [r0, r7]
 8001efe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f02:	462f      	mov	r7, r5
 8001f04:	42bb      	cmp	r3, r7
 8001f06:	460d      	mov	r5, r1
 8001f08:	d9f4      	bls.n	8001ef4 <_printf_i+0x11c>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d10b      	bne.n	8001f26 <_printf_i+0x14e>
 8001f0e:	6823      	ldr	r3, [r4, #0]
 8001f10:	07df      	lsls	r7, r3, #31
 8001f12:	d508      	bpl.n	8001f26 <_printf_i+0x14e>
 8001f14:	6923      	ldr	r3, [r4, #16]
 8001f16:	6861      	ldr	r1, [r4, #4]
 8001f18:	4299      	cmp	r1, r3
 8001f1a:	bfde      	ittt	le
 8001f1c:	2330      	movle	r3, #48	; 0x30
 8001f1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001f22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001f26:	1b92      	subs	r2, r2, r6
 8001f28:	6122      	str	r2, [r4, #16]
 8001f2a:	464b      	mov	r3, r9
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	4640      	mov	r0, r8
 8001f30:	f8cd a000 	str.w	sl, [sp]
 8001f34:	aa03      	add	r2, sp, #12
 8001f36:	f7ff fedf 	bl	8001cf8 <_printf_common>
 8001f3a:	3001      	adds	r0, #1
 8001f3c:	d14c      	bne.n	8001fd8 <_printf_i+0x200>
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f42:	b004      	add	sp, #16
 8001f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f48:	4834      	ldr	r0, [pc, #208]	; (800201c <_printf_i+0x244>)
 8001f4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001f4e:	680e      	ldr	r6, [r1, #0]
 8001f50:	6823      	ldr	r3, [r4, #0]
 8001f52:	f856 5b04 	ldr.w	r5, [r6], #4
 8001f56:	061f      	lsls	r7, r3, #24
 8001f58:	600e      	str	r6, [r1, #0]
 8001f5a:	d514      	bpl.n	8001f86 <_printf_i+0x1ae>
 8001f5c:	07d9      	lsls	r1, r3, #31
 8001f5e:	bf44      	itt	mi
 8001f60:	f043 0320 	orrmi.w	r3, r3, #32
 8001f64:	6023      	strmi	r3, [r4, #0]
 8001f66:	b91d      	cbnz	r5, 8001f70 <_printf_i+0x198>
 8001f68:	6823      	ldr	r3, [r4, #0]
 8001f6a:	f023 0320 	bic.w	r3, r3, #32
 8001f6e:	6023      	str	r3, [r4, #0]
 8001f70:	2310      	movs	r3, #16
 8001f72:	e7af      	b.n	8001ed4 <_printf_i+0xfc>
 8001f74:	6823      	ldr	r3, [r4, #0]
 8001f76:	f043 0320 	orr.w	r3, r3, #32
 8001f7a:	6023      	str	r3, [r4, #0]
 8001f7c:	2378      	movs	r3, #120	; 0x78
 8001f7e:	4828      	ldr	r0, [pc, #160]	; (8002020 <_printf_i+0x248>)
 8001f80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001f84:	e7e3      	b.n	8001f4e <_printf_i+0x176>
 8001f86:	065e      	lsls	r6, r3, #25
 8001f88:	bf48      	it	mi
 8001f8a:	b2ad      	uxthmi	r5, r5
 8001f8c:	e7e6      	b.n	8001f5c <_printf_i+0x184>
 8001f8e:	4616      	mov	r6, r2
 8001f90:	e7bb      	b.n	8001f0a <_printf_i+0x132>
 8001f92:	680b      	ldr	r3, [r1, #0]
 8001f94:	6826      	ldr	r6, [r4, #0]
 8001f96:	1d1d      	adds	r5, r3, #4
 8001f98:	6960      	ldr	r0, [r4, #20]
 8001f9a:	600d      	str	r5, [r1, #0]
 8001f9c:	0635      	lsls	r5, r6, #24
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	d501      	bpl.n	8001fa6 <_printf_i+0x1ce>
 8001fa2:	6018      	str	r0, [r3, #0]
 8001fa4:	e002      	b.n	8001fac <_printf_i+0x1d4>
 8001fa6:	0671      	lsls	r1, r6, #25
 8001fa8:	d5fb      	bpl.n	8001fa2 <_printf_i+0x1ca>
 8001faa:	8018      	strh	r0, [r3, #0]
 8001fac:	2300      	movs	r3, #0
 8001fae:	4616      	mov	r6, r2
 8001fb0:	6123      	str	r3, [r4, #16]
 8001fb2:	e7ba      	b.n	8001f2a <_printf_i+0x152>
 8001fb4:	680b      	ldr	r3, [r1, #0]
 8001fb6:	1d1a      	adds	r2, r3, #4
 8001fb8:	600a      	str	r2, [r1, #0]
 8001fba:	681e      	ldr	r6, [r3, #0]
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4630      	mov	r0, r6
 8001fc0:	6862      	ldr	r2, [r4, #4]
 8001fc2:	f000 f82f 	bl	8002024 <memchr>
 8001fc6:	b108      	cbz	r0, 8001fcc <_printf_i+0x1f4>
 8001fc8:	1b80      	subs	r0, r0, r6
 8001fca:	6060      	str	r0, [r4, #4]
 8001fcc:	6863      	ldr	r3, [r4, #4]
 8001fce:	6123      	str	r3, [r4, #16]
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001fd6:	e7a8      	b.n	8001f2a <_printf_i+0x152>
 8001fd8:	4632      	mov	r2, r6
 8001fda:	4649      	mov	r1, r9
 8001fdc:	4640      	mov	r0, r8
 8001fde:	6923      	ldr	r3, [r4, #16]
 8001fe0:	47d0      	blx	sl
 8001fe2:	3001      	adds	r0, #1
 8001fe4:	d0ab      	beq.n	8001f3e <_printf_i+0x166>
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	079b      	lsls	r3, r3, #30
 8001fea:	d413      	bmi.n	8002014 <_printf_i+0x23c>
 8001fec:	68e0      	ldr	r0, [r4, #12]
 8001fee:	9b03      	ldr	r3, [sp, #12]
 8001ff0:	4298      	cmp	r0, r3
 8001ff2:	bfb8      	it	lt
 8001ff4:	4618      	movlt	r0, r3
 8001ff6:	e7a4      	b.n	8001f42 <_printf_i+0x16a>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	4632      	mov	r2, r6
 8001ffc:	4649      	mov	r1, r9
 8001ffe:	4640      	mov	r0, r8
 8002000:	47d0      	blx	sl
 8002002:	3001      	adds	r0, #1
 8002004:	d09b      	beq.n	8001f3e <_printf_i+0x166>
 8002006:	3501      	adds	r5, #1
 8002008:	68e3      	ldr	r3, [r4, #12]
 800200a:	9903      	ldr	r1, [sp, #12]
 800200c:	1a5b      	subs	r3, r3, r1
 800200e:	42ab      	cmp	r3, r5
 8002010:	dcf2      	bgt.n	8001ff8 <_printf_i+0x220>
 8002012:	e7eb      	b.n	8001fec <_printf_i+0x214>
 8002014:	2500      	movs	r5, #0
 8002016:	f104 0619 	add.w	r6, r4, #25
 800201a:	e7f5      	b.n	8002008 <_printf_i+0x230>
 800201c:	080022dd 	.word	0x080022dd
 8002020:	080022ee 	.word	0x080022ee

08002024 <memchr>:
 8002024:	4603      	mov	r3, r0
 8002026:	b510      	push	{r4, lr}
 8002028:	b2c9      	uxtb	r1, r1
 800202a:	4402      	add	r2, r0
 800202c:	4293      	cmp	r3, r2
 800202e:	4618      	mov	r0, r3
 8002030:	d101      	bne.n	8002036 <memchr+0x12>
 8002032:	2000      	movs	r0, #0
 8002034:	e003      	b.n	800203e <memchr+0x1a>
 8002036:	7804      	ldrb	r4, [r0, #0]
 8002038:	3301      	adds	r3, #1
 800203a:	428c      	cmp	r4, r1
 800203c:	d1f6      	bne.n	800202c <memchr+0x8>
 800203e:	bd10      	pop	{r4, pc}

08002040 <memcpy>:
 8002040:	440a      	add	r2, r1
 8002042:	4291      	cmp	r1, r2
 8002044:	f100 33ff 	add.w	r3, r0, #4294967295
 8002048:	d100      	bne.n	800204c <memcpy+0xc>
 800204a:	4770      	bx	lr
 800204c:	b510      	push	{r4, lr}
 800204e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002052:	4291      	cmp	r1, r2
 8002054:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002058:	d1f9      	bne.n	800204e <memcpy+0xe>
 800205a:	bd10      	pop	{r4, pc}

0800205c <memmove>:
 800205c:	4288      	cmp	r0, r1
 800205e:	b510      	push	{r4, lr}
 8002060:	eb01 0402 	add.w	r4, r1, r2
 8002064:	d902      	bls.n	800206c <memmove+0x10>
 8002066:	4284      	cmp	r4, r0
 8002068:	4623      	mov	r3, r4
 800206a:	d807      	bhi.n	800207c <memmove+0x20>
 800206c:	1e43      	subs	r3, r0, #1
 800206e:	42a1      	cmp	r1, r4
 8002070:	d008      	beq.n	8002084 <memmove+0x28>
 8002072:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002076:	f803 2f01 	strb.w	r2, [r3, #1]!
 800207a:	e7f8      	b.n	800206e <memmove+0x12>
 800207c:	4601      	mov	r1, r0
 800207e:	4402      	add	r2, r0
 8002080:	428a      	cmp	r2, r1
 8002082:	d100      	bne.n	8002086 <memmove+0x2a>
 8002084:	bd10      	pop	{r4, pc}
 8002086:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800208a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800208e:	e7f7      	b.n	8002080 <memmove+0x24>

08002090 <_free_r>:
 8002090:	b538      	push	{r3, r4, r5, lr}
 8002092:	4605      	mov	r5, r0
 8002094:	2900      	cmp	r1, #0
 8002096:	d043      	beq.n	8002120 <_free_r+0x90>
 8002098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800209c:	1f0c      	subs	r4, r1, #4
 800209e:	2b00      	cmp	r3, #0
 80020a0:	bfb8      	it	lt
 80020a2:	18e4      	addlt	r4, r4, r3
 80020a4:	f000 f8d0 	bl	8002248 <__malloc_lock>
 80020a8:	4a1e      	ldr	r2, [pc, #120]	; (8002124 <_free_r+0x94>)
 80020aa:	6813      	ldr	r3, [r2, #0]
 80020ac:	4610      	mov	r0, r2
 80020ae:	b933      	cbnz	r3, 80020be <_free_r+0x2e>
 80020b0:	6063      	str	r3, [r4, #4]
 80020b2:	6014      	str	r4, [r2, #0]
 80020b4:	4628      	mov	r0, r5
 80020b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020ba:	f000 b8cb 	b.w	8002254 <__malloc_unlock>
 80020be:	42a3      	cmp	r3, r4
 80020c0:	d90a      	bls.n	80020d8 <_free_r+0x48>
 80020c2:	6821      	ldr	r1, [r4, #0]
 80020c4:	1862      	adds	r2, r4, r1
 80020c6:	4293      	cmp	r3, r2
 80020c8:	bf01      	itttt	eq
 80020ca:	681a      	ldreq	r2, [r3, #0]
 80020cc:	685b      	ldreq	r3, [r3, #4]
 80020ce:	1852      	addeq	r2, r2, r1
 80020d0:	6022      	streq	r2, [r4, #0]
 80020d2:	6063      	str	r3, [r4, #4]
 80020d4:	6004      	str	r4, [r0, #0]
 80020d6:	e7ed      	b.n	80020b4 <_free_r+0x24>
 80020d8:	461a      	mov	r2, r3
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	b10b      	cbz	r3, 80020e2 <_free_r+0x52>
 80020de:	42a3      	cmp	r3, r4
 80020e0:	d9fa      	bls.n	80020d8 <_free_r+0x48>
 80020e2:	6811      	ldr	r1, [r2, #0]
 80020e4:	1850      	adds	r0, r2, r1
 80020e6:	42a0      	cmp	r0, r4
 80020e8:	d10b      	bne.n	8002102 <_free_r+0x72>
 80020ea:	6820      	ldr	r0, [r4, #0]
 80020ec:	4401      	add	r1, r0
 80020ee:	1850      	adds	r0, r2, r1
 80020f0:	4283      	cmp	r3, r0
 80020f2:	6011      	str	r1, [r2, #0]
 80020f4:	d1de      	bne.n	80020b4 <_free_r+0x24>
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4401      	add	r1, r0
 80020fc:	6011      	str	r1, [r2, #0]
 80020fe:	6053      	str	r3, [r2, #4]
 8002100:	e7d8      	b.n	80020b4 <_free_r+0x24>
 8002102:	d902      	bls.n	800210a <_free_r+0x7a>
 8002104:	230c      	movs	r3, #12
 8002106:	602b      	str	r3, [r5, #0]
 8002108:	e7d4      	b.n	80020b4 <_free_r+0x24>
 800210a:	6820      	ldr	r0, [r4, #0]
 800210c:	1821      	adds	r1, r4, r0
 800210e:	428b      	cmp	r3, r1
 8002110:	bf01      	itttt	eq
 8002112:	6819      	ldreq	r1, [r3, #0]
 8002114:	685b      	ldreq	r3, [r3, #4]
 8002116:	1809      	addeq	r1, r1, r0
 8002118:	6021      	streq	r1, [r4, #0]
 800211a:	6063      	str	r3, [r4, #4]
 800211c:	6054      	str	r4, [r2, #4]
 800211e:	e7c9      	b.n	80020b4 <_free_r+0x24>
 8002120:	bd38      	pop	{r3, r4, r5, pc}
 8002122:	bf00      	nop
 8002124:	20000090 	.word	0x20000090

08002128 <_malloc_r>:
 8002128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800212a:	1ccd      	adds	r5, r1, #3
 800212c:	f025 0503 	bic.w	r5, r5, #3
 8002130:	3508      	adds	r5, #8
 8002132:	2d0c      	cmp	r5, #12
 8002134:	bf38      	it	cc
 8002136:	250c      	movcc	r5, #12
 8002138:	2d00      	cmp	r5, #0
 800213a:	4606      	mov	r6, r0
 800213c:	db01      	blt.n	8002142 <_malloc_r+0x1a>
 800213e:	42a9      	cmp	r1, r5
 8002140:	d903      	bls.n	800214a <_malloc_r+0x22>
 8002142:	230c      	movs	r3, #12
 8002144:	6033      	str	r3, [r6, #0]
 8002146:	2000      	movs	r0, #0
 8002148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800214a:	f000 f87d 	bl	8002248 <__malloc_lock>
 800214e:	4921      	ldr	r1, [pc, #132]	; (80021d4 <_malloc_r+0xac>)
 8002150:	680a      	ldr	r2, [r1, #0]
 8002152:	4614      	mov	r4, r2
 8002154:	b99c      	cbnz	r4, 800217e <_malloc_r+0x56>
 8002156:	4f20      	ldr	r7, [pc, #128]	; (80021d8 <_malloc_r+0xb0>)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b923      	cbnz	r3, 8002166 <_malloc_r+0x3e>
 800215c:	4621      	mov	r1, r4
 800215e:	4630      	mov	r0, r6
 8002160:	f000 f862 	bl	8002228 <_sbrk_r>
 8002164:	6038      	str	r0, [r7, #0]
 8002166:	4629      	mov	r1, r5
 8002168:	4630      	mov	r0, r6
 800216a:	f000 f85d 	bl	8002228 <_sbrk_r>
 800216e:	1c43      	adds	r3, r0, #1
 8002170:	d123      	bne.n	80021ba <_malloc_r+0x92>
 8002172:	230c      	movs	r3, #12
 8002174:	4630      	mov	r0, r6
 8002176:	6033      	str	r3, [r6, #0]
 8002178:	f000 f86c 	bl	8002254 <__malloc_unlock>
 800217c:	e7e3      	b.n	8002146 <_malloc_r+0x1e>
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	1b5b      	subs	r3, r3, r5
 8002182:	d417      	bmi.n	80021b4 <_malloc_r+0x8c>
 8002184:	2b0b      	cmp	r3, #11
 8002186:	d903      	bls.n	8002190 <_malloc_r+0x68>
 8002188:	6023      	str	r3, [r4, #0]
 800218a:	441c      	add	r4, r3
 800218c:	6025      	str	r5, [r4, #0]
 800218e:	e004      	b.n	800219a <_malloc_r+0x72>
 8002190:	6863      	ldr	r3, [r4, #4]
 8002192:	42a2      	cmp	r2, r4
 8002194:	bf0c      	ite	eq
 8002196:	600b      	streq	r3, [r1, #0]
 8002198:	6053      	strne	r3, [r2, #4]
 800219a:	4630      	mov	r0, r6
 800219c:	f000 f85a 	bl	8002254 <__malloc_unlock>
 80021a0:	f104 000b 	add.w	r0, r4, #11
 80021a4:	1d23      	adds	r3, r4, #4
 80021a6:	f020 0007 	bic.w	r0, r0, #7
 80021aa:	1ac2      	subs	r2, r0, r3
 80021ac:	d0cc      	beq.n	8002148 <_malloc_r+0x20>
 80021ae:	1a1b      	subs	r3, r3, r0
 80021b0:	50a3      	str	r3, [r4, r2]
 80021b2:	e7c9      	b.n	8002148 <_malloc_r+0x20>
 80021b4:	4622      	mov	r2, r4
 80021b6:	6864      	ldr	r4, [r4, #4]
 80021b8:	e7cc      	b.n	8002154 <_malloc_r+0x2c>
 80021ba:	1cc4      	adds	r4, r0, #3
 80021bc:	f024 0403 	bic.w	r4, r4, #3
 80021c0:	42a0      	cmp	r0, r4
 80021c2:	d0e3      	beq.n	800218c <_malloc_r+0x64>
 80021c4:	1a21      	subs	r1, r4, r0
 80021c6:	4630      	mov	r0, r6
 80021c8:	f000 f82e 	bl	8002228 <_sbrk_r>
 80021cc:	3001      	adds	r0, #1
 80021ce:	d1dd      	bne.n	800218c <_malloc_r+0x64>
 80021d0:	e7cf      	b.n	8002172 <_malloc_r+0x4a>
 80021d2:	bf00      	nop
 80021d4:	20000090 	.word	0x20000090
 80021d8:	20000094 	.word	0x20000094

080021dc <_realloc_r>:
 80021dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021de:	4607      	mov	r7, r0
 80021e0:	4614      	mov	r4, r2
 80021e2:	460e      	mov	r6, r1
 80021e4:	b921      	cbnz	r1, 80021f0 <_realloc_r+0x14>
 80021e6:	4611      	mov	r1, r2
 80021e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80021ec:	f7ff bf9c 	b.w	8002128 <_malloc_r>
 80021f0:	b922      	cbnz	r2, 80021fc <_realloc_r+0x20>
 80021f2:	f7ff ff4d 	bl	8002090 <_free_r>
 80021f6:	4625      	mov	r5, r4
 80021f8:	4628      	mov	r0, r5
 80021fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021fc:	f000 f830 	bl	8002260 <_malloc_usable_size_r>
 8002200:	42a0      	cmp	r0, r4
 8002202:	d20f      	bcs.n	8002224 <_realloc_r+0x48>
 8002204:	4621      	mov	r1, r4
 8002206:	4638      	mov	r0, r7
 8002208:	f7ff ff8e 	bl	8002128 <_malloc_r>
 800220c:	4605      	mov	r5, r0
 800220e:	2800      	cmp	r0, #0
 8002210:	d0f2      	beq.n	80021f8 <_realloc_r+0x1c>
 8002212:	4631      	mov	r1, r6
 8002214:	4622      	mov	r2, r4
 8002216:	f7ff ff13 	bl	8002040 <memcpy>
 800221a:	4631      	mov	r1, r6
 800221c:	4638      	mov	r0, r7
 800221e:	f7ff ff37 	bl	8002090 <_free_r>
 8002222:	e7e9      	b.n	80021f8 <_realloc_r+0x1c>
 8002224:	4635      	mov	r5, r6
 8002226:	e7e7      	b.n	80021f8 <_realloc_r+0x1c>

08002228 <_sbrk_r>:
 8002228:	b538      	push	{r3, r4, r5, lr}
 800222a:	2300      	movs	r3, #0
 800222c:	4d05      	ldr	r5, [pc, #20]	; (8002244 <_sbrk_r+0x1c>)
 800222e:	4604      	mov	r4, r0
 8002230:	4608      	mov	r0, r1
 8002232:	602b      	str	r3, [r5, #0]
 8002234:	f7fe f95e 	bl	80004f4 <_sbrk>
 8002238:	1c43      	adds	r3, r0, #1
 800223a:	d102      	bne.n	8002242 <_sbrk_r+0x1a>
 800223c:	682b      	ldr	r3, [r5, #0]
 800223e:	b103      	cbz	r3, 8002242 <_sbrk_r+0x1a>
 8002240:	6023      	str	r3, [r4, #0]
 8002242:	bd38      	pop	{r3, r4, r5, pc}
 8002244:	200000ec 	.word	0x200000ec

08002248 <__malloc_lock>:
 8002248:	4801      	ldr	r0, [pc, #4]	; (8002250 <__malloc_lock+0x8>)
 800224a:	f000 b811 	b.w	8002270 <__retarget_lock_acquire_recursive>
 800224e:	bf00      	nop
 8002250:	200000f4 	.word	0x200000f4

08002254 <__malloc_unlock>:
 8002254:	4801      	ldr	r0, [pc, #4]	; (800225c <__malloc_unlock+0x8>)
 8002256:	f000 b80c 	b.w	8002272 <__retarget_lock_release_recursive>
 800225a:	bf00      	nop
 800225c:	200000f4 	.word	0x200000f4

08002260 <_malloc_usable_size_r>:
 8002260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002264:	1f18      	subs	r0, r3, #4
 8002266:	2b00      	cmp	r3, #0
 8002268:	bfbc      	itt	lt
 800226a:	580b      	ldrlt	r3, [r1, r0]
 800226c:	18c0      	addlt	r0, r0, r3
 800226e:	4770      	bx	lr

08002270 <__retarget_lock_acquire_recursive>:
 8002270:	4770      	bx	lr

08002272 <__retarget_lock_release_recursive>:
 8002272:	4770      	bx	lr

08002274 <_init>:
 8002274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002276:	bf00      	nop
 8002278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800227a:	bc08      	pop	{r3}
 800227c:	469e      	mov	lr, r3
 800227e:	4770      	bx	lr

08002280 <_fini>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	bf00      	nop
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr
