{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743475946490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743475946496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 22:52:26 2025 " "Processing started: Mon Mar 31 22:52:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743475946496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475946496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475946496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743475947317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743475947317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 3 3 " "Found 3 design units, including 3 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "registers.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957121 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_sign_extended_reg " "Found entity 2: c_sign_extended_reg" {  } { { "registers.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957121 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_reg " "Found entity 3: pc_reg" {  } { { "registers.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/registers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit " "Found entity 1: and_32_bit" {  } { { "and_32_bit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/and_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_mux_2_to_1 " "Found entity 1: mdr_mux_2_to_1" {  } { { "mdr_mux_2_to_1.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mdr_mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/logical_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/bus_mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_neg " "Found entity 1: logical_neg" {  } { { "neg.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_not " "Found entity 1: logical_not" {  } { { "not.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_and_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_and_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_and_encode " "Found entity 1: select_and_encode" {  } { { "select_and_encode.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/select_and_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957456 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/conff.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport_and_outport.v 2 2 " "Found 2 design units, including 2 entities, in source file inport_and_outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "inport_and_outport.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957458 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "inport_and_outport.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_tb " "Found entity 1: branch_tb" {  } { { "branch_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/branch_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/andi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/addi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ori_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/jr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/jal_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mfhi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/in_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(268) " "Verilog HDL information at control_unit.v(268): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743475957607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743475957613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_increment Datapath.v(145) " "Verilog HDL Implicit Net warning at Datapath.v(145): created implicit net for \"pc_increment\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_in Datapath.v(162) " "Verilog HDL Implicit Net warning at Datapath.v(162): created implicit net for \"r_in\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read Datapath.v(172) " "Verilog HDL Implicit Net warning at Datapath.v(172): created implicit net for \"read\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_enable Datapath.v(218) " "Verilog HDL Implicit Net warning at Datapath.v(218): created implicit net for \"con_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_init Datapath.v(224) " "Verilog HDL Implicit Net warning at Datapath.v(224): created implicit net for \"inport_init\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outport_enable Datapath.v(225) " "Verilog HDL Implicit Net warning at Datapath.v(225): created implicit net for \"outport_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout alu.v(29) " "Verilog HDL Implicit Net warning at alu.v(29): created implicit net for \"cout\"" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out branch_tb.v(71) " "Verilog HDL Implicit Net warning at branch_tb.v(71): created implicit net for \"con_out\"" {  } { { "branch_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/branch_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743475957770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:r0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:r0\"" {  } { { "Datapath.v" "r0" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "Datapath.v" "pc" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_and_encode select_and_encode:select_mux " "Elaborating entity \"select_and_encode\" for hierarchy \"select_and_encode:select_mux\"" {  } { { "Datapath.v" "select_mux" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_mux_2_to_1 mdr_mux_2_to_1:mdr_mux " "Elaborating entity \"mdr_mux_2_to_1\" for hierarchy \"mdr_mux_2_to_1:mdr_mux\"" {  } { { "Datapath.v" "mdr_mux" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957849 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(66) " "Verilog HDL Case Statement warning at alu.v(66): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.v(66) " "Verilog HDL Always Construct warning at alu.v(66): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] alu.v(66) " "Inferred latch for \"c\[0\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] alu.v(66) " "Inferred latch for \"c\[1\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] alu.v(66) " "Inferred latch for \"c\[2\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] alu.v(66) " "Inferred latch for \"c\[3\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] alu.v(66) " "Inferred latch for \"c\[4\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] alu.v(66) " "Inferred latch for \"c\[5\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] alu.v(66) " "Inferred latch for \"c\[6\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] alu.v(66) " "Inferred latch for \"c\[7\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] alu.v(66) " "Inferred latch for \"c\[8\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] alu.v(66) " "Inferred latch for \"c\[9\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] alu.v(66) " "Inferred latch for \"c\[10\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] alu.v(66) " "Inferred latch for \"c\[11\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] alu.v(66) " "Inferred latch for \"c\[12\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] alu.v(66) " "Inferred latch for \"c\[13\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] alu.v(66) " "Inferred latch for \"c\[14\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] alu.v(66) " "Inferred latch for \"c\[15\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] alu.v(66) " "Inferred latch for \"c\[16\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] alu.v(66) " "Inferred latch for \"c\[17\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] alu.v(66) " "Inferred latch for \"c\[18\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] alu.v(66) " "Inferred latch for \"c\[19\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] alu.v(66) " "Inferred latch for \"c\[20\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] alu.v(66) " "Inferred latch for \"c\[21\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] alu.v(66) " "Inferred latch for \"c\[22\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] alu.v(66) " "Inferred latch for \"c\[23\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] alu.v(66) " "Inferred latch for \"c\[24\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] alu.v(66) " "Inferred latch for \"c\[25\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] alu.v(66) " "Inferred latch for \"c\[26\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] alu.v(66) " "Inferred latch for \"c\[27\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] alu.v(66) " "Inferred latch for \"c\[28\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] alu.v(66) " "Inferred latch for \"c\[29\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] alu.v(66) " "Inferred latch for \"c\[30\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] alu.v(66) " "Inferred latch for \"c\[31\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[32\] alu.v(66) " "Inferred latch for \"c\[32\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[33\] alu.v(66) " "Inferred latch for \"c\[33\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[34\] alu.v(66) " "Inferred latch for \"c\[34\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[35\] alu.v(66) " "Inferred latch for \"c\[35\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[36\] alu.v(66) " "Inferred latch for \"c\[36\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[37\] alu.v(66) " "Inferred latch for \"c\[37\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[38\] alu.v(66) " "Inferred latch for \"c\[38\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[39\] alu.v(66) " "Inferred latch for \"c\[39\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[40\] alu.v(66) " "Inferred latch for \"c\[40\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[41\] alu.v(66) " "Inferred latch for \"c\[41\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[42\] alu.v(66) " "Inferred latch for \"c\[42\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[43\] alu.v(66) " "Inferred latch for \"c\[43\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[44\] alu.v(66) " "Inferred latch for \"c\[44\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[45\] alu.v(66) " "Inferred latch for \"c\[45\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[46\] alu.v(66) " "Inferred latch for \"c\[46\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[47\] alu.v(66) " "Inferred latch for \"c\[47\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[48\] alu.v(66) " "Inferred latch for \"c\[48\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[49\] alu.v(66) " "Inferred latch for \"c\[49\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[50\] alu.v(66) " "Inferred latch for \"c\[50\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[51\] alu.v(66) " "Inferred latch for \"c\[51\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[52\] alu.v(66) " "Inferred latch for \"c\[52\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[53\] alu.v(66) " "Inferred latch for \"c\[53\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[54\] alu.v(66) " "Inferred latch for \"c\[54\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[55\] alu.v(66) " "Inferred latch for \"c\[55\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[56\] alu.v(66) " "Inferred latch for \"c\[56\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[57\] alu.v(66) " "Inferred latch for \"c\[57\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[58\] alu.v(66) " "Inferred latch for \"c\[58\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[59\] alu.v(66) " "Inferred latch for \"c\[59\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[60\] alu.v(66) " "Inferred latch for \"c\[60\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[61\] alu.v(66) " "Inferred latch for \"c\[61\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[62\] alu.v(66) " "Inferred latch for \"c\[62\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[63\] alu.v(66) " "Inferred latch for \"c\[63\]\" at alu.v(66)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 "|Datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32_bit alu:alu\|and_32_bit:and_op " "Elaborating entity \"and_32_bit\" for hierarchy \"alu:alu\|and_32_bit:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu\|logical_or:or_op " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu\|logical_or:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:alu\|add:add_op " "Elaborating entity \"add\" for hierarchy \"alu:alu\|add:add_op\"" {  } { { "alu.v" "add_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub alu:alu\|sub:sub_op " "Elaborating entity \"sub\" for hierarchy \"alu:alu\|sub:sub_op\"" {  } { { "alu.v" "sub_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul alu:alu\|mul:mul_op " "Elaborating entity \"mul\" for hierarchy \"alu:alu\|mul:mul_op\"" {  } { { "alu.v" "mul_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957944 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(20) " "Verilog HDL Case Statement warning at mul.v(20): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743475957989 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(21) " "Verilog HDL Case Statement warning at mul.v(21): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743475957989 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(23) " "Verilog HDL Case Statement warning at mul.v(23): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743475957991 "|Datapath|alu:alu|mul:mul_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu:alu\|div:div_op " "Elaborating entity \"div\" for hierarchy \"alu:alu\|div:div_op\"" {  } { { "alu.v" "div_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475957993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr alu:alu\|shr:shr_op " "Elaborating entity \"shr\" for hierarchy \"alu:alu\|shr:shr_op\"" {  } { { "alu.v" "shr_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra alu:alu\|shra:shra_op " "Elaborating entity \"shra\" for hierarchy \"alu:alu\|shra:shra_op\"" {  } { { "alu.v" "shra_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl alu:alu\|shl:shl_op " "Elaborating entity \"shl\" for hierarchy \"alu:alu\|shl:shl_op\"" {  } { { "alu.v" "shl_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror alu:alu\|ror:ror_op " "Elaborating entity \"ror\" for hierarchy \"alu:alu\|ror:ror_op\"" {  } { { "alu.v" "ror_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol alu:alu\|rol:rol_op " "Elaborating entity \"rol\" for hierarchy \"alu:alu\|rol:rol_op\"" {  } { { "alu.v" "rol_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_neg alu:alu\|logical_neg:neg_op " "Elaborating entity \"logical_neg\" for hierarchy \"alu:alu\|logical_neg:neg_op\"" {  } { { "alu.v" "neg_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu\|logical_not:not_op " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu\|logical_not:not_op\"" {  } { { "alu.v" "not_op" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:bus_mux " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:bus_mux\"" {  } { { "Datapath.v" "bus_mux" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_memory " "Elaborating entity \"ram\" for hierarchy \"ram:ram_memory\"" {  } { { "Datapath.v" "ram_memory" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:conff " "Elaborating entity \"conff\" for hierarchy \"conff:conff\"" {  } { { "Datapath.v" "conff" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff:conff\|decoder2to4:decoder1 " "Elaborating entity \"decoder2to4\" for hierarchy \"conff:conff\|decoder2to4:decoder1\"" {  } { { "conff.v" "decoder1" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/conff.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:inport " "Elaborating entity \"inport\" for hierarchy \"inport:inport\"" {  } { { "Datapath.v" "inport" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:outport " "Elaborating entity \"outport\" for hierarchy \"outport:outport\"" {  } { { "Datapath.v" "outport" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "Datapath.v" "CU" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475958356 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "con_ff control_unit.v(371) " "Verilog HDL Always Construct warning at control_unit.v(371): variable \"con_ff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clr control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"clr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_clr control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"ir_clr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_clr control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"y_clr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_increment control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"pc_increment\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"r8_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inport_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"inport_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_write control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"ram_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"hi_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"lo_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "con_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"con_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"pc_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"ir_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"y_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"z_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"mar_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"mdr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outport_enable control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"outport_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_sign_extended_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"c_sign_extended_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ba_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"ba_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gra control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grb control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grc control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_in control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"r_in\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"r_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"hi_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"lo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zhi_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"zhi_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zlo_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"zlo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"mdr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out control_unit.v(268) " "Verilog HDL Always Construct warning at control_unit.v(268): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out control_unit.v(268) " "Inferred latch for \"pc_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_out control_unit.v(268) " "Inferred latch for \"mdr_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zlo_out control_unit.v(268) " "Inferred latch for \"zlo_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zhi_out control_unit.v(268) " "Inferred latch for \"zhi_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lo_out control_unit.v(268) " "Inferred latch for \"lo_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi_out control_unit.v(268) " "Inferred latch for \"hi_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_out control_unit.v(268) " "Inferred latch for \"r_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_in control_unit.v(268) " "Inferred latch for \"r_in\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grc control_unit.v(268) " "Inferred latch for \"grc\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grb control_unit.v(268) " "Inferred latch for \"grb\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gra control_unit.v(268) " "Inferred latch for \"gra\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out control_unit.v(268) " "Inferred latch for \"ba_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_sign_extended_out control_unit.v(268) " "Inferred latch for \"c_sign_extended_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport_enable control_unit.v(268) " "Inferred latch for \"outport_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_enable control_unit.v(268) " "Inferred latch for \"mdr_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958388 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar_enable control_unit.v(268) " "Inferred latch for \"mar_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_enable control_unit.v(268) " "Inferred latch for \"z_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_enable control_unit.v(268) " "Inferred latch for \"y_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_enable control_unit.v(268) " "Inferred latch for \"ir_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_enable control_unit.v(268) " "Inferred latch for \"pc_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con_enable control_unit.v(268) " "Inferred latch for \"con_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lo_enable control_unit.v(268) " "Inferred latch for \"lo_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi_enable control_unit.v(268) " "Inferred latch for \"hi_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_write control_unit.v(268) " "Inferred latch for \"ram_write\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read control_unit.v(268) " "Inferred latch for \"read\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inport_out control_unit.v(268) " "Inferred latch for \"inport_out\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8_enable control_unit.v(268) " "Inferred latch for \"r8_enable\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_increment control_unit.v(268) " "Inferred latch for \"pc_increment\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_clr control_unit.v(268) " "Inferred latch for \"y_clr\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_clr control_unit.v(268) " "Inferred latch for \"ir_clr\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr control_unit.v(268) " "Inferred latch for \"clr\" at control_unit.v(268)" {  } { { "control_unit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475958393 "|Datapath|control_unit:CU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743475959150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[0\] GND " "Pin \"outport_data\[0\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[1\] GND " "Pin \"outport_data\[1\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[2\] GND " "Pin \"outport_data\[2\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[3\] GND " "Pin \"outport_data\[3\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[4\] GND " "Pin \"outport_data\[4\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[5\] GND " "Pin \"outport_data\[5\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[6\] GND " "Pin \"outport_data\[6\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[7\] GND " "Pin \"outport_data\[7\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[8\] GND " "Pin \"outport_data\[8\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[9\] GND " "Pin \"outport_data\[9\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[10\] GND " "Pin \"outport_data\[10\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[11\] GND " "Pin \"outport_data\[11\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[12\] GND " "Pin \"outport_data\[12\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[13\] GND " "Pin \"outport_data\[13\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[14\] GND " "Pin \"outport_data\[14\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[15\] GND " "Pin \"outport_data\[15\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[16\] GND " "Pin \"outport_data\[16\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[17\] GND " "Pin \"outport_data\[17\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[18\] GND " "Pin \"outport_data\[18\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[19\] GND " "Pin \"outport_data\[19\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[20\] GND " "Pin \"outport_data\[20\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[21\] GND " "Pin \"outport_data\[21\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[22\] GND " "Pin \"outport_data\[22\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[23\] GND " "Pin \"outport_data\[23\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[24\] GND " "Pin \"outport_data\[24\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[25\] GND " "Pin \"outport_data\[25\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[26\] GND " "Pin \"outport_data\[26\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[27\] GND " "Pin \"outport_data\[27\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[28\] GND " "Pin \"outport_data\[28\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[29\] GND " "Pin \"outport_data\[29\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[30\] GND " "Pin \"outport_data\[30\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[31\] GND " "Pin \"outport_data\[31\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743475959166 "|Datapath|outport_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743475959166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "865 " "865 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743475959212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475959309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743475959641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743475959641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[0\] " "No output dependent on input pin \"inport_in\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[1\] " "No output dependent on input pin \"inport_in\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[2\] " "No output dependent on input pin \"inport_in\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[3\] " "No output dependent on input pin \"inport_in\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[4\] " "No output dependent on input pin \"inport_in\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[5\] " "No output dependent on input pin \"inport_in\[5\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[6\] " "No output dependent on input pin \"inport_in\[6\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[7\] " "No output dependent on input pin \"inport_in\[7\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[8\] " "No output dependent on input pin \"inport_in\[8\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[9\] " "No output dependent on input pin \"inport_in\[9\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[10\] " "No output dependent on input pin \"inport_in\[10\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[11\] " "No output dependent on input pin \"inport_in\[11\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[12\] " "No output dependent on input pin \"inport_in\[12\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[13\] " "No output dependent on input pin \"inport_in\[13\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[14\] " "No output dependent on input pin \"inport_in\[14\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[15\] " "No output dependent on input pin \"inport_in\[15\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[16\] " "No output dependent on input pin \"inport_in\[16\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[17\] " "No output dependent on input pin \"inport_in\[17\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[18\] " "No output dependent on input pin \"inport_in\[18\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[19\] " "No output dependent on input pin \"inport_in\[19\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[20\] " "No output dependent on input pin \"inport_in\[20\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[21\] " "No output dependent on input pin \"inport_in\[21\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[22\] " "No output dependent on input pin \"inport_in\[22\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[23\] " "No output dependent on input pin \"inport_in\[23\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[24\] " "No output dependent on input pin \"inport_in\[24\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[25\] " "No output dependent on input pin \"inport_in\[25\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[26\] " "No output dependent on input pin \"inport_in\[26\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[27\] " "No output dependent on input pin \"inport_in\[27\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[28\] " "No output dependent on input pin \"inport_in\[28\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[29\] " "No output dependent on input pin \"inport_in\[29\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[30\] " "No output dependent on input pin \"inport_in\[30\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_in\[31\] " "No output dependent on input pin \"inport_in\[31\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|inport_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743475959866 "|Datapath|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743475959866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743475959866 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743475959866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743475959866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743475959910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 22:52:39 2025 " "Processing ended: Mon Mar 31 22:52:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743475959910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743475959910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743475959910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743475959910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743475962178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743475962189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 22:52:41 2025 " "Processing started: Mon Mar 31 22:52:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743475962189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743475962189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743475962189 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743475962414 ""}
{ "Info" "0" "" "Project  = Phase1" {  } {  } 0 0 "Project  = Phase1" 0 0 "Fitter" 0 0 1743475962416 ""}
{ "Info" "0" "" "Revision = Phase1" {  } {  } 0 0 "Revision = Phase1" 0 0 "Fitter" 0 0 1743475962416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743475962605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743475962605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Phase1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743475962605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743475962652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743475962652 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743475962951 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743475963020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743475963363 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1743475963554 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1743475967632 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475967741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743475967797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743475967799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743475967799 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743475967799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743475967801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743475967801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743475967801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743475967801 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743475967801 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475967836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743475970646 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1743475970726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475971050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743475971274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743475971468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475971468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743475972695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743475975517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743475975517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743475975674 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1743475975674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743475975674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475975683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743475979837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743475979856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743475980268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743475980268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743475980598 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743475982712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/output_files/Phase1.fit.smsg " "Generated suppressed messages file C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/output_files/Phase1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743475982997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6225 " "Peak virtual memory: 6225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743475983600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 22:53:03 2025 " "Processing ended: Mon Mar 31 22:53:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743475983600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743475983600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743475983600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743475983600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743475985306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743475985313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 22:53:05 2025 " "Processing started: Mon Mar 31 22:53:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743475985313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743475985313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743475985313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743475986030 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743475989765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743475990074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 22:53:10 2025 " "Processing ended: Mon Mar 31 22:53:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743475990074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743475990074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743475990074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743475990074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743475990903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743475991609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743475991609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 22:53:11 2025 " "Processing started: Mon Mar 31 22:53:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743475991609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743475991609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase1 -c Phase1 " "Command: quartus_sta Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743475991609 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743475991772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743475992480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743475992480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475992512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475992512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1743475992844 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743475992844 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1743475992860 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743475992876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475992910 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743475992926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743475992956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743475993643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475993701 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1743475993701 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1743475993701 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1743475993701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475993740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743475993746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743475993910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743475994447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475994504 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1743475994504 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1743475994504 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1743475994504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994528 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743475994528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743475994668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1743475994668 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1743475994668 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1743475994668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743475994700 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743475996058 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743475996058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743475996129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 22:53:16 2025 " "Processing ended: Mon Mar 31 22:53:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743475996129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743475996129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743475996129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743475996129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743475997520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743475997533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 22:53:17 2025 " "Processing started: Mon Mar 31 22:53:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743475997533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743475997533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743475997533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1743475998582 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1743475998612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Phase1.vo C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/simulation/modelsim/ simulation " "Generated file Phase1.vo in folder \"C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743475998752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743475998800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 22:53:18 2025 " "Processing ended: Mon Mar 31 22:53:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743475998800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743475998800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743475998800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743475998800 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743475999487 ""}
