#![no_std]

use alloc::boxed::Box;
use alloc::vec::Vec;
use ixgbe::IxgbeBarRegion;
use crate::dma::Dma;
use crate::ixgbe_desc::*;
use crate::Result;
use ixgbe::{IxgbeRegs, IxgbeArrayRegs};
use console::{println, print};
use core::{mem, slice, cmp};
use libsyscalls::time::sys_ns_sleep;
use alloc::format;

const ONE_MS_IN_NS: u64 = 100_0000;

pub struct Intel8259x {
    //base: usize,
    //size: usize,
    receive_buffer: [Dma<[u8; 2048]>; 32],
    receive_ring: Dma<[ixgbe_adv_rx_desc; 32]>,
    receive_index: usize,
    transmit_buffer: [Dma<[u8; 2048]>; 32],
    transmit_ring: Dma<[ixgbe_adv_tx_desc; 32]>,
    transmit_ring_free: usize,
    transmit_index: usize,
    transmit_clean_index: usize,
    next_id: usize,
    bar: Box<dyn IxgbeBarRegion>,
    //pub handles: BTreeMap<usize, usize>,
    counter: usize,
}

fn wrap_ring(index: usize, ring_size: usize) -> usize {
    (index + 1) & (ring_size - 1)
}

impl Intel8259x {
    /// Returns an initialized `Intel8259x` on success.
    //pub fn new(base: usize, size: usize) -> Result<Self> {
    pub fn new(bar: Box<dyn IxgbeBarRegion>) -> Result<Self> {
        #[rustfmt::skip]
        let mut module = Intel8259x {
            receive_buffer: [
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
            ],
            receive_ring: Dma::zeroed()?,
            transmit_buffer: [
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
                Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?, Dma::zeroed()?,
            ],
            receive_index: 0,
            transmit_ring: Dma::zeroed()?,
            transmit_ring_free: 32,
            transmit_index: 0,
            transmit_clean_index: 0,
            next_id: 0,
            bar,
            counter: 0,
        };

        println!("Calling module.init for ixgbe");
        module.init();

        Ok(module)
    }

    fn wait_clear_reg(&self, register: IxgbeRegs, value: u64) {
        loop {
            let current = self.bar.read_reg(register);
            if (current & value) == 0 {
                break;
            }
            sys_ns_sleep(ONE_MS_IN_NS * 100);
        }
    }

    fn wait_write_reg(&self, register: IxgbeRegs, value: u64) {
        loop {
            let current = self.bar.read_reg(register);
            if (current & value) == value {
                break;
            }
            sys_ns_sleep(ONE_MS_IN_NS * 100);
        }
    }

    fn wait_write_reg_idx(&self, register: IxgbeArrayRegs, idx: u64, value: u64) {
        loop {
            let current = self.bar.read_reg_idx(register, idx);
            if (current & value) == value {
                break;
            }
            sys_ns_sleep(ONE_MS_IN_NS * 100);
        }
    }

    fn write_flag(&self, register: IxgbeRegs, flags: u64) {
        self.bar.write_reg(register, self.bar.read_reg(register) | flags);
    }

    fn write_flag_idx(&self, register: IxgbeArrayRegs, idx: u64, flags: u64) {
        self.bar.write_reg_idx(register, idx, self.bar.read_reg_idx(register, idx) | flags);
    }

    fn clear_flag(&self, register: IxgbeRegs, flags: u64) {
        self.bar.write_reg(register, self.bar.read_reg(register) & !flags);
    }

    fn clear_flag_idx(&self, register: IxgbeArrayRegs, idx: u64, flags: u64) {
        self.bar.write_reg_idx(register, idx, self.bar.read_reg_idx(register, idx) & !flags);
    }

    /// Clear all interrupt masks for all queues.
    fn clear_interrupts(&self) {
        // Clear interrupt mask
        self.bar.write_reg(IxgbeRegs::Eimc, IXGBE_IRQ_CLEAR_MASK);
        self.bar.read_reg(IxgbeRegs::Eicr);
    }

    /// Disable all interrupts for all queues.
    fn disable_interrupts(&self) {
        // Clear interrupt mask to stop from interrupts being generated
        self.bar.write_reg(IxgbeRegs::Eims, 0x0000_0000);
        self.clear_interrupts();
    }

    /// Resets and initializes an ixgbe device.
    fn init(&mut self) {
        self.disable_interrupts();

        self.bar.write_reg(IxgbeRegs::Ctrl, IXGBE_CTRL_PCIE_MASTER_DISABLE); 

        self.wait_clear_reg(IxgbeRegs::Status, IXGBE_STATUS_PCIE_MASTER_STATUS); 

        // section 4.6.3.2
        self.bar.write_reg(IxgbeRegs::Ctrl, IXGBE_CTRL_RST_MASK);

        self.wait_clear_reg(IxgbeRegs::Ctrl, IXGBE_CTRL_RST_MASK);
        sys_ns_sleep(ONE_MS_IN_NS * 100);

        // section 4.6.3.1 - disable interrupts again after reset
        self.disable_interrupts();

        // check for no snoop disable bit
        let ctrl_ext = self.bar.read_reg(IxgbeRegs::Ctrlext);
        if (ctrl_ext & IXGBE_CTRL_EXT_NS_DIS) == 0 {
            self.bar.write_reg(IxgbeRegs::Ctrlext, ctrl_ext | IXGBE_CTRL_EXT_NS_DIS);
        }
        self.bar.write_reg(IxgbeRegs::Ctrlext, IXGBE_CTRL_EXT_DRV_LOAD);

        self.bar.write_reg(IxgbeRegs::Ctrlext, IXGBE_CTRL_EXT_DRV_LOAD);

        let mac = self.get_mac_addr();

        println!("initializing device");
        println!(
            "   - MAC: {:>02X}:{:>02X}:{:>02X}:{:>02X}:{:>02X}:{:>02X}",
            mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]
        );

        /* 
        let _ = setcfg(
            "mac",
            &format!(
                "{:>02X}-{:>02X}-{:>02X}-{:>02X}-{:>02X}-{:>02X}\n",
                mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]
            ),
        );*/

        // section 4.6.3 - wait for EEPROM auto read completion
        self.wait_write_reg(IxgbeRegs::Eec, IXGBE_EEC_ARD);

        // section 4.6.3 - wait for dma initialization done
        self.wait_write_reg(IxgbeRegs::Rdrxctl, IXGBE_RDRXCTL_DMAIDONE);

        // section 4.6.4 - initialize link (auto negotiation)
        self.init_link();

        // section 4.6.5 - statistical counters
        // reset-on-read registers, just read them once
        self.reset_stats();

        // section 4.6.7 - init rx
        self.init_rx();

        // section 4.6.8 - init tx
        self.init_tx();

        // start a single receive queue/ring
        self.start_rx_queue(0);

        // start a single transmit queue/ring
        self.start_tx_queue(0);

        // section 4.6.3.9 - enable interrupts
        //self.enable_msix_interrupt(0);

        // enable promisc mode by default to make testing easier
        self.set_promisc(true);

        // wait some time for the link to come up
        self.wait_for_link();

        self.dump_regs();
    }

    /// Returns the mac address of this device.
    pub fn get_mac_addr(&self) -> [u8; 6] {
        let low = self.bar.read_reg_idx(IxgbeArrayRegs::Ral, 0);
        let high = self.bar.read_reg_idx(IxgbeArrayRegs::Rah, 0);

        [
            (low & 0xff) as u8,
            (low >> 8 & 0xff) as u8,
            (low >> 16 & 0xff) as u8,
            (low >> 24) as u8,
            (high & 0xff) as u8,
            (high >> 8 & 0xff) as u8,
        ]
    }

    /// Sets the mac address of this device.
    #[allow(dead_code)]
    pub fn set_mac_addr(&self, mac: [u8; 6]) {
        let low: u32 = u32::from(mac[0])
            + (u32::from(mac[1]) << 8)
            + (u32::from(mac[2]) << 16)
            + (u32::from(mac[3]) << 24);
        let high: u32 = u32::from(mac[4]) + (u32::from(mac[5]) << 8);


        self.bar.write_reg_idx(IxgbeArrayRegs::Ral, 0, low as u64);
        self.bar.write_reg_idx(IxgbeArrayRegs::Rah, 0, high as u64);
    }

    // see section 4.6.4
    /// Initializes the link of this device.
    fn init_link(&self) {
        // link auto-configuration register should already be set correctly, we're resetting it anyway
        self.bar.write_reg(
            IxgbeRegs::Autoc,
            (self.bar.read_reg(IxgbeRegs::Autoc) & !IXGBE_AUTOC_LMS_MASK) | IXGBE_AUTOC_LMS_10G_SERIAL,
        );
        self.bar.write_reg(
            IxgbeRegs::Autoc,
            (self.bar.read_reg(IxgbeRegs::Autoc) & !IXGBE_AUTOC_10G_PMA_PMD_MASK) | IXGBE_AUTOC_10G_XAUI,
        );
        // negotiate link
        self.write_flag(IxgbeRegs::Autoc, IXGBE_AUTOC_AN_RESTART);
        // datasheet wants us to wait for the link here, but we can continue and wait afterwards
    }

    /// Resets the stats of this device.
    fn reset_stats(&self) {
        self.bar.read_reg(IxgbeRegs::Gprc);
        self.bar.read_reg(IxgbeRegs::Gptc);
        self.bar.read_reg(IxgbeRegs::Gorcl);
        self.bar.read_reg(IxgbeRegs::Gorch);
        self.bar.read_reg(IxgbeRegs::Gotcl);
        self.bar.read_reg(IxgbeRegs::Gotch);
    }

    // sections 4.6.7
    /// Initializes the rx queues of this device.
    fn init_rx(&mut self) {
        // disable rx while re-configuring it
        self.clear_flag(IxgbeRegs::Rxctrl, IXGBE_RXCTRL_RXEN);

        // section 4.6.11.3.4 - allocate all queues and traffic to PB0
        self.bar.write_reg_idx(IxgbeArrayRegs::Rxpbsize, 0, IXGBE_RXPBSIZE_128KB);

        for i in 1..8 {
            self.bar.write_reg_idx(IxgbeArrayRegs::Rxpbsize, i, 0);
        }

        // enable CRC offloading
        self.write_flag(IxgbeRegs::Hlreg0, IXGBE_HLREG0_RXCRCSTRP);
        self.write_flag(IxgbeRegs::Rdrxctl, IXGBE_RDRXCTL_CRCSTRIP);

        // accept broadcast packets
        self.write_flag(IxgbeRegs::Fctrl, IXGBE_FCTRL_BAM);

        // configure a single receive queue/ring
        let i: u64 = 0;

        // enable advanced rx descriptors
        self.bar.write_reg_idx(
            IxgbeArrayRegs::Srrctl, i,
            (self.bar.read_reg_idx(IxgbeArrayRegs::Srrctl, i) & !IXGBE_SRRCTL_DESCTYPE_MASK)
                | IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF,
        );
        // let nic drop packets if no rx descriptor is available instead of buffering them
        self.write_flag_idx(IxgbeArrayRegs::Srrctl, i, IXGBE_SRRCTL_DROP_EN);

        self.bar.write_reg_idx(IxgbeArrayRegs::Rdbal, i, self.receive_ring.physical() as u64);

        self.bar.write_reg_idx(IxgbeArrayRegs::Rdbah, i, (self.receive_ring.physical() >> 32) as u64);
        self.bar.write_reg_idx(
            IxgbeArrayRegs::Rdlen, i,
            (self.receive_ring.len() * mem::size_of::<ixgbe_adv_rx_desc>()) as u64,
        );

        // set ring to empty at start
        self.bar.write_reg_idx(IxgbeArrayRegs::Rdh, i, 0);
        self.bar.write_reg_idx(IxgbeArrayRegs::Rdt, i, 0);

        // last sentence of section 4.6.7 - set some magic bits
        self.write_flag(IxgbeRegs::Ctrlext, IXGBE_CTRL_EXT_NS_DIS);

        // probably a broken feature, this flag is initialized with 1 but has to be set to 0
        self.clear_flag_idx(IxgbeArrayRegs::DcaRxctrl, i, 1 << 12);

        // start rx
        self.write_flag(IxgbeRegs::Rxctrl, IXGBE_RXCTRL_RXEN);
    }

    // section 4.6.8
    /// Initializes the tx queues of this device.
    fn init_tx(&mut self) {
        // crc offload and small packet padding
        self.write_flag(IxgbeRegs::Hlreg0, IXGBE_HLREG0_TXCRCEN | IXGBE_HLREG0_TXPADEN);

        // section 4.6.11.3.4 - set default buffer size allocations
        self.bar.write_reg_idx(IxgbeArrayRegs::Txpbsize, 0, IXGBE_TXPBSIZE_40KB);
        for i in 1..8 {
            self.bar.write_reg_idx(IxgbeArrayRegs::Txpbsize, i, 0);
        }

        self.bar.write_reg_idx(IxgbeArrayRegs::TxpbThresh, 0, 0xA0);

        for i in 1..8 {
            self.bar.write_reg_idx(IxgbeArrayRegs::TxpbThresh, i, 0);
        }

        // required when not using DCB/VTd
        self.bar.write_reg(IxgbeRegs::Dtxmxszrq, 0xffff);
        self.clear_flag(IxgbeRegs::Rttdcs, IXGBE_RTTDCS_ARBDIS);

        // configure a single transmit queue/ring
        let i: u64 = 0;

        // section 7.1.9 - setup descriptor ring

        self.bar.write_reg_idx(IxgbeArrayRegs::Tdbal, i,
                                self.transmit_ring.physical() as u64);
        self.bar.write_reg_idx(IxgbeArrayRegs::Tdbah, i,
                               (self.transmit_ring.physical() >> 32) as u64);

        println!("tx ring {} phys addr: {:#x}", i, self.transmit_ring.physical());
        self.bar.write_reg_idx(IxgbeArrayRegs::Tdlen, i,
            (self.transmit_ring.len() * mem::size_of::<ixgbe_adv_tx_desc>()) as u64
        );

        // descriptor writeback magic values, important to get good performance and low PCIe overhead
        // see 7.2.3.4.1 and 7.2.3.5 for an explanation of these values and how to find good ones
        // we just use the defaults from DPDK here, but this is a potentially interesting point for optimizations
        //let mut txdctl = self.bar.read_reg_idx(IxgbeArrayRegs::Txdctl, i);
        // there are no defines for this in ixgbe.rs for some reason
        // pthresh: 6:0, hthresh: 14:8, wthresh: 22:16
        //txdctl &= !(0x3F | (0x3F << 8) | (0x3F << 16));
        //txdctl |= 36 | (8 << 8) | (4 << 16);

        let mut txdctl = 0;
        txdctl |= 8 << 16;

        txdctl |= (1 << 8) | 32;

        self.bar.write_reg_idx(IxgbeArrayRegs::Txdctl, i, txdctl);

        // final step: enable DMA
        self.bar.write_reg(IxgbeRegs::Dmatxctl, IXGBE_DMATXCTL_TE);
    }

    /// Returns the link speed of this device.
    fn get_link_speed(&self) -> u16 {
        let speed = self.bar.read_reg(IxgbeRegs::Links);
        if (speed & IXGBE_LINKS_UP) == 0 {
            return 0;
        }
        match speed & IXGBE_LINKS_SPEED_82599 {
            IXGBE_LINKS_SPEED_100_82599 => 100,
            IXGBE_LINKS_SPEED_1G_82599 => 1000,
            IXGBE_LINKS_SPEED_10G_82599 => 10000,
            _ => 0,
        }
    }

    /// Sets the rx queues` descriptors and enables the queues.
    ///
    /// # Panics
    /// Panics if length of `self.receive_ring` is not a power of 2.
    fn start_rx_queue(&mut self, queue_id: u16) {
        if self.receive_ring.len() & (self.receive_ring.len() - 1) != 0 {
            panic!("number of receive queue entries must be a power of 2");
        }

        for i in 0..self.receive_ring.len() {
            unsafe {
                self.receive_ring[i].read.pkt_addr = self.receive_buffer[i].physical() as u64;
                self.receive_ring[i].read.hdr_addr = 0;
            }
        }

        // enable queue and wait if necessary
        self.write_flag_idx(IxgbeArrayRegs::Rxdctl, u64::from(queue_id),
                                        IXGBE_RXDCTL_ENABLE);
        self.wait_write_reg_idx(IxgbeArrayRegs::Rxdctl, u64::from(queue_id),
                                        IXGBE_RXDCTL_ENABLE);

        // rx queue starts out full
        self.bar.write_reg_idx(IxgbeArrayRegs::Rdh, u64::from(queue_id), 0);

        // was set to 0 before in the init function
        self.bar.write_reg_idx(
            IxgbeArrayRegs::Rdt,
            u64::from(queue_id),
            (self.receive_ring.len() - 1) as u64
        );
    }

    /// Enables the tx queues.
    ///
    /// # Panics
    /// Panics if length of `self.transmit_ring` is not a power of 2.
    fn start_tx_queue(&mut self, queue_id: u16) {
        if self.transmit_ring.len() & (self.transmit_ring.len() - 1) != 0 {
            panic!("number of receive queue entries must be a power of 2");
        }

        for i in 0..self.transmit_ring.len() {
            unsafe {
                self.transmit_ring[i].read.buffer_addr = self.transmit_buffer[i].physical() as u64;
            }
        }

        // tx queue starts out empty
        self.bar.write_reg_idx(IxgbeArrayRegs::Tdh, u64::from(queue_id), 0);
        self.bar.write_reg_idx(IxgbeArrayRegs::Tdt, u64::from(queue_id), 0);

        // enable queue and wait if necessary
        self.write_flag_idx(IxgbeArrayRegs::Txdctl, u64::from(queue_id),
                                            IXGBE_TXDCTL_ENABLE);
        self.wait_write_reg_idx(IxgbeArrayRegs::Txdctl, u64::from(queue_id),
                                            IXGBE_TXDCTL_ENABLE);
    }

    /// Enables or disables promisc mode of this device.
    fn set_promisc(&self, enabled: bool) {
        if enabled {
            self.write_flag(IxgbeRegs::Fctrl, IXGBE_FCTRL_MPE | IXGBE_FCTRL_UPE);
        } else {
            self.clear_flag(IxgbeRegs::Fctrl, IXGBE_FCTRL_MPE | IXGBE_FCTRL_UPE);
        }
    }

    /// Waits for the link to come up.
    fn wait_for_link(&self) {
        println!("   - waiting for link");
        let mut speed = self.get_link_speed();
        let mut count = 0;
        while speed == 0 && count < 100 {
            count = count + 1;
            sys_ns_sleep(ONE_MS_IN_NS * 100);
            speed = self.get_link_speed();
        }
        println!("   - link speed is {} Mbit/s", self.get_link_speed());
    }

    pub fn write(&mut self, buf: &[u8]) -> Result<Option<usize>> {
        if self.transmit_ring_free == 0 {
            loop {
                let desc = unsafe {
                    &*(self.transmit_ring.as_ptr().add(self.transmit_clean_index)
                        as *const ixgbe_adv_tx_desc)
                };

                if (unsafe { desc.wb.status } & IXGBE_ADVTXD_STAT_DD as u32) != 0 {
                    println!("DD for tx desc {}", self.transmit_clean_index);
                    self.transmit_clean_index =
                        wrap_ring(self.transmit_clean_index, self.transmit_ring.len());
                    self.transmit_ring_free += 1;
                } else if self.transmit_ring_free > 0 {
                    break;
                }

                if self.transmit_ring_free >= self.transmit_ring.len() {
                    break;
                }
            }
        }

        let desc = unsafe {
            &mut *(self.transmit_ring.as_ptr().add(self.transmit_index) as *mut ixgbe_adv_tx_desc)
        };

        
        let data = unsafe {
            slice::from_raw_parts_mut(
                self.transmit_buffer[self.transmit_index].as_ptr() as *mut u8,
                cmp::min(buf.len(), self.transmit_buffer[self.transmit_index].len()) as usize,
            )
        };

        let i = cmp::min(buf.len(), data.len());
        data[..i].copy_from_slice(&buf[..i]);

        /*
        println!("{:x?}", data);
        desc.read.buffer_addr = buf as *const _ as *const u64 as u64;
        */

        unsafe {
            desc.read.cmd_type_len = IXGBE_ADVTXD_DCMD_EOP
                | IXGBE_ADVTXD_DCMD_RS
                | IXGBE_ADVTXD_DCMD_IFCS
                | IXGBE_ADVTXD_DCMD_DEXT
                | IXGBE_ADVTXD_DTYP_DATA
                | buf.len() as u32;

            desc.read.olinfo_status = (buf.len() as u32) << IXGBE_ADVTXD_PAYLEN_SHIFT;
        }

        self.transmit_index = wrap_ring(self.transmit_index, self.transmit_ring.len());
        self.transmit_ring_free -= 1;

        unsafe {
            asm!("mfence" ::: "memory");
        }

        self.bar.write_reg_idx(IxgbeArrayRegs::Tdt, 0, self.transmit_index as u64);

        //println!("Sending udp packet");
        //self.dump_regs();
        //core::mem::forget(buf);
        self.counter += 1;
        if self.counter == 30 {
            self.dump_regs();
            self.counter = 0;
        }

        //sys_ns_sleep(ONE_MS_IN_NS * 500);
        Ok(Some(0))
    }

    fn set_ivar(&mut self, direction: i8, queue_id: u16, mut msix_vector: u8) {
        let index = ((16 * (queue_id & 1)) as i16 + i16::from(8 * direction)) as u32;

        msix_vector |= IXGBE_IVAR_ALLOC_VAL as u8;

        let mut ivar = self.bar.read_reg_idx(IxgbeArrayRegs::Ivar, u64::from(queue_id >> 1));
        ivar &= !(0xFF << index);
        ivar |= u64::from(msix_vector << index);

        self.bar.write_reg_idx(IxgbeArrayRegs::Ivar, u64::from(queue_id >> 1), ivar);
    }


    /// Enable MSI-X interrupt for a queue.
    fn enable_msix_interrupt(&mut self, queue_id: u16) {
        // Step 1: The software driver associates between interrupt causes and MSI-X vectors and the
        //throttling timers EITR[n] by programming the IVAR[n] and IVAR_MISC registers.
        let mut gpie: u64 = self.bar.read_reg(IxgbeRegs::Gpie);
        gpie |= IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_EIAME;
        self.bar.write_reg(IxgbeRegs::Gpie, gpie as u64);

        self.set_ivar(0, queue_id, queue_id as u8);

        // Step 2: Program SRRCTL[n].RDMTS (per receive queue) if software uses the receive
        // descriptor minimum threshold interrupt

        // Step 3: The EIAC[n] registers should be set to auto clear for transmit and receive interrupt
        // causes (for best performance). The EIAC bits that control the other and TCP timer
        // interrupt causes should be set to 0b (no auto clear).
        self.bar.write_reg(IxgbeRegs::Eiac, IXGBE_EICR_RTX_QUEUE);

        self.bar.write_reg_idx(IxgbeArrayRegs::Eitr, queue_id as u64, 0x028);
        // Step 4: Set the auto mask in the EIAM register according to the preferred mode of operation.

        // Step 5: Set the interrupt throttling in EITR[n] and GPIE according to the preferred mode of operation.

        // Step 6: Software enables the required interrupt causes by setting the EIMS register
        let mut mask: u32 = self.bar.read_reg(IxgbeRegs::Eims) as u32;
        mask |= 1 << queue_id;

        self.bar.write_reg(IxgbeRegs::Eims, mask as u64);
    }

    fn dump_regs(&self) {
        println!("Ixgbe register dump:");
        /*
        let mut string = format!("Interrupt regs:\n\tEICR: {:08X} EIMS: {:08X} EIMC: {:08X}\n\tEITR {:08X} GPIE {:08X}\n\tIVAR(0) {:08X}\n",
                    self.bar.read_reg(IxgbeRegs::Eicr) as u32,
                    self.bar.read_reg(IxgbeRegs::Eims) as u32,
                    self.bar.read_reg(IxgbeRegs::Eimc) as u32,
                    self.bar.read_reg_idx(IxgbeArrayRegs::Eitr, 0) as u32,
                    self.bar.read_reg(IxgbeRegs::Gpie) as u32,
                    self.bar.read_reg_idx(IxgbeArrayRegs::Ivar, 0) as u32, 
                    );

        string.push_str(&format!("Control regs:\n\tCTRL {:08X} CTRL_EXT {:08X}\n",
                                 self.bar.read_reg(IxgbeRegs::Ctrl) as u32,
                                 self.bar.read_reg(IxgbeRegs::Ctrlext) as u32, 
                                 ));

        string.push_str(&format!("EEPROM regs:\n\tEEC_ARD {:08X}\n",
                                 self.bar.read_reg(IxgbeRegs::Eec) as u32));

        string.push_str(&format!("AUTOC {:08X}\n",
                                 self.bar.read_reg(IxgbeRegs::Autoc) as u32));

        string.push_str(&format!("Receive regs:\n\tRDRXCTRL {:08X} RXCTRL {:08X} RXPBSIZE(0): {:08X}\n\tHLREG0 {:08X} FCTRL {:08X}\n\tSRRCTL(0) {:08X} RDBAL(0) {:08X} RDBAH(0) {:08X} RDLEN(0) {:08X}\nRDH(0) {:08X} RDT(0) {:08X}\n",
                                 self.bar.read_reg(IxgbeRegs::Rdrxctl) as u32,
                                 self.bar.read_reg(IxgbeRegs::Rxctrl) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rxpbsize, 0) as u32,
                                 self.bar.read_reg(IxgbeRegs::Hlreg0) as u32,
                                 self.bar.read_reg(IxgbeRegs::Fctrl) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Srrctl, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rdbal, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rdbah, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rdlen, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rdh, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Rdt, 0) as u32,
                                 ));

        string.push_str(&format!("Transmit regs:\n\tTXDCTL(0) {:08X} TXPBSIZE(0): {:08X}\n\tDTXMSSZRQ {:08X} RTTDCS {:08X}\n\tDMATXCTL: {:08X} TDBAL(0) {:08X} TDBAH(0) {:08X} TDLEN(0) {:08X}\n\tTDH(0) {:08X} TDT(0) {:08X}\n",
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Txdctl, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Txpbsize, 0) as u32,
                                 self.bar.read_reg(IxgbeRegs::Dtxmxszrq) as u32,
                                 self.bar.read_reg(IxgbeRegs::Rttdcs) as u32,
                                 self.bar.read_reg(IxgbeRegs::Dmatxctl) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Tdbal, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Tdbah, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Tdlen, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Tdh, 0) as u32,
                                 self.bar.read_reg_idx(IxgbeArrayRegs::Tdt, 0) as u32,
                                 ));
        string.push_str(&format!("Stats regs:\n\tGPRC {:08X} GPTC {:08X}\n\tGORCL {:08X} GORCH {:08X}\n\tGOTCL {:08X} GOTCH {:08X}\n\tTXDGPC {:08X} TXDGBCH {:08X} TXDGBCL {:08X} QPTC(0) {:08X}\n",
                                self.bar.read_reg(IxgbeRegs::Gprc) as u32,
                                self.bar.read_reg(IxgbeRegs::Gptc) as u32,
                                self.bar.read_reg(IxgbeRegs::Gorcl) as u32,
                                self.bar.read_reg(IxgbeRegs::Gorch) as u32,
                                self.bar.read_reg(IxgbeRegs::Gotcl) as u32,
                                self.bar.read_reg(IxgbeRegs::Gotch) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgpc) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgbch) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgbcl) as u32,
                                self.bar.read_reg_idx(IxgbeArrayRegs::Qptc, 0) as u32,
                                ));
        */
        let mut string = format!("Stats regs:\n\tGPRC {:08X} GPTC {:08X}\n\tGORCL {:08X} GORCH {:08X}\n\tGOTCL {:08X} GOTCH {:08X}\n\tTXDGPC {:08X} TXDGBCH {:08X} TXDGBCL {:08X} QPTC(0) {:08X}\n",
                                self.bar.read_reg(IxgbeRegs::Gprc) as u32,
                                self.bar.read_reg(IxgbeRegs::Gptc) as u32,
                                self.bar.read_reg(IxgbeRegs::Gorcl) as u32,
                                self.bar.read_reg(IxgbeRegs::Gorch) as u32,
                                self.bar.read_reg(IxgbeRegs::Gotcl) as u32,
                                self.bar.read_reg(IxgbeRegs::Gotch) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgpc) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgbch) as u32,
                                self.bar.read_reg(IxgbeRegs::Txdgbcl) as u32,
                                self.bar.read_reg_idx(IxgbeArrayRegs::Qptc, 0) as u32,
                                );
        print!("{}", string);

        unsafe {
        asm!("sfence" ::: "memory");
        }
        self.bar.read_reg(IxgbeRegs::Gptc);
        self.bar.read_reg(IxgbeRegs::Gprc);
        self.bar.read_reg(IxgbeRegs::Gorcl);
        self.bar.read_reg(IxgbeRegs::Gorch);
        self.bar.read_reg(IxgbeRegs::Gotcl);
        self.bar.read_reg(IxgbeRegs::Gotch);
        self.bar.read_reg(IxgbeRegs::Txdgpc);
        self.bar.read_reg(IxgbeRegs::Txdgbch);
        self.bar.read_reg(IxgbeRegs::Txdgbcl);
        self.bar.read_reg_idx(IxgbeArrayRegs::Qptc, 0);
    }
}
