// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   design_1_wrapper   **/
module __rs_passthrough_design_1_wrapper_wrapper (
    output wire HBM_CATTRIP,
    input wire  hbm_clk_clk_n,
    input wire  hbm_clk_clk_p,
    input wire  pci_express_x1_rxn,
    input wire  pci_express_x1_rxp,
    output wire pci_express_x1_txn,
    output wire pci_express_x1_txp,
    input wire  pcie_perstn,
    input wire  pcie_refclk_clk_n,
    input wire  pcie_refclk_clk_p
);

wire [ 31:0] _1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_dout0b4;
wire [  1:0] _1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid775;
wire [  1:0] _1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1af;
wire [  1:0] _1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7e;
wire [  1:0] __1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5;
wire [  1:0] __1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e;
wire [  1:0] __1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be;
wire [  1:0] __1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e2;
wire [  1:0] __1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd34;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499;
wire [  1:0] __kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c4;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_doute70;
wire         __kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefc;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_dout25d;
wire         __kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21d;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_dout39c;
wire         __kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_dout819;
wire         __kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3ab;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fe;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_dout4d7;
wire         __kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_dout6c6;
wire         __kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f0;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_dout35f;
wire         __kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read226;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_doutd86;
wire         __kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_doutda2;
wire         __kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read123;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din975;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_dout0ac;
wire         __kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_douta1b;
wire         __kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_dout190;
wire         __kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_dout182;
wire         __kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_dout148;
wire         __kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe7;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_dout287;
wire         __kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_dout25f;
wire         __kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_dout415;
wire         __kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_doutf2c;
wire         __kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid641;
wire         __kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_full_n5b6;
wire [  1:0] __kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87f;
wire         __kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_empty_nbd2;
wire         __kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_empty_nc70;
wire [ 63:0] __kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_dout37f;
wire         __kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc92;
wire         __kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_full_n877;
wire         _ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae;
wire         _ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_full_n100;
wire         _ernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_full_n59f;
wire         _ernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_full_n0ac;
wire         _ernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_full_n9dc;
wire         _ernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_full_nd93;
wire         _ernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_full_n407;
wire         _ernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_full_n97d;
wire         _ernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_full_na75;
wire         _ernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_full_nbde;
wire         _ernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_full_nf13;
wire         _ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52d;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid391;
wire         _ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c5;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e3;
wire         _ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_full_n7bb;
wire         _ernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_full_n05a;
wire         _ernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_full_nb02;
wire         _ernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_full_nc0c;
wire         _ernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_full_n0a9;
wire         _ernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_full_nf64;
wire         _ernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_full_n453;
wire         _ernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_full_n7c2;
wire         _ernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_full_n549;
wire         _ernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_full_n648;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd78;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d;
wire         _ernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_full_nccf;
wire         _ernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write801;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366;
wire [  1:0] _i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6c;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd3;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07d;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d5;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din755;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd91;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap844;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13b;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine70;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3;
wire [ 63:0] _i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4;
wire         _i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write996;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid867;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a;
wire         _i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04a;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb65;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_dout6b7;
wire         _kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42c;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_doutd97;
wire         _kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1;
wire         _kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da;
wire         _kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075;
wire         _kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7;
wire         _kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06;
wire         _kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8;
wire         _kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3f;
wire         _kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write240;
wire         _kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d;
wire         _kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2;
wire         _kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_douta0e;
wire         _kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f4;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2df;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_dout67c;
wire         _kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2ad;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_dout0aa;
wire         _kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4;
wire         _kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee36;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9e;
wire         _kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e;
wire         _kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680;
wire         _kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2;
wire         _kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaae;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf87;
wire         _kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f5;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid611;
wire         _kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write685;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea;
wire         _kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743;
wire         _kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6;
wire         _kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write650;
wire         _kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_empty_nc26;
wire         _kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write420;
wire [ 31:0] _kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_drain_PE_12_1110_dout057;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_1138_doutc71;
wire [ 63:0] _kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_doutcf2;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0;
wire         _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_empty_n9a3;
wire         _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_empty_n7f6;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd43;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1b;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf28;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad;
wire [  1:0] _n_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid913;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid672;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid043;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b;
wire [  1:0] _n_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea;
wire [  1:0] _n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21c;
wire         _nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_empty_ndd9;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634;
wire         _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_empty_nf01;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe3;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid885;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba3;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid641;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc5;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid673;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap206;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid209;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd86;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9f;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4;
wire         _nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_empty_nfbd;
wire         _nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_empty_n64d;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9;
wire         _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_empty_ndc5;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap694;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e3;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a5;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape73;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b6;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap200;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape98;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap002;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid208;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea8;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b7;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddc;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf7;
wire [ 63:0] _nel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_drain_IO_L1_out_0_12123_dout2e0;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16f;
wire         _nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_drain_PE_12_1110_empty_ne48;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf;
wire         _nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_1138_empty_n4ca;
wire [  1:0] _nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0;
wire [  1:0] _nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86;
wire         _nel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_empty_n464;
wire         _rnel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_full_n35d;
wire         _rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_empty_n7cd;
wire         _rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_empty_n321;
wire         _rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_empty_n0ac;
wire         _rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_empty_n3c3;
wire         _rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_empty_n37d;
wire         _rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_empty_nfcb;
wire         _rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_empty_n882;
wire         _rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_empty_naf6;
wire         _rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_empty_n6d6;
wire         _rnel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_full_n1cf;
wire         _rnel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_full_n466;
wire         _rnel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_empty_nfa9;
wire         _rnel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_empty_n031;
wire         _rnel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_empty_n64c;
wire         _rnel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_empty_n9c1;
wire         _rnel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_empty_n834;
wire         _rnel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_empty_n954;
wire         _rnel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_empty_n293;
wire         _rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_empty_nf35;
wire         _rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_empty_na3f;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bf;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc88;
wire         _rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_full_ne7f;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L1_out_0_0111_dout317;
wire         _rnel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_full_n837;
wire         _rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_empty_nd14;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea;
wire         design_1_i_HBM_CATTRIP;
wire         design_1_i_apb_sys_reset_aux_reset_in;
wire [  0:0] design_1_i_apb_sys_reset_bus_struct_reset;
wire         design_1_i_apb_sys_reset_dcm_locked;
wire         design_1_i_apb_sys_reset_ext_reset_in;
wire [  0:0] design_1_i_apb_sys_reset_interconnect_aresetn;
wire         design_1_i_apb_sys_reset_mb_debug_sys_rst;
wire         design_1_i_apb_sys_reset_mb_reset;
wire [  0:0] design_1_i_apb_sys_reset_peripheral_aresetn_1;
wire [  0:0] design_1_i_apb_sys_reset_peripheral_reset;
wire         design_1_i_apb_sys_reset_slowest_sync_clk;
wire         design_1_i_axi_register_slice_28_aclk;
wire         design_1_i_axi_register_slice_28_aresetn;
wire [ 32:0] design_1_i_axi_register_slice_28_m_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_28_m_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_arqos;
wire         design_1_i_axi_register_slice_28_m_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_28_m_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_28_m_axi_aruser;
wire         design_1_i_axi_register_slice_28_m_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_28_m_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_28_m_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_28_m_axi_awqos;
wire         design_1_i_axi_register_slice_28_m_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_28_m_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_28_m_axi_awuser;
wire         design_1_i_axi_register_slice_28_m_axi_awvalid;
wire         design_1_i_axi_register_slice_28_m_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_28_m_axi_buser;
wire         design_1_i_axi_register_slice_28_m_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_28_m_axi_rdata;
wire         design_1_i_axi_register_slice_28_m_axi_rlast;
wire         design_1_i_axi_register_slice_28_m_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_28_m_axi_rresp;
wire         design_1_i_axi_register_slice_28_m_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_28_m_axi_wdata;
wire         design_1_i_axi_register_slice_28_m_axi_wlast;
wire         design_1_i_axi_register_slice_28_m_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_28_m_axi_wstrb;
wire         design_1_i_axi_register_slice_28_m_axi_wvalid;
wire [ 32:0] design_1_i_axi_register_slice_28_s_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_28_s_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_arqos;
wire         design_1_i_axi_register_slice_28_s_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_28_s_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_28_s_axi_aruser;
wire         design_1_i_axi_register_slice_28_s_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_28_s_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_28_s_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_28_s_axi_awqos;
wire         design_1_i_axi_register_slice_28_s_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_28_s_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_28_s_axi_awuser;
wire         design_1_i_axi_register_slice_28_s_axi_awvalid;
wire         design_1_i_axi_register_slice_28_s_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_28_s_axi_buser;
wire         design_1_i_axi_register_slice_28_s_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_28_s_axi_rdata;
wire         design_1_i_axi_register_slice_28_s_axi_rlast;
wire         design_1_i_axi_register_slice_28_s_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_28_s_axi_rresp;
wire         design_1_i_axi_register_slice_28_s_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_28_s_axi_wdata;
wire         design_1_i_axi_register_slice_28_s_axi_wlast;
wire         design_1_i_axi_register_slice_28_s_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_28_s_axi_wstrb;
wire         design_1_i_axi_register_slice_28_s_axi_wvalid;
wire         design_1_i_axi_register_slice_29_aclk;
wire         design_1_i_axi_register_slice_29_aresetn;
wire [ 32:0] design_1_i_axi_register_slice_29_m_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_29_m_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_arqos;
wire         design_1_i_axi_register_slice_29_m_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_29_m_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_29_m_axi_aruser;
wire         design_1_i_axi_register_slice_29_m_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_29_m_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_29_m_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_29_m_axi_awqos;
wire         design_1_i_axi_register_slice_29_m_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_29_m_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_29_m_axi_awuser;
wire         design_1_i_axi_register_slice_29_m_axi_awvalid;
wire         design_1_i_axi_register_slice_29_m_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_29_m_axi_buser;
wire         design_1_i_axi_register_slice_29_m_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_29_m_axi_rdata;
wire         design_1_i_axi_register_slice_29_m_axi_rlast;
wire         design_1_i_axi_register_slice_29_m_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_29_m_axi_rresp;
wire         design_1_i_axi_register_slice_29_m_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_29_m_axi_wdata;
wire         design_1_i_axi_register_slice_29_m_axi_wlast;
wire         design_1_i_axi_register_slice_29_m_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_29_m_axi_wstrb;
wire         design_1_i_axi_register_slice_29_m_axi_wvalid;
wire [ 32:0] design_1_i_axi_register_slice_29_s_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_29_s_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_arqos;
wire         design_1_i_axi_register_slice_29_s_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_29_s_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_29_s_axi_aruser;
wire         design_1_i_axi_register_slice_29_s_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_29_s_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_29_s_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_29_s_axi_awqos;
wire         design_1_i_axi_register_slice_29_s_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_29_s_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_29_s_axi_awuser;
wire         design_1_i_axi_register_slice_29_s_axi_awvalid;
wire         design_1_i_axi_register_slice_29_s_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_29_s_axi_buser;
wire         design_1_i_axi_register_slice_29_s_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_29_s_axi_rdata;
wire         design_1_i_axi_register_slice_29_s_axi_rlast;
wire         design_1_i_axi_register_slice_29_s_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_29_s_axi_rresp;
wire         design_1_i_axi_register_slice_29_s_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_29_s_axi_wdata;
wire         design_1_i_axi_register_slice_29_s_axi_wlast;
wire         design_1_i_axi_register_slice_29_s_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_29_s_axi_wstrb;
wire         design_1_i_axi_register_slice_29_s_axi_wvalid;
wire         design_1_i_axi_register_slice_30_aclk;
wire         design_1_i_axi_register_slice_30_aresetn;
wire [ 32:0] design_1_i_axi_register_slice_30_m_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_30_m_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_arqos;
wire         design_1_i_axi_register_slice_30_m_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_30_m_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_30_m_axi_aruser;
wire         design_1_i_axi_register_slice_30_m_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_30_m_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_30_m_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_30_m_axi_awqos;
wire         design_1_i_axi_register_slice_30_m_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_30_m_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_30_m_axi_awuser;
wire         design_1_i_axi_register_slice_30_m_axi_awvalid;
wire         design_1_i_axi_register_slice_30_m_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_30_m_axi_buser;
wire         design_1_i_axi_register_slice_30_m_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_30_m_axi_rdata;
wire         design_1_i_axi_register_slice_30_m_axi_rlast;
wire         design_1_i_axi_register_slice_30_m_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_30_m_axi_rresp;
wire         design_1_i_axi_register_slice_30_m_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_30_m_axi_wdata;
wire         design_1_i_axi_register_slice_30_m_axi_wlast;
wire         design_1_i_axi_register_slice_30_m_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_30_m_axi_wstrb;
wire         design_1_i_axi_register_slice_30_m_axi_wvalid;
wire [ 32:0] design_1_i_axi_register_slice_30_s_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_30_s_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_arqos;
wire         design_1_i_axi_register_slice_30_s_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_30_s_axi_arsize;
wire [  0:0] design_1_i_axi_register_slice_30_s_axi_aruser;
wire         design_1_i_axi_register_slice_30_s_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_30_s_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_30_s_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_30_s_axi_awqos;
wire         design_1_i_axi_register_slice_30_s_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_30_s_axi_awsize;
wire [  0:0] design_1_i_axi_register_slice_30_s_axi_awuser;
wire         design_1_i_axi_register_slice_30_s_axi_awvalid;
wire         design_1_i_axi_register_slice_30_s_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_bresp;
wire [  0:0] design_1_i_axi_register_slice_30_s_axi_buser;
wire         design_1_i_axi_register_slice_30_s_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_30_s_axi_rdata;
wire         design_1_i_axi_register_slice_30_s_axi_rlast;
wire         design_1_i_axi_register_slice_30_s_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_30_s_axi_rresp;
wire         design_1_i_axi_register_slice_30_s_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_30_s_axi_wdata;
wire         design_1_i_axi_register_slice_30_s_axi_wlast;
wire         design_1_i_axi_register_slice_30_s_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_30_s_axi_wstrb;
wire         design_1_i_axi_register_slice_30_s_axi_wvalid;
wire         design_1_i_axi_register_slice_31_aclk;
wire         design_1_i_axi_register_slice_31_aresetn;
wire [ 32:0] design_1_i_axi_register_slice_31_m_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_31_m_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_arqos;
wire         design_1_i_axi_register_slice_31_m_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_31_m_axi_arsize;
wire         design_1_i_axi_register_slice_31_m_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_31_m_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_31_m_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_31_m_axi_awqos;
wire         design_1_i_axi_register_slice_31_m_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_31_m_axi_awsize;
wire         design_1_i_axi_register_slice_31_m_axi_awvalid;
wire         design_1_i_axi_register_slice_31_m_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_bresp;
wire         design_1_i_axi_register_slice_31_m_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_31_m_axi_rdata;
wire         design_1_i_axi_register_slice_31_m_axi_rlast;
wire         design_1_i_axi_register_slice_31_m_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_31_m_axi_rresp;
wire         design_1_i_axi_register_slice_31_m_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_31_m_axi_wdata;
wire         design_1_i_axi_register_slice_31_m_axi_wlast;
wire         design_1_i_axi_register_slice_31_m_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_31_m_axi_wstrb;
wire         design_1_i_axi_register_slice_31_m_axi_wvalid;
wire [ 32:0] design_1_i_axi_register_slice_31_s_axi_araddr;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_arburst;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_arcache;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_arlen;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_arlock;
wire [  2:0] design_1_i_axi_register_slice_31_s_axi_arprot;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_arqos;
wire         design_1_i_axi_register_slice_31_s_axi_arready;
wire [  2:0] design_1_i_axi_register_slice_31_s_axi_arsize;
wire         design_1_i_axi_register_slice_31_s_axi_arvalid;
wire [ 32:0] design_1_i_axi_register_slice_31_s_axi_awaddr;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_awburst;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_awcache;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_awlen;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_awlock;
wire [  2:0] design_1_i_axi_register_slice_31_s_axi_awprot;
wire [  3:0] design_1_i_axi_register_slice_31_s_axi_awqos;
wire         design_1_i_axi_register_slice_31_s_axi_awready;
wire [  2:0] design_1_i_axi_register_slice_31_s_axi_awsize;
wire         design_1_i_axi_register_slice_31_s_axi_awvalid;
wire         design_1_i_axi_register_slice_31_s_axi_bready;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_bresp;
wire         design_1_i_axi_register_slice_31_s_axi_bvalid;
wire [255:0] design_1_i_axi_register_slice_31_s_axi_rdata;
wire         design_1_i_axi_register_slice_31_s_axi_rlast;
wire         design_1_i_axi_register_slice_31_s_axi_rready;
wire [  1:0] design_1_i_axi_register_slice_31_s_axi_rresp;
wire         design_1_i_axi_register_slice_31_s_axi_rvalid;
wire [255:0] design_1_i_axi_register_slice_31_s_axi_wdata;
wire         design_1_i_axi_register_slice_31_s_axi_wlast;
wire         design_1_i_axi_register_slice_31_s_axi_wready;
wire [ 31:0] design_1_i_axi_register_slice_31_s_axi_wstrb;
wire         design_1_i_axi_register_slice_31_s_axi_wvalid;
wire         design_1_i_gnd_driver_0_clk;
wire         design_1_i_gnd_driver_0_dout_1;
wire         design_1_i_gnd_driver_0_rst_n;
wire         design_1_i_hbm_0_APB_0_PCLK;
wire         design_1_i_hbm_0_APB_0_PRESET_N;
wire         design_1_i_hbm_0_AXI_12_ACLK;
wire [ 32:0] design_1_i_hbm_0_AXI_12_ARADDR;
wire [  1:0] design_1_i_hbm_0_AXI_12_ARBURST;
wire         design_1_i_hbm_0_AXI_12_ARESET_N;
wire [  5:0] design_1_i_hbm_0_AXI_12_ARID;
wire [  3:0] design_1_i_hbm_0_AXI_12_ARLEN;
wire         design_1_i_hbm_0_AXI_12_ARREADY;
wire [  2:0] design_1_i_hbm_0_AXI_12_ARSIZE;
wire         design_1_i_hbm_0_AXI_12_ARVALID;
wire [ 32:0] design_1_i_hbm_0_AXI_12_AWADDR;
wire [  1:0] design_1_i_hbm_0_AXI_12_AWBURST;
wire [  5:0] design_1_i_hbm_0_AXI_12_AWID;
wire [  3:0] design_1_i_hbm_0_AXI_12_AWLEN;
wire         design_1_i_hbm_0_AXI_12_AWREADY;
wire [  2:0] design_1_i_hbm_0_AXI_12_AWSIZE;
wire         design_1_i_hbm_0_AXI_12_AWVALID;
wire [  5:0] design_1_i_hbm_0_AXI_12_BID;
wire         design_1_i_hbm_0_AXI_12_BREADY;
wire [  1:0] design_1_i_hbm_0_AXI_12_BRESP;
wire         design_1_i_hbm_0_AXI_12_BVALID;
wire [255:0] design_1_i_hbm_0_AXI_12_RDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_12_RDATA_PARITY;
wire [  5:0] design_1_i_hbm_0_AXI_12_RID;
wire         design_1_i_hbm_0_AXI_12_RLAST;
wire         design_1_i_hbm_0_AXI_12_RREADY;
wire [  1:0] design_1_i_hbm_0_AXI_12_RRESP;
wire         design_1_i_hbm_0_AXI_12_RVALID;
wire [255:0] design_1_i_hbm_0_AXI_12_WDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_12_WDATA_PARITY;
wire         design_1_i_hbm_0_AXI_12_WLAST;
wire         design_1_i_hbm_0_AXI_12_WREADY;
wire [ 31:0] design_1_i_hbm_0_AXI_12_WSTRB;
wire         design_1_i_hbm_0_AXI_12_WVALID;
wire         design_1_i_hbm_0_AXI_13_ACLK;
wire [ 32:0] design_1_i_hbm_0_AXI_13_ARADDR;
wire [  1:0] design_1_i_hbm_0_AXI_13_ARBURST;
wire         design_1_i_hbm_0_AXI_13_ARESET_N;
wire [  5:0] design_1_i_hbm_0_AXI_13_ARID;
wire [  3:0] design_1_i_hbm_0_AXI_13_ARLEN;
wire         design_1_i_hbm_0_AXI_13_ARREADY;
wire [  2:0] design_1_i_hbm_0_AXI_13_ARSIZE;
wire         design_1_i_hbm_0_AXI_13_ARVALID;
wire [ 32:0] design_1_i_hbm_0_AXI_13_AWADDR;
wire [  1:0] design_1_i_hbm_0_AXI_13_AWBURST;
wire [  5:0] design_1_i_hbm_0_AXI_13_AWID;
wire [  3:0] design_1_i_hbm_0_AXI_13_AWLEN;
wire         design_1_i_hbm_0_AXI_13_AWREADY;
wire [  2:0] design_1_i_hbm_0_AXI_13_AWSIZE;
wire         design_1_i_hbm_0_AXI_13_AWVALID;
wire [  5:0] design_1_i_hbm_0_AXI_13_BID;
wire         design_1_i_hbm_0_AXI_13_BREADY;
wire [  1:0] design_1_i_hbm_0_AXI_13_BRESP;
wire         design_1_i_hbm_0_AXI_13_BVALID;
wire [255:0] design_1_i_hbm_0_AXI_13_RDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_13_RDATA_PARITY;
wire [  5:0] design_1_i_hbm_0_AXI_13_RID;
wire         design_1_i_hbm_0_AXI_13_RLAST;
wire         design_1_i_hbm_0_AXI_13_RREADY;
wire [  1:0] design_1_i_hbm_0_AXI_13_RRESP;
wire         design_1_i_hbm_0_AXI_13_RVALID;
wire [255:0] design_1_i_hbm_0_AXI_13_WDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_13_WDATA_PARITY;
wire         design_1_i_hbm_0_AXI_13_WLAST;
wire         design_1_i_hbm_0_AXI_13_WREADY;
wire [ 31:0] design_1_i_hbm_0_AXI_13_WSTRB;
wire         design_1_i_hbm_0_AXI_13_WVALID;
wire         design_1_i_hbm_0_AXI_14_ACLK;
wire [ 32:0] design_1_i_hbm_0_AXI_14_ARADDR;
wire [  1:0] design_1_i_hbm_0_AXI_14_ARBURST;
wire         design_1_i_hbm_0_AXI_14_ARESET_N;
wire [  5:0] design_1_i_hbm_0_AXI_14_ARID;
wire [  3:0] design_1_i_hbm_0_AXI_14_ARLEN;
wire         design_1_i_hbm_0_AXI_14_ARREADY;
wire [  2:0] design_1_i_hbm_0_AXI_14_ARSIZE;
wire         design_1_i_hbm_0_AXI_14_ARVALID;
wire [ 32:0] design_1_i_hbm_0_AXI_14_AWADDR;
wire [  1:0] design_1_i_hbm_0_AXI_14_AWBURST;
wire [  5:0] design_1_i_hbm_0_AXI_14_AWID;
wire [  3:0] design_1_i_hbm_0_AXI_14_AWLEN;
wire         design_1_i_hbm_0_AXI_14_AWREADY;
wire [  2:0] design_1_i_hbm_0_AXI_14_AWSIZE;
wire         design_1_i_hbm_0_AXI_14_AWVALID;
wire [  5:0] design_1_i_hbm_0_AXI_14_BID;
wire         design_1_i_hbm_0_AXI_14_BREADY;
wire [  1:0] design_1_i_hbm_0_AXI_14_BRESP;
wire         design_1_i_hbm_0_AXI_14_BVALID;
wire [255:0] design_1_i_hbm_0_AXI_14_RDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_14_RDATA_PARITY;
wire [  5:0] design_1_i_hbm_0_AXI_14_RID;
wire         design_1_i_hbm_0_AXI_14_RLAST;
wire         design_1_i_hbm_0_AXI_14_RREADY;
wire [  1:0] design_1_i_hbm_0_AXI_14_RRESP;
wire         design_1_i_hbm_0_AXI_14_RVALID;
wire [255:0] design_1_i_hbm_0_AXI_14_WDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_14_WDATA_PARITY;
wire         design_1_i_hbm_0_AXI_14_WLAST;
wire         design_1_i_hbm_0_AXI_14_WREADY;
wire [ 31:0] design_1_i_hbm_0_AXI_14_WSTRB;
wire         design_1_i_hbm_0_AXI_14_WVALID;
wire         design_1_i_hbm_0_AXI_15_ACLK;
wire [ 32:0] design_1_i_hbm_0_AXI_15_ARADDR;
wire [  1:0] design_1_i_hbm_0_AXI_15_ARBURST;
wire         design_1_i_hbm_0_AXI_15_ARESET_N;
wire [  5:0] design_1_i_hbm_0_AXI_15_ARID;
wire [  3:0] design_1_i_hbm_0_AXI_15_ARLEN;
wire         design_1_i_hbm_0_AXI_15_ARREADY;
wire [  2:0] design_1_i_hbm_0_AXI_15_ARSIZE;
wire         design_1_i_hbm_0_AXI_15_ARVALID;
wire [ 32:0] design_1_i_hbm_0_AXI_15_AWADDR;
wire [  1:0] design_1_i_hbm_0_AXI_15_AWBURST;
wire [  5:0] design_1_i_hbm_0_AXI_15_AWID;
wire [  3:0] design_1_i_hbm_0_AXI_15_AWLEN;
wire         design_1_i_hbm_0_AXI_15_AWREADY;
wire [  2:0] design_1_i_hbm_0_AXI_15_AWSIZE;
wire         design_1_i_hbm_0_AXI_15_AWVALID;
wire [  5:0] design_1_i_hbm_0_AXI_15_BID;
wire         design_1_i_hbm_0_AXI_15_BREADY;
wire [  1:0] design_1_i_hbm_0_AXI_15_BRESP;
wire         design_1_i_hbm_0_AXI_15_BVALID;
wire [255:0] design_1_i_hbm_0_AXI_15_RDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_15_RDATA_PARITY;
wire [  5:0] design_1_i_hbm_0_AXI_15_RID;
wire         design_1_i_hbm_0_AXI_15_RLAST;
wire         design_1_i_hbm_0_AXI_15_RREADY;
wire [  1:0] design_1_i_hbm_0_AXI_15_RRESP;
wire         design_1_i_hbm_0_AXI_15_RVALID;
wire [255:0] design_1_i_hbm_0_AXI_15_WDATA;
wire [ 31:0] design_1_i_hbm_0_AXI_15_WDATA_PARITY;
wire         design_1_i_hbm_0_AXI_15_WLAST;
wire         design_1_i_hbm_0_AXI_15_WREADY;
wire [ 31:0] design_1_i_hbm_0_AXI_15_WSTRB;
wire         design_1_i_hbm_0_AXI_15_WVALID;
wire         design_1_i_hbm_0_DRAM_0_STAT_CATTRIP;
wire [  6:0] design_1_i_hbm_0_DRAM_0_STAT_TEMP;
wire         design_1_i_hbm_0_HBM_REF_CLK_0;
wire         design_1_i_hbm_0_apb_complete_0;
wire         design_1_i_hbm_axi_clk_clk_in1;
wire         design_1_i_hbm_axi_clk_clk_out1_1;
wire         design_1_i_hbm_axi_clk_locked_1;
wire         design_1_i_hbm_axi_clk_resetn;
wire         design_1_i_hbm_clk_clk_n;
wire         design_1_i_hbm_clk_clk_p;
wire         design_1_i_hbm_sys_reset_aux_reset_in;
wire [  0:0] design_1_i_hbm_sys_reset_bus_struct_reset;
wire         design_1_i_hbm_sys_reset_dcm_locked;
wire         design_1_i_hbm_sys_reset_ext_reset_in;
wire [  0:0] design_1_i_hbm_sys_reset_interconnect_aresetn;
wire         design_1_i_hbm_sys_reset_mb_debug_sys_rst;
wire         design_1_i_hbm_sys_reset_mb_reset;
wire [  0:0] design_1_i_hbm_sys_reset_peripheral_aresetn_1;
wire [  0:0] design_1_i_hbm_sys_reset_peripheral_reset;
wire         design_1_i_hbm_sys_reset_slowest_sync_clk;
wire         design_1_i_kernel3_0_ap_clk;
wire         design_1_i_kernel3_0_ap_rst_n;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_dout;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1;
wire [ 63:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_A;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1;
wire [ 63:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARQOS_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARUSER_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWQOS_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWUSER_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_BID;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_BUSER;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RFIFONUM;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RID;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RLAST;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RUSER;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WID_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WLAST_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WUSER_1;
wire         design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_WVALID_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_dout;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid;
wire         design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_dout;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_dout;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1;
wire [ 63:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_B;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1;
wire [ 63:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARQOS_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARUSER_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWQOS_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWUSER_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_BID;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_BUSER;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RFIFONUM;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RID;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RLAST;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RUSER;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WID_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WLAST_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WUSER_1;
wire         design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_WVALID_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_dout;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_dout;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid;
wire         design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_1;
wire         design_1_i_kernel3_0_inst_C_c_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_C_c_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_C_c_U_if_dout;
wire         design_1_i_kernel3_0_inst_C_c_U_if_empty_n;
wire [  6:0] design_1_i_kernel3_0_inst_C_c_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_c_U_if_full_n;
wire [  6:0] design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_C_c_U_if_read;
wire         design_1_i_kernel3_0_inst_C_c_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_C_c_U_if_write;
wire         design_1_i_kernel3_0_inst_C_c_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_C_c_U_reset;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_empty_n;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_start_1;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_1;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_dout;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_empty_n;
wire [  6:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_cap;
wire [  6:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARQOS_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARUSER_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWID_1;
wire [ 31:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWQOS_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWUSER_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BID;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BUSER;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RFIFONUM;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RID;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RLAST;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RUSER;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WID_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WLAST_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WUSER_1;
wire         design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_start_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1;
wire [255:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_dout;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1;
wire [ 31:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1;
wire [  1:0] design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_full_n;
wire         design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1;
wire         design_1_i_kernel3_0_inst_ap_clk;
wire         design_1_i_kernel3_0_inst_ap_rst_n;
wire [ 63:0] design_1_i_kernel3_0_inst_control_s_axi_U_A;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ACLK;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ACLK_EN;
wire [  5:0] design_1_i_kernel3_0_inst_control_s_axi_U_ARADDR;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ARESET;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ARREADY;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ARVALID;
wire [  5:0] design_1_i_kernel3_0_inst_control_s_axi_U_AWADDR;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_AWREADY;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_AWVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_control_s_axi_U_B;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_control_s_axi_U_BRESP;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_BVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_control_s_axi_U_C;
wire [ 31:0] design_1_i_kernel3_0_inst_control_s_axi_U_RDATA;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_control_s_axi_U_RRESP;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_RVALID;
wire [ 31:0] design_1_i_kernel3_0_inst_control_s_axi_U_WDATA;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_WREADY;
wire [  3:0] design_1_i_kernel3_0_inst_control_s_axi_U_WSTRB;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_WVALID;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ap_done;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ap_idle;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_ap_start;
wire         design_1_i_kernel3_0_inst_control_s_axi_U_interrupt;
wire [ 63:0] design_1_i_kernel3_0_inst_entry_proc_U0_C;
wire [ 63:0] design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_1;
wire [  6:0] design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_C_c_full_n;
wire [  6:0] design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_clk;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_continue_1;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_done_1;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_ready_1;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_rst;
wire         design_1_i_kernel3_0_inst_entry_proc_U0_ap_start_1;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_clk;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_din;
wire [255:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_clk;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_din;
wire [ 63:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_reset;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_clk;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_din;
wire [ 31:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_dout;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n;
wire [  1:0] design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_valid;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_read;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_read_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_write;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_write_ce;
wire         design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_reset;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ACLK;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ACLK_EN;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARCACHE;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARESET;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARQOS;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARUSER;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWQOS;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWUSER;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_BID;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_BUSER;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_BVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARLEN;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_AWADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_AWLEN;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_AWREADY;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_AWVALID;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_BREADY;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RREADY;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_WDATA;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_WSTRB;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_WVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RID;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RLAST;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RUSER;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WID;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WLAST;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WUSER;
wire         design_1_i_kernel3_0_inst_gmem_A_m_axi_U_WVALID;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ACLK;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ACLK_EN;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARCACHE;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARESET;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARQOS;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARUSER;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWQOS;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWUSER;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_BID;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_BUSER;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_BVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARLEN;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_AWADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_AWLEN;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_AWREADY;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_AWVALID;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_BREADY;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RREADY;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_WDATA;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_WSTRB;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_WVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RID;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RLAST;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RUSER;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WID;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WLAST;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WUSER;
wire         design_1_i_kernel3_0_inst_gmem_B_m_axi_U_WVALID;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ACLK;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ACLK_EN;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARCACHE;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARESET;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARQOS;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARUSER;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWQOS;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWUSER;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_BID;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_BUSER;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_BVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_ARADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_ARLEN;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_ARREADY;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWADDR;
wire [ 31:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWLEN;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWVALID;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BREADY;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_RDATA;
wire [  8:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_RFIFONUM;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_RREADY;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WDATA;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WSTRB;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RID;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RLAST;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RUSER;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WID;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WLAST;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WUSER;
wire         design_1_i_kernel3_0_inst_gmem_C_m_axi_U_WVALID;
wire         design_1_i_kernel3_0_inst_interrupt;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_ARUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_AWUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_BID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_BUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_RID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_RLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_RUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_WID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_WLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_A_WUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_A_WVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_ARUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_AWUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_BID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_BUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_RID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_RLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_RUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_WID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_WLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_B_WUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_B_WVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_ARREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_ARUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_ARVALID;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWADDR;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWBURST;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWCACHE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWID;
wire [  7:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWLEN;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWLOCK;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWPROT;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWQOS;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_AWREADY;
wire [  3:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWREGION;
wire [  2:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWSIZE;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_AWUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_AWVALID;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_BID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_BRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_BUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_BVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_RDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_RID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_RLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_RRESP;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_RUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_RVALID;
wire [511:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_WDATA;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_WID;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_WLAST;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_WREADY;
wire [ 63:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_WSTRB;
wire [  0:0] design_1_i_kernel3_0_inst_m_axi_gmem_C_WUSER;
wire         design_1_i_kernel3_0_inst_m_axi_gmem_C_WVALID;
wire [  5:0] design_1_i_kernel3_0_inst_s_axi_control_ARADDR;
wire         design_1_i_kernel3_0_inst_s_axi_control_ARREADY;
wire         design_1_i_kernel3_0_inst_s_axi_control_ARVALID;
wire [  5:0] design_1_i_kernel3_0_inst_s_axi_control_AWADDR;
wire         design_1_i_kernel3_0_inst_s_axi_control_AWREADY;
wire         design_1_i_kernel3_0_inst_s_axi_control_AWVALID;
wire         design_1_i_kernel3_0_inst_s_axi_control_BREADY;
wire [  1:0] design_1_i_kernel3_0_inst_s_axi_control_BRESP;
wire         design_1_i_kernel3_0_inst_s_axi_control_BVALID;
wire [ 31:0] design_1_i_kernel3_0_inst_s_axi_control_RDATA;
wire         design_1_i_kernel3_0_inst_s_axi_control_RREADY;
wire [  1:0] design_1_i_kernel3_0_inst_s_axi_control_RRESP;
wire         design_1_i_kernel3_0_inst_s_axi_control_RVALID;
wire [ 31:0] design_1_i_kernel3_0_inst_s_axi_control_WDATA;
wire         design_1_i_kernel3_0_inst_s_axi_control_WREADY;
wire [  3:0] design_1_i_kernel3_0_inst_s_axi_control_WSTRB;
wire         design_1_i_kernel3_0_inst_s_axi_control_WVALID;
wire         design_1_i_kernel3_0_interrupt;
/**   design_1_i/kernel3_0/interrupt   **/
wire         design_1_i_kernel3_0_interrupt_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_ARID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_ARREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_ARREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_A_ARREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_AWID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_AWREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_AWREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_A_AWREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_A_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_BID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_BRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_BUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_BVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_A_RDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_RID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_RLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_A_RRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_RUSER;
wire         design_1_i_kernel3_0_m_axi_gmem_A_RVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_WID;
/**   design_1_i/kernel3_0/m_axi_gmem_A_WID   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_WID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_WLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_WREADY_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_WUSER;
/**   design_1_i/kernel3_0/m_axi_gmem_A_WUSER   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_A_WUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_ARID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_ARREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_ARREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_B_ARREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_AWID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_AWREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_AWREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_B_AWREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_B_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_BID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_BRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_BUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_BVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_B_RDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_RID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_RLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_B_RRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_RUSER;
wire         design_1_i_kernel3_0_m_axi_gmem_B_RVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_WID;
/**   design_1_i/kernel3_0/m_axi_gmem_B_WID   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_WID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_WREADY_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_WUSER;
/**   design_1_i/kernel3_0/m_axi_gmem_B_WUSER   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_B_WUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_B_WVALID_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_ARID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_ARREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_ARREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_C_ARREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_ARREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_AWID_1;
wire [  7:0] design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_AWREADY_1;
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_AWREGION;
/**   design_1_i/kernel3_0/m_axi_gmem_C_AWREGION   **/
wire [  3:0] design_1_i_kernel3_0_m_axi_gmem_C_AWREGION_1;
wire [  2:0] design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_BID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_BRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_BUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_BVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_C_RDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_RID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_RLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1;
wire [  1:0] design_1_i_kernel3_0_m_axi_gmem_C_RRESP_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_RUSER;
wire         design_1_i_kernel3_0_m_axi_gmem_C_RVALID_1;
wire [511:0] design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_WID;
/**   design_1_i/kernel3_0/m_axi_gmem_C_WID   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_WID_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_WREADY_1;
wire [ 63:0] design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_1;
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_WUSER;
/**   design_1_i/kernel3_0/m_axi_gmem_C_WUSER   **/
wire [  0:0] design_1_i_kernel3_0_m_axi_gmem_C_WUSER_1;
wire         design_1_i_kernel3_0_m_axi_gmem_C_WVALID_1;
wire [  5:0] design_1_i_kernel3_0_s_axi_control_ARADDR;
wire         design_1_i_kernel3_0_s_axi_control_ARREADY;
wire         design_1_i_kernel3_0_s_axi_control_ARVALID;
wire [  5:0] design_1_i_kernel3_0_s_axi_control_AWADDR;
wire         design_1_i_kernel3_0_s_axi_control_AWREADY;
wire         design_1_i_kernel3_0_s_axi_control_AWVALID;
wire         design_1_i_kernel3_0_s_axi_control_BREADY;
wire [  1:0] design_1_i_kernel3_0_s_axi_control_BRESP;
wire         design_1_i_kernel3_0_s_axi_control_BVALID;
wire [ 31:0] design_1_i_kernel3_0_s_axi_control_RDATA;
wire         design_1_i_kernel3_0_s_axi_control_RREADY;
wire [  1:0] design_1_i_kernel3_0_s_axi_control_RRESP;
wire         design_1_i_kernel3_0_s_axi_control_RVALID;
wire [ 31:0] design_1_i_kernel3_0_s_axi_control_WDATA;
wire         design_1_i_kernel3_0_s_axi_control_WREADY;
wire [  3:0] design_1_i_kernel3_0_s_axi_control_WSTRB;
wire         design_1_i_kernel3_0_s_axi_control_WVALID;
wire         design_1_i_kernel_clk_clk_in1;
wire         design_1_i_kernel_clk_clk_out1_1;
wire         design_1_i_kernel_clk_locked_1;
wire         design_1_i_kernel_clk_resetn;
wire         design_1_i_kernel_sys_reset_aux_reset_in;
wire [  0:0] design_1_i_kernel_sys_reset_bus_struct_reset;
wire         design_1_i_kernel_sys_reset_dcm_locked;
wire         design_1_i_kernel_sys_reset_ext_reset_in;
wire [  0:0] design_1_i_kernel_sys_reset_interconnect_aresetn;
wire         design_1_i_kernel_sys_reset_mb_debug_sys_rst;
wire         design_1_i_kernel_sys_reset_mb_reset;
wire [  0:0] design_1_i_kernel_sys_reset_peripheral_aresetn_1;
wire [  0:0] design_1_i_kernel_sys_reset_peripheral_reset;
wire         design_1_i_kernel_sys_reset_slowest_sync_clk;
wire         design_1_i_pci_express_x1_rxn;
wire         design_1_i_pci_express_x1_rxp;
wire         design_1_i_pci_express_x1_txn;
wire         design_1_i_pci_express_x1_txp;
wire         design_1_i_pcie_perstn;
wire         design_1_i_pcie_refclk_clk_n;
wire         design_1_i_pcie_refclk_clk_p;
wire [ 32:0] design_1_i_smartconnect_28_M00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_arcache;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_arlen;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_28_M00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_arqos;
wire         design_1_i_smartconnect_28_M00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_28_M00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_28_M00_AXI_aruser;
wire         design_1_i_smartconnect_28_M00_AXI_arvalid;
wire [ 32:0] design_1_i_smartconnect_28_M00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_awcache;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_awlen;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_28_M00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_28_M00_AXI_awqos;
wire         design_1_i_smartconnect_28_M00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_28_M00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_28_M00_AXI_awuser;
wire         design_1_i_smartconnect_28_M00_AXI_awvalid;
wire         design_1_i_smartconnect_28_M00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_28_M00_AXI_buser;
wire         design_1_i_smartconnect_28_M00_AXI_bvalid;
wire [255:0] design_1_i_smartconnect_28_M00_AXI_rdata;
wire         design_1_i_smartconnect_28_M00_AXI_rlast;
wire         design_1_i_smartconnect_28_M00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_28_M00_AXI_rresp;
wire         design_1_i_smartconnect_28_M00_AXI_rvalid;
wire [255:0] design_1_i_smartconnect_28_M00_AXI_wdata;
wire         design_1_i_smartconnect_28_M00_AXI_wlast;
wire         design_1_i_smartconnect_28_M00_AXI_wready;
wire [ 31:0] design_1_i_smartconnect_28_M00_AXI_wstrb;
wire         design_1_i_smartconnect_28_M00_AXI_wvalid;
wire [ 63:0] design_1_i_smartconnect_28_S00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_28_S00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_28_S00_AXI_arcache;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_arid;
wire [  7:0] design_1_i_smartconnect_28_S00_AXI_arlen;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_28_S00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_28_S00_AXI_arqos;
wire         design_1_i_smartconnect_28_S00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_28_S00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_aruser;
wire         design_1_i_smartconnect_28_S00_AXI_arvalid;
wire [ 63:0] design_1_i_smartconnect_28_S00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_28_S00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_28_S00_AXI_awcache;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_awid;
wire [  7:0] design_1_i_smartconnect_28_S00_AXI_awlen;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_28_S00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_28_S00_AXI_awqos;
wire         design_1_i_smartconnect_28_S00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_28_S00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_awuser;
wire         design_1_i_smartconnect_28_S00_AXI_awvalid;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_bid;
wire         design_1_i_smartconnect_28_S00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_28_S00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_buser;
wire         design_1_i_smartconnect_28_S00_AXI_bvalid;
wire [511:0] design_1_i_smartconnect_28_S00_AXI_rdata;
wire [  0:0] design_1_i_smartconnect_28_S00_AXI_rid;
wire         design_1_i_smartconnect_28_S00_AXI_rlast;
wire         design_1_i_smartconnect_28_S00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_28_S00_AXI_rresp;
wire         design_1_i_smartconnect_28_S00_AXI_rvalid;
wire [511:0] design_1_i_smartconnect_28_S00_AXI_wdata;
wire         design_1_i_smartconnect_28_S00_AXI_wlast;
wire         design_1_i_smartconnect_28_S00_AXI_wready;
wire [ 63:0] design_1_i_smartconnect_28_S00_AXI_wstrb;
wire         design_1_i_smartconnect_28_S00_AXI_wvalid;
wire         design_1_i_smartconnect_28_aclk;
wire         design_1_i_smartconnect_28_aclk1;
wire         design_1_i_smartconnect_28_aresetn;
wire [ 32:0] design_1_i_smartconnect_29_M00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_arcache;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_arlen;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_29_M00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_arqos;
wire         design_1_i_smartconnect_29_M00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_29_M00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_29_M00_AXI_aruser;
wire         design_1_i_smartconnect_29_M00_AXI_arvalid;
wire [ 32:0] design_1_i_smartconnect_29_M00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_awcache;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_awlen;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_29_M00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_29_M00_AXI_awqos;
wire         design_1_i_smartconnect_29_M00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_29_M00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_29_M00_AXI_awuser;
wire         design_1_i_smartconnect_29_M00_AXI_awvalid;
wire         design_1_i_smartconnect_29_M00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_29_M00_AXI_buser;
wire         design_1_i_smartconnect_29_M00_AXI_bvalid;
wire [255:0] design_1_i_smartconnect_29_M00_AXI_rdata;
wire         design_1_i_smartconnect_29_M00_AXI_rlast;
wire         design_1_i_smartconnect_29_M00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_29_M00_AXI_rresp;
wire         design_1_i_smartconnect_29_M00_AXI_rvalid;
wire [255:0] design_1_i_smartconnect_29_M00_AXI_wdata;
wire         design_1_i_smartconnect_29_M00_AXI_wlast;
wire         design_1_i_smartconnect_29_M00_AXI_wready;
wire [ 31:0] design_1_i_smartconnect_29_M00_AXI_wstrb;
wire         design_1_i_smartconnect_29_M00_AXI_wvalid;
wire [ 63:0] design_1_i_smartconnect_29_S00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_29_S00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_29_S00_AXI_arcache;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_arid;
wire [  7:0] design_1_i_smartconnect_29_S00_AXI_arlen;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_29_S00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_29_S00_AXI_arqos;
wire         design_1_i_smartconnect_29_S00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_29_S00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_aruser;
wire         design_1_i_smartconnect_29_S00_AXI_arvalid;
wire [ 63:0] design_1_i_smartconnect_29_S00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_29_S00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_29_S00_AXI_awcache;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_awid;
wire [  7:0] design_1_i_smartconnect_29_S00_AXI_awlen;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_29_S00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_29_S00_AXI_awqos;
wire         design_1_i_smartconnect_29_S00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_29_S00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_awuser;
wire         design_1_i_smartconnect_29_S00_AXI_awvalid;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_bid;
wire         design_1_i_smartconnect_29_S00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_29_S00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_buser;
wire         design_1_i_smartconnect_29_S00_AXI_bvalid;
wire [511:0] design_1_i_smartconnect_29_S00_AXI_rdata;
wire [  0:0] design_1_i_smartconnect_29_S00_AXI_rid;
wire         design_1_i_smartconnect_29_S00_AXI_rlast;
wire         design_1_i_smartconnect_29_S00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_29_S00_AXI_rresp;
wire         design_1_i_smartconnect_29_S00_AXI_rvalid;
wire [511:0] design_1_i_smartconnect_29_S00_AXI_wdata;
wire         design_1_i_smartconnect_29_S00_AXI_wlast;
wire         design_1_i_smartconnect_29_S00_AXI_wready;
wire [ 63:0] design_1_i_smartconnect_29_S00_AXI_wstrb;
wire         design_1_i_smartconnect_29_S00_AXI_wvalid;
wire         design_1_i_smartconnect_29_aclk;
wire         design_1_i_smartconnect_29_aclk1;
wire         design_1_i_smartconnect_29_aresetn;
wire [ 32:0] design_1_i_smartconnect_30_M00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_arcache;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_arlen;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_30_M00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_arqos;
wire         design_1_i_smartconnect_30_M00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_30_M00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_30_M00_AXI_aruser;
wire         design_1_i_smartconnect_30_M00_AXI_arvalid;
wire [ 32:0] design_1_i_smartconnect_30_M00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_awcache;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_awlen;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_30_M00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_30_M00_AXI_awqos;
wire         design_1_i_smartconnect_30_M00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_30_M00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_30_M00_AXI_awuser;
wire         design_1_i_smartconnect_30_M00_AXI_awvalid;
wire         design_1_i_smartconnect_30_M00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_30_M00_AXI_buser;
wire         design_1_i_smartconnect_30_M00_AXI_bvalid;
wire [255:0] design_1_i_smartconnect_30_M00_AXI_rdata;
wire         design_1_i_smartconnect_30_M00_AXI_rlast;
wire         design_1_i_smartconnect_30_M00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_30_M00_AXI_rresp;
wire         design_1_i_smartconnect_30_M00_AXI_rvalid;
wire [255:0] design_1_i_smartconnect_30_M00_AXI_wdata;
wire         design_1_i_smartconnect_30_M00_AXI_wlast;
wire         design_1_i_smartconnect_30_M00_AXI_wready;
wire [ 31:0] design_1_i_smartconnect_30_M00_AXI_wstrb;
wire         design_1_i_smartconnect_30_M00_AXI_wvalid;
wire [ 63:0] design_1_i_smartconnect_30_S00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_30_S00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_30_S00_AXI_arcache;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_arid;
wire [  7:0] design_1_i_smartconnect_30_S00_AXI_arlen;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_30_S00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_30_S00_AXI_arqos;
wire         design_1_i_smartconnect_30_S00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_30_S00_AXI_arsize;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_aruser;
wire         design_1_i_smartconnect_30_S00_AXI_arvalid;
wire [ 63:0] design_1_i_smartconnect_30_S00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_30_S00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_30_S00_AXI_awcache;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_awid;
wire [  7:0] design_1_i_smartconnect_30_S00_AXI_awlen;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_30_S00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_30_S00_AXI_awqos;
wire         design_1_i_smartconnect_30_S00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_30_S00_AXI_awsize;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_awuser;
wire         design_1_i_smartconnect_30_S00_AXI_awvalid;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_bid;
wire         design_1_i_smartconnect_30_S00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_30_S00_AXI_bresp;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_buser;
wire         design_1_i_smartconnect_30_S00_AXI_bvalid;
wire [511:0] design_1_i_smartconnect_30_S00_AXI_rdata;
wire [  0:0] design_1_i_smartconnect_30_S00_AXI_rid;
wire         design_1_i_smartconnect_30_S00_AXI_rlast;
wire         design_1_i_smartconnect_30_S00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_30_S00_AXI_rresp;
wire         design_1_i_smartconnect_30_S00_AXI_rvalid;
wire [511:0] design_1_i_smartconnect_30_S00_AXI_wdata;
wire         design_1_i_smartconnect_30_S00_AXI_wlast;
wire         design_1_i_smartconnect_30_S00_AXI_wready;
wire [ 63:0] design_1_i_smartconnect_30_S00_AXI_wstrb;
wire         design_1_i_smartconnect_30_S00_AXI_wvalid;
wire         design_1_i_smartconnect_30_aclk;
wire         design_1_i_smartconnect_30_aclk1;
wire         design_1_i_smartconnect_30_aresetn;
wire [ 32:0] design_1_i_smartconnect_31_M00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_arcache;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_arlen;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_31_M00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_arqos;
wire         design_1_i_smartconnect_31_M00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_31_M00_AXI_arsize;
wire         design_1_i_smartconnect_31_M00_AXI_arvalid;
wire [ 32:0] design_1_i_smartconnect_31_M00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_awcache;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_awlen;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_31_M00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_31_M00_AXI_awqos;
wire         design_1_i_smartconnect_31_M00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_31_M00_AXI_awsize;
wire         design_1_i_smartconnect_31_M00_AXI_awvalid;
wire         design_1_i_smartconnect_31_M00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_bresp;
wire         design_1_i_smartconnect_31_M00_AXI_bvalid;
wire [255:0] design_1_i_smartconnect_31_M00_AXI_rdata;
wire         design_1_i_smartconnect_31_M00_AXI_rlast;
wire         design_1_i_smartconnect_31_M00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_31_M00_AXI_rresp;
wire         design_1_i_smartconnect_31_M00_AXI_rvalid;
wire [255:0] design_1_i_smartconnect_31_M00_AXI_wdata;
wire         design_1_i_smartconnect_31_M00_AXI_wlast;
wire         design_1_i_smartconnect_31_M00_AXI_wready;
wire [ 31:0] design_1_i_smartconnect_31_M00_AXI_wstrb;
wire         design_1_i_smartconnect_31_M00_AXI_wvalid;
wire [ 63:0] design_1_i_smartconnect_31_S00_AXI_araddr;
wire [  1:0] design_1_i_smartconnect_31_S00_AXI_arburst;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_arcache;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_arid;
wire [  7:0] design_1_i_smartconnect_31_S00_AXI_arlen;
wire [  0:0] design_1_i_smartconnect_31_S00_AXI_arlock;
wire [  2:0] design_1_i_smartconnect_31_S00_AXI_arprot;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_arqos;
wire         design_1_i_smartconnect_31_S00_AXI_arready;
wire [  2:0] design_1_i_smartconnect_31_S00_AXI_arsize;
wire         design_1_i_smartconnect_31_S00_AXI_arvalid;
wire [ 63:0] design_1_i_smartconnect_31_S00_AXI_awaddr;
wire [  1:0] design_1_i_smartconnect_31_S00_AXI_awburst;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_awcache;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_awid;
wire [  7:0] design_1_i_smartconnect_31_S00_AXI_awlen;
wire [  0:0] design_1_i_smartconnect_31_S00_AXI_awlock;
wire [  2:0] design_1_i_smartconnect_31_S00_AXI_awprot;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_awqos;
wire         design_1_i_smartconnect_31_S00_AXI_awready;
wire [  2:0] design_1_i_smartconnect_31_S00_AXI_awsize;
wire         design_1_i_smartconnect_31_S00_AXI_awvalid;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_bid;
wire         design_1_i_smartconnect_31_S00_AXI_bready;
wire [  1:0] design_1_i_smartconnect_31_S00_AXI_bresp;
wire         design_1_i_smartconnect_31_S00_AXI_bvalid;
wire [ 63:0] design_1_i_smartconnect_31_S00_AXI_rdata;
wire [  3:0] design_1_i_smartconnect_31_S00_AXI_rid;
wire         design_1_i_smartconnect_31_S00_AXI_rlast;
wire         design_1_i_smartconnect_31_S00_AXI_rready;
wire [  1:0] design_1_i_smartconnect_31_S00_AXI_rresp;
wire         design_1_i_smartconnect_31_S00_AXI_rvalid;
wire [ 63:0] design_1_i_smartconnect_31_S00_AXI_wdata;
wire         design_1_i_smartconnect_31_S00_AXI_wlast;
wire         design_1_i_smartconnect_31_S00_AXI_wready;
wire [  7:0] design_1_i_smartconnect_31_S00_AXI_wstrb;
wire         design_1_i_smartconnect_31_S00_AXI_wvalid;
wire         design_1_i_smartconnect_31_aclk;
wire         design_1_i_smartconnect_31_aclk1;
wire         design_1_i_smartconnect_31_aresetn;
wire [  0:0] design_1_i_util_ds_buf_0_IBUF_DS_N;
wire [  0:0] design_1_i_util_ds_buf_0_IBUF_DS_P;
wire [  0:0] design_1_i_util_ds_buf_0_IBUF_OUT_1;
wire [  0:0] design_1_i_util_ds_buf_IBUF_DS_N;
wire [  0:0] design_1_i_util_ds_buf_IBUF_DS_ODIV2_1;
wire [  0:0] design_1_i_util_ds_buf_IBUF_DS_P;
wire [  0:0] design_1_i_util_ds_buf_IBUF_OUT_1;
wire         design_1_i_xdma_0_axi_aclk_1;
wire         design_1_i_xdma_0_axi_aresetn_1;
wire         design_1_i_xdma_0_axi_periph_ACLK;
wire         design_1_i_xdma_0_axi_periph_ARESETN;
wire         design_1_i_xdma_0_axi_periph_M00_ACLK;
wire         design_1_i_xdma_0_axi_periph_M00_ARESETN;
wire [ 63:0] design_1_i_xdma_0_axi_periph_M00_AXI_araddr;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_arready;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_arvalid;
wire [ 63:0] design_1_i_xdma_0_axi_periph_M00_AXI_awaddr;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_awready;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_awvalid;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_bready;
wire [  1:0] design_1_i_xdma_0_axi_periph_M00_AXI_bresp;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_bvalid;
wire [ 31:0] design_1_i_xdma_0_axi_periph_M00_AXI_rdata;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_rready;
wire [  1:0] design_1_i_xdma_0_axi_periph_M00_AXI_rresp;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_rvalid;
wire [ 31:0] design_1_i_xdma_0_axi_periph_M00_AXI_wdata;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_wready;
wire [  3:0] design_1_i_xdma_0_axi_periph_M00_AXI_wstrb;
wire         design_1_i_xdma_0_axi_periph_M00_AXI_wvalid;
wire         design_1_i_xdma_0_axi_periph_S00_ACLK;
wire         design_1_i_xdma_0_axi_periph_S00_ARESETN;
wire [ 63:0] design_1_i_xdma_0_axi_periph_S00_AXI_araddr;
wire [  1:0] design_1_i_xdma_0_axi_periph_S00_AXI_arburst;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_arcache;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_arid;
wire [  7:0] design_1_i_xdma_0_axi_periph_S00_AXI_arlen;
wire [  0:0] design_1_i_xdma_0_axi_periph_S00_AXI_arlock;
wire [  2:0] design_1_i_xdma_0_axi_periph_S00_AXI_arprot;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_arready;
wire [  2:0] design_1_i_xdma_0_axi_periph_S00_AXI_arsize;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_arvalid;
wire [ 63:0] design_1_i_xdma_0_axi_periph_S00_AXI_awaddr;
wire [  1:0] design_1_i_xdma_0_axi_periph_S00_AXI_awburst;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_awcache;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_awid;
wire [  7:0] design_1_i_xdma_0_axi_periph_S00_AXI_awlen;
wire [  0:0] design_1_i_xdma_0_axi_periph_S00_AXI_awlock;
wire [  2:0] design_1_i_xdma_0_axi_periph_S00_AXI_awprot;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_awready;
wire [  2:0] design_1_i_xdma_0_axi_periph_S00_AXI_awsize;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_awvalid;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_bid;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_bready;
wire [  1:0] design_1_i_xdma_0_axi_periph_S00_AXI_bresp;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_bvalid;
wire [ 63:0] design_1_i_xdma_0_axi_periph_S00_AXI_rdata;
wire [  3:0] design_1_i_xdma_0_axi_periph_S00_AXI_rid;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_rlast;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_rready;
wire [  1:0] design_1_i_xdma_0_axi_periph_S00_AXI_rresp;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_rvalid;
wire [ 63:0] design_1_i_xdma_0_axi_periph_S00_AXI_wdata;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_wlast;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_wready;
wire [  7:0] design_1_i_xdma_0_axi_periph_S00_AXI_wstrb;
wire         design_1_i_xdma_0_axi_periph_S00_AXI_wvalid;
wire [ 63:0] design_1_i_xdma_0_m_axi_araddr;
wire [  1:0] design_1_i_xdma_0_m_axi_arburst;
wire [  3:0] design_1_i_xdma_0_m_axi_arcache;
wire [  3:0] design_1_i_xdma_0_m_axi_arid;
wire [  7:0] design_1_i_xdma_0_m_axi_arlen;
wire         design_1_i_xdma_0_m_axi_arlock;
wire [  2:0] design_1_i_xdma_0_m_axi_arprot;
wire         design_1_i_xdma_0_m_axi_arready;
wire [  2:0] design_1_i_xdma_0_m_axi_arsize;
wire         design_1_i_xdma_0_m_axi_arvalid;
wire [ 63:0] design_1_i_xdma_0_m_axi_awaddr;
wire [  1:0] design_1_i_xdma_0_m_axi_awburst;
wire [  3:0] design_1_i_xdma_0_m_axi_awcache;
wire [  3:0] design_1_i_xdma_0_m_axi_awid;
wire [  7:0] design_1_i_xdma_0_m_axi_awlen;
wire         design_1_i_xdma_0_m_axi_awlock;
wire [  2:0] design_1_i_xdma_0_m_axi_awprot;
wire         design_1_i_xdma_0_m_axi_awready;
wire [  2:0] design_1_i_xdma_0_m_axi_awsize;
wire         design_1_i_xdma_0_m_axi_awvalid;
wire [  3:0] design_1_i_xdma_0_m_axi_bid;
wire         design_1_i_xdma_0_m_axi_bready;
wire [  1:0] design_1_i_xdma_0_m_axi_bresp;
wire         design_1_i_xdma_0_m_axi_bvalid;
wire [ 63:0] design_1_i_xdma_0_m_axi_rdata;
wire [  3:0] design_1_i_xdma_0_m_axi_rid;
wire         design_1_i_xdma_0_m_axi_rlast;
wire         design_1_i_xdma_0_m_axi_rready;
wire [  1:0] design_1_i_xdma_0_m_axi_rresp;
wire         design_1_i_xdma_0_m_axi_rvalid;
wire [ 63:0] design_1_i_xdma_0_m_axi_wdata;
wire         design_1_i_xdma_0_m_axi_wlast;
wire         design_1_i_xdma_0_m_axi_wready;
wire [  7:0] design_1_i_xdma_0_m_axi_wstrb;
wire         design_1_i_xdma_0_m_axi_wvalid;
wire [ 63:0] design_1_i_xdma_0_m_axib_araddr;
wire [  1:0] design_1_i_xdma_0_m_axib_arburst;
wire [  3:0] design_1_i_xdma_0_m_axib_arcache;
wire [  3:0] design_1_i_xdma_0_m_axib_arid;
wire [  7:0] design_1_i_xdma_0_m_axib_arlen;
wire         design_1_i_xdma_0_m_axib_arlock;
wire [  2:0] design_1_i_xdma_0_m_axib_arprot;
wire         design_1_i_xdma_0_m_axib_arready;
wire [  2:0] design_1_i_xdma_0_m_axib_arsize;
wire         design_1_i_xdma_0_m_axib_arvalid;
wire [ 63:0] design_1_i_xdma_0_m_axib_awaddr;
wire [  1:0] design_1_i_xdma_0_m_axib_awburst;
wire [  3:0] design_1_i_xdma_0_m_axib_awcache;
wire [  3:0] design_1_i_xdma_0_m_axib_awid;
wire [  7:0] design_1_i_xdma_0_m_axib_awlen;
wire         design_1_i_xdma_0_m_axib_awlock;
wire [  2:0] design_1_i_xdma_0_m_axib_awprot;
wire         design_1_i_xdma_0_m_axib_awready;
wire [  2:0] design_1_i_xdma_0_m_axib_awsize;
wire         design_1_i_xdma_0_m_axib_awvalid;
wire [  3:0] design_1_i_xdma_0_m_axib_bid;
wire         design_1_i_xdma_0_m_axib_bready;
wire [  1:0] design_1_i_xdma_0_m_axib_bresp;
wire         design_1_i_xdma_0_m_axib_bvalid;
wire [ 63:0] design_1_i_xdma_0_m_axib_rdata;
wire [  3:0] design_1_i_xdma_0_m_axib_rid;
wire         design_1_i_xdma_0_m_axib_rlast;
wire         design_1_i_xdma_0_m_axib_rready;
wire [  1:0] design_1_i_xdma_0_m_axib_rresp;
wire         design_1_i_xdma_0_m_axib_rvalid;
wire [ 63:0] design_1_i_xdma_0_m_axib_wdata;
wire         design_1_i_xdma_0_m_axib_wlast;
wire         design_1_i_xdma_0_m_axib_wready;
wire [  7:0] design_1_i_xdma_0_m_axib_wstrb;
wire         design_1_i_xdma_0_m_axib_wvalid;
wire         design_1_i_xdma_0_msix_enable;
wire [  0:0] design_1_i_xdma_0_pci_exp_rxn;
wire [  0:0] design_1_i_xdma_0_pci_exp_rxp;
wire [  0:0] design_1_i_xdma_0_pci_exp_txn;
wire [  0:0] design_1_i_xdma_0_pci_exp_txp;
wire         design_1_i_xdma_0_sys_clk;
wire         design_1_i_xdma_0_sys_clk_gt;
wire         design_1_i_xdma_0_sys_rst_n;
wire         design_1_i_xdma_0_user_lnk_up;
wire [  0:0] design_1_i_xdma_0_usr_irq_ack;
wire [  0:0] design_1_i_xdma_0_usr_irq_req;


kernel3_A_IO_L2_in_10 A_IO_L2_in_10_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_10_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1013_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout),
    .fifo_A_A_IO_L2_in_1013_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_1013_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1),
    .fifo_A_A_IO_L2_in_1114_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .fifo_A_A_IO_L2_in_1114_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_1114_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1),
    .fifo_A_PE_10_048_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1),
    .fifo_A_PE_10_048_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap),
    .fifo_A_PE_10_048_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n),
    .fifo_A_PE_10_048_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_048_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1)
);

kernel3_A_IO_L2_in_11 A_IO_L2_in_11_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_11_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1114_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout),
    .fifo_A_A_IO_L2_in_1114_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_1114_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1),
    .fifo_A_A_IO_L2_in_1215_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .fifo_A_A_IO_L2_in_1215_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_n),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .fifo_A_A_IO_L2_in_1215_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1),
    .fifo_A_PE_11_051_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1),
    .fifo_A_PE_11_051_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap),
    .fifo_A_PE_11_051_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n),
    .fifo_A_PE_11_051_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_051_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1)
);

kernel3_A_IO_L2_in_1 A_IO_L2_in_1_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_1_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_14_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout),
    .fifo_A_A_IO_L2_in_14_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_n),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .fifo_A_A_IO_L2_in_14_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_14_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1),
    .fifo_A_A_IO_L2_in_25_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .fifo_A_A_IO_L2_in_25_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n),
    .fifo_A_A_IO_L2_in_25_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_25_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1),
    .fifo_A_PE_1_021_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1),
    .fifo_A_PE_1_021_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap),
    .fifo_A_PE_1_021_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_n),
    .fifo_A_PE_1_021_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_021_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1)
);

kernel3_A_IO_L2_in_2 A_IO_L2_in_2_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_2_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_25_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_dout),
    .fifo_A_A_IO_L2_in_25_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_n),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .fifo_A_A_IO_L2_in_25_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_25_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1),
    .fifo_A_A_IO_L2_in_36_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .fifo_A_A_IO_L2_in_36_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n),
    .fifo_A_A_IO_L2_in_36_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_36_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1),
    .fifo_A_PE_2_024_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1),
    .fifo_A_PE_2_024_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap),
    .fifo_A_PE_2_024_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_n),
    .fifo_A_PE_2_024_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_024_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1)
);

kernel3_A_IO_L2_in_3 A_IO_L2_in_3_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_3_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_36_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout),
    .fifo_A_A_IO_L2_in_36_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .fifo_A_A_IO_L2_in_36_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_36_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1),
    .fifo_A_A_IO_L2_in_47_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .fifo_A_A_IO_L2_in_47_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_n),
    .fifo_A_A_IO_L2_in_47_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_47_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1),
    .fifo_A_PE_3_027_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1),
    .fifo_A_PE_3_027_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap),
    .fifo_A_PE_3_027_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n),
    .fifo_A_PE_3_027_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_027_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1)
);

kernel3_A_IO_L2_in_4 A_IO_L2_in_4_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_4_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_47_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout),
    .fifo_A_A_IO_L2_in_47_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .fifo_A_A_IO_L2_in_47_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_47_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1),
    .fifo_A_A_IO_L2_in_58_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .fifo_A_A_IO_L2_in_58_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n),
    .fifo_A_A_IO_L2_in_58_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_58_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1),
    .fifo_A_PE_4_030_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1),
    .fifo_A_PE_4_030_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap),
    .fifo_A_PE_4_030_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n),
    .fifo_A_PE_4_030_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_030_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1)
);

kernel3_A_IO_L2_in_5 A_IO_L2_in_5_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_5_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_58_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout),
    .fifo_A_A_IO_L2_in_58_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_n),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .fifo_A_A_IO_L2_in_58_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_58_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1),
    .fifo_A_A_IO_L2_in_69_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1),
    .fifo_A_A_IO_L2_in_69_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .fifo_A_A_IO_L2_in_69_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_n),
    .fifo_A_A_IO_L2_in_69_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_69_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1),
    .fifo_A_PE_5_033_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1),
    .fifo_A_PE_5_033_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap),
    .fifo_A_PE_5_033_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n),
    .fifo_A_PE_5_033_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_033_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1)
);

kernel3_A_IO_L2_in_6 A_IO_L2_in_6_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_6_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_69_dout            (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_dout),
    .fifo_A_A_IO_L2_in_69_empty_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n),
    .fifo_A_A_IO_L2_in_69_fifo_cap        (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .fifo_A_A_IO_L2_in_69_num_data_valid  (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_69_read            (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1),
    .fifo_A_A_IO_L2_in_710_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .fifo_A_A_IO_L2_in_710_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n),
    .fifo_A_A_IO_L2_in_710_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_710_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1),
    .fifo_A_PE_6_036_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1),
    .fifo_A_PE_6_036_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap),
    .fifo_A_PE_6_036_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n),
    .fifo_A_PE_6_036_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_036_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1)
);

kernel3_A_IO_L2_in_7 A_IO_L2_in_7_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_7_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_710_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout),
    .fifo_A_A_IO_L2_in_710_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_n),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .fifo_A_A_IO_L2_in_710_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_710_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1),
    .fifo_A_A_IO_L2_in_811_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .fifo_A_A_IO_L2_in_811_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_n),
    .fifo_A_A_IO_L2_in_811_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_811_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1),
    .fifo_A_PE_7_039_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1),
    .fifo_A_PE_7_039_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap),
    .fifo_A_PE_7_039_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n),
    .fifo_A_PE_7_039_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_039_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1)
);

kernel3_A_IO_L2_in_8 A_IO_L2_in_8_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_8_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_811_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout),
    .fifo_A_A_IO_L2_in_811_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_n),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .fifo_A_A_IO_L2_in_811_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_811_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1),
    .fifo_A_A_IO_L2_in_912_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1),
    .fifo_A_A_IO_L2_in_912_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .fifo_A_A_IO_L2_in_912_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_n),
    .fifo_A_A_IO_L2_in_912_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_912_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1),
    .fifo_A_PE_8_042_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1),
    .fifo_A_PE_8_042_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap),
    .fifo_A_PE_8_042_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n),
    .fifo_A_PE_8_042_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_042_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1)
);

kernel3_A_IO_L2_in_9 A_IO_L2_in_9_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_9_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1013_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .fifo_A_A_IO_L2_in_1013_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_1013_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1),
    .fifo_A_A_IO_L2_in_912_dout            (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout),
    .fifo_A_A_IO_L2_in_912_empty_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_n),
    .fifo_A_A_IO_L2_in_912_fifo_cap        (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .fifo_A_A_IO_L2_in_912_num_data_valid  (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_912_read            (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1),
    .fifo_A_PE_9_045_din                   (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1),
    .fifo_A_PE_9_045_fifo_cap              (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap),
    .fifo_A_PE_9_045_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_n),
    .fifo_A_PE_9_045_num_data_valid        (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_045_write                 (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1)
);

kernel3_A_IO_L2_in A_IO_L2_in_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_U0   **/ (
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_01_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout),
    .fifo_A_A_IO_L2_in_01_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_n),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .fifo_A_A_IO_L2_in_01_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_01_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1),
    .fifo_A_A_IO_L2_in_14_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .fifo_A_A_IO_L2_in_14_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n),
    .fifo_A_A_IO_L2_in_14_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_14_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1),
    .fifo_A_PE_0_018_din                 (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_1),
    .fifo_A_PE_0_018_fifo_cap            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap),
    .fifo_A_PE_0_018_full_n              (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n),
    .fifo_A_PE_0_018_num_data_valid      (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_018_write               (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_1)
);

kernel3_A_IO_L2_in_boundary A_IO_L2_in_boundary_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_boundary_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1215_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout),
    .fifo_A_A_IO_L2_in_1215_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (__kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc),
    .fifo_A_A_IO_L2_in_1215_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1),
    .fifo_A_PE_12_054_din                  (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1),
    .fifo_A_PE_12_054_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap),
    .fifo_A_PE_12_054_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n),
    .fifo_A_PE_12_054_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_054_write                (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1)
);

kernel3_A_IO_L3_in A_IO_L3_in_U0 /**   design_1_i/kernel3_0/inst/A_IO_L3_in_U0   **/ (
    .A                                   (design_1_i_kernel3_0_inst_control_s_axi_U_A),
    .ap_clk                              (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1),
    .ap_ready                            (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_ready_1),
    .ap_rst                              (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_rst),
    .ap_start                            (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_01_din            (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .fifo_A_A_IO_L2_in_01_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n),
    .fifo_A_A_IO_L2_in_01_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_01_write          (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1),
    .m_axi_gmem_A_ARADDR                 (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1),
    .m_axi_gmem_A_ARLEN                  (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1),
    .m_axi_gmem_A_ARREADY                (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY),
    .m_axi_gmem_A_ARVALID                (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1),
    .m_axi_gmem_A_AWREADY                (1'b0),
    .m_axi_gmem_A_BID                    (1'b0),
    .m_axi_gmem_A_BRESP                  (2'b0),
    .m_axi_gmem_A_BUSER                  (1'b0),
    .m_axi_gmem_A_BVALID                 (1'b0),
    .m_axi_gmem_A_RDATA                  (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATA),
    .m_axi_gmem_A_RFIFONUM               (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM),
    .m_axi_gmem_A_RID                    ( 1'd0),
    .m_axi_gmem_A_RLAST                  ( 1'b0),
    .m_axi_gmem_A_RREADY                 (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1),
    .m_axi_gmem_A_RRESP                  ( 2'd0),
    .m_axi_gmem_A_RUSER                  ( 1'd0),
    .m_axi_gmem_A_RVALID                 (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID),
    .m_axi_gmem_A_WREADY                 (1'b0)
);

kernel3_A_PE_dummy_12 A_PE_dummy_12_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_12_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1),
    .fifo_A_PE_1_223_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_dout),
    .fifo_A_PE_1_223_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n),
    .fifo_A_PE_1_223_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap),
    .fifo_A_PE_1_223_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_223_read           (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1)
);

kernel3_A_PE_dummy_13 A_PE_dummy_13_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_13_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1),
    .fifo_A_PE_2_226_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout),
    .fifo_A_PE_2_226_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n),
    .fifo_A_PE_2_226_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap),
    .fifo_A_PE_2_226_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_226_read           (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1)
);

kernel3_A_PE_dummy_14 A_PE_dummy_14_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_14_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1),
    .fifo_A_PE_3_229_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout),
    .fifo_A_PE_3_229_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n),
    .fifo_A_PE_3_229_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap),
    .fifo_A_PE_3_229_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_229_read           (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1)
);

kernel3_A_PE_dummy_15 A_PE_dummy_15_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_15_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1),
    .fifo_A_PE_4_232_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout),
    .fifo_A_PE_4_232_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n),
    .fifo_A_PE_4_232_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap),
    .fifo_A_PE_4_232_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_232_read           (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1)
);

kernel3_A_PE_dummy_16 A_PE_dummy_16_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_16_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_1),
    .fifo_A_PE_5_235_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout),
    .fifo_A_PE_5_235_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n),
    .fifo_A_PE_5_235_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap),
    .fifo_A_PE_5_235_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_235_read           (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1)
);

kernel3_A_PE_dummy_17 A_PE_dummy_17_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_17_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_1),
    .fifo_A_PE_6_238_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_dout),
    .fifo_A_PE_6_238_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n),
    .fifo_A_PE_6_238_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap),
    .fifo_A_PE_6_238_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_238_read           (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1)
);

kernel3_A_PE_dummy_18 A_PE_dummy_18_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_18_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_start_1),
    .fifo_A_PE_7_241_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_dout),
    .fifo_A_PE_7_241_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_n),
    .fifo_A_PE_7_241_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap),
    .fifo_A_PE_7_241_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_241_read           (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1)
);

kernel3_A_PE_dummy_19 A_PE_dummy_19_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_19_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_start_1),
    .fifo_A_PE_8_244_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout),
    .fifo_A_PE_8_244_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_n),
    .fifo_A_PE_8_244_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap),
    .fifo_A_PE_8_244_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_244_read           (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1)
);

kernel3_A_PE_dummy_20 A_PE_dummy_20_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_20_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_start_1),
    .fifo_A_PE_9_247_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout),
    .fifo_A_PE_9_247_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n),
    .fifo_A_PE_9_247_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap),
    .fifo_A_PE_9_247_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_247_read           (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1)
);

kernel3_A_PE_dummy_21 A_PE_dummy_21_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_21_U0   **/ (
    .ap_clk                          (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_continue_1),
    .ap_done                         (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_done_1),
    .ap_idle                         (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1),
    .ap_ready                        (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_ready_1),
    .ap_rst                          (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rst),
    .ap_start                        (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_start_1),
    .fifo_A_PE_10_250_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout),
    .fifo_A_PE_10_250_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_n),
    .fifo_A_PE_10_250_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap),
    .fifo_A_PE_10_250_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_250_read           (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1)
);

kernel3_A_PE_dummy_22 A_PE_dummy_22_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_22_U0   **/ (
    .ap_clk                          (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_continue_1),
    .ap_done                         (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_done_1),
    .ap_idle                         (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1),
    .ap_ready                        (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_ready_1),
    .ap_rst                          (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst),
    .ap_start                        (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_start_1),
    .fifo_A_PE_11_253_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout),
    .fifo_A_PE_11_253_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_n),
    .fifo_A_PE_11_253_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap),
    .fifo_A_PE_11_253_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_253_read           (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1)
);

kernel3_A_PE_dummy_23 A_PE_dummy_23_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_23_U0   **/ (
    .ap_clk                          (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_continue_1),
    .ap_done                         (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_done_1),
    .ap_idle                         (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_1),
    .ap_ready                        (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_ready_1),
    .ap_rst                          (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst),
    .ap_start                        (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_start_1),
    .fifo_A_PE_12_256_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_dout),
    .fifo_A_PE_12_256_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n),
    .fifo_A_PE_12_256_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap),
    .fifo_A_PE_12_256_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_256_read           (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1)
);

kernel3_A_PE_dummy A_PE_dummy_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_U0   **/ (
    .ap_clk                         (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1),
    .ap_done                        (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1),
    .ap_idle                        (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_idle_1),
    .ap_ready                       (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_1),
    .ap_rst                         (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_rst),
    .ap_start                       (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1),
    .fifo_A_PE_0_220_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_dout),
    .fifo_A_PE_0_220_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n),
    .fifo_A_PE_0_220_fifo_cap       (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap),
    .fifo_A_PE_0_220_num_data_valid (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_220_read           (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1)
);

kernel3_B_IO_L2_in B_IO_L2_in_U0 /**   design_1_i/kernel3_0/inst/B_IO_L2_in_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_016_dout           (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout),
    .fifo_B_B_IO_L2_in_016_empty_n        (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_n),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .fifo_B_B_IO_L2_in_016_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_016_read           (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1),
    .fifo_B_B_IO_L2_in_117_din            (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .fifo_B_B_IO_L2_in_117_full_n         (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_n),
    .fifo_B_B_IO_L2_in_117_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .fifo_B_B_IO_L2_in_117_write          (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1),
    .fifo_B_PE_0_057_din                  (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1),
    .fifo_B_PE_0_057_fifo_cap             (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap),
    .fifo_B_PE_0_057_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_n),
    .fifo_B_PE_0_057_num_data_valid       (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_057_write                (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_1)
);

kernel3_B_IO_L2_in_boundary B_IO_L2_in_boundary_U0 /**   design_1_i/kernel3_0/inst/B_IO_L2_in_boundary_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_117_dout           (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout),
    .fifo_B_B_IO_L2_in_117_empty_n        (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_n),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .fifo_B_B_IO_L2_in_117_num_data_valid (_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6c),
    .fifo_B_B_IO_L2_in_117_read           (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1),
    .fifo_B_PE_0_171_din                  (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1),
    .fifo_B_PE_0_171_fifo_cap             (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap),
    .fifo_B_PE_0_171_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n),
    .fifo_B_PE_0_171_num_data_valid       (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_171_write                (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1)
);

kernel3_B_IO_L3_in B_IO_L3_in_U0 /**   design_1_i/kernel3_0/inst/B_IO_L3_in_U0   **/ (
    .B                                    (design_1_i_kernel3_0_inst_control_s_axi_U_B),
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_016_din            (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .fifo_B_B_IO_L2_in_016_full_n         (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n),
    .fifo_B_B_IO_L2_in_016_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_016_write          (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1),
    .m_axi_gmem_B_ARADDR                  (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1),
    .m_axi_gmem_B_ARLEN                   (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1),
    .m_axi_gmem_B_ARREADY                 (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY),
    .m_axi_gmem_B_ARVALID                 (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1),
    .m_axi_gmem_B_AWREADY                 (1'b0),
    .m_axi_gmem_B_BID                     (1'b0),
    .m_axi_gmem_B_BRESP                   (2'b0),
    .m_axi_gmem_B_BUSER                   (1'b0),
    .m_axi_gmem_B_BVALID                  (1'b0),
    .m_axi_gmem_B_RDATA                   (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA),
    .m_axi_gmem_B_RFIFONUM                (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM),
    .m_axi_gmem_B_RID                     ( 1'd0),
    .m_axi_gmem_B_RLAST                   ( 1'b0),
    .m_axi_gmem_B_RREADY                  (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1),
    .m_axi_gmem_B_RRESP                   ( 2'd0),
    .m_axi_gmem_B_RUSER                   ( 1'd0),
    .m_axi_gmem_B_RVALID                  (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID),
    .m_axi_gmem_B_WREADY                  (1'b0)
);

kernel3_B_PE_dummy_24 B_PE_dummy_24_U0 /**   design_1_i/kernel3_0/inst/B_PE_dummy_24_U0   **/ (
    .ap_clk                          (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_continue_1),
    .ap_done                         (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_done_1),
    .ap_idle                         (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1),
    .ap_ready                        (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_ready_1),
    .ap_rst                          (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst),
    .ap_start                        (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_start_1),
    .fifo_B_PE_13_184_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout),
    .fifo_B_PE_13_184_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n),
    .fifo_B_PE_13_184_fifo_cap       (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap),
    .fifo_B_PE_13_184_num_data_valid (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_184_read           (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1)
);

kernel3_B_PE_dummy B_PE_dummy_U0 /**   design_1_i/kernel3_0/inst/B_PE_dummy_U0   **/ (
    .ap_clk                          (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_continue_1),
    .ap_done                         (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_done_1),
    .ap_idle                         (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_1),
    .ap_ready                        (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_ready_1),
    .ap_rst                          (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst),
    .ap_start                        (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_start_1),
    .fifo_B_PE_13_070_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout),
    .fifo_B_PE_13_070_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_n),
    .fifo_B_PE_13_070_fifo_cap       (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap),
    .fifo_B_PE_13_070_num_data_valid (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_070_read           (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_1)
);

kernel3_fifo_w64_d33_A C_c_U /**   design_1_i/kernel3_0/inst/C_c_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_C_c_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_C_c_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_C_c_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_C_c_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_C_c_U_reset)
);

kernel3_C_drain_IO_L1_out_25 C_drain_IO_L1_out_25_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_25_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_din            (__kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_write          (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd3),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_read           (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8),
    .fifo_C_drain_PE_10_095_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout),
    .fifo_C_drain_PE_10_095_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n),
    .fifo_C_drain_PE_10_095_fifo_cap                       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0),
    .fifo_C_drain_PE_10_095_num_data_valid                 (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433),
    .fifo_C_drain_PE_10_095_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1)
);

kernel3_C_drain_IO_L1_out_26 C_drain_IO_L1_out_26_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_26_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42c),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_read           (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_din             (_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07d),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap        (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_full_n          (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid  (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_write           (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da),
    .fifo_C_drain_PE_9_094_dout                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout),
    .fifo_C_drain_PE_9_094_empty_n                         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n),
    .fifo_C_drain_PE_9_094_fifo_cap                        (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .fifo_C_drain_PE_9_094_num_data_valid                  (__kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c4),
    .fifo_C_drain_PE_9_094_read                            (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1)
);

kernel3_C_drain_IO_L1_out_27 C_drain_IO_L1_out_27_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_27_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d2),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_write          (_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba2),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_read           (__kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefc),
    .fifo_C_drain_PE_8_093_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_dout),
    .fifo_C_drain_PE_8_093_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n),
    .fifo_C_drain_PE_8_093_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .fifo_C_drain_PE_8_093_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8),
    .fifo_C_drain_PE_8_093_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1)
);

kernel3_C_drain_IO_L1_out_28 C_drain_IO_L1_out_28_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_28_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d5),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe3),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_write          (_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_read           (__kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377),
    .fifo_C_drain_PE_7_092_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_dout),
    .fifo_C_drain_PE_7_092_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_n),
    .fifo_C_drain_PE_7_092_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .fifo_C_drain_PE_7_092_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21d),
    .fifo_C_drain_PE_7_092_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1)
);

kernel3_C_drain_IO_L1_out_29 C_drain_IO_L1_out_29_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_29_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba3),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid885),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_write          (_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_read           (__kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce),
    .fifo_C_drain_PE_6_091_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_dout),
    .fifo_C_drain_PE_6_091_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n),
    .fifo_C_drain_PE_6_091_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .fifo_C_drain_PE_6_091_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368),
    .fifo_C_drain_PE_6_091_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1)
);

kernel3_C_drain_IO_L1_out_30 C_drain_IO_L1_out_30_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_30_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_write          (_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid641),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_read           (__kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3ab),
    .fifo_C_drain_PE_5_090_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_dout),
    .fifo_C_drain_PE_5_090_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_n),
    .fifo_C_drain_PE_5_090_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .fifo_C_drain_PE_5_090_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fe),
    .fifo_C_drain_PE_5_090_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1)
);

kernel3_C_drain_IO_L1_out_31 C_drain_IO_L1_out_31_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_31_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din755),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc5),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_write          (_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3f),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid673),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_read           (__kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf),
    .fifo_C_drain_PE_4_089_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_dout),
    .fifo_C_drain_PE_4_089_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n),
    .fifo_C_drain_PE_4_089_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .fifo_C_drain_PE_4_089_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c),
    .fifo_C_drain_PE_4_089_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1)
);

kernel3_C_drain_IO_L1_out_32 C_drain_IO_L1_out_32_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_32_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_write          (_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write240),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06a),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_read           (__kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f0),
    .fifo_C_drain_PE_3_088_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_dout),
    .fifo_C_drain_PE_3_088_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n),
    .fifo_C_drain_PE_3_088_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .fifo_C_drain_PE_3_088_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c),
    .fifo_C_drain_PE_3_088_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1)
);

kernel3_C_drain_IO_L1_out_33 C_drain_IO_L1_out_33_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_33_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_write          (_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap206),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_read           (__kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read226),
    .fifo_C_drain_PE_2_087_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_dout),
    .fifo_C_drain_PE_2_087_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_n),
    .fifo_C_drain_PE_2_087_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .fifo_C_drain_PE_2_087_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc),
    .fifo_C_drain_PE_2_087_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1)
);

kernel3_C_drain_IO_L1_out_34 C_drain_IO_L1_out_34_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_34_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_write          (_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid209),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_read           (__kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6),
    .fifo_C_drain_PE_1_086_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout),
    .fifo_C_drain_PE_1_086_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_n),
    .fifo_C_drain_PE_1_086_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .fifo_C_drain_PE_1_086_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c),
    .fifo_C_drain_PE_1_086_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1)
);

kernel3_C_drain_IO_L1_out_35 C_drain_IO_L1_out_35_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_35_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9f),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_write          (_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd86),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_read           (__kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read123),
    .fifo_C_drain_PE_0_085_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout),
    .fifo_C_drain_PE_0_085_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n),
    .fifo_C_drain_PE_0_085_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .fifo_C_drain_PE_0_085_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7),
    .fifo_C_drain_PE_0_085_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1)
);

kernel3_C_drain_IO_L1_out_37 C_drain_IO_L1_out_37_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_37_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_din            (__kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din975),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd91),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_write          (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52d),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap844),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_read           (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991),
    .fifo_C_drain_PE_11_1109_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_dout),
    .fifo_C_drain_PE_11_1109_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n),
    .fifo_C_drain_PE_11_1109_fifo_cap                      (__1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5),
    .fifo_C_drain_PE_11_1109_num_data_valid                (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid391),
    .fifo_C_drain_PE_11_1109_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1)
);

kernel3_C_drain_IO_L1_out_38 C_drain_IO_L1_out_38_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_38_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_din            (__kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f4),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_write          (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c5),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2df),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_read           (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04),
    .fifo_C_drain_PE_10_1108_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_dout),
    .fifo_C_drain_PE_10_1108_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_n),
    .fifo_C_drain_PE_10_1108_fifo_cap                      (__1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e),
    .fifo_C_drain_PE_10_1108_num_data_valid                (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e3),
    .fifo_C_drain_PE_10_1108_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1)
);

kernel3_C_drain_IO_L1_out_39 C_drain_IO_L1_out_39_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_39_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2ad),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_read           (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_din             (_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13b),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap        (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_full_n          (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid  (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_write           (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee36),
    .fifo_C_drain_PE_9_1107_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_dout),
    .fifo_C_drain_PE_9_1107_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n),
    .fifo_C_drain_PE_9_1107_fifo_cap                       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9),
    .fifo_C_drain_PE_9_1107_num_data_valid                 (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9e),
    .fifo_C_drain_PE_9_1107_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1)
);

kernel3_C_drain_IO_L1_out_40 C_drain_IO_L1_out_40_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_40_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine70),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap694),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_write          (_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_read           (__kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e),
    .fifo_C_drain_PE_8_1106_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_dout),
    .fifo_C_drain_PE_8_1106_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n),
    .fifo_C_drain_PE_8_1106_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd43),
    .fifo_C_drain_PE_8_1106_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e),
    .fifo_C_drain_PE_8_1106_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1)
);

kernel3_C_drain_IO_L1_out_41 C_drain_IO_L1_out_41_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_41_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_write          (_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e3),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_read           (__kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683),
    .fifo_C_drain_PE_7_1105_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout),
    .fifo_C_drain_PE_7_1105_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_n),
    .fifo_C_drain_PE_7_1105_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748),
    .fifo_C_drain_PE_7_1105_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680),
    .fifo_C_drain_PE_7_1105_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1)
);

kernel3_C_drain_IO_L1_out_42 C_drain_IO_L1_out_42_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_42_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a5),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_write          (_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape73),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_read           (__kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4),
    .fifo_C_drain_PE_6_1104_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout),
    .fifo_C_drain_PE_6_1104_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_n),
    .fifo_C_drain_PE_6_1104_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5),
    .fifo_C_drain_PE_6_1104_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2),
    .fifo_C_drain_PE_6_1104_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1)
);

kernel3_C_drain_IO_L1_out_43 C_drain_IO_L1_out_43_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_43_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b6),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_write          (_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaae),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap200),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb2),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_read           (__kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4),
    .fifo_C_drain_PE_5_1103_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_dout),
    .fifo_C_drain_PE_5_1103_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n),
    .fifo_C_drain_PE_5_1103_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1b),
    .fifo_C_drain_PE_5_1103_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf87),
    .fifo_C_drain_PE_5_1103_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1)
);

kernel3_C_drain_IO_L1_out_44 C_drain_IO_L1_out_44_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_44_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape98),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_write          (_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f5),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap002),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_read           (__kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe7),
    .fifo_C_drain_PE_4_1102_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout),
    .fifo_C_drain_PE_4_1102_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n),
    .fifo_C_drain_PE_4_1102_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf28),
    .fifo_C_drain_PE_4_1102_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid611),
    .fifo_C_drain_PE_4_1102_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1)
);

kernel3_C_drain_IO_L1_out_45 C_drain_IO_L1_out_45_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_45_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_write          (_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write685),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid208),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_read           (__kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78),
    .fifo_C_drain_PE_3_1101_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_dout),
    .fifo_C_drain_PE_3_1101_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n),
    .fifo_C_drain_PE_3_1101_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad),
    .fifo_C_drain_PE_3_1101_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea),
    .fifo_C_drain_PE_3_1101_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1)
);

kernel3_C_drain_IO_L1_out_46 C_drain_IO_L1_out_46_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_46_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped2),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_write          (_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_read           (__kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a),
    .fifo_C_drain_PE_2_1100_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_dout),
    .fifo_C_drain_PE_2_1100_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n),
    .fifo_C_drain_PE_2_1100_fifo_cap                      (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9),
    .fifo_C_drain_PE_2_1100_num_data_valid                (_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743),
    .fifo_C_drain_PE_2_1100_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1)
);

kernel3_C_drain_IO_L1_out_47 C_drain_IO_L1_out_47_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_47_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b7),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_write          (_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea8),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_read           (__kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db),
    .fifo_C_drain_PE_1_199_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout),
    .fifo_C_drain_PE_1_199_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_n),
    .fifo_C_drain_PE_1_199_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .fifo_C_drain_PE_1_199_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe),
    .fifo_C_drain_PE_1_199_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1)
);

kernel3_C_drain_IO_L1_out_48 C_drain_IO_L1_out_48_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_48_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddc),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_write          (_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write650),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf7),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_read           (__kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a),
    .fifo_C_drain_PE_0_198_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout),
    .fifo_C_drain_PE_0_198_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n),
    .fifo_C_drain_PE_0_198_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .fifo_C_drain_PE_0_198_num_data_valid                 (__kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid641),
    .fifo_C_drain_PE_0_198_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1)
);

kernel3_C_drain_IO_L1_out C_drain_IO_L1_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_din            (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd78),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_write          (_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write996),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1),
    .fifo_C_drain_PE_11_096_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout),
    .fifo_C_drain_PE_11_096_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n),
    .fifo_C_drain_PE_11_096_fifo_cap                       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .fifo_C_drain_PE_11_096_num_data_valid                 (__i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499),
    .fifo_C_drain_PE_11_096_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1)
);

kernel3_C_drain_IO_L1_out_boundary_36 C_drain_IO_L1_out_boundary_36_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_36_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_din            (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bf),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16f),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_write          (_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write420),
    .fifo_C_drain_PE_12_1110_dout                          (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout),
    .fifo_C_drain_PE_12_1110_empty_n                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n),
    .fifo_C_drain_PE_12_1110_fifo_cap                      (_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8),
    .fifo_C_drain_PE_12_1110_num_data_valid                (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc88),
    .fifo_C_drain_PE_12_1110_read                          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1)
);

kernel3_C_drain_IO_L1_out_boundary C_drain_IO_L1_out_boundary_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_U0   **/ (
    .ap_clk                                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1),
    .ap_ready                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_ready_1),
    .ap_rst                                                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst),
    .ap_start                                              (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_din            (__kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87f),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (__kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_write          (_ernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write801),
    .fifo_C_drain_PE_12_097_dout                           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_dout),
    .fifo_C_drain_PE_12_097_empty_n                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n),
    .fifo_C_drain_PE_12_097_fifo_cap                       (_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6),
    .fifo_C_drain_PE_12_097_num_data_valid                 (_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c),
    .fifo_C_drain_PE_12_097_read                           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1)
);

kernel3_C_drain_IO_L2_out C_drain_IO_L2_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L2_out_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_read           (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_din              (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap         (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490),
    .fifo_C_drain_C_drain_IO_L2_out_0137_full_n           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid   (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5),
    .fifo_C_drain_C_drain_IO_L2_out_0137_write            (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1),
    .fifo_C_drain_C_drain_IO_L2_out_1138_dout             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L2_out_1138_empty_n          (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid867),
    .fifo_C_drain_C_drain_IO_L2_out_1138_read             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1)
);

kernel3_C_drain_IO_L2_out_boundary C_drain_IO_L2_out_boundary_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L2_out_boundary_U0   **/ (
    .ap_clk                                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_idle_1),
    .ap_ready                                             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1),
    .ap_rst                                               (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_rst),
    .ap_start                                             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (_nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_read           (__kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc92),
    .fifo_C_drain_C_drain_IO_L2_out_1138_din              (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (_ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366),
    .fifo_C_drain_C_drain_IO_L2_out_1138_full_n           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (_nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86),
    .fifo_C_drain_C_drain_IO_L2_out_1138_write            (_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04a)
);

kernel3_C_drain_IO_L3_out C_drain_IO_L3_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L3_out_U0   **/ (
    .C_dout                                             (design_1_i_kernel3_0_inst_C_c_U_if_dout),
    .C_empty_n                                          (design_1_i_kernel3_0_inst_C_c_U_if_empty_n),
    .C_fifo_cap                                         (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_cap),
    .C_num_data_valid                                   (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid),
    .C_read                                             (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_read_1),
    .ap_clk                                             (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                        (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_continue_1),
    .ap_done                                            (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1),
    .ap_idle                                            (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_1),
    .ap_ready                                           (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_ready_1),
    .ap_rst                                             (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_rst),
    .ap_start                                           (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L2_out_0137_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid (_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb65),
    .fifo_C_drain_C_drain_IO_L2_out_0137_read           (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1),
    .m_axi_gmem_C_ARREADY                               (1'b0),
    .m_axi_gmem_C_AWADDR                                (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1),
    .m_axi_gmem_C_AWLEN                                 (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1),
    .m_axi_gmem_C_AWREADY                               (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY),
    .m_axi_gmem_C_AWVALID                               (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1),
    .m_axi_gmem_C_BID                                   ( 1'd0),
    .m_axi_gmem_C_BREADY                                (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1),
    .m_axi_gmem_C_BRESP                                 ( 2'd0),
    .m_axi_gmem_C_BUSER                                 ( 1'd0),
    .m_axi_gmem_C_BVALID                                (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALID),
    .m_axi_gmem_C_RDATA                                 (512'b0),
    .m_axi_gmem_C_RFIFONUM                              (9'b0),
    .m_axi_gmem_C_RID                                   (1'b0),
    .m_axi_gmem_C_RLAST                                 (1'b0),
    .m_axi_gmem_C_RRESP                                 (2'b0),
    .m_axi_gmem_C_RUSER                                 (1'b0),
    .m_axi_gmem_C_RVALID                                (1'b0),
    .m_axi_gmem_C_WDATA                                 (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1),
    .m_axi_gmem_C_WREADY                                (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY),
    .m_axi_gmem_C_WSTRB                                 (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1),
    .m_axi_gmem_C_WVALID                                (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1)
);

kernel3_PE_wrapper_0_0 PE_wrapper_0_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_1),
    .fifo_A_PE_0_018_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout),
    .fifo_A_PE_0_018_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_n),
    .fifo_A_PE_0_018_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap),
    .fifo_A_PE_0_018_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_018_read                 (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1),
    .fifo_A_PE_0_119_din                  (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1),
    .fifo_A_PE_0_119_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap),
    .fifo_A_PE_0_119_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_n),
    .fifo_A_PE_0_119_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_119_write                (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1),
    .fifo_B_PE_0_057_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout),
    .fifo_B_PE_0_057_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_n),
    .fifo_B_PE_0_057_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap),
    .fifo_B_PE_0_057_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_057_read                 (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1),
    .fifo_B_PE_1_058_din                  (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1),
    .fifo_B_PE_1_058_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap),
    .fifo_B_PE_1_058_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_n),
    .fifo_B_PE_1_058_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_058_write                (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1),
    .fifo_C_drain_PE_0_085_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1),
    .fifo_C_drain_PE_0_085_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .fifo_C_drain_PE_0_085_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_n),
    .fifo_C_drain_PE_0_085_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .fifo_C_drain_PE_0_085_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1)
);

kernel3_PE_wrapper_0_1 PE_wrapper_0_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_1),
    .fifo_A_PE_0_119_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_dout),
    .fifo_A_PE_0_119_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n),
    .fifo_A_PE_0_119_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap),
    .fifo_A_PE_0_119_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_119_read                 (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1),
    .fifo_A_PE_0_220_din                  (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1),
    .fifo_A_PE_0_220_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap),
    .fifo_A_PE_0_220_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n),
    .fifo_A_PE_0_220_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_220_write                (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1),
    .fifo_B_PE_0_171_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout),
    .fifo_B_PE_0_171_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_n),
    .fifo_B_PE_0_171_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap),
    .fifo_B_PE_0_171_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_171_read                 (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1),
    .fifo_B_PE_1_172_din                  (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1),
    .fifo_B_PE_1_172_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap),
    .fifo_B_PE_1_172_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n),
    .fifo_B_PE_1_172_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_172_write                (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1),
    .fifo_C_drain_PE_0_198_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1),
    .fifo_C_drain_PE_0_198_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .fifo_C_drain_PE_0_198_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_n),
    .fifo_C_drain_PE_0_198_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .fifo_C_drain_PE_0_198_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1)
);

kernel3_PE_wrapper_10_0 PE_wrapper_10_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_start_1),
    .fifo_A_PE_10_048_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout),
    .fifo_A_PE_10_048_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_n),
    .fifo_A_PE_10_048_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap),
    .fifo_A_PE_10_048_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_048_read                 (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1),
    .fifo_A_PE_10_149_din                  (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1),
    .fifo_A_PE_10_149_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap),
    .fifo_A_PE_10_149_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n),
    .fifo_A_PE_10_149_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_149_write                (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1),
    .fifo_B_PE_10_067_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout),
    .fifo_B_PE_10_067_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_n),
    .fifo_B_PE_10_067_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap),
    .fifo_B_PE_10_067_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_067_read                 (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1),
    .fifo_B_PE_11_068_din                  (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1),
    .fifo_B_PE_11_068_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap),
    .fifo_B_PE_11_068_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_n),
    .fifo_B_PE_11_068_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_068_write                (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1),
    .fifo_C_drain_PE_10_095_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1),
    .fifo_C_drain_PE_10_095_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .fifo_C_drain_PE_10_095_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_n),
    .fifo_C_drain_PE_10_095_num_data_valid (__1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be),
    .fifo_C_drain_PE_10_095_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1)
);

kernel3_PE_wrapper_10_1 PE_wrapper_10_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0   **/ (
    .ap_clk                                 (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_1),
    .ap_ready                               (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_ready_1),
    .ap_rst                                 (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst),
    .ap_start                               (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_start_1),
    .fifo_A_PE_10_149_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout),
    .fifo_A_PE_10_149_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_n),
    .fifo_A_PE_10_149_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap),
    .fifo_A_PE_10_149_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_149_read                  (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1),
    .fifo_A_PE_10_250_din                   (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1),
    .fifo_A_PE_10_250_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap),
    .fifo_A_PE_10_250_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n),
    .fifo_A_PE_10_250_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_250_write                 (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1),
    .fifo_B_PE_10_181_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout),
    .fifo_B_PE_10_181_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n),
    .fifo_B_PE_10_181_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap),
    .fifo_B_PE_10_181_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_181_read                  (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1),
    .fifo_B_PE_11_182_din                   (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1),
    .fifo_B_PE_11_182_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap),
    .fifo_B_PE_11_182_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n),
    .fifo_B_PE_11_182_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_182_write                 (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1),
    .fifo_C_drain_PE_10_1108_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1),
    .fifo_C_drain_PE_10_1108_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .fifo_C_drain_PE_10_1108_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n),
    .fifo_C_drain_PE_10_1108_num_data_valid (_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid775),
    .fifo_C_drain_PE_10_1108_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1)
);

kernel3_PE_wrapper_11_0 PE_wrapper_11_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_start_1),
    .fifo_A_PE_11_051_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_dout),
    .fifo_A_PE_11_051_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_n),
    .fifo_A_PE_11_051_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap),
    .fifo_A_PE_11_051_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_051_read                 (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1),
    .fifo_A_PE_11_152_din                  (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1),
    .fifo_A_PE_11_152_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap),
    .fifo_A_PE_11_152_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_n),
    .fifo_A_PE_11_152_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_152_write                (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1),
    .fifo_B_PE_11_068_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout),
    .fifo_B_PE_11_068_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_n),
    .fifo_B_PE_11_068_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap),
    .fifo_B_PE_11_068_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_068_read                 (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1),
    .fifo_B_PE_12_069_din                  (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1),
    .fifo_B_PE_12_069_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap),
    .fifo_B_PE_12_069_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n),
    .fifo_B_PE_12_069_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_069_write                (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1),
    .fifo_C_drain_PE_11_096_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1),
    .fifo_C_drain_PE_11_096_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .fifo_C_drain_PE_11_096_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n),
    .fifo_C_drain_PE_11_096_num_data_valid (__1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e2),
    .fifo_C_drain_PE_11_096_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1)
);

kernel3_PE_wrapper_11_1 PE_wrapper_11_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0   **/ (
    .ap_clk                                 (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1),
    .ap_ready                               (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_ready_1),
    .ap_rst                                 (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst),
    .ap_start                               (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_start_1),
    .fifo_A_PE_11_152_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout),
    .fifo_A_PE_11_152_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_n),
    .fifo_A_PE_11_152_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap),
    .fifo_A_PE_11_152_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_152_read                  (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1),
    .fifo_A_PE_11_253_din                   (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1),
    .fifo_A_PE_11_253_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap),
    .fifo_A_PE_11_253_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n),
    .fifo_A_PE_11_253_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_253_write                 (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1),
    .fifo_B_PE_11_182_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout),
    .fifo_B_PE_11_182_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_n),
    .fifo_B_PE_11_182_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap),
    .fifo_B_PE_11_182_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_182_read                  (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1),
    .fifo_B_PE_12_183_din                   (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1),
    .fifo_B_PE_12_183_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap),
    .fifo_B_PE_12_183_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n),
    .fifo_B_PE_12_183_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_183_write                 (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1),
    .fifo_C_drain_PE_11_1109_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1),
    .fifo_C_drain_PE_11_1109_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .fifo_C_drain_PE_11_1109_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_n),
    .fifo_C_drain_PE_11_1109_num_data_valid (_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1af),
    .fifo_C_drain_PE_11_1109_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1)
);

kernel3_PE_wrapper_12_0 PE_wrapper_12_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_start_1),
    .fifo_A_PE_12_054_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout),
    .fifo_A_PE_12_054_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n),
    .fifo_A_PE_12_054_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap),
    .fifo_A_PE_12_054_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_054_read                 (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1),
    .fifo_A_PE_12_155_din                  (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1),
    .fifo_A_PE_12_155_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap),
    .fifo_A_PE_12_155_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n),
    .fifo_A_PE_12_155_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_155_write                (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1),
    .fifo_B_PE_12_069_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout),
    .fifo_B_PE_12_069_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n),
    .fifo_B_PE_12_069_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap),
    .fifo_B_PE_12_069_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_069_read                 (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1),
    .fifo_B_PE_13_070_din                  (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1),
    .fifo_B_PE_13_070_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap),
    .fifo_B_PE_13_070_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n),
    .fifo_B_PE_13_070_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_070_write                (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1),
    .fifo_C_drain_PE_12_097_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1),
    .fifo_C_drain_PE_12_097_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .fifo_C_drain_PE_12_097_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n),
    .fifo_C_drain_PE_12_097_num_data_valid (__1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd34),
    .fifo_C_drain_PE_12_097_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1)
);

kernel3_PE_wrapper_12_1 PE_wrapper_12_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0   **/ (
    .ap_clk                                 (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1),
    .ap_ready                               (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_ready_1),
    .ap_rst                                 (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst),
    .ap_start                               (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_start_1),
    .fifo_A_PE_12_155_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout),
    .fifo_A_PE_12_155_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n),
    .fifo_A_PE_12_155_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap),
    .fifo_A_PE_12_155_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_155_read                  (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1),
    .fifo_A_PE_12_256_din                   (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1),
    .fifo_A_PE_12_256_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap),
    .fifo_A_PE_12_256_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n),
    .fifo_A_PE_12_256_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_256_write                 (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1),
    .fifo_B_PE_12_183_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_dout),
    .fifo_B_PE_12_183_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n),
    .fifo_B_PE_12_183_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap),
    .fifo_B_PE_12_183_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_183_read                  (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1),
    .fifo_B_PE_13_184_din                   (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1),
    .fifo_B_PE_13_184_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap),
    .fifo_B_PE_13_184_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_n),
    .fifo_B_PE_13_184_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_184_write                 (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1),
    .fifo_C_drain_PE_12_1110_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1),
    .fifo_C_drain_PE_12_1110_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap),
    .fifo_C_drain_PE_12_1110_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_n),
    .fifo_C_drain_PE_12_1110_num_data_valid (_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7e),
    .fifo_C_drain_PE_12_1110_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1)
);

kernel3_PE_wrapper_1_0 PE_wrapper_1_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_1),
    .fifo_A_PE_1_021_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout),
    .fifo_A_PE_1_021_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n),
    .fifo_A_PE_1_021_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap),
    .fifo_A_PE_1_021_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_021_read                 (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1),
    .fifo_A_PE_1_122_din                  (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1),
    .fifo_A_PE_1_122_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap),
    .fifo_A_PE_1_122_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n),
    .fifo_A_PE_1_122_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_122_write                (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1),
    .fifo_B_PE_1_058_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout),
    .fifo_B_PE_1_058_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n),
    .fifo_B_PE_1_058_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap),
    .fifo_B_PE_1_058_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_058_read                 (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1),
    .fifo_B_PE_2_059_din                  (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1),
    .fifo_B_PE_2_059_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap),
    .fifo_B_PE_2_059_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n),
    .fifo_B_PE_2_059_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_059_write                (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1),
    .fifo_C_drain_PE_1_086_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1),
    .fifo_C_drain_PE_1_086_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .fifo_C_drain_PE_1_086_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n),
    .fifo_C_drain_PE_1_086_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .fifo_C_drain_PE_1_086_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1)
);

kernel3_PE_wrapper_1_1 PE_wrapper_1_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1),
    .fifo_A_PE_1_122_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout),
    .fifo_A_PE_1_122_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n),
    .fifo_A_PE_1_122_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap),
    .fifo_A_PE_1_122_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_122_read                 (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1),
    .fifo_A_PE_1_223_din                  (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1),
    .fifo_A_PE_1_223_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap),
    .fifo_A_PE_1_223_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n),
    .fifo_A_PE_1_223_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_223_write                (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1),
    .fifo_B_PE_1_172_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout),
    .fifo_B_PE_1_172_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n),
    .fifo_B_PE_1_172_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap),
    .fifo_B_PE_1_172_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_172_read                 (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1),
    .fifo_B_PE_2_173_din                  (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1),
    .fifo_B_PE_2_173_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap),
    .fifo_B_PE_2_173_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_n),
    .fifo_B_PE_2_173_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_173_write                (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1),
    .fifo_C_drain_PE_1_199_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1),
    .fifo_C_drain_PE_1_199_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .fifo_C_drain_PE_1_199_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n),
    .fifo_C_drain_PE_1_199_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .fifo_C_drain_PE_1_199_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1)
);

kernel3_PE_wrapper_2_0 PE_wrapper_2_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1),
    .fifo_A_PE_2_024_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_dout),
    .fifo_A_PE_2_024_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n),
    .fifo_A_PE_2_024_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap),
    .fifo_A_PE_2_024_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_024_read                 (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1),
    .fifo_A_PE_2_125_din                  (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1),
    .fifo_A_PE_2_125_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap),
    .fifo_A_PE_2_125_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n),
    .fifo_A_PE_2_125_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_125_write                (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1),
    .fifo_B_PE_2_059_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout),
    .fifo_B_PE_2_059_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n),
    .fifo_B_PE_2_059_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap),
    .fifo_B_PE_2_059_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_059_read                 (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1),
    .fifo_B_PE_3_060_din                  (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1),
    .fifo_B_PE_3_060_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap),
    .fifo_B_PE_3_060_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_n),
    .fifo_B_PE_3_060_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_060_write                (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1),
    .fifo_C_drain_PE_2_087_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1),
    .fifo_C_drain_PE_2_087_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .fifo_C_drain_PE_2_087_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n),
    .fifo_C_drain_PE_2_087_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .fifo_C_drain_PE_2_087_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1)
);

kernel3_PE_wrapper_2_1 PE_wrapper_2_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1),
    .fifo_A_PE_2_125_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout),
    .fifo_A_PE_2_125_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n),
    .fifo_A_PE_2_125_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap),
    .fifo_A_PE_2_125_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_125_read                  (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1),
    .fifo_A_PE_2_226_din                   (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1),
    .fifo_A_PE_2_226_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap),
    .fifo_A_PE_2_226_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n),
    .fifo_A_PE_2_226_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_226_write                 (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1),
    .fifo_B_PE_2_173_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout),
    .fifo_B_PE_2_173_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n),
    .fifo_B_PE_2_173_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap),
    .fifo_B_PE_2_173_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_173_read                  (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1),
    .fifo_B_PE_3_174_din                   (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1),
    .fifo_B_PE_3_174_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap),
    .fifo_B_PE_3_174_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n),
    .fifo_B_PE_3_174_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_174_write                 (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1),
    .fifo_C_drain_PE_2_1100_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1),
    .fifo_C_drain_PE_2_1100_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .fifo_C_drain_PE_2_1100_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_n),
    .fifo_C_drain_PE_2_1100_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631),
    .fifo_C_drain_PE_2_1100_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1)
);

kernel3_PE_wrapper_3_0 PE_wrapper_3_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_1),
    .fifo_A_PE_3_027_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_dout),
    .fifo_A_PE_3_027_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n),
    .fifo_A_PE_3_027_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap),
    .fifo_A_PE_3_027_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_027_read                 (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1),
    .fifo_A_PE_3_128_din                  (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1),
    .fifo_A_PE_3_128_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap),
    .fifo_A_PE_3_128_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n),
    .fifo_A_PE_3_128_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_128_write                (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1),
    .fifo_B_PE_3_060_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_dout),
    .fifo_B_PE_3_060_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_n),
    .fifo_B_PE_3_060_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap),
    .fifo_B_PE_3_060_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_060_read                 (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1),
    .fifo_B_PE_4_061_din                  (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1),
    .fifo_B_PE_4_061_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap),
    .fifo_B_PE_4_061_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n),
    .fifo_B_PE_4_061_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_061_write                (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1),
    .fifo_C_drain_PE_3_088_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1),
    .fifo_C_drain_PE_3_088_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .fifo_C_drain_PE_3_088_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_n),
    .fifo_C_drain_PE_3_088_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .fifo_C_drain_PE_3_088_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1)
);

kernel3_PE_wrapper_3_1 PE_wrapper_3_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_1),
    .fifo_A_PE_3_128_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_dout),
    .fifo_A_PE_3_128_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_n),
    .fifo_A_PE_3_128_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap),
    .fifo_A_PE_3_128_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_128_read                  (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1),
    .fifo_A_PE_3_229_din                   (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1),
    .fifo_A_PE_3_229_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap),
    .fifo_A_PE_3_229_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n),
    .fifo_A_PE_3_229_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_229_write                 (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1),
    .fifo_B_PE_3_174_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout),
    .fifo_B_PE_3_174_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n),
    .fifo_B_PE_3_174_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap),
    .fifo_B_PE_3_174_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_174_read                  (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1),
    .fifo_B_PE_4_175_din                   (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1),
    .fifo_B_PE_4_175_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap),
    .fifo_B_PE_4_175_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n),
    .fifo_B_PE_4_175_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_175_write                 (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1),
    .fifo_C_drain_PE_3_1101_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1),
    .fifo_C_drain_PE_3_1101_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .fifo_C_drain_PE_3_1101_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n),
    .fifo_C_drain_PE_3_1101_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid913),
    .fifo_C_drain_PE_3_1101_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1)
);

kernel3_PE_wrapper_4_0 PE_wrapper_4_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1),
    .fifo_A_PE_4_030_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_dout),
    .fifo_A_PE_4_030_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n),
    .fifo_A_PE_4_030_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap),
    .fifo_A_PE_4_030_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_030_read                 (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1),
    .fifo_A_PE_4_131_din                  (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1),
    .fifo_A_PE_4_131_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap),
    .fifo_A_PE_4_131_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_n),
    .fifo_A_PE_4_131_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_131_write                (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1),
    .fifo_B_PE_4_061_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout),
    .fifo_B_PE_4_061_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_n),
    .fifo_B_PE_4_061_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap),
    .fifo_B_PE_4_061_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_061_read                 (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1),
    .fifo_B_PE_5_062_din                  (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1),
    .fifo_B_PE_5_062_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap),
    .fifo_B_PE_5_062_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n),
    .fifo_B_PE_5_062_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_062_write                (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1),
    .fifo_C_drain_PE_4_089_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1),
    .fifo_C_drain_PE_4_089_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .fifo_C_drain_PE_4_089_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n),
    .fifo_C_drain_PE_4_089_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .fifo_C_drain_PE_4_089_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1)
);

kernel3_PE_wrapper_4_1 PE_wrapper_4_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_1),
    .fifo_A_PE_4_131_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout),
    .fifo_A_PE_4_131_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n),
    .fifo_A_PE_4_131_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap),
    .fifo_A_PE_4_131_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_131_read                  (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1),
    .fifo_A_PE_4_232_din                   (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1),
    .fifo_A_PE_4_232_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap),
    .fifo_A_PE_4_232_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n),
    .fifo_A_PE_4_232_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_232_write                 (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1),
    .fifo_B_PE_4_175_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout),
    .fifo_B_PE_4_175_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_n),
    .fifo_B_PE_4_175_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap),
    .fifo_B_PE_4_175_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_175_read                  (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1),
    .fifo_B_PE_5_176_din                   (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1),
    .fifo_B_PE_5_176_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap),
    .fifo_B_PE_5_176_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_n),
    .fifo_B_PE_5_176_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_176_write                 (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1),
    .fifo_C_drain_PE_4_1102_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1),
    .fifo_C_drain_PE_4_1102_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .fifo_C_drain_PE_4_1102_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n),
    .fifo_C_drain_PE_4_1102_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid672),
    .fifo_C_drain_PE_4_1102_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1)
);

kernel3_PE_wrapper_5_0 PE_wrapper_5_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_1),
    .fifo_A_PE_5_033_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout),
    .fifo_A_PE_5_033_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_n),
    .fifo_A_PE_5_033_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap),
    .fifo_A_PE_5_033_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_033_read                 (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1),
    .fifo_A_PE_5_134_din                  (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1),
    .fifo_A_PE_5_134_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap),
    .fifo_A_PE_5_134_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n),
    .fifo_A_PE_5_134_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_134_write                (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1),
    .fifo_B_PE_5_062_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_dout),
    .fifo_B_PE_5_062_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n),
    .fifo_B_PE_5_062_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap),
    .fifo_B_PE_5_062_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_062_read                 (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1),
    .fifo_B_PE_6_063_din                  (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1),
    .fifo_B_PE_6_063_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap),
    .fifo_B_PE_6_063_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n),
    .fifo_B_PE_6_063_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_063_write                (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1),
    .fifo_C_drain_PE_5_090_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1),
    .fifo_C_drain_PE_5_090_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .fifo_C_drain_PE_5_090_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_n),
    .fifo_C_drain_PE_5_090_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .fifo_C_drain_PE_5_090_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1)
);

kernel3_PE_wrapper_5_1 PE_wrapper_5_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_1),
    .fifo_A_PE_5_134_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout),
    .fifo_A_PE_5_134_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n),
    .fifo_A_PE_5_134_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap),
    .fifo_A_PE_5_134_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_134_read                  (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1),
    .fifo_A_PE_5_235_din                   (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1),
    .fifo_A_PE_5_235_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap),
    .fifo_A_PE_5_235_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n),
    .fifo_A_PE_5_235_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_235_write                 (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1),
    .fifo_B_PE_5_176_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout),
    .fifo_B_PE_5_176_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_n),
    .fifo_B_PE_5_176_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap),
    .fifo_B_PE_5_176_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_176_read                  (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1),
    .fifo_B_PE_6_177_din                   (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1),
    .fifo_B_PE_6_177_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap),
    .fifo_B_PE_6_177_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_n),
    .fifo_B_PE_6_177_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_177_write                 (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1),
    .fifo_C_drain_PE_5_1103_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1),
    .fifo_C_drain_PE_5_1103_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .fifo_C_drain_PE_5_1103_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n),
    .fifo_C_drain_PE_5_1103_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid043),
    .fifo_C_drain_PE_5_1103_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1)
);

kernel3_PE_wrapper_6_0 PE_wrapper_6_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1),
    .fifo_A_PE_6_036_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout),
    .fifo_A_PE_6_036_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_n),
    .fifo_A_PE_6_036_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap),
    .fifo_A_PE_6_036_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_036_read                 (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1),
    .fifo_A_PE_6_137_din                  (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1),
    .fifo_A_PE_6_137_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap),
    .fifo_A_PE_6_137_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_n),
    .fifo_A_PE_6_137_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_137_write                (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1),
    .fifo_B_PE_6_063_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout),
    .fifo_B_PE_6_063_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n),
    .fifo_B_PE_6_063_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap),
    .fifo_B_PE_6_063_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_063_read                 (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1),
    .fifo_B_PE_7_064_din                  (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1),
    .fifo_B_PE_7_064_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap),
    .fifo_B_PE_7_064_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n),
    .fifo_B_PE_7_064_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_064_write                (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1),
    .fifo_C_drain_PE_6_091_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1),
    .fifo_C_drain_PE_6_091_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .fifo_C_drain_PE_6_091_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n),
    .fifo_C_drain_PE_6_091_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .fifo_C_drain_PE_6_091_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1)
);

kernel3_PE_wrapper_6_1 PE_wrapper_6_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_1),
    .fifo_A_PE_6_137_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout),
    .fifo_A_PE_6_137_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n),
    .fifo_A_PE_6_137_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap),
    .fifo_A_PE_6_137_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_137_read                  (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1),
    .fifo_A_PE_6_238_din                   (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1),
    .fifo_A_PE_6_238_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap),
    .fifo_A_PE_6_238_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n),
    .fifo_A_PE_6_238_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_238_write                 (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1),
    .fifo_B_PE_6_177_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout),
    .fifo_B_PE_6_177_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n),
    .fifo_B_PE_6_177_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap),
    .fifo_B_PE_6_177_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_177_read                  (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1),
    .fifo_B_PE_7_178_din                   (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1),
    .fifo_B_PE_7_178_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap),
    .fifo_B_PE_7_178_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_n),
    .fifo_B_PE_7_178_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_178_write                 (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1),
    .fifo_C_drain_PE_6_1104_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1),
    .fifo_C_drain_PE_6_1104_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .fifo_C_drain_PE_6_1104_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_n),
    .fifo_C_drain_PE_6_1104_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7),
    .fifo_C_drain_PE_6_1104_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1)
);

kernel3_PE_wrapper_7_0 PE_wrapper_7_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_start_1),
    .fifo_A_PE_7_039_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_dout),
    .fifo_A_PE_7_039_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n),
    .fifo_A_PE_7_039_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap),
    .fifo_A_PE_7_039_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_039_read                 (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1),
    .fifo_A_PE_7_140_din                  (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1),
    .fifo_A_PE_7_140_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap),
    .fifo_A_PE_7_140_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_n),
    .fifo_A_PE_7_140_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_140_write                (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1),
    .fifo_B_PE_7_064_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout),
    .fifo_B_PE_7_064_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n),
    .fifo_B_PE_7_064_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap),
    .fifo_B_PE_7_064_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_064_read                 (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1),
    .fifo_B_PE_8_065_din                  (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1),
    .fifo_B_PE_8_065_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap),
    .fifo_B_PE_8_065_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n),
    .fifo_B_PE_8_065_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_065_write                (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1),
    .fifo_C_drain_PE_7_092_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1),
    .fifo_C_drain_PE_7_092_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .fifo_C_drain_PE_7_092_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n),
    .fifo_C_drain_PE_7_092_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .fifo_C_drain_PE_7_092_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1)
);

kernel3_PE_wrapper_7_1 PE_wrapper_7_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_start_1),
    .fifo_A_PE_7_140_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout),
    .fifo_A_PE_7_140_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_n),
    .fifo_A_PE_7_140_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap),
    .fifo_A_PE_7_140_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_140_read                  (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1),
    .fifo_A_PE_7_241_din                   (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1),
    .fifo_A_PE_7_241_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap),
    .fifo_A_PE_7_241_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n),
    .fifo_A_PE_7_241_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_241_write                 (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1),
    .fifo_B_PE_7_178_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout),
    .fifo_B_PE_7_178_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n),
    .fifo_B_PE_7_178_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap),
    .fifo_B_PE_7_178_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_178_read                  (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1),
    .fifo_B_PE_8_179_din                   (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1),
    .fifo_B_PE_8_179_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap),
    .fifo_B_PE_8_179_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n),
    .fifo_B_PE_8_179_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_179_write                 (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1),
    .fifo_C_drain_PE_7_1105_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1),
    .fifo_C_drain_PE_7_1105_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .fifo_C_drain_PE_7_1105_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n),
    .fifo_C_drain_PE_7_1105_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069),
    .fifo_C_drain_PE_7_1105_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1)
);

kernel3_PE_wrapper_8_0 PE_wrapper_8_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_start_1),
    .fifo_A_PE_8_042_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_dout),
    .fifo_A_PE_8_042_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_n),
    .fifo_A_PE_8_042_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap),
    .fifo_A_PE_8_042_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_042_read                 (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1),
    .fifo_A_PE_8_143_din                  (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1),
    .fifo_A_PE_8_143_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap),
    .fifo_A_PE_8_143_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n),
    .fifo_A_PE_8_143_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_143_write                (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1),
    .fifo_B_PE_8_065_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout),
    .fifo_B_PE_8_065_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n),
    .fifo_B_PE_8_065_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap),
    .fifo_B_PE_8_065_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_065_read                 (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1),
    .fifo_B_PE_9_066_din                  (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1),
    .fifo_B_PE_9_066_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap),
    .fifo_B_PE_9_066_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_n),
    .fifo_B_PE_9_066_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_066_write                (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1),
    .fifo_C_drain_PE_8_093_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1),
    .fifo_C_drain_PE_8_093_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .fifo_C_drain_PE_8_093_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n),
    .fifo_C_drain_PE_8_093_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .fifo_C_drain_PE_8_093_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1)
);

kernel3_PE_wrapper_8_1 PE_wrapper_8_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_start_1),
    .fifo_A_PE_8_143_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_dout),
    .fifo_A_PE_8_143_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_n),
    .fifo_A_PE_8_143_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap),
    .fifo_A_PE_8_143_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_143_read                  (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1),
    .fifo_A_PE_8_244_din                   (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1),
    .fifo_A_PE_8_244_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap),
    .fifo_A_PE_8_244_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n),
    .fifo_A_PE_8_244_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_244_write                 (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1),
    .fifo_B_PE_8_179_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_dout),
    .fifo_B_PE_8_179_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_n),
    .fifo_B_PE_8_179_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap),
    .fifo_B_PE_8_179_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_179_read                  (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1),
    .fifo_B_PE_9_180_din                   (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1),
    .fifo_B_PE_9_180_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap),
    .fifo_B_PE_9_180_full_n                (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n),
    .fifo_B_PE_9_180_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_180_write                 (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1),
    .fifo_C_drain_PE_8_1106_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1),
    .fifo_C_drain_PE_8_1106_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .fifo_C_drain_PE_8_1106_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_n),
    .fifo_C_drain_PE_8_1106_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b),
    .fifo_C_drain_PE_8_1106_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1)
);

kernel3_PE_wrapper_9_0 PE_wrapper_9_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0   **/ (
    .ap_clk                               (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_1),
    .ap_ready                             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_ready_1),
    .ap_rst                               (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst),
    .ap_start                             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_start_1),
    .fifo_A_PE_9_045_dout                 (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout),
    .fifo_A_PE_9_045_empty_n              (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n),
    .fifo_A_PE_9_045_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap),
    .fifo_A_PE_9_045_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_045_read                 (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1),
    .fifo_A_PE_9_146_din                  (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1),
    .fifo_A_PE_9_146_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap),
    .fifo_A_PE_9_146_full_n               (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n),
    .fifo_A_PE_9_146_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_146_write                (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1),
    .fifo_B_PE_10_067_din                 (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1),
    .fifo_B_PE_10_067_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap),
    .fifo_B_PE_10_067_full_n              (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_n),
    .fifo_B_PE_10_067_num_data_valid      (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_067_write               (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1),
    .fifo_B_PE_9_066_dout                 (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout),
    .fifo_B_PE_9_066_empty_n              (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n),
    .fifo_B_PE_9_066_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap),
    .fifo_B_PE_9_066_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_066_read                 (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1),
    .fifo_C_drain_PE_9_094_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1),
    .fifo_C_drain_PE_9_094_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .fifo_C_drain_PE_9_094_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n),
    .fifo_C_drain_PE_9_094_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .fifo_C_drain_PE_9_094_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1)
);

kernel3_PE_wrapper_9_1 PE_wrapper_9_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0   **/ (
    .ap_clk                                (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1),
    .ap_ready                              (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_ready_1),
    .ap_rst                                (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst),
    .ap_start                              (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_start_1),
    .fifo_A_PE_9_146_dout                  (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout),
    .fifo_A_PE_9_146_empty_n               (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_n),
    .fifo_A_PE_9_146_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap),
    .fifo_A_PE_9_146_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_146_read                  (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1),
    .fifo_A_PE_9_247_din                   (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1),
    .fifo_A_PE_9_247_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap),
    .fifo_A_PE_9_247_full_n                (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_n),
    .fifo_A_PE_9_247_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_247_write                 (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1),
    .fifo_B_PE_10_181_din                  (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1),
    .fifo_B_PE_10_181_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap),
    .fifo_B_PE_10_181_full_n               (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n),
    .fifo_B_PE_10_181_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_181_write                (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1),
    .fifo_B_PE_9_180_dout                  (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout),
    .fifo_B_PE_9_180_empty_n               (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n),
    .fifo_B_PE_9_180_fifo_cap              (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap),
    .fifo_B_PE_9_180_num_data_valid        (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_180_read                  (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1),
    .fifo_C_drain_PE_9_1107_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1),
    .fifo_C_drain_PE_9_1107_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .fifo_C_drain_PE_9_1107_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n),
    .fifo_C_drain_PE_9_1107_num_data_valid (_n_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99),
    .fifo_C_drain_PE_9_1107_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1)
);

design_1_apb_sys_reset_0 apb_sys_reset /**   design_1_i/apb_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         ( 1'b1),
    .ext_reset_in       (design_1_i_apb_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (design_1_i_apb_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (design_1_i_util_ds_buf_0_IBUF_OUT_1)
);

design_1_axi_register_slice_28_0 axi_register_slice_28 /**   design_1_i/axi_register_slice_28   **/ (
    .aclk          (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (design_1_i_axi_register_slice_28_aresetn),
    .m_axi_araddr  (design_1_i_axi_register_slice_28_m_axi_araddr),
    .m_axi_arburst (design_1_i_axi_register_slice_28_m_axi_arburst),
    .m_axi_arlen   (design_1_i_axi_register_slice_28_m_axi_arlen),
    .m_axi_arready (design_1_i_hbm_0_AXI_12_ARREADY),
    .m_axi_arsize  (design_1_i_axi_register_slice_28_m_axi_arsize),
    .m_axi_arvalid (design_1_i_axi_register_slice_28_m_axi_arvalid),
    .m_axi_awaddr  (design_1_i_axi_register_slice_28_m_axi_awaddr),
    .m_axi_awburst (design_1_i_axi_register_slice_28_m_axi_awburst),
    .m_axi_awlen   (design_1_i_axi_register_slice_28_m_axi_awlen),
    .m_axi_awready (design_1_i_hbm_0_AXI_12_AWREADY),
    .m_axi_awsize  (design_1_i_axi_register_slice_28_m_axi_awsize),
    .m_axi_awvalid (design_1_i_axi_register_slice_28_m_axi_awvalid),
    .m_axi_bready  (design_1_i_axi_register_slice_28_m_axi_bready),
    .m_axi_bresp   (design_1_i_hbm_0_AXI_12_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (design_1_i_hbm_0_AXI_12_BVALID),
    .m_axi_rdata   (design_1_i_hbm_0_AXI_12_RDATA),
    .m_axi_rlast   (design_1_i_hbm_0_AXI_12_RLAST),
    .m_axi_rready  (design_1_i_axi_register_slice_28_m_axi_rready),
    .m_axi_rresp   (design_1_i_hbm_0_AXI_12_RRESP),
    .m_axi_rvalid  (design_1_i_hbm_0_AXI_12_RVALID),
    .m_axi_wdata   (design_1_i_axi_register_slice_28_m_axi_wdata),
    .m_axi_wlast   (design_1_i_axi_register_slice_28_m_axi_wlast),
    .m_axi_wready  (design_1_i_hbm_0_AXI_12_WREADY),
    .m_axi_wstrb   (design_1_i_axi_register_slice_28_m_axi_wstrb),
    .m_axi_wvalid  (design_1_i_axi_register_slice_28_m_axi_wvalid),
    .s_axi_araddr  (design_1_i_smartconnect_28_M00_AXI_araddr),
    .s_axi_arburst (design_1_i_smartconnect_28_M00_AXI_arburst),
    .s_axi_arcache (design_1_i_smartconnect_28_M00_AXI_arcache),
    .s_axi_arlen   (design_1_i_smartconnect_28_M00_AXI_arlen),
    .s_axi_arlock  (design_1_i_smartconnect_28_M00_AXI_arlock),
    .s_axi_arprot  (design_1_i_smartconnect_28_M00_AXI_arprot),
    .s_axi_arqos   (design_1_i_smartconnect_28_M00_AXI_arqos),
    .s_axi_arready (design_1_i_axi_register_slice_28_s_axi_arready),
    .s_axi_arsize  (design_1_i_smartconnect_28_M00_AXI_arsize),
    .s_axi_aruser  (design_1_i_smartconnect_28_M00_AXI_aruser),
    .s_axi_arvalid (design_1_i_smartconnect_28_M00_AXI_arvalid),
    .s_axi_awaddr  (design_1_i_smartconnect_28_M00_AXI_awaddr),
    .s_axi_awburst (design_1_i_smartconnect_28_M00_AXI_awburst),
    .s_axi_awcache (design_1_i_smartconnect_28_M00_AXI_awcache),
    .s_axi_awlen   (design_1_i_smartconnect_28_M00_AXI_awlen),
    .s_axi_awlock  (design_1_i_smartconnect_28_M00_AXI_awlock),
    .s_axi_awprot  (design_1_i_smartconnect_28_M00_AXI_awprot),
    .s_axi_awqos   (design_1_i_smartconnect_28_M00_AXI_awqos),
    .s_axi_awready (design_1_i_axi_register_slice_28_s_axi_awready),
    .s_axi_awsize  (design_1_i_smartconnect_28_M00_AXI_awsize),
    .s_axi_awuser  (design_1_i_smartconnect_28_M00_AXI_awuser),
    .s_axi_awvalid (design_1_i_smartconnect_28_M00_AXI_awvalid),
    .s_axi_bready  (design_1_i_smartconnect_28_M00_AXI_bready),
    .s_axi_bresp   (design_1_i_axi_register_slice_28_s_axi_bresp),
    .s_axi_buser   (design_1_i_axi_register_slice_28_s_axi_buser),
    .s_axi_bvalid  (design_1_i_axi_register_slice_28_s_axi_bvalid),
    .s_axi_rdata   (design_1_i_axi_register_slice_28_s_axi_rdata),
    .s_axi_rlast   (design_1_i_axi_register_slice_28_s_axi_rlast),
    .s_axi_rready  (design_1_i_smartconnect_28_M00_AXI_rready),
    .s_axi_rresp   (design_1_i_axi_register_slice_28_s_axi_rresp),
    .s_axi_rvalid  (design_1_i_axi_register_slice_28_s_axi_rvalid),
    .s_axi_wdata   (design_1_i_smartconnect_28_M00_AXI_wdata),
    .s_axi_wlast   (design_1_i_smartconnect_28_M00_AXI_wlast),
    .s_axi_wready  (design_1_i_axi_register_slice_28_s_axi_wready),
    .s_axi_wstrb   (design_1_i_smartconnect_28_M00_AXI_wstrb),
    .s_axi_wvalid  (design_1_i_smartconnect_28_M00_AXI_wvalid)
);

design_1_axi_register_slice_29_0 axi_register_slice_29 /**   design_1_i/axi_register_slice_29   **/ (
    .aclk          (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (design_1_i_axi_register_slice_29_aresetn),
    .m_axi_araddr  (design_1_i_axi_register_slice_29_m_axi_araddr),
    .m_axi_arburst (design_1_i_axi_register_slice_29_m_axi_arburst),
    .m_axi_arlen   (design_1_i_axi_register_slice_29_m_axi_arlen),
    .m_axi_arready (design_1_i_hbm_0_AXI_13_ARREADY),
    .m_axi_arsize  (design_1_i_axi_register_slice_29_m_axi_arsize),
    .m_axi_arvalid (design_1_i_axi_register_slice_29_m_axi_arvalid),
    .m_axi_awaddr  (design_1_i_axi_register_slice_29_m_axi_awaddr),
    .m_axi_awburst (design_1_i_axi_register_slice_29_m_axi_awburst),
    .m_axi_awlen   (design_1_i_axi_register_slice_29_m_axi_awlen),
    .m_axi_awready (design_1_i_hbm_0_AXI_13_AWREADY),
    .m_axi_awsize  (design_1_i_axi_register_slice_29_m_axi_awsize),
    .m_axi_awvalid (design_1_i_axi_register_slice_29_m_axi_awvalid),
    .m_axi_bready  (design_1_i_axi_register_slice_29_m_axi_bready),
    .m_axi_bresp   (design_1_i_hbm_0_AXI_13_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (design_1_i_hbm_0_AXI_13_BVALID),
    .m_axi_rdata   (design_1_i_hbm_0_AXI_13_RDATA),
    .m_axi_rlast   (design_1_i_hbm_0_AXI_13_RLAST),
    .m_axi_rready  (design_1_i_axi_register_slice_29_m_axi_rready),
    .m_axi_rresp   (design_1_i_hbm_0_AXI_13_RRESP),
    .m_axi_rvalid  (design_1_i_hbm_0_AXI_13_RVALID),
    .m_axi_wdata   (design_1_i_axi_register_slice_29_m_axi_wdata),
    .m_axi_wlast   (design_1_i_axi_register_slice_29_m_axi_wlast),
    .m_axi_wready  (design_1_i_hbm_0_AXI_13_WREADY),
    .m_axi_wstrb   (design_1_i_axi_register_slice_29_m_axi_wstrb),
    .m_axi_wvalid  (design_1_i_axi_register_slice_29_m_axi_wvalid),
    .s_axi_araddr  (design_1_i_smartconnect_29_M00_AXI_araddr),
    .s_axi_arburst (design_1_i_smartconnect_29_M00_AXI_arburst),
    .s_axi_arcache (design_1_i_smartconnect_29_M00_AXI_arcache),
    .s_axi_arlen   (design_1_i_smartconnect_29_M00_AXI_arlen),
    .s_axi_arlock  (design_1_i_smartconnect_29_M00_AXI_arlock),
    .s_axi_arprot  (design_1_i_smartconnect_29_M00_AXI_arprot),
    .s_axi_arqos   (design_1_i_smartconnect_29_M00_AXI_arqos),
    .s_axi_arready (design_1_i_axi_register_slice_29_s_axi_arready),
    .s_axi_arsize  (design_1_i_smartconnect_29_M00_AXI_arsize),
    .s_axi_aruser  (design_1_i_smartconnect_29_M00_AXI_aruser),
    .s_axi_arvalid (design_1_i_smartconnect_29_M00_AXI_arvalid),
    .s_axi_awaddr  (design_1_i_smartconnect_29_M00_AXI_awaddr),
    .s_axi_awburst (design_1_i_smartconnect_29_M00_AXI_awburst),
    .s_axi_awcache (design_1_i_smartconnect_29_M00_AXI_awcache),
    .s_axi_awlen   (design_1_i_smartconnect_29_M00_AXI_awlen),
    .s_axi_awlock  (design_1_i_smartconnect_29_M00_AXI_awlock),
    .s_axi_awprot  (design_1_i_smartconnect_29_M00_AXI_awprot),
    .s_axi_awqos   (design_1_i_smartconnect_29_M00_AXI_awqos),
    .s_axi_awready (design_1_i_axi_register_slice_29_s_axi_awready),
    .s_axi_awsize  (design_1_i_smartconnect_29_M00_AXI_awsize),
    .s_axi_awuser  (design_1_i_smartconnect_29_M00_AXI_awuser),
    .s_axi_awvalid (design_1_i_smartconnect_29_M00_AXI_awvalid),
    .s_axi_bready  (design_1_i_smartconnect_29_M00_AXI_bready),
    .s_axi_bresp   (design_1_i_axi_register_slice_29_s_axi_bresp),
    .s_axi_buser   (design_1_i_axi_register_slice_29_s_axi_buser),
    .s_axi_bvalid  (design_1_i_axi_register_slice_29_s_axi_bvalid),
    .s_axi_rdata   (design_1_i_axi_register_slice_29_s_axi_rdata),
    .s_axi_rlast   (design_1_i_axi_register_slice_29_s_axi_rlast),
    .s_axi_rready  (design_1_i_smartconnect_29_M00_AXI_rready),
    .s_axi_rresp   (design_1_i_axi_register_slice_29_s_axi_rresp),
    .s_axi_rvalid  (design_1_i_axi_register_slice_29_s_axi_rvalid),
    .s_axi_wdata   (design_1_i_smartconnect_29_M00_AXI_wdata),
    .s_axi_wlast   (design_1_i_smartconnect_29_M00_AXI_wlast),
    .s_axi_wready  (design_1_i_axi_register_slice_29_s_axi_wready),
    .s_axi_wstrb   (design_1_i_smartconnect_29_M00_AXI_wstrb),
    .s_axi_wvalid  (design_1_i_smartconnect_29_M00_AXI_wvalid)
);

design_1_axi_register_slice_30_0 axi_register_slice_30 /**   design_1_i/axi_register_slice_30   **/ (
    .aclk          (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (design_1_i_axi_register_slice_30_aresetn),
    .m_axi_araddr  (design_1_i_axi_register_slice_30_m_axi_araddr),
    .m_axi_arburst (design_1_i_axi_register_slice_30_m_axi_arburst),
    .m_axi_arlen   (design_1_i_axi_register_slice_30_m_axi_arlen),
    .m_axi_arready (design_1_i_hbm_0_AXI_14_ARREADY),
    .m_axi_arsize  (design_1_i_axi_register_slice_30_m_axi_arsize),
    .m_axi_arvalid (design_1_i_axi_register_slice_30_m_axi_arvalid),
    .m_axi_awaddr  (design_1_i_axi_register_slice_30_m_axi_awaddr),
    .m_axi_awburst (design_1_i_axi_register_slice_30_m_axi_awburst),
    .m_axi_awlen   (design_1_i_axi_register_slice_30_m_axi_awlen),
    .m_axi_awready (design_1_i_hbm_0_AXI_14_AWREADY),
    .m_axi_awsize  (design_1_i_axi_register_slice_30_m_axi_awsize),
    .m_axi_awvalid (design_1_i_axi_register_slice_30_m_axi_awvalid),
    .m_axi_bready  (design_1_i_axi_register_slice_30_m_axi_bready),
    .m_axi_bresp   (design_1_i_hbm_0_AXI_14_BRESP),
    .m_axi_buser   ( 1'b0),
    .m_axi_bvalid  (design_1_i_hbm_0_AXI_14_BVALID),
    .m_axi_rdata   (design_1_i_hbm_0_AXI_14_RDATA),
    .m_axi_rlast   (design_1_i_hbm_0_AXI_14_RLAST),
    .m_axi_rready  (design_1_i_axi_register_slice_30_m_axi_rready),
    .m_axi_rresp   (design_1_i_hbm_0_AXI_14_RRESP),
    .m_axi_rvalid  (design_1_i_hbm_0_AXI_14_RVALID),
    .m_axi_wdata   (design_1_i_axi_register_slice_30_m_axi_wdata),
    .m_axi_wlast   (design_1_i_axi_register_slice_30_m_axi_wlast),
    .m_axi_wready  (design_1_i_hbm_0_AXI_14_WREADY),
    .m_axi_wstrb   (design_1_i_axi_register_slice_30_m_axi_wstrb),
    .m_axi_wvalid  (design_1_i_axi_register_slice_30_m_axi_wvalid),
    .s_axi_araddr  (design_1_i_smartconnect_30_M00_AXI_araddr),
    .s_axi_arburst (design_1_i_smartconnect_30_M00_AXI_arburst),
    .s_axi_arcache (design_1_i_smartconnect_30_M00_AXI_arcache),
    .s_axi_arlen   (design_1_i_smartconnect_30_M00_AXI_arlen),
    .s_axi_arlock  (design_1_i_smartconnect_30_M00_AXI_arlock),
    .s_axi_arprot  (design_1_i_smartconnect_30_M00_AXI_arprot),
    .s_axi_arqos   (design_1_i_smartconnect_30_M00_AXI_arqos),
    .s_axi_arready (design_1_i_axi_register_slice_30_s_axi_arready),
    .s_axi_arsize  (design_1_i_smartconnect_30_M00_AXI_arsize),
    .s_axi_aruser  (design_1_i_smartconnect_30_M00_AXI_aruser),
    .s_axi_arvalid (design_1_i_smartconnect_30_M00_AXI_arvalid),
    .s_axi_awaddr  (design_1_i_smartconnect_30_M00_AXI_awaddr),
    .s_axi_awburst (design_1_i_smartconnect_30_M00_AXI_awburst),
    .s_axi_awcache (design_1_i_smartconnect_30_M00_AXI_awcache),
    .s_axi_awlen   (design_1_i_smartconnect_30_M00_AXI_awlen),
    .s_axi_awlock  (design_1_i_smartconnect_30_M00_AXI_awlock),
    .s_axi_awprot  (design_1_i_smartconnect_30_M00_AXI_awprot),
    .s_axi_awqos   (design_1_i_smartconnect_30_M00_AXI_awqos),
    .s_axi_awready (design_1_i_axi_register_slice_30_s_axi_awready),
    .s_axi_awsize  (design_1_i_smartconnect_30_M00_AXI_awsize),
    .s_axi_awuser  (design_1_i_smartconnect_30_M00_AXI_awuser),
    .s_axi_awvalid (design_1_i_smartconnect_30_M00_AXI_awvalid),
    .s_axi_bready  (design_1_i_smartconnect_30_M00_AXI_bready),
    .s_axi_bresp   (design_1_i_axi_register_slice_30_s_axi_bresp),
    .s_axi_buser   (design_1_i_axi_register_slice_30_s_axi_buser),
    .s_axi_bvalid  (design_1_i_axi_register_slice_30_s_axi_bvalid),
    .s_axi_rdata   (design_1_i_axi_register_slice_30_s_axi_rdata),
    .s_axi_rlast   (design_1_i_axi_register_slice_30_s_axi_rlast),
    .s_axi_rready  (design_1_i_smartconnect_30_M00_AXI_rready),
    .s_axi_rresp   (design_1_i_axi_register_slice_30_s_axi_rresp),
    .s_axi_rvalid  (design_1_i_axi_register_slice_30_s_axi_rvalid),
    .s_axi_wdata   (design_1_i_smartconnect_30_M00_AXI_wdata),
    .s_axi_wlast   (design_1_i_smartconnect_30_M00_AXI_wlast),
    .s_axi_wready  (design_1_i_axi_register_slice_30_s_axi_wready),
    .s_axi_wstrb   (design_1_i_smartconnect_30_M00_AXI_wstrb),
    .s_axi_wvalid  (design_1_i_smartconnect_30_M00_AXI_wvalid)
);

design_1_axi_register_slice_31_0 axi_register_slice_31 /**   design_1_i/axi_register_slice_31   **/ (
    .aclk          (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn       (design_1_i_axi_register_slice_31_aresetn),
    .m_axi_araddr  (design_1_i_axi_register_slice_31_m_axi_araddr),
    .m_axi_arburst (design_1_i_axi_register_slice_31_m_axi_arburst),
    .m_axi_arlen   (design_1_i_axi_register_slice_31_m_axi_arlen),
    .m_axi_arready (design_1_i_hbm_0_AXI_15_ARREADY),
    .m_axi_arsize  (design_1_i_axi_register_slice_31_m_axi_arsize),
    .m_axi_arvalid (design_1_i_axi_register_slice_31_m_axi_arvalid),
    .m_axi_awaddr  (design_1_i_axi_register_slice_31_m_axi_awaddr),
    .m_axi_awburst (design_1_i_axi_register_slice_31_m_axi_awburst),
    .m_axi_awlen   (design_1_i_axi_register_slice_31_m_axi_awlen),
    .m_axi_awready (design_1_i_hbm_0_AXI_15_AWREADY),
    .m_axi_awsize  (design_1_i_axi_register_slice_31_m_axi_awsize),
    .m_axi_awvalid (design_1_i_axi_register_slice_31_m_axi_awvalid),
    .m_axi_bready  (design_1_i_axi_register_slice_31_m_axi_bready),
    .m_axi_bresp   (design_1_i_hbm_0_AXI_15_BRESP),
    .m_axi_bvalid  (design_1_i_hbm_0_AXI_15_BVALID),
    .m_axi_rdata   (design_1_i_hbm_0_AXI_15_RDATA),
    .m_axi_rlast   (design_1_i_hbm_0_AXI_15_RLAST),
    .m_axi_rready  (design_1_i_axi_register_slice_31_m_axi_rready),
    .m_axi_rresp   (design_1_i_hbm_0_AXI_15_RRESP),
    .m_axi_rvalid  (design_1_i_hbm_0_AXI_15_RVALID),
    .m_axi_wdata   (design_1_i_axi_register_slice_31_m_axi_wdata),
    .m_axi_wlast   (design_1_i_axi_register_slice_31_m_axi_wlast),
    .m_axi_wready  (design_1_i_hbm_0_AXI_15_WREADY),
    .m_axi_wstrb   (design_1_i_axi_register_slice_31_m_axi_wstrb),
    .m_axi_wvalid  (design_1_i_axi_register_slice_31_m_axi_wvalid),
    .s_axi_araddr  (design_1_i_smartconnect_31_M00_AXI_araddr),
    .s_axi_arburst (design_1_i_smartconnect_31_M00_AXI_arburst),
    .s_axi_arcache (design_1_i_smartconnect_31_M00_AXI_arcache),
    .s_axi_arlen   (design_1_i_smartconnect_31_M00_AXI_arlen),
    .s_axi_arlock  (design_1_i_smartconnect_31_M00_AXI_arlock),
    .s_axi_arprot  (design_1_i_smartconnect_31_M00_AXI_arprot),
    .s_axi_arqos   (design_1_i_smartconnect_31_M00_AXI_arqos),
    .s_axi_arready (design_1_i_axi_register_slice_31_s_axi_arready),
    .s_axi_arsize  (design_1_i_smartconnect_31_M00_AXI_arsize),
    .s_axi_arvalid (design_1_i_smartconnect_31_M00_AXI_arvalid),
    .s_axi_awaddr  (design_1_i_smartconnect_31_M00_AXI_awaddr),
    .s_axi_awburst (design_1_i_smartconnect_31_M00_AXI_awburst),
    .s_axi_awcache (design_1_i_smartconnect_31_M00_AXI_awcache),
    .s_axi_awlen   (design_1_i_smartconnect_31_M00_AXI_awlen),
    .s_axi_awlock  (design_1_i_smartconnect_31_M00_AXI_awlock),
    .s_axi_awprot  (design_1_i_smartconnect_31_M00_AXI_awprot),
    .s_axi_awqos   (design_1_i_smartconnect_31_M00_AXI_awqos),
    .s_axi_awready (design_1_i_axi_register_slice_31_s_axi_awready),
    .s_axi_awsize  (design_1_i_smartconnect_31_M00_AXI_awsize),
    .s_axi_awvalid (design_1_i_smartconnect_31_M00_AXI_awvalid),
    .s_axi_bready  (design_1_i_smartconnect_31_M00_AXI_bready),
    .s_axi_bresp   (design_1_i_axi_register_slice_31_s_axi_bresp),
    .s_axi_bvalid  (design_1_i_axi_register_slice_31_s_axi_bvalid),
    .s_axi_rdata   (design_1_i_axi_register_slice_31_s_axi_rdata),
    .s_axi_rlast   (design_1_i_axi_register_slice_31_s_axi_rlast),
    .s_axi_rready  (design_1_i_smartconnect_31_M00_AXI_rready),
    .s_axi_rresp   (design_1_i_axi_register_slice_31_s_axi_rresp),
    .s_axi_rvalid  (design_1_i_axi_register_slice_31_s_axi_rvalid),
    .s_axi_wdata   (design_1_i_smartconnect_31_M00_AXI_wdata),
    .s_axi_wlast   (design_1_i_smartconnect_31_M00_AXI_wlast),
    .s_axi_wready  (design_1_i_axi_register_slice_31_s_axi_wready),
    .s_axi_wstrb   (design_1_i_smartconnect_31_M00_AXI_wstrb),
    .s_axi_wvalid  (design_1_i_smartconnect_31_M00_AXI_wvalid)
);

kernel3_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH (6),
    .C_S_AXI_DATA_WIDTH (32)
) control_s_axi_U /**   design_1_i/kernel3_0/inst/control_s_axi_U   **/ (
    .A           (design_1_i_kernel3_0_inst_control_s_axi_U_A),
    .ACLK        (design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN     ( 1'b1),
    .ARADDR      (design_1_i_kernel3_0_s_axi_control_ARADDR),
    .ARESET      (design_1_i_kernel3_0_inst_control_s_axi_U_ARESET),
    .ARREADY     (design_1_i_kernel3_0_s_axi_control_ARREADY),
    .ARVALID     (design_1_i_kernel3_0_s_axi_control_ARVALID),
    .AWADDR      (design_1_i_kernel3_0_s_axi_control_AWADDR),
    .AWREADY     (design_1_i_kernel3_0_s_axi_control_AWREADY),
    .AWVALID     (design_1_i_kernel3_0_s_axi_control_AWVALID),
    .B           (design_1_i_kernel3_0_inst_control_s_axi_U_B),
    .BREADY      (design_1_i_kernel3_0_s_axi_control_BREADY),
    .BRESP       (design_1_i_kernel3_0_s_axi_control_BRESP),
    .BVALID      (design_1_i_kernel3_0_s_axi_control_BVALID),
    .C           (design_1_i_kernel3_0_inst_control_s_axi_U_C),
    .RDATA       (design_1_i_kernel3_0_s_axi_control_RDATA),
    .RREADY      (design_1_i_kernel3_0_s_axi_control_RREADY),
    .RRESP       (design_1_i_kernel3_0_s_axi_control_RRESP),
    .RVALID      (design_1_i_kernel3_0_s_axi_control_RVALID),
    .WDATA       (design_1_i_kernel3_0_s_axi_control_WDATA),
    .WREADY      (design_1_i_kernel3_0_s_axi_control_WREADY),
    .WSTRB       (design_1_i_kernel3_0_s_axi_control_WSTRB),
    .WVALID      (design_1_i_kernel3_0_s_axi_control_WVALID),
    .ap_continue (design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue),
    .ap_done     (design_1_i_kernel3_0_inst_control_s_axi_U_ap_done),
    .ap_idle     (design_1_i_kernel3_0_inst_control_s_axi_U_ap_idle),
    .ap_ready    (design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready),
    .ap_start    (design_1_i_kernel3_0_inst_control_s_axi_U_ap_start),
    .interrupt   (design_1_i_kernel3_0_interrupt_1)
);

__rs_design_1_aux_split_aux_0 design_1_i (
    .apb_sys_reset_peripheral_aresetn_1 (design_1_i_apb_sys_reset_peripheral_aresetn_1),
    .axi_register_slice_28_aresetn      (design_1_i_axi_register_slice_28_aresetn),
    .axi_register_slice_29_aresetn      (design_1_i_axi_register_slice_29_aresetn),
    .axi_register_slice_30_aresetn      (design_1_i_axi_register_slice_30_aresetn),
    .axi_register_slice_31_aresetn      (design_1_i_axi_register_slice_31_aresetn),
    .hbm_0_APB_0_PRESET_N               (design_1_i_hbm_0_APB_0_PRESET_N),
    .hbm_0_AXI_12_ACLK                  (design_1_i_hbm_0_AXI_12_ACLK),
    .hbm_0_AXI_12_ARESET_N              (design_1_i_hbm_0_AXI_12_ARESET_N),
    .hbm_0_AXI_12_RDATA_PARITY          (design_1_i_hbm_0_AXI_12_RDATA_PARITY),
    .hbm_0_AXI_12_WDATA_PARITY          (design_1_i_hbm_0_AXI_12_WDATA_PARITY),
    .hbm_0_AXI_13_ACLK                  (design_1_i_hbm_0_AXI_13_ACLK),
    .hbm_0_AXI_13_ARESET_N              (design_1_i_hbm_0_AXI_13_ARESET_N),
    .hbm_0_AXI_13_RDATA_PARITY          (design_1_i_hbm_0_AXI_13_RDATA_PARITY),
    .hbm_0_AXI_13_WDATA_PARITY          (design_1_i_hbm_0_AXI_13_WDATA_PARITY),
    .hbm_0_AXI_14_ACLK                  (design_1_i_hbm_0_AXI_14_ACLK),
    .hbm_0_AXI_14_ARESET_N              (design_1_i_hbm_0_AXI_14_ARESET_N),
    .hbm_0_AXI_14_RDATA_PARITY          (design_1_i_hbm_0_AXI_14_RDATA_PARITY),
    .hbm_0_AXI_14_WDATA_PARITY          (design_1_i_hbm_0_AXI_14_WDATA_PARITY),
    .hbm_0_AXI_15_ARESET_N              (design_1_i_hbm_0_AXI_15_ARESET_N),
    .hbm_0_AXI_15_RDATA_PARITY          (design_1_i_hbm_0_AXI_15_RDATA_PARITY),
    .hbm_0_AXI_15_WDATA_PARITY          (design_1_i_hbm_0_AXI_15_WDATA_PARITY),
    .hbm_0_DRAM_0_STAT_CATTRIP          (design_1_i_hbm_0_DRAM_0_STAT_CATTRIP),
    .hbm_0_DRAM_0_STAT_TEMP             (design_1_i_hbm_0_DRAM_0_STAT_TEMP),
    .hbm_0_HBM_REF_CLK_0                (design_1_i_hbm_0_HBM_REF_CLK_0),
    .hbm_0_apb_complete_0               (design_1_i_hbm_0_apb_complete_0),
    .hbm_axi_clk_clk_out1_1             (design_1_i_hbm_axi_clk_clk_out1_1),
    .hbm_sys_reset_peripheral_aresetn_1 (design_1_i_hbm_sys_reset_peripheral_aresetn_1),
    .util_ds_buf_0_IBUF_OUT_1           (design_1_i_util_ds_buf_0_IBUF_OUT_1)
);

__rs_design_1_aux_split_aux_1 design_1_i_1 /**   design_1_i   **/ (
    .apb_sys_reset_ext_reset_in            (design_1_i_apb_sys_reset_ext_reset_in),
    .gnd_driver_0_rst_n                    (design_1_i_gnd_driver_0_rst_n),
    .hbm_axi_clk_resetn                    (design_1_i_hbm_axi_clk_resetn),
    .hbm_sys_reset_ext_reset_in            (design_1_i_hbm_sys_reset_ext_reset_in),
    .kernel3_0_ap_rst_n                    (design_1_i_kernel3_0_ap_rst_n),
    .kernel3_0_s_axi_control_ARADDR        (design_1_i_kernel3_0_s_axi_control_ARADDR),
    .kernel3_0_s_axi_control_ARREADY       (design_1_i_kernel3_0_s_axi_control_ARREADY),
    .kernel3_0_s_axi_control_ARVALID       (design_1_i_kernel3_0_s_axi_control_ARVALID),
    .kernel3_0_s_axi_control_AWADDR        (design_1_i_kernel3_0_s_axi_control_AWADDR),
    .kernel3_0_s_axi_control_AWREADY       (design_1_i_kernel3_0_s_axi_control_AWREADY),
    .kernel3_0_s_axi_control_AWVALID       (design_1_i_kernel3_0_s_axi_control_AWVALID),
    .kernel3_0_s_axi_control_BREADY        (design_1_i_kernel3_0_s_axi_control_BREADY),
    .kernel3_0_s_axi_control_BRESP         (design_1_i_kernel3_0_s_axi_control_BRESP),
    .kernel3_0_s_axi_control_BVALID        (design_1_i_kernel3_0_s_axi_control_BVALID),
    .kernel3_0_s_axi_control_RDATA         (design_1_i_kernel3_0_s_axi_control_RDATA),
    .kernel3_0_s_axi_control_RREADY        (design_1_i_kernel3_0_s_axi_control_RREADY),
    .kernel3_0_s_axi_control_RRESP         (design_1_i_kernel3_0_s_axi_control_RRESP),
    .kernel3_0_s_axi_control_RVALID        (design_1_i_kernel3_0_s_axi_control_RVALID),
    .kernel3_0_s_axi_control_WDATA         (design_1_i_kernel3_0_s_axi_control_WDATA),
    .kernel3_0_s_axi_control_WREADY        (design_1_i_kernel3_0_s_axi_control_WREADY),
    .kernel3_0_s_axi_control_WSTRB         (design_1_i_kernel3_0_s_axi_control_WSTRB),
    .kernel3_0_s_axi_control_WVALID        (design_1_i_kernel3_0_s_axi_control_WVALID),
    .kernel_clk_clk_out1_1                 (design_1_i_kernel_clk_clk_out1_1),
    .kernel_clk_resetn                     (design_1_i_kernel_clk_resetn),
    .kernel_sys_reset_ext_reset_in         (design_1_i_kernel_sys_reset_ext_reset_in),
    .kernel_sys_reset_peripheral_aresetn_1 (design_1_i_kernel_sys_reset_peripheral_aresetn_1),
    .smartconnect_28_aresetn               (design_1_i_smartconnect_28_aresetn),
    .smartconnect_29_aresetn               (design_1_i_smartconnect_29_aresetn),
    .smartconnect_30_aresetn               (design_1_i_smartconnect_30_aresetn),
    .smartconnect_31_aresetn               (design_1_i_smartconnect_31_aresetn),
    .xdma_0_axi_aclk_1                     (design_1_i_xdma_0_axi_aclk_1),
    .xdma_0_axi_aresetn_1                  (design_1_i_xdma_0_axi_aresetn_1),
    .xdma_0_axi_periph_ACLK                (design_1_i_xdma_0_axi_periph_ACLK),
    .xdma_0_axi_periph_ARESETN             (design_1_i_xdma_0_axi_periph_ARESETN),
    .xdma_0_axi_periph_M00_ACLK            (design_1_i_xdma_0_axi_periph_M00_ACLK),
    .xdma_0_axi_periph_M00_ARESETN         (design_1_i_xdma_0_axi_periph_M00_ARESETN),
    .xdma_0_axi_periph_M00_AXI_araddr      (design_1_i_xdma_0_axi_periph_M00_AXI_araddr),
    .xdma_0_axi_periph_M00_AXI_arready     (design_1_i_xdma_0_axi_periph_M00_AXI_arready),
    .xdma_0_axi_periph_M00_AXI_arvalid     (design_1_i_xdma_0_axi_periph_M00_AXI_arvalid),
    .xdma_0_axi_periph_M00_AXI_awaddr      (design_1_i_xdma_0_axi_periph_M00_AXI_awaddr),
    .xdma_0_axi_periph_M00_AXI_awready     (design_1_i_xdma_0_axi_periph_M00_AXI_awready),
    .xdma_0_axi_periph_M00_AXI_awvalid     (design_1_i_xdma_0_axi_periph_M00_AXI_awvalid),
    .xdma_0_axi_periph_M00_AXI_bready      (design_1_i_xdma_0_axi_periph_M00_AXI_bready),
    .xdma_0_axi_periph_M00_AXI_bresp       (design_1_i_xdma_0_axi_periph_M00_AXI_bresp),
    .xdma_0_axi_periph_M00_AXI_bvalid      (design_1_i_xdma_0_axi_periph_M00_AXI_bvalid),
    .xdma_0_axi_periph_M00_AXI_rdata       (design_1_i_xdma_0_axi_periph_M00_AXI_rdata),
    .xdma_0_axi_periph_M00_AXI_rready      (design_1_i_xdma_0_axi_periph_M00_AXI_rready),
    .xdma_0_axi_periph_M00_AXI_rresp       (design_1_i_xdma_0_axi_periph_M00_AXI_rresp),
    .xdma_0_axi_periph_M00_AXI_rvalid      (design_1_i_xdma_0_axi_periph_M00_AXI_rvalid),
    .xdma_0_axi_periph_M00_AXI_wdata       (design_1_i_xdma_0_axi_periph_M00_AXI_wdata),
    .xdma_0_axi_periph_M00_AXI_wready      (design_1_i_xdma_0_axi_periph_M00_AXI_wready),
    .xdma_0_axi_periph_M00_AXI_wstrb       (design_1_i_xdma_0_axi_periph_M00_AXI_wstrb),
    .xdma_0_axi_periph_M00_AXI_wvalid      (design_1_i_xdma_0_axi_periph_M00_AXI_wvalid),
    .xdma_0_axi_periph_S00_ACLK            (design_1_i_xdma_0_axi_periph_S00_ACLK),
    .xdma_0_axi_periph_S00_ARESETN         (design_1_i_xdma_0_axi_periph_S00_ARESETN),
    .xdma_0_axi_periph_S00_AXI_araddr      (design_1_i_xdma_0_axi_periph_S00_AXI_araddr),
    .xdma_0_axi_periph_S00_AXI_arburst     (design_1_i_xdma_0_axi_periph_S00_AXI_arburst),
    .xdma_0_axi_periph_S00_AXI_arcache     (design_1_i_xdma_0_axi_periph_S00_AXI_arcache),
    .xdma_0_axi_periph_S00_AXI_arid        (design_1_i_xdma_0_axi_periph_S00_AXI_arid),
    .xdma_0_axi_periph_S00_AXI_arlen       (design_1_i_xdma_0_axi_periph_S00_AXI_arlen),
    .xdma_0_axi_periph_S00_AXI_arlock      (design_1_i_xdma_0_axi_periph_S00_AXI_arlock),
    .xdma_0_axi_periph_S00_AXI_arprot      (design_1_i_xdma_0_axi_periph_S00_AXI_arprot),
    .xdma_0_axi_periph_S00_AXI_arready     (design_1_i_xdma_0_axi_periph_S00_AXI_arready),
    .xdma_0_axi_periph_S00_AXI_arsize      (design_1_i_xdma_0_axi_periph_S00_AXI_arsize),
    .xdma_0_axi_periph_S00_AXI_arvalid     (design_1_i_xdma_0_axi_periph_S00_AXI_arvalid),
    .xdma_0_axi_periph_S00_AXI_awaddr      (design_1_i_xdma_0_axi_periph_S00_AXI_awaddr),
    .xdma_0_axi_periph_S00_AXI_awburst     (design_1_i_xdma_0_axi_periph_S00_AXI_awburst),
    .xdma_0_axi_periph_S00_AXI_awcache     (design_1_i_xdma_0_axi_periph_S00_AXI_awcache),
    .xdma_0_axi_periph_S00_AXI_awid        (design_1_i_xdma_0_axi_periph_S00_AXI_awid),
    .xdma_0_axi_periph_S00_AXI_awlen       (design_1_i_xdma_0_axi_periph_S00_AXI_awlen),
    .xdma_0_axi_periph_S00_AXI_awlock      (design_1_i_xdma_0_axi_periph_S00_AXI_awlock),
    .xdma_0_axi_periph_S00_AXI_awprot      (design_1_i_xdma_0_axi_periph_S00_AXI_awprot),
    .xdma_0_axi_periph_S00_AXI_awready     (design_1_i_xdma_0_axi_periph_S00_AXI_awready),
    .xdma_0_axi_periph_S00_AXI_awsize      (design_1_i_xdma_0_axi_periph_S00_AXI_awsize),
    .xdma_0_axi_periph_S00_AXI_awvalid     (design_1_i_xdma_0_axi_periph_S00_AXI_awvalid),
    .xdma_0_axi_periph_S00_AXI_bid         (design_1_i_xdma_0_axi_periph_S00_AXI_bid),
    .xdma_0_axi_periph_S00_AXI_bready      (design_1_i_xdma_0_axi_periph_S00_AXI_bready),
    .xdma_0_axi_periph_S00_AXI_bresp       (design_1_i_xdma_0_axi_periph_S00_AXI_bresp),
    .xdma_0_axi_periph_S00_AXI_bvalid      (design_1_i_xdma_0_axi_periph_S00_AXI_bvalid),
    .xdma_0_axi_periph_S00_AXI_rdata       (design_1_i_xdma_0_axi_periph_S00_AXI_rdata),
    .xdma_0_axi_periph_S00_AXI_rid         (design_1_i_xdma_0_axi_periph_S00_AXI_rid),
    .xdma_0_axi_periph_S00_AXI_rlast       (design_1_i_xdma_0_axi_periph_S00_AXI_rlast),
    .xdma_0_axi_periph_S00_AXI_rready      (design_1_i_xdma_0_axi_periph_S00_AXI_rready),
    .xdma_0_axi_periph_S00_AXI_rresp       (design_1_i_xdma_0_axi_periph_S00_AXI_rresp),
    .xdma_0_axi_periph_S00_AXI_rvalid      (design_1_i_xdma_0_axi_periph_S00_AXI_rvalid),
    .xdma_0_axi_periph_S00_AXI_wdata       (design_1_i_xdma_0_axi_periph_S00_AXI_wdata),
    .xdma_0_axi_periph_S00_AXI_wlast       (design_1_i_xdma_0_axi_periph_S00_AXI_wlast),
    .xdma_0_axi_periph_S00_AXI_wready      (design_1_i_xdma_0_axi_periph_S00_AXI_wready),
    .xdma_0_axi_periph_S00_AXI_wstrb       (design_1_i_xdma_0_axi_periph_S00_AXI_wstrb),
    .xdma_0_axi_periph_S00_AXI_wvalid      (design_1_i_xdma_0_axi_periph_S00_AXI_wvalid),
    .xdma_0_m_axib_araddr                  (design_1_i_xdma_0_m_axib_araddr),
    .xdma_0_m_axib_arburst                 (design_1_i_xdma_0_m_axib_arburst),
    .xdma_0_m_axib_arcache                 (design_1_i_xdma_0_m_axib_arcache),
    .xdma_0_m_axib_arid                    (design_1_i_xdma_0_m_axib_arid),
    .xdma_0_m_axib_arlen                   (design_1_i_xdma_0_m_axib_arlen),
    .xdma_0_m_axib_arlock                  (design_1_i_xdma_0_m_axib_arlock),
    .xdma_0_m_axib_arprot                  (design_1_i_xdma_0_m_axib_arprot),
    .xdma_0_m_axib_arready                 (design_1_i_xdma_0_m_axib_arready),
    .xdma_0_m_axib_arsize                  (design_1_i_xdma_0_m_axib_arsize),
    .xdma_0_m_axib_arvalid                 (design_1_i_xdma_0_m_axib_arvalid),
    .xdma_0_m_axib_awaddr                  (design_1_i_xdma_0_m_axib_awaddr),
    .xdma_0_m_axib_awburst                 (design_1_i_xdma_0_m_axib_awburst),
    .xdma_0_m_axib_awcache                 (design_1_i_xdma_0_m_axib_awcache),
    .xdma_0_m_axib_awid                    (design_1_i_xdma_0_m_axib_awid),
    .xdma_0_m_axib_awlen                   (design_1_i_xdma_0_m_axib_awlen),
    .xdma_0_m_axib_awlock                  (design_1_i_xdma_0_m_axib_awlock),
    .xdma_0_m_axib_awprot                  (design_1_i_xdma_0_m_axib_awprot),
    .xdma_0_m_axib_awready                 (design_1_i_xdma_0_m_axib_awready),
    .xdma_0_m_axib_awsize                  (design_1_i_xdma_0_m_axib_awsize),
    .xdma_0_m_axib_awvalid                 (design_1_i_xdma_0_m_axib_awvalid),
    .xdma_0_m_axib_bid                     (design_1_i_xdma_0_m_axib_bid),
    .xdma_0_m_axib_bready                  (design_1_i_xdma_0_m_axib_bready),
    .xdma_0_m_axib_bresp                   (design_1_i_xdma_0_m_axib_bresp),
    .xdma_0_m_axib_bvalid                  (design_1_i_xdma_0_m_axib_bvalid),
    .xdma_0_m_axib_rdata                   (design_1_i_xdma_0_m_axib_rdata),
    .xdma_0_m_axib_rid                     (design_1_i_xdma_0_m_axib_rid),
    .xdma_0_m_axib_rlast                   (design_1_i_xdma_0_m_axib_rlast),
    .xdma_0_m_axib_rready                  (design_1_i_xdma_0_m_axib_rready),
    .xdma_0_m_axib_rresp                   (design_1_i_xdma_0_m_axib_rresp),
    .xdma_0_m_axib_rvalid                  (design_1_i_xdma_0_m_axib_rvalid),
    .xdma_0_m_axib_wdata                   (design_1_i_xdma_0_m_axib_wdata),
    .xdma_0_m_axib_wlast                   (design_1_i_xdma_0_m_axib_wlast),
    .xdma_0_m_axib_wready                  (design_1_i_xdma_0_m_axib_wready),
    .xdma_0_m_axib_wstrb                   (design_1_i_xdma_0_m_axib_wstrb),
    .xdma_0_m_axib_wvalid                  (design_1_i_xdma_0_m_axib_wvalid)
);

kernel3_entry_proc entry_proc_U0 /**   design_1_i/kernel3_0/inst/entry_proc_U0   **/ (
    .C                  (design_1_i_kernel3_0_inst_control_s_axi_U_C),
    .C_c_din            (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_din_1),
    .C_c_fifo_cap       (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap),
    .C_c_full_n         (design_1_i_kernel3_0_inst_C_c_U_if_full_n),
    .C_c_num_data_valid (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid),
    .C_c_write          (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_write_1),
    .ap_clk             (design_1_i_kernel_clk_clk_out1_1),
    .ap_continue        ( 1'b1),
    .ap_idle            (design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1),
    .ap_ready           (design_1_i_kernel3_0_inst_entry_proc_U0_ap_ready_1),
    .ap_rst             (design_1_i_kernel3_0_inst_entry_proc_U0_ap_rst),
    .ap_start           (design_1_i_kernel3_0_inst_entry_proc_U0_ap_start_1)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_0_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_10_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_10_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_11_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_11_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_12_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_12_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_1_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_2_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_3_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_3_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_4_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_4_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_5_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_5_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_6_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_6_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_7_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_7_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_8_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_8_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_9_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_9_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_0_U /**   design_1_i/kernel3_0/inst/fifo_B_B_IO_L2_in_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_1_U /**   design_1_i/kernel3_0/inst/fifo_B_B_IO_L2_in_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_0_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_0_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_10_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_10_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_11_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_11_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_12_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_12_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_13_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_13_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_1_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_1_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_2_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_2_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_3_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_3_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_4_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_4_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_5_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_5_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_6_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_6_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_7_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_7_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_8_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_8_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_9_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_9_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_10_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_10_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9),
    .if_read           (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_11_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_11_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d),
    .if_read           (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8),
    .if_read_ce        ( 1'b1),
    .if_write          (_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write996),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_12_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_12_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87f),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write801),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read123),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_2_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_3_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_3_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read226),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write240),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_4_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_4_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din755),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f0),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3f),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_5_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_5_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_6_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_6_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3ab),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_7_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_7_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d5),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_8_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_8_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_9_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_9_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07d),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefc),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc92),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write650),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_10_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_10_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649),
    .if_read           (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c5),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_11_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_11_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din975),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea),
    .if_read           (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52d),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_12_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_12_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bf),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n),
    .if_num_data_valid (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21c),
    .if_read           (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write420),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_2_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_2_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_3_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_3_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write685),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_4_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_4_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f5),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_5_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_5_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe7),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaae),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_6_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_6_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_7_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_7_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_8_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_8_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine70),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_9_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_9_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13b),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid),
    .if_read           (__kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e),
    .if_read_ce        ( 1'b1),
    .if_write          (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee36),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L2_out_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L2_out_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04a),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_0_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_0_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_1_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_1_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_2_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_2_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_3_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_3_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_4_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_4_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_5_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_5_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_6_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_6_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_0_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_1_U   **/ (
    .clk               (design_1_i_kernel_clk_clk_out1_1),
    .if_din            (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1),
    .if_dout           (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_dout),
    .if_empty_n        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap),
    .if_full_n         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n),
    .if_num_data_valid (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_valid),
    .if_read           (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_reset)
);

kernel3_gmem_A_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_A_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_A_m_axi_U   **/ (
    .ACLK       (design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1),
    .ARBURST    (design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1),
    .ARCACHE    (design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1),
    .ARESET     (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARESET),
    .ARID       (design_1_i_kernel3_0_m_axi_gmem_A_ARID_1),
    .ARLEN      (design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1),
    .ARLOCK     (design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_1),
    .ARPROT     (design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1),
    .ARQOS      (design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1),
    .ARREADY    (design_1_i_smartconnect_28_S00_AXI_arready),
    .ARREGION   (design_1_i_kernel3_0_m_axi_gmem_A_ARREGION_1),
    .ARSIZE     (design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1),
    .ARUSER     (design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_1),
    .ARVALID    (design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_1),
    .AWADDR     (design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1),
    .AWBURST    (design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1),
    .AWCACHE    (design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_1),
    .AWID       (design_1_i_kernel3_0_m_axi_gmem_A_AWID_1),
    .AWLEN      (design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_1),
    .AWLOCK     (design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1),
    .AWPROT     (design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1),
    .AWQOS      (design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1),
    .AWREADY    (design_1_i_smartconnect_28_S00_AXI_awready),
    .AWREGION   (design_1_i_kernel3_0_m_axi_gmem_A_AWREGION_1),
    .AWSIZE     (design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1),
    .AWUSER     (design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1),
    .AWVALID    (design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1),
    .BID        (design_1_i_smartconnect_28_S00_AXI_bid),
    .BREADY     (design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1),
    .BRESP      (design_1_i_smartconnect_28_S00_AXI_bresp),
    .BUSER      (design_1_i_smartconnect_28_S00_AXI_buser),
    .BVALID     (design_1_i_smartconnect_28_S00_AXI_bvalid),
    .I_ARADDR   (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1),
    .I_ARLEN    (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1),
    .I_ARREADY  (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_ARREADY),
    .I_ARVALID  (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_RDATA    (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RDATA),
    .I_RFIFONUM (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RFIFONUM),
    .I_RREADY   (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1),
    .I_RVALID   (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_I_RVALID),
    .I_WDATA    (512'b0),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (design_1_i_smartconnect_28_S00_AXI_rdata),
    .RID        (design_1_i_smartconnect_28_S00_AXI_rid),
    .RLAST      (design_1_i_smartconnect_28_S00_AXI_rlast),
    .RREADY     (design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1),
    .RRESP      (design_1_i_smartconnect_28_S00_AXI_rresp),
    .RUSER      ( 1'b0),
    .RVALID     (design_1_i_smartconnect_28_S00_AXI_rvalid),
    .WDATA      (design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1),
    .WID        (design_1_i_kernel3_0_m_axi_gmem_A_WID_1),
    .WLAST      (design_1_i_kernel3_0_m_axi_gmem_A_WLAST_1),
    .WREADY     (design_1_i_smartconnect_28_S00_AXI_wready),
    .WSTRB      (design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1),
    .WUSER      (design_1_i_kernel3_0_m_axi_gmem_A_WUSER_1),
    .WVALID     (design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1)
);

kernel3_gmem_B_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_B_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_B_m_axi_U   **/ (
    .ACLK       (design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1),
    .ARBURST    (design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1),
    .ARCACHE    (design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1),
    .ARESET     (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARESET),
    .ARID       (design_1_i_kernel3_0_m_axi_gmem_B_ARID_1),
    .ARLEN      (design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_1),
    .ARLOCK     (design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1),
    .ARPROT     (design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1),
    .ARQOS      (design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1),
    .ARREADY    (design_1_i_smartconnect_29_S00_AXI_arready),
    .ARREGION   (design_1_i_kernel3_0_m_axi_gmem_B_ARREGION_1),
    .ARSIZE     (design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1),
    .ARUSER     (design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1),
    .ARVALID    (design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_1),
    .AWADDR     (design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_1),
    .AWBURST    (design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1),
    .AWCACHE    (design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1),
    .AWID       (design_1_i_kernel3_0_m_axi_gmem_B_AWID_1),
    .AWLEN      (design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1),
    .AWLOCK     (design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1),
    .AWPROT     (design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_1),
    .AWQOS      (design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1),
    .AWREADY    (design_1_i_smartconnect_29_S00_AXI_awready),
    .AWREGION   (design_1_i_kernel3_0_m_axi_gmem_B_AWREGION_1),
    .AWSIZE     (design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1),
    .AWUSER     (design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1),
    .AWVALID    (design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_1),
    .BID        (design_1_i_smartconnect_29_S00_AXI_bid),
    .BREADY     (design_1_i_kernel3_0_m_axi_gmem_B_BREADY_1),
    .BRESP      (design_1_i_smartconnect_29_S00_AXI_bresp),
    .BUSER      (design_1_i_smartconnect_29_S00_AXI_buser),
    .BVALID     (design_1_i_smartconnect_29_S00_AXI_bvalid),
    .I_ARADDR   (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1),
    .I_ARLEN    (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1),
    .I_ARREADY  (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_ARREADY),
    .I_ARVALID  (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_RDATA    (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RDATA),
    .I_RFIFONUM (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RFIFONUM),
    .I_RREADY   (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1),
    .I_RVALID   (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_I_RVALID),
    .I_WDATA    (512'b0),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (design_1_i_smartconnect_29_S00_AXI_rdata),
    .RID        (design_1_i_smartconnect_29_S00_AXI_rid),
    .RLAST      (design_1_i_smartconnect_29_S00_AXI_rlast),
    .RREADY     (design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1),
    .RRESP      (design_1_i_smartconnect_29_S00_AXI_rresp),
    .RUSER      ( 1'b0),
    .RVALID     (design_1_i_smartconnect_29_S00_AXI_rvalid),
    .WDATA      (design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1),
    .WID        (design_1_i_kernel3_0_m_axi_gmem_B_WID_1),
    .WLAST      (design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1),
    .WREADY     (design_1_i_smartconnect_29_S00_AXI_wready),
    .WSTRB      (design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_1),
    .WUSER      (design_1_i_kernel3_0_m_axi_gmem_B_WUSER_1),
    .WVALID     (design_1_i_kernel3_0_m_axi_gmem_B_WVALID_1)
);

kernel3_gmem_C_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (3),
    .C_M_AXI_ADDR_WIDTH     (64),
    .C_M_AXI_ARUSER_WIDTH   (1),
    .C_M_AXI_AWUSER_WIDTH   (1),
    .C_M_AXI_BUSER_WIDTH    (1),
    .C_M_AXI_DATA_WIDTH     (512),
    .C_M_AXI_ID_WIDTH       (1),
    .C_M_AXI_RUSER_WIDTH    (1),
    .C_M_AXI_WUSER_WIDTH    (1),
    .C_PROT_VALUE           (0),
    .C_USER_VALUE           (0),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_C_m_axi_U /**   design_1_i/kernel3_0/inst/gmem_C_m_axi_U   **/ (
    .ACLK      (design_1_i_kernel_clk_clk_out1_1),
    .ACLK_EN   ( 1'b1),
    .ARADDR    (design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1),
    .ARBURST   (design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1),
    .ARCACHE   (design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_1),
    .ARESET    (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARESET),
    .ARID      (design_1_i_kernel3_0_m_axi_gmem_C_ARID_1),
    .ARLEN     (design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_1),
    .ARLOCK    (design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1),
    .ARPROT    (design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1),
    .ARQOS     (design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1),
    .ARREADY   (design_1_i_smartconnect_30_S00_AXI_arready),
    .ARREGION  (design_1_i_kernel3_0_m_axi_gmem_C_ARREGION_1),
    .ARSIZE    (design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1),
    .ARUSER    (design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1),
    .ARVALID   (design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1),
    .AWADDR    (design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1),
    .AWBURST   (design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1),
    .AWCACHE   (design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_1),
    .AWID      (design_1_i_kernel3_0_m_axi_gmem_C_AWID_1),
    .AWLEN     (design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1),
    .AWLOCK    (design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_1),
    .AWPROT    (design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1),
    .AWQOS     (design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_1),
    .AWREADY   (design_1_i_smartconnect_30_S00_AXI_awready),
    .AWREGION  (design_1_i_kernel3_0_m_axi_gmem_C_AWREGION_1),
    .AWSIZE    (design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_1),
    .AWUSER    (design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_1),
    .AWVALID   (design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_1),
    .BID       (design_1_i_smartconnect_30_S00_AXI_bid),
    .BREADY    (design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1),
    .BRESP     (design_1_i_smartconnect_30_S00_AXI_bresp),
    .BUSER     (design_1_i_smartconnect_30_S00_AXI_buser),
    .BVALID    (design_1_i_smartconnect_30_S00_AXI_bvalid),
    .I_ARADDR  (64'b0),
    .I_ARLEN   (32'b0),
    .I_ARVALID (1'b0),
    .I_AWADDR  (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1),
    .I_AWLEN   (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1),
    .I_AWREADY (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_AWREADY),
    .I_AWVALID (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1),
    .I_BREADY  (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1),
    .I_BVALID  (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_BVALID),
    .I_RREADY  (1'b0),
    .I_WDATA   (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1),
    .I_WREADY  (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_I_WREADY),
    .I_WSTRB   (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1),
    .I_WVALID  (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1),
    .RDATA     (design_1_i_smartconnect_30_S00_AXI_rdata),
    .RID       (design_1_i_smartconnect_30_S00_AXI_rid),
    .RLAST     (design_1_i_smartconnect_30_S00_AXI_rlast),
    .RREADY    (design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1),
    .RRESP     (design_1_i_smartconnect_30_S00_AXI_rresp),
    .RUSER     ( 1'b0),
    .RVALID    (design_1_i_smartconnect_30_S00_AXI_rvalid),
    .WDATA     (design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1),
    .WID       (design_1_i_kernel3_0_m_axi_gmem_C_WID_1),
    .WLAST     (design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1),
    .WREADY    (design_1_i_smartconnect_30_S00_AXI_wready),
    .WSTRB     (design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_1),
    .WUSER     (design_1_i_kernel3_0_m_axi_gmem_C_WUSER_1),
    .WVALID    (design_1_i_kernel3_0_m_axi_gmem_C_WVALID_1)
);

design_1_gnd_driver_0_0 gnd_driver_0 /**   design_1_i/gnd_driver_0   **/ (
    .clk   (design_1_i_xdma_0_axi_aclk_1),
    .dout  (HBM_CATTRIP),
    .rst_n (design_1_i_gnd_driver_0_rst_n)
);

design_1_hbm_0_0 hbm_0 /**   design_1_i/hbm_0   **/ (
    .APB_0_PCLK          (design_1_i_util_ds_buf_0_IBUF_OUT_1),
    .APB_0_PRESET_N      (design_1_i_hbm_0_APB_0_PRESET_N),
    .AXI_12_ACLK         (design_1_i_hbm_0_AXI_12_ACLK),
    .AXI_12_ARADDR       (design_1_i_axi_register_slice_28_m_axi_araddr),
    .AXI_12_ARBURST      (design_1_i_axi_register_slice_28_m_axi_arburst),
    .AXI_12_ARESET_N     (design_1_i_hbm_0_AXI_12_ARESET_N),
    .AXI_12_ARID         ( 0),
    .AXI_12_ARLEN        (design_1_i_axi_register_slice_28_m_axi_arlen),
    .AXI_12_ARREADY      (design_1_i_hbm_0_AXI_12_ARREADY),
    .AXI_12_ARSIZE       (design_1_i_axi_register_slice_28_m_axi_arsize),
    .AXI_12_ARVALID      (design_1_i_axi_register_slice_28_m_axi_arvalid),
    .AXI_12_AWADDR       (design_1_i_axi_register_slice_28_m_axi_awaddr),
    .AXI_12_AWBURST      (design_1_i_axi_register_slice_28_m_axi_awburst),
    .AXI_12_AWID         ( 0),
    .AXI_12_AWLEN        (design_1_i_axi_register_slice_28_m_axi_awlen),
    .AXI_12_AWREADY      (design_1_i_hbm_0_AXI_12_AWREADY),
    .AXI_12_AWSIZE       (design_1_i_axi_register_slice_28_m_axi_awsize),
    .AXI_12_AWVALID      (design_1_i_axi_register_slice_28_m_axi_awvalid),
    .AXI_12_BREADY       (design_1_i_axi_register_slice_28_m_axi_bready),
    .AXI_12_BRESP        (design_1_i_hbm_0_AXI_12_BRESP),
    .AXI_12_BVALID       (design_1_i_hbm_0_AXI_12_BVALID),
    .AXI_12_RDATA        (design_1_i_hbm_0_AXI_12_RDATA),
    .AXI_12_RDATA_PARITY (design_1_i_hbm_0_AXI_12_RDATA_PARITY),
    .AXI_12_RLAST        (design_1_i_hbm_0_AXI_12_RLAST),
    .AXI_12_RREADY       (design_1_i_axi_register_slice_28_m_axi_rready),
    .AXI_12_RRESP        (design_1_i_hbm_0_AXI_12_RRESP),
    .AXI_12_RVALID       (design_1_i_hbm_0_AXI_12_RVALID),
    .AXI_12_WDATA        (design_1_i_axi_register_slice_28_m_axi_wdata),
    .AXI_12_WDATA_PARITY (design_1_i_hbm_0_AXI_12_WDATA_PARITY),
    .AXI_12_WLAST        (design_1_i_axi_register_slice_28_m_axi_wlast),
    .AXI_12_WREADY       (design_1_i_hbm_0_AXI_12_WREADY),
    .AXI_12_WSTRB        (design_1_i_axi_register_slice_28_m_axi_wstrb),
    .AXI_12_WVALID       (design_1_i_axi_register_slice_28_m_axi_wvalid),
    .AXI_13_ACLK         (design_1_i_hbm_0_AXI_13_ACLK),
    .AXI_13_ARADDR       (design_1_i_axi_register_slice_29_m_axi_araddr),
    .AXI_13_ARBURST      (design_1_i_axi_register_slice_29_m_axi_arburst),
    .AXI_13_ARESET_N     (design_1_i_hbm_0_AXI_13_ARESET_N),
    .AXI_13_ARID         ( 0),
    .AXI_13_ARLEN        (design_1_i_axi_register_slice_29_m_axi_arlen),
    .AXI_13_ARREADY      (design_1_i_hbm_0_AXI_13_ARREADY),
    .AXI_13_ARSIZE       (design_1_i_axi_register_slice_29_m_axi_arsize),
    .AXI_13_ARVALID      (design_1_i_axi_register_slice_29_m_axi_arvalid),
    .AXI_13_AWADDR       (design_1_i_axi_register_slice_29_m_axi_awaddr),
    .AXI_13_AWBURST      (design_1_i_axi_register_slice_29_m_axi_awburst),
    .AXI_13_AWID         ( 0),
    .AXI_13_AWLEN        (design_1_i_axi_register_slice_29_m_axi_awlen),
    .AXI_13_AWREADY      (design_1_i_hbm_0_AXI_13_AWREADY),
    .AXI_13_AWSIZE       (design_1_i_axi_register_slice_29_m_axi_awsize),
    .AXI_13_AWVALID      (design_1_i_axi_register_slice_29_m_axi_awvalid),
    .AXI_13_BREADY       (design_1_i_axi_register_slice_29_m_axi_bready),
    .AXI_13_BRESP        (design_1_i_hbm_0_AXI_13_BRESP),
    .AXI_13_BVALID       (design_1_i_hbm_0_AXI_13_BVALID),
    .AXI_13_RDATA        (design_1_i_hbm_0_AXI_13_RDATA),
    .AXI_13_RDATA_PARITY (design_1_i_hbm_0_AXI_13_RDATA_PARITY),
    .AXI_13_RLAST        (design_1_i_hbm_0_AXI_13_RLAST),
    .AXI_13_RREADY       (design_1_i_axi_register_slice_29_m_axi_rready),
    .AXI_13_RRESP        (design_1_i_hbm_0_AXI_13_RRESP),
    .AXI_13_RVALID       (design_1_i_hbm_0_AXI_13_RVALID),
    .AXI_13_WDATA        (design_1_i_axi_register_slice_29_m_axi_wdata),
    .AXI_13_WDATA_PARITY (design_1_i_hbm_0_AXI_13_WDATA_PARITY),
    .AXI_13_WLAST        (design_1_i_axi_register_slice_29_m_axi_wlast),
    .AXI_13_WREADY       (design_1_i_hbm_0_AXI_13_WREADY),
    .AXI_13_WSTRB        (design_1_i_axi_register_slice_29_m_axi_wstrb),
    .AXI_13_WVALID       (design_1_i_axi_register_slice_29_m_axi_wvalid),
    .AXI_14_ACLK         (design_1_i_hbm_0_AXI_14_ACLK),
    .AXI_14_ARADDR       (design_1_i_axi_register_slice_30_m_axi_araddr),
    .AXI_14_ARBURST      (design_1_i_axi_register_slice_30_m_axi_arburst),
    .AXI_14_ARESET_N     (design_1_i_hbm_0_AXI_14_ARESET_N),
    .AXI_14_ARID         ( 0),
    .AXI_14_ARLEN        (design_1_i_axi_register_slice_30_m_axi_arlen),
    .AXI_14_ARREADY      (design_1_i_hbm_0_AXI_14_ARREADY),
    .AXI_14_ARSIZE       (design_1_i_axi_register_slice_30_m_axi_arsize),
    .AXI_14_ARVALID      (design_1_i_axi_register_slice_30_m_axi_arvalid),
    .AXI_14_AWADDR       (design_1_i_axi_register_slice_30_m_axi_awaddr),
    .AXI_14_AWBURST      (design_1_i_axi_register_slice_30_m_axi_awburst),
    .AXI_14_AWID         ( 0),
    .AXI_14_AWLEN        (design_1_i_axi_register_slice_30_m_axi_awlen),
    .AXI_14_AWREADY      (design_1_i_hbm_0_AXI_14_AWREADY),
    .AXI_14_AWSIZE       (design_1_i_axi_register_slice_30_m_axi_awsize),
    .AXI_14_AWVALID      (design_1_i_axi_register_slice_30_m_axi_awvalid),
    .AXI_14_BREADY       (design_1_i_axi_register_slice_30_m_axi_bready),
    .AXI_14_BRESP        (design_1_i_hbm_0_AXI_14_BRESP),
    .AXI_14_BVALID       (design_1_i_hbm_0_AXI_14_BVALID),
    .AXI_14_RDATA        (design_1_i_hbm_0_AXI_14_RDATA),
    .AXI_14_RDATA_PARITY (design_1_i_hbm_0_AXI_14_RDATA_PARITY),
    .AXI_14_RLAST        (design_1_i_hbm_0_AXI_14_RLAST),
    .AXI_14_RREADY       (design_1_i_axi_register_slice_30_m_axi_rready),
    .AXI_14_RRESP        (design_1_i_hbm_0_AXI_14_RRESP),
    .AXI_14_RVALID       (design_1_i_hbm_0_AXI_14_RVALID),
    .AXI_14_WDATA        (design_1_i_axi_register_slice_30_m_axi_wdata),
    .AXI_14_WDATA_PARITY (design_1_i_hbm_0_AXI_14_WDATA_PARITY),
    .AXI_14_WLAST        (design_1_i_axi_register_slice_30_m_axi_wlast),
    .AXI_14_WREADY       (design_1_i_hbm_0_AXI_14_WREADY),
    .AXI_14_WSTRB        (design_1_i_axi_register_slice_30_m_axi_wstrb),
    .AXI_14_WVALID       (design_1_i_axi_register_slice_30_m_axi_wvalid),
    .AXI_15_ACLK         (design_1_i_hbm_axi_clk_clk_out1_1),
    .AXI_15_ARADDR       (design_1_i_axi_register_slice_31_m_axi_araddr),
    .AXI_15_ARBURST      (design_1_i_axi_register_slice_31_m_axi_arburst),
    .AXI_15_ARESET_N     (design_1_i_hbm_0_AXI_15_ARESET_N),
    .AXI_15_ARID         ( 0),
    .AXI_15_ARLEN        (design_1_i_axi_register_slice_31_m_axi_arlen),
    .AXI_15_ARREADY      (design_1_i_hbm_0_AXI_15_ARREADY),
    .AXI_15_ARSIZE       (design_1_i_axi_register_slice_31_m_axi_arsize),
    .AXI_15_ARVALID      (design_1_i_axi_register_slice_31_m_axi_arvalid),
    .AXI_15_AWADDR       (design_1_i_axi_register_slice_31_m_axi_awaddr),
    .AXI_15_AWBURST      (design_1_i_axi_register_slice_31_m_axi_awburst),
    .AXI_15_AWID         ( 0),
    .AXI_15_AWLEN        (design_1_i_axi_register_slice_31_m_axi_awlen),
    .AXI_15_AWREADY      (design_1_i_hbm_0_AXI_15_AWREADY),
    .AXI_15_AWSIZE       (design_1_i_axi_register_slice_31_m_axi_awsize),
    .AXI_15_AWVALID      (design_1_i_axi_register_slice_31_m_axi_awvalid),
    .AXI_15_BREADY       (design_1_i_axi_register_slice_31_m_axi_bready),
    .AXI_15_BRESP        (design_1_i_hbm_0_AXI_15_BRESP),
    .AXI_15_BVALID       (design_1_i_hbm_0_AXI_15_BVALID),
    .AXI_15_RDATA        (design_1_i_hbm_0_AXI_15_RDATA),
    .AXI_15_RDATA_PARITY (design_1_i_hbm_0_AXI_15_RDATA_PARITY),
    .AXI_15_RLAST        (design_1_i_hbm_0_AXI_15_RLAST),
    .AXI_15_RREADY       (design_1_i_axi_register_slice_31_m_axi_rready),
    .AXI_15_RRESP        (design_1_i_hbm_0_AXI_15_RRESP),
    .AXI_15_RVALID       (design_1_i_hbm_0_AXI_15_RVALID),
    .AXI_15_WDATA        (design_1_i_axi_register_slice_31_m_axi_wdata),
    .AXI_15_WDATA_PARITY (design_1_i_hbm_0_AXI_15_WDATA_PARITY),
    .AXI_15_WLAST        (design_1_i_axi_register_slice_31_m_axi_wlast),
    .AXI_15_WREADY       (design_1_i_hbm_0_AXI_15_WREADY),
    .AXI_15_WSTRB        (design_1_i_axi_register_slice_31_m_axi_wstrb),
    .AXI_15_WVALID       (design_1_i_axi_register_slice_31_m_axi_wvalid),
    .DRAM_0_STAT_CATTRIP (design_1_i_hbm_0_DRAM_0_STAT_CATTRIP),
    .DRAM_0_STAT_TEMP    (design_1_i_hbm_0_DRAM_0_STAT_TEMP),
    .HBM_REF_CLK_0       (design_1_i_hbm_0_HBM_REF_CLK_0),
    .apb_complete_0      (design_1_i_hbm_0_apb_complete_0)
);

design_1_hbm_axi_clk_0 hbm_axi_clk /**   design_1_i/hbm_axi_clk   **/ (
    .clk_in1  (design_1_i_xdma_0_axi_aclk_1),
    .clk_out1 (design_1_i_hbm_axi_clk_clk_out1_1),
    .locked   (design_1_i_hbm_axi_clk_locked_1),
    .resetn   (design_1_i_hbm_axi_clk_resetn)
);

design_1_hbm_sys_reset_0 hbm_sys_reset /**   design_1_i/hbm_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         (design_1_i_hbm_axi_clk_locked_1),
    .ext_reset_in       (design_1_i_hbm_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (design_1_i_hbm_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (design_1_i_hbm_axi_clk_clk_out1_1)
);

__rs_kernel3_aux_split_aux_0 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1),
    .A_IO_L2_in_10_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst),
    .A_IO_L2_in_11_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1),
    .A_IO_L2_in_11_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst),
    .A_IO_L2_in_1_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_idle_1),
    .A_IO_L2_in_1_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_rst),
    .A_IO_L2_in_2_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_idle_1),
    .A_IO_L2_in_2_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_rst),
    .A_IO_L2_in_3_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_idle_1),
    .A_IO_L2_in_3_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_rst),
    .A_IO_L2_in_4_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_idle_1),
    .A_IO_L2_in_4_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_rst),
    .A_IO_L2_in_5_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_idle_1),
    .A_IO_L2_in_5_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_rst),
    .A_IO_L2_in_6_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_idle_1),
    .A_IO_L2_in_6_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_rst),
    .A_IO_L2_in_7_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_1),
    .A_IO_L2_in_7_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst),
    .A_IO_L2_in_8_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1),
    .A_IO_L2_in_8_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rst),
    .A_IO_L2_in_9_U0_ap_idle_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1),
    .A_IO_L2_in_9_U0_ap_rst                     (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst),
    .A_IO_L2_in_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_idle_1),
    .A_IO_L2_in_U0_ap_rst                       (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_rst),
    .A_IO_L2_in_boundary_U0_ap_idle_1           (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1),
    .A_IO_L2_in_boundary_U0_ap_rst              (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst),
    .A_IO_L3_in_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_idle_1),
    .A_IO_L3_in_U0_ap_rst                       (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_rst),
    .A_PE_dummy_12_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_idle_1),
    .A_PE_dummy_12_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_rst),
    .A_PE_dummy_13_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_idle_1),
    .A_PE_dummy_13_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_rst),
    .A_PE_dummy_14_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_idle_1),
    .A_PE_dummy_14_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_rst),
    .A_PE_dummy_15_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_idle_1),
    .A_PE_dummy_15_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_rst),
    .A_PE_dummy_16_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_idle_1),
    .A_PE_dummy_16_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_rst),
    .A_PE_dummy_17_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_idle_1),
    .A_PE_dummy_17_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_rst),
    .A_PE_dummy_18_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1),
    .A_PE_dummy_18_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst),
    .A_PE_dummy_19_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_1),
    .A_PE_dummy_19_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rst),
    .A_PE_dummy_20_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1),
    .A_PE_dummy_20_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst),
    .A_PE_dummy_21_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1),
    .A_PE_dummy_21_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rst),
    .A_PE_dummy_22_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1),
    .A_PE_dummy_22_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst),
    .A_PE_dummy_23_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_1),
    .A_PE_dummy_23_U0_ap_rst                    (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst),
    .A_PE_dummy_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_idle_1),
    .A_PE_dummy_U0_ap_rst                       (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_rst),
    .B_IO_L2_in_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_idle_1),
    .B_IO_L2_in_U0_ap_rst                       (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_rst),
    .B_IO_L2_in_boundary_U0_ap_idle_1           (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_idle_1),
    .B_IO_L2_in_boundary_U0_ap_rst              (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_rst),
    .B_IO_L3_in_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_idle_1),
    .B_IO_L3_in_U0_ap_rst                       (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_rst),
    .B_PE_dummy_24_U0_ap_idle_1                 (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1),
    .B_PE_dummy_24_U0_ap_rst                    (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst),
    .B_PE_dummy_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_1),
    .B_PE_dummy_U0_ap_rst                       (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst),
    .C_drain_IO_L1_out_25_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1),
    .C_drain_IO_L1_out_25_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rst),
    .C_drain_IO_L1_out_26_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1),
    .C_drain_IO_L1_out_26_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst),
    .C_drain_IO_L1_out_27_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1),
    .C_drain_IO_L1_out_27_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rst),
    .C_drain_IO_L1_out_28_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_1),
    .C_drain_IO_L1_out_28_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst),
    .C_drain_IO_L1_out_29_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_idle_1),
    .C_drain_IO_L1_out_29_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_rst),
    .C_drain_IO_L1_out_30_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_idle_1),
    .C_drain_IO_L1_out_30_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_rst),
    .C_drain_IO_L1_out_31_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_idle_1),
    .C_drain_IO_L1_out_31_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_rst),
    .C_drain_IO_L1_out_32_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_idle_1),
    .C_drain_IO_L1_out_32_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_rst),
    .C_drain_IO_L1_out_33_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_idle_1),
    .C_drain_IO_L1_out_33_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_rst),
    .C_drain_IO_L1_out_34_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_idle_1),
    .C_drain_IO_L1_out_34_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_rst),
    .C_drain_IO_L1_out_35_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_idle_1),
    .C_drain_IO_L1_out_35_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_rst),
    .C_drain_IO_L1_out_37_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_1),
    .C_drain_IO_L1_out_37_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst),
    .C_drain_IO_L1_out_38_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_1),
    .C_drain_IO_L1_out_38_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rst),
    .C_drain_IO_L1_out_39_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1),
    .C_drain_IO_L1_out_39_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst),
    .C_drain_IO_L1_out_40_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1),
    .C_drain_IO_L1_out_40_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rst),
    .C_drain_IO_L1_out_41_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1),
    .C_drain_IO_L1_out_41_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst),
    .C_drain_IO_L1_out_42_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_idle_1),
    .C_drain_IO_L1_out_42_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_rst),
    .C_drain_IO_L1_out_43_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_idle_1),
    .C_drain_IO_L1_out_43_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_rst),
    .C_drain_IO_L1_out_44_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_idle_1),
    .C_drain_IO_L1_out_44_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_rst),
    .C_drain_IO_L1_out_45_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_idle_1),
    .C_drain_IO_L1_out_45_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_rst),
    .C_drain_IO_L1_out_46_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_idle_1),
    .C_drain_IO_L1_out_46_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_rst),
    .C_drain_IO_L1_out_47_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_idle_1),
    .C_drain_IO_L1_out_47_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_rst),
    .C_drain_IO_L1_out_48_U0_ap_idle_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_idle_1),
    .C_drain_IO_L1_out_48_U0_ap_rst             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_rst),
    .C_drain_IO_L1_out_U0_ap_idle_1             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_1),
    .C_drain_IO_L1_out_U0_ap_rst                (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_36_U0_ap_idle_1 (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_rst    (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_U0_ap_idle_1    (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1),
    .C_drain_IO_L1_out_boundary_U0_ap_rst       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst),
    .C_drain_IO_L2_out_U0_ap_idle_1             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_idle_1),
    .C_drain_IO_L2_out_U0_ap_rst                (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_rst),
    .C_drain_IO_L2_out_boundary_U0_ap_idle_1    (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_idle_1),
    .C_drain_IO_L2_out_boundary_U0_ap_rst       (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_rst),
    .C_drain_IO_L3_out_U0_ap_idle_1             (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_idle_1),
    .C_drain_IO_L3_out_U0_ap_rst                (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_rst),
    .PE_wrapper_0_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_idle_1),
    .PE_wrapper_0_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_rst),
    .PE_wrapper_0_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_idle_1),
    .PE_wrapper_0_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_rst),
    .PE_wrapper_10_0_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1),
    .PE_wrapper_10_0_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst),
    .PE_wrapper_10_1_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_1),
    .PE_wrapper_10_1_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst),
    .PE_wrapper_11_0_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1),
    .PE_wrapper_11_0_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rst),
    .PE_wrapper_11_1_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1),
    .PE_wrapper_11_1_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst),
    .PE_wrapper_12_0_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1),
    .PE_wrapper_12_0_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst),
    .PE_wrapper_12_1_U0_ap_idle_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1),
    .PE_wrapper_12_1_U0_ap_rst                  (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst),
    .PE_wrapper_1_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_idle_1),
    .PE_wrapper_1_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_rst),
    .PE_wrapper_1_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_idle_1),
    .PE_wrapper_1_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_rst),
    .PE_wrapper_2_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_idle_1),
    .PE_wrapper_2_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_rst),
    .PE_wrapper_2_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_idle_1),
    .PE_wrapper_2_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_rst),
    .PE_wrapper_3_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_idle_1),
    .PE_wrapper_3_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_rst),
    .PE_wrapper_3_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_idle_1),
    .PE_wrapper_3_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_rst),
    .PE_wrapper_4_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_idle_1),
    .PE_wrapper_4_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_rst),
    .PE_wrapper_4_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_idle_1),
    .PE_wrapper_4_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_rst),
    .PE_wrapper_5_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_idle_1),
    .PE_wrapper_5_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_rst),
    .PE_wrapper_5_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_idle_1),
    .PE_wrapper_5_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_rst),
    .PE_wrapper_6_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_idle_1),
    .PE_wrapper_6_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_rst),
    .PE_wrapper_6_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_idle_1),
    .PE_wrapper_6_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_rst),
    .PE_wrapper_7_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1),
    .PE_wrapper_7_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rst),
    .PE_wrapper_7_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1),
    .PE_wrapper_7_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rst),
    .PE_wrapper_8_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_1),
    .PE_wrapper_8_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst),
    .PE_wrapper_8_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1),
    .PE_wrapper_8_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst),
    .PE_wrapper_9_0_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_1),
    .PE_wrapper_9_0_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst),
    .PE_wrapper_9_1_U0_ap_idle_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1),
    .PE_wrapper_9_1_U0_ap_rst                   (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst),
    .ap_clk                                     (design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                                   (design_1_i_kernel3_0_ap_rst_n),
    .control_s_axi_U_ARESET                     (design_1_i_kernel3_0_inst_control_s_axi_U_ARESET),
    .control_s_axi_U_ap_idle                    (design_1_i_kernel3_0_inst_control_s_axi_U_ap_idle),
    .entry_proc_U0_ap_idle_1                    (design_1_i_kernel3_0_inst_entry_proc_U0_ap_idle_1),
    .entry_proc_U0_ap_rst                       (design_1_i_kernel3_0_inst_entry_proc_U0_ap_rst)
);

__rs_kernel3_aux_split_aux_100 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_1 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap (_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid      (__1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd34),
    .fifo_C_drain_PE_12_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap),
    .fifo_C_drain_PE_12_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_109 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_10 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap        (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid  (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap),
    .fifo_B_PE_10_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_64 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_100 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e),
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap206),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_65 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_101 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .fifo_C_drain_PE_3_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap),
    .fifo_C_drain_PE_3_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_66 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_102 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b),
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid209),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_67 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_103 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .fifo_C_drain_PE_2_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_cap),
    .fifo_C_drain_PE_2_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_68 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_104 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f),
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd86),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_69 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_105 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .fifo_C_drain_PE_1_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap),
    .fifo_C_drain_PE_1_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_6 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_106 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap),
    .fifo_A_PE_11_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_70 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_107 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9f),
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid    (_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap    (_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_71 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_108 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .fifo_C_drain_PE_0_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap),
    .fifo_C_drain_PE_0_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_72 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_109 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd91),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2df),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid       (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea)
);

__rs_kernel3_aux_split_aux_10 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_11 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_3_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_3_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_73 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_110 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid    (_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap      (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap844),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16f),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap  (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap                (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid          (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21c)
);

__rs_kernel3_aux_split_aux_74 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_111 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap       (__1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5),
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid391),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid      (_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1af),
    .fifo_C_drain_PE_11_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap),
    .fifo_C_drain_PE_11_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_75 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_112 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f4),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2ad),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid       (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649)
);

__rs_kernel3_aux_split_aux_76 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_113 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap       (__1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e),
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e3),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid      (_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid775),
    .fifo_C_drain_PE_10_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap),
    .fifo_C_drain_PE_10_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_77 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_114 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01),
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_78 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_115 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9e),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99),
    .fifo_C_drain_PE_9_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap),
    .fifo_C_drain_PE_9_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_79 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_116 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap694),
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e3),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_7 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_117 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_1_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_1_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_80 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_118 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd43),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b),
    .fifo_C_drain_PE_8_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_cap),
    .fifo_C_drain_PE_8_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_81 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_119 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578),
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape73),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_110 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_12 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_cap),
    .fifo_B_PE_11_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_82 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_120 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069),
    .fifo_C_drain_PE_7_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_cap),
    .fifo_C_drain_PE_7_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_83 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_121 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a5),
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb2),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap200),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_84 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_122 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7),
    .fifo_C_drain_PE_6_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap),
    .fifo_C_drain_PE_6_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_85 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_123 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b6),
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap002),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_86 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_124 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1b),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf87),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid043),
    .fifo_C_drain_PE_5_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_cap),
    .fifo_C_drain_PE_5_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_87 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_125 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape98),
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid208),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_88 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_126 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf28),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid611),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid672),
    .fifo_C_drain_PE_4_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_cap),
    .fifo_C_drain_PE_4_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_89 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_127 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08),
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_8 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_128 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_2_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_2_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_90 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_129 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid913),
    .fifo_C_drain_PE_3_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_cap),
    .fifo_C_drain_PE_3_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_111 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_13 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap),
    .fifo_A_PE_11_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_91 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_130 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped2),
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea8),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_92 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_131 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid       (_n_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631),
    .fifo_C_drain_PE_2_1_U_if_fifo_cap                             (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_cap),
    .fifo_C_drain_PE_2_1_U_if_num_data_valid                       (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_93 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_132 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b7),
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf7),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_94 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_133 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .fifo_C_drain_PE_1_1_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap),
    .fifo_C_drain_PE_1_1_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_95 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_134 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddc),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap (_nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid  (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_96 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_135 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid641),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .fifo_C_drain_PE_0_1_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_cap),
    .fifo_C_drain_PE_0_1_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_97 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_136 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid   (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap     (__kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap                (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid          (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c)
);

__rs_kernel3_aux_split_aux_98 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_137 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid (__i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap         (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid   (__1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e2),
    .fifo_C_drain_PE_11_0_U_if_fifo_cap                         (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap),
    .fifo_C_drain_PE_11_0_U_if_num_data_valid                   (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_99 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_138 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap     (_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc88),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid       (_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7e),
    .fifo_C_drain_PE_12_1_U_if_fifo_cap                              (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap),
    .fifo_C_drain_PE_12_1_U_if_num_data_valid                        (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_9 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_139 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_cap),
    .fifo_A_PE_1_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_112 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_14 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap),
    .fifo_B_PE_12_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_113 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_15 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap),
    .fifo_B_PE_12_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_114 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_16 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap),
    .fifo_A_PE_12_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_115 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_17 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap),
    .fifo_A_PE_1_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_116 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_18 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap),
    .fifo_B_PE_2_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_117 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_19 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap),
    .fifo_B_PE_2_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_101 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_2 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490),
    .C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb65),
    .C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap              (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid        (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_118 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_20 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_cap),
    .fifo_A_PE_2_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_119 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_21 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap),
    .fifo_B_PE_3_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_11 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_22 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_cap),
    .fifo_A_PE_2_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_120 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_23 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap),
    .fifo_B_PE_3_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_121 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_24 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap),
    .fifo_A_PE_3_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_122 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_25 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap),
    .fifo_B_PE_4_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_123 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_26 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_cap),
    .fifo_B_PE_4_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_124 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_27 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap),
    .fifo_A_PE_4_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_125 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_28 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_cap),
    .fifo_B_PE_5_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_126 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_29 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap),
    .fifo_B_PE_5_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_102 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_3 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid      (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid867),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap      (_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid (_nel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap   (_ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_127 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_30 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap),
    .fifo_A_PE_5_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_128 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_31 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap),
    .fifo_B_PE_6_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_129 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_32 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap),
    .fifo_B_PE_6_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_12 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_33 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_4_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_4_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_130 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_34 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap),
    .fifo_A_PE_6_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_131 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_35 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap),
    .fifo_B_PE_7_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_132 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_36 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_cap),
    .fifo_B_PE_7_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_133 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_37 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap),
    .fifo_A_PE_7_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_134 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_38 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_cap),
    .fifo_B_PE_8_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_135 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_39 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_cap),
    .fifo_B_PE_8_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_103 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_4 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap),
    .fifo_A_PE_0_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_136 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_40 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap),
    .fifo_A_PE_8_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_137 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_41 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_cap),
    .fifo_B_PE_9_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_138 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_42 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_cap),
    .fifo_B_PE_9_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_139 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_43 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap),
    .fifo_A_PE_9_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_13 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_44 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap),
    .fifo_A_PE_3_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_14 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_45 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_5_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_5_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_15 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_46 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap),
    .fifo_A_PE_4_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_16 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_47 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_6_U_if_fifo_cap                   (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_6_U_if_num_data_valid             (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_17 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_48 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_cap),
    .fifo_A_PE_5_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_18 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_49 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_7_U_if_fifo_cap                    (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_7_U_if_num_data_valid              (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_104 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_5 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap),
    .fifo_B_PE_1_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_19 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_50 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap),
    .fifo_A_PE_6_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_1 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_51 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_ready_1),
    .A_IO_L2_in_10_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_start_1),
    .A_IO_L2_in_11_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_ready_1),
    .A_IO_L2_in_11_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_start_1),
    .A_IO_L2_in_1_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1),
    .A_IO_L2_in_1_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_1),
    .A_IO_L2_in_2_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1),
    .A_IO_L2_in_2_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1),
    .A_IO_L2_in_3_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1),
    .A_IO_L2_in_3_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1),
    .A_IO_L2_in_4_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1),
    .A_IO_L2_in_4_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1),
    .A_IO_L2_in_5_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1),
    .A_IO_L2_in_5_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_1),
    .A_IO_L2_in_6_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1),
    .A_IO_L2_in_6_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_1),
    .A_IO_L2_in_7_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_ready_1),
    .A_IO_L2_in_7_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_start_1),
    .A_IO_L2_in_8_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_ready_1),
    .A_IO_L2_in_8_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_start_1),
    .A_IO_L2_in_9_U0_ap_ready_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_ready_1),
    .A_IO_L2_in_9_U0_ap_start_1                  (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_start_1),
    .A_IO_L2_in_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1),
    .A_IO_L2_in_U0_ap_start_1                    (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_1),
    .A_IO_L2_in_boundary_U0_ap_ready_1           (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_ready_1),
    .A_IO_L2_in_boundary_U0_ap_start_1           (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_start_1),
    .A_IO_L3_in_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_ready_1),
    .A_IO_L3_in_U0_ap_start_1                    (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_start_1),
    .A_PE_dummy_12_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1),
    .A_PE_dummy_12_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1),
    .A_PE_dummy_13_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_1),
    .A_PE_dummy_13_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1),
    .A_PE_dummy_14_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1),
    .A_PE_dummy_14_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1),
    .A_PE_dummy_15_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1),
    .A_PE_dummy_15_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1),
    .A_PE_dummy_16_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1),
    .A_PE_dummy_16_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_1),
    .A_PE_dummy_17_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1),
    .A_PE_dummy_17_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_1),
    .A_PE_dummy_18_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_ready_1),
    .A_PE_dummy_18_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_start_1),
    .A_PE_dummy_19_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_ready_1),
    .A_PE_dummy_19_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_start_1),
    .A_PE_dummy_20_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_ready_1),
    .A_PE_dummy_20_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_start_1),
    .A_PE_dummy_21_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_ready_1),
    .A_PE_dummy_21_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_start_1),
    .A_PE_dummy_22_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_ready_1),
    .A_PE_dummy_22_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_start_1),
    .A_PE_dummy_23_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_ready_1),
    .A_PE_dummy_23_U0_ap_start_1                 (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_start_1),
    .A_PE_dummy_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_1),
    .A_PE_dummy_U0_ap_start_1                    (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1),
    .B_IO_L2_in_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1),
    .B_IO_L2_in_U0_ap_start_1                    (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1),
    .B_IO_L2_in_boundary_U0_ap_ready_1           (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_1),
    .B_IO_L2_in_boundary_U0_ap_start_1           (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1),
    .B_IO_L3_in_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_ready_1),
    .B_IO_L3_in_U0_ap_start_1                    (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_start_1),
    .B_PE_dummy_24_U0_ap_ready_1                 (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_ready_1),
    .B_PE_dummy_24_U0_ap_start_1                 (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_start_1),
    .B_PE_dummy_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_ready_1),
    .B_PE_dummy_U0_ap_start_1                    (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_start_1),
    .C_c_U_reset                                 (design_1_i_kernel3_0_inst_C_c_U_reset),
    .C_drain_IO_L1_out_25_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_ready_1),
    .C_drain_IO_L1_out_25_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_start_1),
    .C_drain_IO_L1_out_26_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_ready_1),
    .C_drain_IO_L1_out_26_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_start_1),
    .C_drain_IO_L1_out_27_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_ready_1),
    .C_drain_IO_L1_out_27_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_start_1),
    .C_drain_IO_L1_out_28_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_ready_1),
    .C_drain_IO_L1_out_28_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_start_1),
    .C_drain_IO_L1_out_29_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1),
    .C_drain_IO_L1_out_29_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_1),
    .C_drain_IO_L1_out_30_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_1),
    .C_drain_IO_L1_out_30_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_1),
    .C_drain_IO_L1_out_31_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_1),
    .C_drain_IO_L1_out_31_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1),
    .C_drain_IO_L1_out_32_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_1),
    .C_drain_IO_L1_out_32_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1),
    .C_drain_IO_L1_out_33_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1),
    .C_drain_IO_L1_out_33_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1),
    .C_drain_IO_L1_out_34_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1),
    .C_drain_IO_L1_out_34_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1),
    .C_drain_IO_L1_out_35_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1),
    .C_drain_IO_L1_out_35_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_1),
    .C_drain_IO_L1_out_37_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_ready_1),
    .C_drain_IO_L1_out_37_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_start_1),
    .C_drain_IO_L1_out_38_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_ready_1),
    .C_drain_IO_L1_out_38_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_start_1),
    .C_drain_IO_L1_out_39_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_ready_1),
    .C_drain_IO_L1_out_39_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_start_1),
    .C_drain_IO_L1_out_40_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_ready_1),
    .C_drain_IO_L1_out_40_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_start_1),
    .C_drain_IO_L1_out_41_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_ready_1),
    .C_drain_IO_L1_out_41_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_start_1),
    .C_drain_IO_L1_out_42_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_1),
    .C_drain_IO_L1_out_42_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_1),
    .C_drain_IO_L1_out_43_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1),
    .C_drain_IO_L1_out_43_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_1),
    .C_drain_IO_L1_out_44_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1),
    .C_drain_IO_L1_out_44_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1),
    .C_drain_IO_L1_out_45_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1),
    .C_drain_IO_L1_out_45_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1),
    .C_drain_IO_L1_out_46_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1),
    .C_drain_IO_L1_out_46_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1),
    .C_drain_IO_L1_out_47_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1),
    .C_drain_IO_L1_out_47_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1),
    .C_drain_IO_L1_out_48_U0_ap_ready_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1),
    .C_drain_IO_L1_out_48_U0_ap_start_1          (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1),
    .C_drain_IO_L1_out_U0_ap_ready_1             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_ready_1),
    .C_drain_IO_L1_out_U0_ap_start_1             (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_start_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_ready_1 (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_ready_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_start_1 (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_start_1),
    .C_drain_IO_L1_out_boundary_U0_ap_ready_1    (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_ready_1),
    .C_drain_IO_L1_out_boundary_U0_ap_start_1    (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_start_1),
    .C_drain_IO_L2_out_U0_ap_ready_1             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_1),
    .C_drain_IO_L2_out_U0_ap_start_1             (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1),
    .C_drain_IO_L2_out_boundary_U0_ap_ready_1    (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1),
    .C_drain_IO_L2_out_boundary_U0_ap_start_1    (design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_1),
    .C_drain_IO_L3_out_U0_ap_ready_1             (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_ready_1),
    .C_drain_IO_L3_out_U0_ap_start_1             (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_start_1),
    .PE_wrapper_0_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1),
    .PE_wrapper_0_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_1),
    .PE_wrapper_0_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1),
    .PE_wrapper_0_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_1),
    .PE_wrapper_10_0_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_ready_1),
    .PE_wrapper_10_0_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_start_1),
    .PE_wrapper_10_1_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_ready_1),
    .PE_wrapper_10_1_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_start_1),
    .PE_wrapper_11_0_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_ready_1),
    .PE_wrapper_11_0_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_start_1),
    .PE_wrapper_11_1_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_ready_1),
    .PE_wrapper_11_1_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_start_1),
    .PE_wrapper_12_0_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_ready_1),
    .PE_wrapper_12_0_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_start_1),
    .PE_wrapper_12_1_U0_ap_ready_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_ready_1),
    .PE_wrapper_12_1_U0_ap_start_1               (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_start_1),
    .PE_wrapper_1_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_1),
    .PE_wrapper_1_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_1),
    .PE_wrapper_1_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1),
    .PE_wrapper_1_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1),
    .PE_wrapper_2_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1),
    .PE_wrapper_2_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1),
    .PE_wrapper_2_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_1),
    .PE_wrapper_2_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1),
    .PE_wrapper_3_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1),
    .PE_wrapper_3_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_1),
    .PE_wrapper_3_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_1),
    .PE_wrapper_3_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_1),
    .PE_wrapper_4_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_1),
    .PE_wrapper_4_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1),
    .PE_wrapper_4_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1),
    .PE_wrapper_4_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_1),
    .PE_wrapper_5_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1),
    .PE_wrapper_5_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_1),
    .PE_wrapper_5_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_1),
    .PE_wrapper_5_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_1),
    .PE_wrapper_6_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1),
    .PE_wrapper_6_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1),
    .PE_wrapper_6_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1),
    .PE_wrapper_6_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_1),
    .PE_wrapper_7_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_ready_1),
    .PE_wrapper_7_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_start_1),
    .PE_wrapper_7_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_ready_1),
    .PE_wrapper_7_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_start_1),
    .PE_wrapper_8_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_ready_1),
    .PE_wrapper_8_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_start_1),
    .PE_wrapper_8_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_ready_1),
    .PE_wrapper_8_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_start_1),
    .PE_wrapper_9_0_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_ready_1),
    .PE_wrapper_9_0_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_start_1),
    .PE_wrapper_9_1_U0_ap_ready_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_ready_1),
    .PE_wrapper_9_1_U0_ap_start_1                (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_start_1),
    .ap_clk                                      (design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                                    (design_1_i_kernel3_0_ap_rst_n),
    .control_s_axi_U_ap_ready                    (design_1_i_kernel3_0_inst_control_s_axi_U_ap_ready),
    .control_s_axi_U_ap_start                    (design_1_i_kernel3_0_inst_control_s_axi_U_ap_start),
    .entry_proc_U0_ap_ready_1                    (design_1_i_kernel3_0_inst_entry_proc_U0_ap_ready_1),
    .entry_proc_U0_ap_start_1                    (design_1_i_kernel3_0_inst_entry_proc_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset),
    .fifo_A_A_IO_L2_in_10_U_reset                (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_reset),
    .fifo_A_A_IO_L2_in_11_U_reset                (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_reset),
    .fifo_A_A_IO_L2_in_12_U_reset                (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_reset),
    .fifo_A_A_IO_L2_in_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset),
    .fifo_A_A_IO_L2_in_2_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset),
    .fifo_A_A_IO_L2_in_3_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset),
    .fifo_A_A_IO_L2_in_4_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset),
    .fifo_A_A_IO_L2_in_5_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset),
    .fifo_A_A_IO_L2_in_6_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset),
    .fifo_A_A_IO_L2_in_7_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_reset),
    .fifo_A_A_IO_L2_in_8_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_reset),
    .fifo_A_A_IO_L2_in_9_U_reset                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_reset),
    .fifo_A_PE_0_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset),
    .fifo_A_PE_0_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset),
    .fifo_A_PE_0_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_reset),
    .fifo_A_PE_10_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_reset),
    .fifo_A_PE_10_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_reset),
    .fifo_A_PE_10_2_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_reset),
    .fifo_A_PE_11_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_reset),
    .fifo_A_PE_11_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_reset),
    .fifo_A_PE_11_2_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_reset),
    .fifo_A_PE_12_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_reset),
    .fifo_A_PE_12_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_reset),
    .fifo_A_PE_12_2_U_reset                      (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_reset),
    .fifo_A_PE_1_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_reset),
    .fifo_A_PE_1_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_reset),
    .fifo_A_PE_1_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset),
    .fifo_A_PE_2_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset),
    .fifo_A_PE_2_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_reset),
    .fifo_A_PE_2_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_reset),
    .fifo_A_PE_3_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset),
    .fifo_A_PE_3_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset),
    .fifo_A_PE_3_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset),
    .fifo_A_PE_4_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset),
    .fifo_A_PE_4_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset),
    .fifo_A_PE_4_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_reset),
    .fifo_A_PE_5_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_reset),
    .fifo_A_PE_5_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset),
    .fifo_A_PE_5_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset),
    .fifo_A_PE_6_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reset),
    .fifo_A_PE_6_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_reset),
    .fifo_A_PE_6_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_reset),
    .fifo_A_PE_7_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_reset),
    .fifo_A_PE_7_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_reset),
    .fifo_A_PE_7_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_reset),
    .fifo_A_PE_8_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_reset),
    .fifo_A_PE_8_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_reset),
    .fifo_A_PE_8_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_reset),
    .fifo_A_PE_9_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_reset),
    .fifo_A_PE_9_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_reset),
    .fifo_A_PE_9_2_U_reset                       (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_reset),
    .fifo_B_B_IO_L2_in_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_reset),
    .fifo_B_B_IO_L2_in_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset),
    .fifo_B_PE_0_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset),
    .fifo_B_PE_0_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_reset),
    .fifo_B_PE_10_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_reset),
    .fifo_B_PE_10_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_reset),
    .fifo_B_PE_11_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_reset),
    .fifo_B_PE_11_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_reset),
    .fifo_B_PE_12_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_reset),
    .fifo_B_PE_12_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_reset),
    .fifo_B_PE_13_0_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_reset),
    .fifo_B_PE_13_1_U_reset                      (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_reset),
    .fifo_B_PE_1_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset),
    .fifo_B_PE_1_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_reset),
    .fifo_B_PE_2_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset),
    .fifo_B_PE_2_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reset),
    .fifo_B_PE_3_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_reset),
    .fifo_B_PE_3_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset),
    .fifo_B_PE_4_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_reset),
    .fifo_B_PE_4_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset),
    .fifo_B_PE_5_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reset),
    .fifo_B_PE_5_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_reset),
    .fifo_B_PE_6_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset),
    .fifo_B_PE_6_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset),
    .fifo_B_PE_7_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset),
    .fifo_B_PE_7_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_reset),
    .fifo_B_PE_8_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_reset),
    .fifo_B_PE_8_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_reset),
    .fifo_B_PE_9_0_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_reset),
    .fifo_B_PE_9_1_U_reset                       (design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset  (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_reset    (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_reset    (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset),
    .fifo_C_drain_PE_0_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_reset),
    .fifo_C_drain_PE_0_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset),
    .fifo_C_drain_PE_10_0_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_reset),
    .fifo_C_drain_PE_10_1_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_reset),
    .fifo_C_drain_PE_11_0_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_reset),
    .fifo_C_drain_PE_11_1_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_reset),
    .fifo_C_drain_PE_12_0_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_reset),
    .fifo_C_drain_PE_12_1_U_reset                (design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_reset),
    .fifo_C_drain_PE_1_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset),
    .fifo_C_drain_PE_1_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_reset),
    .fifo_C_drain_PE_2_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset),
    .fifo_C_drain_PE_2_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset),
    .fifo_C_drain_PE_3_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset),
    .fifo_C_drain_PE_3_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_reset),
    .fifo_C_drain_PE_4_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset),
    .fifo_C_drain_PE_4_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_reset),
    .fifo_C_drain_PE_5_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset),
    .fifo_C_drain_PE_5_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset),
    .fifo_C_drain_PE_6_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reset),
    .fifo_C_drain_PE_6_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset),
    .fifo_C_drain_PE_7_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_reset),
    .fifo_C_drain_PE_7_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_reset),
    .fifo_C_drain_PE_8_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_reset),
    .fifo_C_drain_PE_8_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_reset),
    .fifo_C_drain_PE_9_0_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_reset),
    .fifo_C_drain_PE_9_1_U_reset                 (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_reset),
    .gmem_A_m_axi_U_ARESET                       (design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARESET),
    .gmem_B_m_axi_U_ARESET                       (design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARESET),
    .gmem_C_m_axi_U_ARESET                       (design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARESET)
);

__rs_kernel3_aux_split_aux_20 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_52 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_8_U_if_fifo_cap                    (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_8_U_if_num_data_valid              (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_21 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_53 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap),
    .fifo_A_PE_7_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_22 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_54 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_9_U_if_fifo_cap                    (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_9_U_if_num_data_valid              (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_23 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_55 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_cap),
    .fifo_A_PE_8_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_24 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_56 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_cap),
    .fifo_A_PE_9_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_25 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_57 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_0_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_0_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_26 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_58 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap           (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid     (design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_cap),
    .fifo_A_PE_0_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_27 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_59 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap),
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap           (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid     (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_0_U_if_fifo_cap                           (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap),
    .fifo_A_PE_12_0_U_if_num_data_valid                     (design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_105 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_6 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_1_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap),
    .fifo_B_PE_1_1_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_28 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_60 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_12_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1),
    .A_PE_dummy_12_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_1),
    .A_PE_dummy_13_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_1),
    .A_PE_dummy_13_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1),
    .A_PE_dummy_14_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_1),
    .A_PE_dummy_14_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1),
    .A_PE_dummy_15_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1),
    .A_PE_dummy_15_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_1),
    .A_PE_dummy_16_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1),
    .A_PE_dummy_16_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1),
    .A_PE_dummy_17_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1),
    .A_PE_dummy_17_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1),
    .A_PE_dummy_18_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_continue_1),
    .A_PE_dummy_18_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_done_1),
    .A_PE_dummy_19_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_continue_1),
    .A_PE_dummy_19_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_done_1),
    .A_PE_dummy_20_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_continue_1),
    .A_PE_dummy_20_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_done_1),
    .A_PE_dummy_21_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_continue_1),
    .A_PE_dummy_21_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_done_1),
    .A_PE_dummy_22_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_continue_1),
    .A_PE_dummy_22_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_done_1),
    .A_PE_dummy_23_U0_ap_continue_1     (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_continue_1),
    .A_PE_dummy_23_U0_ap_done_1         (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_done_1),
    .A_PE_dummy_U0_ap_continue_1        (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1),
    .A_PE_dummy_U0_ap_done_1            (design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1),
    .B_PE_dummy_24_U0_ap_continue_1     (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_continue_1),
    .B_PE_dummy_24_U0_ap_done_1         (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_done_1),
    .B_PE_dummy_U0_ap_continue_1        (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_continue_1),
    .B_PE_dummy_U0_ap_done_1            (design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_done_1),
    .C_drain_IO_L3_out_U0_ap_continue_1 (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_continue_1),
    .C_drain_IO_L3_out_U0_ap_done_1     (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_done_1),
    .ap_clk                             (design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                           (design_1_i_kernel3_0_ap_rst_n),
    .control_s_axi_U_ap_continue        (design_1_i_kernel3_0_inst_control_s_axi_U_ap_continue),
    .control_s_axi_U_ap_done            (design_1_i_kernel3_0_inst_control_s_axi_U_ap_done)
);

__rs_kernel3_aux_split_aux_29 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_61 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap),
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cap),
    .fifo_A_PE_1_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_2 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_62 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap        (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid  (design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_10_U_if_fifo_cap                     (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_10_U_if_num_data_valid               (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_30 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_63 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap),
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap),
    .fifo_A_PE_2_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_31 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_64 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap),
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_cap),
    .fifo_A_PE_3_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_32 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_65 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap),
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap),
    .fifo_A_PE_4_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_33 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_66 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap),
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap),
    .fifo_A_PE_5_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_34 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_67 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap),
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_cap),
    .fifo_A_PE_6_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_35 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_68 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap),
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_cap),
    .fifo_A_PE_7_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_36 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_69 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap),
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap),
    .fifo_A_PE_8_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_106 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_7 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap),
    .fifo_A_PE_10_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_37 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_70 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap        (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap),
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid  (design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cap),
    .fifo_A_PE_9_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_38 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_71 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap         (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap),
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid   (design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_2_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap),
    .fifo_A_PE_10_2_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_39 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_72 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap         (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap),
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid   (design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_2_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_cap),
    .fifo_A_PE_11_2_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_3 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_73 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_11_U_if_fifo_cap                     (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_11_U_if_num_data_valid               (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_40 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_74 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap         (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap),
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid   (design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_2_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap),
    .fifo_A_PE_12_2_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_41 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_75 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap           (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap),
    .A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid     (design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_2_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_cap),
    .fifo_A_PE_0_2_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_42 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_76 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_0_U_if_fifo_cap                  (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap),
    .fifo_B_B_IO_L2_in_0_U_if_num_data_valid            (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_43 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_77 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap                (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid          (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid (_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6c),
    .fifo_B_B_IO_L2_in_1_U_if_fifo_cap                           (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap),
    .fifo_B_B_IO_L2_in_1_U_if_num_data_valid                     (design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_44 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_78 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap           (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid     (design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_0_U_if_fifo_cap                      (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_cap),
    .fifo_B_PE_0_0_U_if_num_data_valid                (design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_45 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_79 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap       (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap),
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid (design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid      (design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_1_U_if_fifo_cap                           (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_cap),
    .fifo_B_PE_0_1_U_if_num_data_valid                     (design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_107 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_8 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap        (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid  (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap),
    .fifo_B_PE_10_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_46 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_80 /**   design_1_i/kernel3_0/inst   **/ (
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap         (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap),
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid   (design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_1_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap),
    .fifo_B_PE_13_1_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_47 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_81 /**   design_1_i/kernel3_0/inst   **/ (
    .B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap            (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap),
    .B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid      (design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_cap),
    .fifo_B_PE_13_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_48 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_82 /**   design_1_i/kernel3_0/inst   **/ (
    .C_c_U_if_fifo_cap                     (design_1_i_kernel3_0_inst_C_c_U_if_fifo_cap),
    .C_c_U_if_num_data_valid               (design_1_i_kernel3_0_inst_C_c_U_if_num_data_valid),
    .C_drain_IO_L3_out_U0_C_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_fifo_cap),
    .C_drain_IO_L3_out_U0_C_num_data_valid (design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_C_num_data_valid),
    .entry_proc_U0_C_c_fifo_cap            (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_fifo_cap),
    .entry_proc_U0_C_c_num_data_valid      (design_1_i_kernel3_0_inst_entry_proc_U0_C_c_num_data_valid)
);

__rs_kernel3_aux_split_aux_49 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_83 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42c),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap             (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid       (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9)
);

__rs_kernel3_aux_split_aux_4 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_84 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap         (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid   (design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_cap),
    .fifo_A_PE_10_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_50 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_85 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid  (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap    (_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd3),
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd78),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap              (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid        (_n_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d)
);

__rs_kernel3_aux_split_aux_51 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_86 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap       (_n_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0),
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap            (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid      (__1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be),
    .fifo_C_drain_PE_10_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap),
    .fifo_C_drain_PE_10_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_52 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_87 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f),
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba2),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_53 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_88 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c4),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .fifo_C_drain_PE_9_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap),
    .fifo_C_drain_PE_9_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_54 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_89 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d2),
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_108 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_9 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap       (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid (design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_0_U_if_fifo_cap                       (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cap),
    .fifo_B_PE_11_0_U_if_num_data_valid                 (design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_55 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_90 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .fifo_C_drain_PE_8_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_cap),
    .fifo_C_drain_PE_8_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_56 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_91 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe3),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec),
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_57 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_92 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21d),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .fifo_C_drain_PE_7_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap),
    .fifo_C_drain_PE_7_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_58 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_93 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid885),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba3),
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid641),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_59 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_94 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .fifo_C_drain_PE_6_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_cap),
    .fifo_C_drain_PE_6_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_5 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_95 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap             (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid       (design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap       (design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid (__kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc),
    .fifo_A_A_IO_L2_in_12_U_if_fifo_cap                           (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_12_U_if_num_data_valid                     (design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_60 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_96 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f),
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid673),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_61 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_97 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fe),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .fifo_C_drain_PE_5_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_cap),
    .fifo_C_drain_PE_5_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_62 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_98 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc5),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3),
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06a),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap                 (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid           (design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_63 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_99 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap       (design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid (__kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap             (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid       (design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .fifo_C_drain_PE_4_0_U_if_fifo_cap                            (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap),
    .fifo_C_drain_PE_4_0_U_if_num_data_valid                      (design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid)
);

design_1_kernel_clk_0 kernel_clk /**   design_1_i/kernel_clk   **/ (
    .clk_in1  (design_1_i_xdma_0_axi_aclk_1),
    .clk_out1 (design_1_i_kernel_clk_clk_out1_1),
    .locked   (design_1_i_kernel_clk_locked_1),
    .resetn   (design_1_i_kernel_clk_resetn)
);

design_1_kernel_sys_reset_0 kernel_sys_reset /**   design_1_i/kernel_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         (design_1_i_kernel_clk_locked_1),
    .ext_reset_in       (design_1_i_kernel_sys_reset_ext_reset_in),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (design_1_i_kernel_sys_reset_peripheral_aresetn_1),
    .slowest_sync_clk   (design_1_i_kernel_clk_clk_out1_1)
);

design_1_smartconnect_28_0 smartconnect_28 /**   design_1_i/smartconnect_28   **/ (
    .M00_AXI_araddr  (design_1_i_smartconnect_28_M00_AXI_araddr),
    .M00_AXI_arburst (design_1_i_smartconnect_28_M00_AXI_arburst),
    .M00_AXI_arcache (design_1_i_smartconnect_28_M00_AXI_arcache),
    .M00_AXI_arlen   (design_1_i_smartconnect_28_M00_AXI_arlen),
    .M00_AXI_arlock  (design_1_i_smartconnect_28_M00_AXI_arlock),
    .M00_AXI_arprot  (design_1_i_smartconnect_28_M00_AXI_arprot),
    .M00_AXI_arqos   (design_1_i_smartconnect_28_M00_AXI_arqos),
    .M00_AXI_arready (design_1_i_axi_register_slice_28_s_axi_arready),
    .M00_AXI_arsize  (design_1_i_smartconnect_28_M00_AXI_arsize),
    .M00_AXI_aruser  (design_1_i_smartconnect_28_M00_AXI_aruser),
    .M00_AXI_arvalid (design_1_i_smartconnect_28_M00_AXI_arvalid),
    .M00_AXI_awaddr  (design_1_i_smartconnect_28_M00_AXI_awaddr),
    .M00_AXI_awburst (design_1_i_smartconnect_28_M00_AXI_awburst),
    .M00_AXI_awcache (design_1_i_smartconnect_28_M00_AXI_awcache),
    .M00_AXI_awlen   (design_1_i_smartconnect_28_M00_AXI_awlen),
    .M00_AXI_awlock  (design_1_i_smartconnect_28_M00_AXI_awlock),
    .M00_AXI_awprot  (design_1_i_smartconnect_28_M00_AXI_awprot),
    .M00_AXI_awqos   (design_1_i_smartconnect_28_M00_AXI_awqos),
    .M00_AXI_awready (design_1_i_axi_register_slice_28_s_axi_awready),
    .M00_AXI_awsize  (design_1_i_smartconnect_28_M00_AXI_awsize),
    .M00_AXI_awuser  (design_1_i_smartconnect_28_M00_AXI_awuser),
    .M00_AXI_awvalid (design_1_i_smartconnect_28_M00_AXI_awvalid),
    .M00_AXI_bready  (design_1_i_smartconnect_28_M00_AXI_bready),
    .M00_AXI_bresp   (design_1_i_axi_register_slice_28_s_axi_bresp),
    .M00_AXI_buser   (design_1_i_axi_register_slice_28_s_axi_buser),
    .M00_AXI_bvalid  (design_1_i_axi_register_slice_28_s_axi_bvalid),
    .M00_AXI_rdata   (design_1_i_axi_register_slice_28_s_axi_rdata),
    .M00_AXI_rlast   (design_1_i_axi_register_slice_28_s_axi_rlast),
    .M00_AXI_rready  (design_1_i_smartconnect_28_M00_AXI_rready),
    .M00_AXI_rresp   (design_1_i_axi_register_slice_28_s_axi_rresp),
    .M00_AXI_rvalid  (design_1_i_axi_register_slice_28_s_axi_rvalid),
    .M00_AXI_wdata   (design_1_i_smartconnect_28_M00_AXI_wdata),
    .M00_AXI_wlast   (design_1_i_smartconnect_28_M00_AXI_wlast),
    .M00_AXI_wready  (design_1_i_axi_register_slice_28_s_axi_wready),
    .M00_AXI_wstrb   (design_1_i_smartconnect_28_M00_AXI_wstrb),
    .M00_AXI_wvalid  (design_1_i_smartconnect_28_M00_AXI_wvalid),
    .S00_AXI_araddr  (design_1_i_kernel3_0_m_axi_gmem_A_ARADDR_1),
    .S00_AXI_arburst (design_1_i_kernel3_0_m_axi_gmem_A_ARBURST_1),
    .S00_AXI_arcache (design_1_i_kernel3_0_m_axi_gmem_A_ARCACHE_1),
    .S00_AXI_arid    (design_1_i_kernel3_0_m_axi_gmem_A_ARID_1),
    .S00_AXI_arlen   (design_1_i_kernel3_0_m_axi_gmem_A_ARLEN_1),
    .S00_AXI_arlock  (design_1_i_kernel3_0_m_axi_gmem_A_ARLOCK_1),
    .S00_AXI_arprot  (design_1_i_kernel3_0_m_axi_gmem_A_ARPROT_1),
    .S00_AXI_arqos   (design_1_i_kernel3_0_m_axi_gmem_A_ARQOS_1),
    .S00_AXI_arready (design_1_i_smartconnect_28_S00_AXI_arready),
    .S00_AXI_arsize  (design_1_i_kernel3_0_m_axi_gmem_A_ARSIZE_1),
    .S00_AXI_aruser  (design_1_i_kernel3_0_m_axi_gmem_A_ARUSER_1),
    .S00_AXI_arvalid (design_1_i_kernel3_0_m_axi_gmem_A_ARVALID_1),
    .S00_AXI_awaddr  (design_1_i_kernel3_0_m_axi_gmem_A_AWADDR_1),
    .S00_AXI_awburst (design_1_i_kernel3_0_m_axi_gmem_A_AWBURST_1),
    .S00_AXI_awcache (design_1_i_kernel3_0_m_axi_gmem_A_AWCACHE_1),
    .S00_AXI_awid    (design_1_i_kernel3_0_m_axi_gmem_A_AWID_1),
    .S00_AXI_awlen   (design_1_i_kernel3_0_m_axi_gmem_A_AWLEN_1),
    .S00_AXI_awlock  (design_1_i_kernel3_0_m_axi_gmem_A_AWLOCK_1),
    .S00_AXI_awprot  (design_1_i_kernel3_0_m_axi_gmem_A_AWPROT_1),
    .S00_AXI_awqos   (design_1_i_kernel3_0_m_axi_gmem_A_AWQOS_1),
    .S00_AXI_awready (design_1_i_smartconnect_28_S00_AXI_awready),
    .S00_AXI_awsize  (design_1_i_kernel3_0_m_axi_gmem_A_AWSIZE_1),
    .S00_AXI_awuser  (design_1_i_kernel3_0_m_axi_gmem_A_AWUSER_1),
    .S00_AXI_awvalid (design_1_i_kernel3_0_m_axi_gmem_A_AWVALID_1),
    .S00_AXI_bid     (design_1_i_smartconnect_28_S00_AXI_bid),
    .S00_AXI_bready  (design_1_i_kernel3_0_m_axi_gmem_A_BREADY_1),
    .S00_AXI_bresp   (design_1_i_smartconnect_28_S00_AXI_bresp),
    .S00_AXI_buser   (design_1_i_smartconnect_28_S00_AXI_buser),
    .S00_AXI_bvalid  (design_1_i_smartconnect_28_S00_AXI_bvalid),
    .S00_AXI_rdata   (design_1_i_smartconnect_28_S00_AXI_rdata),
    .S00_AXI_rid     (design_1_i_smartconnect_28_S00_AXI_rid),
    .S00_AXI_rlast   (design_1_i_smartconnect_28_S00_AXI_rlast),
    .S00_AXI_rready  (design_1_i_kernel3_0_m_axi_gmem_A_RREADY_1),
    .S00_AXI_rresp   (design_1_i_smartconnect_28_S00_AXI_rresp),
    .S00_AXI_rvalid  (design_1_i_smartconnect_28_S00_AXI_rvalid),
    .S00_AXI_wdata   (design_1_i_kernel3_0_m_axi_gmem_A_WDATA_1),
    .S00_AXI_wlast   (design_1_i_kernel3_0_m_axi_gmem_A_WLAST_1),
    .S00_AXI_wready  (design_1_i_smartconnect_28_S00_AXI_wready),
    .S00_AXI_wstrb   (design_1_i_kernel3_0_m_axi_gmem_A_WSTRB_1),
    .S00_AXI_wvalid  (design_1_i_kernel3_0_m_axi_gmem_A_WVALID_1),
    .aclk            (design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (design_1_i_smartconnect_28_aresetn)
);

design_1_smartconnect_29_0 smartconnect_29 /**   design_1_i/smartconnect_29   **/ (
    .M00_AXI_araddr  (design_1_i_smartconnect_29_M00_AXI_araddr),
    .M00_AXI_arburst (design_1_i_smartconnect_29_M00_AXI_arburst),
    .M00_AXI_arcache (design_1_i_smartconnect_29_M00_AXI_arcache),
    .M00_AXI_arlen   (design_1_i_smartconnect_29_M00_AXI_arlen),
    .M00_AXI_arlock  (design_1_i_smartconnect_29_M00_AXI_arlock),
    .M00_AXI_arprot  (design_1_i_smartconnect_29_M00_AXI_arprot),
    .M00_AXI_arqos   (design_1_i_smartconnect_29_M00_AXI_arqos),
    .M00_AXI_arready (design_1_i_axi_register_slice_29_s_axi_arready),
    .M00_AXI_arsize  (design_1_i_smartconnect_29_M00_AXI_arsize),
    .M00_AXI_aruser  (design_1_i_smartconnect_29_M00_AXI_aruser),
    .M00_AXI_arvalid (design_1_i_smartconnect_29_M00_AXI_arvalid),
    .M00_AXI_awaddr  (design_1_i_smartconnect_29_M00_AXI_awaddr),
    .M00_AXI_awburst (design_1_i_smartconnect_29_M00_AXI_awburst),
    .M00_AXI_awcache (design_1_i_smartconnect_29_M00_AXI_awcache),
    .M00_AXI_awlen   (design_1_i_smartconnect_29_M00_AXI_awlen),
    .M00_AXI_awlock  (design_1_i_smartconnect_29_M00_AXI_awlock),
    .M00_AXI_awprot  (design_1_i_smartconnect_29_M00_AXI_awprot),
    .M00_AXI_awqos   (design_1_i_smartconnect_29_M00_AXI_awqos),
    .M00_AXI_awready (design_1_i_axi_register_slice_29_s_axi_awready),
    .M00_AXI_awsize  (design_1_i_smartconnect_29_M00_AXI_awsize),
    .M00_AXI_awuser  (design_1_i_smartconnect_29_M00_AXI_awuser),
    .M00_AXI_awvalid (design_1_i_smartconnect_29_M00_AXI_awvalid),
    .M00_AXI_bready  (design_1_i_smartconnect_29_M00_AXI_bready),
    .M00_AXI_bresp   (design_1_i_axi_register_slice_29_s_axi_bresp),
    .M00_AXI_buser   (design_1_i_axi_register_slice_29_s_axi_buser),
    .M00_AXI_bvalid  (design_1_i_axi_register_slice_29_s_axi_bvalid),
    .M00_AXI_rdata   (design_1_i_axi_register_slice_29_s_axi_rdata),
    .M00_AXI_rlast   (design_1_i_axi_register_slice_29_s_axi_rlast),
    .M00_AXI_rready  (design_1_i_smartconnect_29_M00_AXI_rready),
    .M00_AXI_rresp   (design_1_i_axi_register_slice_29_s_axi_rresp),
    .M00_AXI_rvalid  (design_1_i_axi_register_slice_29_s_axi_rvalid),
    .M00_AXI_wdata   (design_1_i_smartconnect_29_M00_AXI_wdata),
    .M00_AXI_wlast   (design_1_i_smartconnect_29_M00_AXI_wlast),
    .M00_AXI_wready  (design_1_i_axi_register_slice_29_s_axi_wready),
    .M00_AXI_wstrb   (design_1_i_smartconnect_29_M00_AXI_wstrb),
    .M00_AXI_wvalid  (design_1_i_smartconnect_29_M00_AXI_wvalid),
    .S00_AXI_araddr  (design_1_i_kernel3_0_m_axi_gmem_B_ARADDR_1),
    .S00_AXI_arburst (design_1_i_kernel3_0_m_axi_gmem_B_ARBURST_1),
    .S00_AXI_arcache (design_1_i_kernel3_0_m_axi_gmem_B_ARCACHE_1),
    .S00_AXI_arid    (design_1_i_kernel3_0_m_axi_gmem_B_ARID_1),
    .S00_AXI_arlen   (design_1_i_kernel3_0_m_axi_gmem_B_ARLEN_1),
    .S00_AXI_arlock  (design_1_i_kernel3_0_m_axi_gmem_B_ARLOCK_1),
    .S00_AXI_arprot  (design_1_i_kernel3_0_m_axi_gmem_B_ARPROT_1),
    .S00_AXI_arqos   (design_1_i_kernel3_0_m_axi_gmem_B_ARQOS_1),
    .S00_AXI_arready (design_1_i_smartconnect_29_S00_AXI_arready),
    .S00_AXI_arsize  (design_1_i_kernel3_0_m_axi_gmem_B_ARSIZE_1),
    .S00_AXI_aruser  (design_1_i_kernel3_0_m_axi_gmem_B_ARUSER_1),
    .S00_AXI_arvalid (design_1_i_kernel3_0_m_axi_gmem_B_ARVALID_1),
    .S00_AXI_awaddr  (design_1_i_kernel3_0_m_axi_gmem_B_AWADDR_1),
    .S00_AXI_awburst (design_1_i_kernel3_0_m_axi_gmem_B_AWBURST_1),
    .S00_AXI_awcache (design_1_i_kernel3_0_m_axi_gmem_B_AWCACHE_1),
    .S00_AXI_awid    (design_1_i_kernel3_0_m_axi_gmem_B_AWID_1),
    .S00_AXI_awlen   (design_1_i_kernel3_0_m_axi_gmem_B_AWLEN_1),
    .S00_AXI_awlock  (design_1_i_kernel3_0_m_axi_gmem_B_AWLOCK_1),
    .S00_AXI_awprot  (design_1_i_kernel3_0_m_axi_gmem_B_AWPROT_1),
    .S00_AXI_awqos   (design_1_i_kernel3_0_m_axi_gmem_B_AWQOS_1),
    .S00_AXI_awready (design_1_i_smartconnect_29_S00_AXI_awready),
    .S00_AXI_awsize  (design_1_i_kernel3_0_m_axi_gmem_B_AWSIZE_1),
    .S00_AXI_awuser  (design_1_i_kernel3_0_m_axi_gmem_B_AWUSER_1),
    .S00_AXI_awvalid (design_1_i_kernel3_0_m_axi_gmem_B_AWVALID_1),
    .S00_AXI_bid     (design_1_i_smartconnect_29_S00_AXI_bid),
    .S00_AXI_bready  (design_1_i_kernel3_0_m_axi_gmem_B_BREADY_1),
    .S00_AXI_bresp   (design_1_i_smartconnect_29_S00_AXI_bresp),
    .S00_AXI_buser   (design_1_i_smartconnect_29_S00_AXI_buser),
    .S00_AXI_bvalid  (design_1_i_smartconnect_29_S00_AXI_bvalid),
    .S00_AXI_rdata   (design_1_i_smartconnect_29_S00_AXI_rdata),
    .S00_AXI_rid     (design_1_i_smartconnect_29_S00_AXI_rid),
    .S00_AXI_rlast   (design_1_i_smartconnect_29_S00_AXI_rlast),
    .S00_AXI_rready  (design_1_i_kernel3_0_m_axi_gmem_B_RREADY_1),
    .S00_AXI_rresp   (design_1_i_smartconnect_29_S00_AXI_rresp),
    .S00_AXI_rvalid  (design_1_i_smartconnect_29_S00_AXI_rvalid),
    .S00_AXI_wdata   (design_1_i_kernel3_0_m_axi_gmem_B_WDATA_1),
    .S00_AXI_wlast   (design_1_i_kernel3_0_m_axi_gmem_B_WLAST_1),
    .S00_AXI_wready  (design_1_i_smartconnect_29_S00_AXI_wready),
    .S00_AXI_wstrb   (design_1_i_kernel3_0_m_axi_gmem_B_WSTRB_1),
    .S00_AXI_wvalid  (design_1_i_kernel3_0_m_axi_gmem_B_WVALID_1),
    .aclk            (design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (design_1_i_smartconnect_29_aresetn)
);

design_1_smartconnect_30_0 smartconnect_30 /**   design_1_i/smartconnect_30   **/ (
    .M00_AXI_araddr  (design_1_i_smartconnect_30_M00_AXI_araddr),
    .M00_AXI_arburst (design_1_i_smartconnect_30_M00_AXI_arburst),
    .M00_AXI_arcache (design_1_i_smartconnect_30_M00_AXI_arcache),
    .M00_AXI_arlen   (design_1_i_smartconnect_30_M00_AXI_arlen),
    .M00_AXI_arlock  (design_1_i_smartconnect_30_M00_AXI_arlock),
    .M00_AXI_arprot  (design_1_i_smartconnect_30_M00_AXI_arprot),
    .M00_AXI_arqos   (design_1_i_smartconnect_30_M00_AXI_arqos),
    .M00_AXI_arready (design_1_i_axi_register_slice_30_s_axi_arready),
    .M00_AXI_arsize  (design_1_i_smartconnect_30_M00_AXI_arsize),
    .M00_AXI_aruser  (design_1_i_smartconnect_30_M00_AXI_aruser),
    .M00_AXI_arvalid (design_1_i_smartconnect_30_M00_AXI_arvalid),
    .M00_AXI_awaddr  (design_1_i_smartconnect_30_M00_AXI_awaddr),
    .M00_AXI_awburst (design_1_i_smartconnect_30_M00_AXI_awburst),
    .M00_AXI_awcache (design_1_i_smartconnect_30_M00_AXI_awcache),
    .M00_AXI_awlen   (design_1_i_smartconnect_30_M00_AXI_awlen),
    .M00_AXI_awlock  (design_1_i_smartconnect_30_M00_AXI_awlock),
    .M00_AXI_awprot  (design_1_i_smartconnect_30_M00_AXI_awprot),
    .M00_AXI_awqos   (design_1_i_smartconnect_30_M00_AXI_awqos),
    .M00_AXI_awready (design_1_i_axi_register_slice_30_s_axi_awready),
    .M00_AXI_awsize  (design_1_i_smartconnect_30_M00_AXI_awsize),
    .M00_AXI_awuser  (design_1_i_smartconnect_30_M00_AXI_awuser),
    .M00_AXI_awvalid (design_1_i_smartconnect_30_M00_AXI_awvalid),
    .M00_AXI_bready  (design_1_i_smartconnect_30_M00_AXI_bready),
    .M00_AXI_bresp   (design_1_i_axi_register_slice_30_s_axi_bresp),
    .M00_AXI_buser   (design_1_i_axi_register_slice_30_s_axi_buser),
    .M00_AXI_bvalid  (design_1_i_axi_register_slice_30_s_axi_bvalid),
    .M00_AXI_rdata   (design_1_i_axi_register_slice_30_s_axi_rdata),
    .M00_AXI_rlast   (design_1_i_axi_register_slice_30_s_axi_rlast),
    .M00_AXI_rready  (design_1_i_smartconnect_30_M00_AXI_rready),
    .M00_AXI_rresp   (design_1_i_axi_register_slice_30_s_axi_rresp),
    .M00_AXI_rvalid  (design_1_i_axi_register_slice_30_s_axi_rvalid),
    .M00_AXI_wdata   (design_1_i_smartconnect_30_M00_AXI_wdata),
    .M00_AXI_wlast   (design_1_i_smartconnect_30_M00_AXI_wlast),
    .M00_AXI_wready  (design_1_i_axi_register_slice_30_s_axi_wready),
    .M00_AXI_wstrb   (design_1_i_smartconnect_30_M00_AXI_wstrb),
    .M00_AXI_wvalid  (design_1_i_smartconnect_30_M00_AXI_wvalid),
    .S00_AXI_araddr  (design_1_i_kernel3_0_m_axi_gmem_C_ARADDR_1),
    .S00_AXI_arburst (design_1_i_kernel3_0_m_axi_gmem_C_ARBURST_1),
    .S00_AXI_arcache (design_1_i_kernel3_0_m_axi_gmem_C_ARCACHE_1),
    .S00_AXI_arid    (design_1_i_kernel3_0_m_axi_gmem_C_ARID_1),
    .S00_AXI_arlen   (design_1_i_kernel3_0_m_axi_gmem_C_ARLEN_1),
    .S00_AXI_arlock  (design_1_i_kernel3_0_m_axi_gmem_C_ARLOCK_1),
    .S00_AXI_arprot  (design_1_i_kernel3_0_m_axi_gmem_C_ARPROT_1),
    .S00_AXI_arqos   (design_1_i_kernel3_0_m_axi_gmem_C_ARQOS_1),
    .S00_AXI_arready (design_1_i_smartconnect_30_S00_AXI_arready),
    .S00_AXI_arsize  (design_1_i_kernel3_0_m_axi_gmem_C_ARSIZE_1),
    .S00_AXI_aruser  (design_1_i_kernel3_0_m_axi_gmem_C_ARUSER_1),
    .S00_AXI_arvalid (design_1_i_kernel3_0_m_axi_gmem_C_ARVALID_1),
    .S00_AXI_awaddr  (design_1_i_kernel3_0_m_axi_gmem_C_AWADDR_1),
    .S00_AXI_awburst (design_1_i_kernel3_0_m_axi_gmem_C_AWBURST_1),
    .S00_AXI_awcache (design_1_i_kernel3_0_m_axi_gmem_C_AWCACHE_1),
    .S00_AXI_awid    (design_1_i_kernel3_0_m_axi_gmem_C_AWID_1),
    .S00_AXI_awlen   (design_1_i_kernel3_0_m_axi_gmem_C_AWLEN_1),
    .S00_AXI_awlock  (design_1_i_kernel3_0_m_axi_gmem_C_AWLOCK_1),
    .S00_AXI_awprot  (design_1_i_kernel3_0_m_axi_gmem_C_AWPROT_1),
    .S00_AXI_awqos   (design_1_i_kernel3_0_m_axi_gmem_C_AWQOS_1),
    .S00_AXI_awready (design_1_i_smartconnect_30_S00_AXI_awready),
    .S00_AXI_awsize  (design_1_i_kernel3_0_m_axi_gmem_C_AWSIZE_1),
    .S00_AXI_awuser  (design_1_i_kernel3_0_m_axi_gmem_C_AWUSER_1),
    .S00_AXI_awvalid (design_1_i_kernel3_0_m_axi_gmem_C_AWVALID_1),
    .S00_AXI_bid     (design_1_i_smartconnect_30_S00_AXI_bid),
    .S00_AXI_bready  (design_1_i_kernel3_0_m_axi_gmem_C_BREADY_1),
    .S00_AXI_bresp   (design_1_i_smartconnect_30_S00_AXI_bresp),
    .S00_AXI_buser   (design_1_i_smartconnect_30_S00_AXI_buser),
    .S00_AXI_bvalid  (design_1_i_smartconnect_30_S00_AXI_bvalid),
    .S00_AXI_rdata   (design_1_i_smartconnect_30_S00_AXI_rdata),
    .S00_AXI_rid     (design_1_i_smartconnect_30_S00_AXI_rid),
    .S00_AXI_rlast   (design_1_i_smartconnect_30_S00_AXI_rlast),
    .S00_AXI_rready  (design_1_i_kernel3_0_m_axi_gmem_C_RREADY_1),
    .S00_AXI_rresp   (design_1_i_smartconnect_30_S00_AXI_rresp),
    .S00_AXI_rvalid  (design_1_i_smartconnect_30_S00_AXI_rvalid),
    .S00_AXI_wdata   (design_1_i_kernel3_0_m_axi_gmem_C_WDATA_1),
    .S00_AXI_wlast   (design_1_i_kernel3_0_m_axi_gmem_C_WLAST_1),
    .S00_AXI_wready  (design_1_i_smartconnect_30_S00_AXI_wready),
    .S00_AXI_wstrb   (design_1_i_kernel3_0_m_axi_gmem_C_WSTRB_1),
    .S00_AXI_wvalid  (design_1_i_kernel3_0_m_axi_gmem_C_WVALID_1),
    .aclk            (design_1_i_kernel_clk_clk_out1_1),
    .aclk1           (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (design_1_i_smartconnect_30_aresetn)
);

design_1_smartconnect_31_0 smartconnect_31 /**   design_1_i/smartconnect_31   **/ (
    .M00_AXI_araddr  (design_1_i_smartconnect_31_M00_AXI_araddr),
    .M00_AXI_arburst (design_1_i_smartconnect_31_M00_AXI_arburst),
    .M00_AXI_arcache (design_1_i_smartconnect_31_M00_AXI_arcache),
    .M00_AXI_arlen   (design_1_i_smartconnect_31_M00_AXI_arlen),
    .M00_AXI_arlock  (design_1_i_smartconnect_31_M00_AXI_arlock),
    .M00_AXI_arprot  (design_1_i_smartconnect_31_M00_AXI_arprot),
    .M00_AXI_arqos   (design_1_i_smartconnect_31_M00_AXI_arqos),
    .M00_AXI_arready (design_1_i_axi_register_slice_31_s_axi_arready),
    .M00_AXI_arsize  (design_1_i_smartconnect_31_M00_AXI_arsize),
    .M00_AXI_arvalid (design_1_i_smartconnect_31_M00_AXI_arvalid),
    .M00_AXI_awaddr  (design_1_i_smartconnect_31_M00_AXI_awaddr),
    .M00_AXI_awburst (design_1_i_smartconnect_31_M00_AXI_awburst),
    .M00_AXI_awcache (design_1_i_smartconnect_31_M00_AXI_awcache),
    .M00_AXI_awlen   (design_1_i_smartconnect_31_M00_AXI_awlen),
    .M00_AXI_awlock  (design_1_i_smartconnect_31_M00_AXI_awlock),
    .M00_AXI_awprot  (design_1_i_smartconnect_31_M00_AXI_awprot),
    .M00_AXI_awqos   (design_1_i_smartconnect_31_M00_AXI_awqos),
    .M00_AXI_awready (design_1_i_axi_register_slice_31_s_axi_awready),
    .M00_AXI_awsize  (design_1_i_smartconnect_31_M00_AXI_awsize),
    .M00_AXI_awvalid (design_1_i_smartconnect_31_M00_AXI_awvalid),
    .M00_AXI_bready  (design_1_i_smartconnect_31_M00_AXI_bready),
    .M00_AXI_bresp   (design_1_i_axi_register_slice_31_s_axi_bresp),
    .M00_AXI_bvalid  (design_1_i_axi_register_slice_31_s_axi_bvalid),
    .M00_AXI_rdata   (design_1_i_axi_register_slice_31_s_axi_rdata),
    .M00_AXI_rlast   (design_1_i_axi_register_slice_31_s_axi_rlast),
    .M00_AXI_rready  (design_1_i_smartconnect_31_M00_AXI_rready),
    .M00_AXI_rresp   (design_1_i_axi_register_slice_31_s_axi_rresp),
    .M00_AXI_rvalid  (design_1_i_axi_register_slice_31_s_axi_rvalid),
    .M00_AXI_wdata   (design_1_i_smartconnect_31_M00_AXI_wdata),
    .M00_AXI_wlast   (design_1_i_smartconnect_31_M00_AXI_wlast),
    .M00_AXI_wready  (design_1_i_axi_register_slice_31_s_axi_wready),
    .M00_AXI_wstrb   (design_1_i_smartconnect_31_M00_AXI_wstrb),
    .M00_AXI_wvalid  (design_1_i_smartconnect_31_M00_AXI_wvalid),
    .S00_AXI_araddr  (design_1_i_xdma_0_m_axi_araddr),
    .S00_AXI_arburst (design_1_i_xdma_0_m_axi_arburst),
    .S00_AXI_arcache (design_1_i_xdma_0_m_axi_arcache),
    .S00_AXI_arid    (design_1_i_xdma_0_m_axi_arid),
    .S00_AXI_arlen   (design_1_i_xdma_0_m_axi_arlen),
    .S00_AXI_arlock  (design_1_i_xdma_0_m_axi_arlock),
    .S00_AXI_arprot  (design_1_i_xdma_0_m_axi_arprot),
    .S00_AXI_arqos   ( 0),
    .S00_AXI_arready (design_1_i_smartconnect_31_S00_AXI_arready),
    .S00_AXI_arsize  (design_1_i_xdma_0_m_axi_arsize),
    .S00_AXI_arvalid (design_1_i_xdma_0_m_axi_arvalid),
    .S00_AXI_awaddr  (design_1_i_xdma_0_m_axi_awaddr),
    .S00_AXI_awburst (design_1_i_xdma_0_m_axi_awburst),
    .S00_AXI_awcache (design_1_i_xdma_0_m_axi_awcache),
    .S00_AXI_awid    (design_1_i_xdma_0_m_axi_awid),
    .S00_AXI_awlen   (design_1_i_xdma_0_m_axi_awlen),
    .S00_AXI_awlock  (design_1_i_xdma_0_m_axi_awlock),
    .S00_AXI_awprot  (design_1_i_xdma_0_m_axi_awprot),
    .S00_AXI_awqos   ( 0),
    .S00_AXI_awready (design_1_i_smartconnect_31_S00_AXI_awready),
    .S00_AXI_awsize  (design_1_i_xdma_0_m_axi_awsize),
    .S00_AXI_awvalid (design_1_i_xdma_0_m_axi_awvalid),
    .S00_AXI_bid     (design_1_i_smartconnect_31_S00_AXI_bid),
    .S00_AXI_bready  (design_1_i_xdma_0_m_axi_bready),
    .S00_AXI_bresp   (design_1_i_smartconnect_31_S00_AXI_bresp),
    .S00_AXI_bvalid  (design_1_i_smartconnect_31_S00_AXI_bvalid),
    .S00_AXI_rdata   (design_1_i_smartconnect_31_S00_AXI_rdata),
    .S00_AXI_rid     (design_1_i_smartconnect_31_S00_AXI_rid),
    .S00_AXI_rlast   (design_1_i_smartconnect_31_S00_AXI_rlast),
    .S00_AXI_rready  (design_1_i_xdma_0_m_axi_rready),
    .S00_AXI_rresp   (design_1_i_smartconnect_31_S00_AXI_rresp),
    .S00_AXI_rvalid  (design_1_i_smartconnect_31_S00_AXI_rvalid),
    .S00_AXI_wdata   (design_1_i_xdma_0_m_axi_wdata),
    .S00_AXI_wlast   (design_1_i_xdma_0_m_axi_wlast),
    .S00_AXI_wready  (design_1_i_smartconnect_31_S00_AXI_wready),
    .S00_AXI_wstrb   (design_1_i_xdma_0_m_axi_wstrb),
    .S00_AXI_wvalid  (design_1_i_xdma_0_m_axi_wvalid),
    .aclk            (design_1_i_xdma_0_axi_aclk_1),
    .aclk1           (design_1_i_hbm_axi_clk_clk_out1_1),
    .aresetn         (design_1_i_smartconnect_31_aresetn)
);

design_1_util_ds_buf_0 util_ds_buf /**   design_1_i/util_ds_buf   **/ (
    .IBUF_DS_N     (pcie_refclk_clk_n),
    .IBUF_DS_ODIV2 (design_1_i_util_ds_buf_IBUF_DS_ODIV2_1),
    .IBUF_DS_P     (pcie_refclk_clk_p),
    .IBUF_OUT      (design_1_i_util_ds_buf_IBUF_OUT_1)
);

design_1_util_ds_buf_0_0 util_ds_buf_0 /**   design_1_i/util_ds_buf_0   **/ (
    .IBUF_DS_N (hbm_clk_clk_n),
    .IBUF_DS_P (hbm_clk_clk_p),
    .IBUF_OUT  (design_1_i_util_ds_buf_0_IBUF_OUT_1)
);

design_1_xdma_0_0 xdma_0 /**   design_1_i/xdma_0   **/ (
    .axi_aclk       (design_1_i_xdma_0_axi_aclk_1),
    .axi_aresetn    (design_1_i_xdma_0_axi_aresetn_1),
    .m_axi_araddr   (design_1_i_xdma_0_m_axi_araddr),
    .m_axi_arburst  (design_1_i_xdma_0_m_axi_arburst),
    .m_axi_arcache  (design_1_i_xdma_0_m_axi_arcache),
    .m_axi_arid     (design_1_i_xdma_0_m_axi_arid),
    .m_axi_arlen    (design_1_i_xdma_0_m_axi_arlen),
    .m_axi_arlock   (design_1_i_xdma_0_m_axi_arlock),
    .m_axi_arprot   (design_1_i_xdma_0_m_axi_arprot),
    .m_axi_arready  (design_1_i_smartconnect_31_S00_AXI_arready),
    .m_axi_arsize   (design_1_i_xdma_0_m_axi_arsize),
    .m_axi_arvalid  (design_1_i_xdma_0_m_axi_arvalid),
    .m_axi_awaddr   (design_1_i_xdma_0_m_axi_awaddr),
    .m_axi_awburst  (design_1_i_xdma_0_m_axi_awburst),
    .m_axi_awcache  (design_1_i_xdma_0_m_axi_awcache),
    .m_axi_awid     (design_1_i_xdma_0_m_axi_awid),
    .m_axi_awlen    (design_1_i_xdma_0_m_axi_awlen),
    .m_axi_awlock   (design_1_i_xdma_0_m_axi_awlock),
    .m_axi_awprot   (design_1_i_xdma_0_m_axi_awprot),
    .m_axi_awready  (design_1_i_smartconnect_31_S00_AXI_awready),
    .m_axi_awsize   (design_1_i_xdma_0_m_axi_awsize),
    .m_axi_awvalid  (design_1_i_xdma_0_m_axi_awvalid),
    .m_axi_bid      (design_1_i_smartconnect_31_S00_AXI_bid),
    .m_axi_bready   (design_1_i_xdma_0_m_axi_bready),
    .m_axi_bresp    (design_1_i_smartconnect_31_S00_AXI_bresp),
    .m_axi_bvalid   (design_1_i_smartconnect_31_S00_AXI_bvalid),
    .m_axi_rdata    (design_1_i_smartconnect_31_S00_AXI_rdata),
    .m_axi_rid      (design_1_i_smartconnect_31_S00_AXI_rid),
    .m_axi_rlast    (design_1_i_smartconnect_31_S00_AXI_rlast),
    .m_axi_rready   (design_1_i_xdma_0_m_axi_rready),
    .m_axi_rresp    (design_1_i_smartconnect_31_S00_AXI_rresp),
    .m_axi_rvalid   (design_1_i_smartconnect_31_S00_AXI_rvalid),
    .m_axi_wdata    (design_1_i_xdma_0_m_axi_wdata),
    .m_axi_wlast    (design_1_i_xdma_0_m_axi_wlast),
    .m_axi_wready   (design_1_i_smartconnect_31_S00_AXI_wready),
    .m_axi_wstrb    (design_1_i_xdma_0_m_axi_wstrb),
    .m_axi_wvalid   (design_1_i_xdma_0_m_axi_wvalid),
    .m_axib_araddr  (design_1_i_xdma_0_m_axib_araddr),
    .m_axib_arburst (design_1_i_xdma_0_m_axib_arburst),
    .m_axib_arcache (design_1_i_xdma_0_m_axib_arcache),
    .m_axib_arid    (design_1_i_xdma_0_m_axib_arid),
    .m_axib_arlen   (design_1_i_xdma_0_m_axib_arlen),
    .m_axib_arlock  (design_1_i_xdma_0_m_axib_arlock),
    .m_axib_arprot  (design_1_i_xdma_0_m_axib_arprot),
    .m_axib_arready (design_1_i_xdma_0_m_axib_arready),
    .m_axib_arsize  (design_1_i_xdma_0_m_axib_arsize),
    .m_axib_arvalid (design_1_i_xdma_0_m_axib_arvalid),
    .m_axib_awaddr  (design_1_i_xdma_0_m_axib_awaddr),
    .m_axib_awburst (design_1_i_xdma_0_m_axib_awburst),
    .m_axib_awcache (design_1_i_xdma_0_m_axib_awcache),
    .m_axib_awid    (design_1_i_xdma_0_m_axib_awid),
    .m_axib_awlen   (design_1_i_xdma_0_m_axib_awlen),
    .m_axib_awlock  (design_1_i_xdma_0_m_axib_awlock),
    .m_axib_awprot  (design_1_i_xdma_0_m_axib_awprot),
    .m_axib_awready (design_1_i_xdma_0_m_axib_awready),
    .m_axib_awsize  (design_1_i_xdma_0_m_axib_awsize),
    .m_axib_awvalid (design_1_i_xdma_0_m_axib_awvalid),
    .m_axib_bid     (design_1_i_xdma_0_m_axib_bid),
    .m_axib_bready  (design_1_i_xdma_0_m_axib_bready),
    .m_axib_bresp   (design_1_i_xdma_0_m_axib_bresp),
    .m_axib_bvalid  (design_1_i_xdma_0_m_axib_bvalid),
    .m_axib_rdata   (design_1_i_xdma_0_m_axib_rdata),
    .m_axib_rid     (design_1_i_xdma_0_m_axib_rid),
    .m_axib_rlast   (design_1_i_xdma_0_m_axib_rlast),
    .m_axib_rready  (design_1_i_xdma_0_m_axib_rready),
    .m_axib_rresp   (design_1_i_xdma_0_m_axib_rresp),
    .m_axib_rvalid  (design_1_i_xdma_0_m_axib_rvalid),
    .m_axib_wdata   (design_1_i_xdma_0_m_axib_wdata),
    .m_axib_wlast   (design_1_i_xdma_0_m_axib_wlast),
    .m_axib_wready  (design_1_i_xdma_0_m_axib_wready),
    .m_axib_wstrb   (design_1_i_xdma_0_m_axib_wstrb),
    .m_axib_wvalid  (design_1_i_xdma_0_m_axib_wvalid),
    .pci_exp_rxn    (pci_express_x1_rxn),
    .pci_exp_rxp    (pci_express_x1_rxp),
    .pci_exp_txn    (pci_express_x1_txn),
    .pci_exp_txp    (pci_express_x1_txp),
    .sys_clk        (design_1_i_util_ds_buf_IBUF_DS_ODIV2_1),
    .sys_clk_gt     (design_1_i_util_ds_buf_IBUF_OUT_1),
    .sys_rst_n      (pcie_perstn),
    .usr_irq_req    ( 1'b0)
);

design_1_xdma_0_axi_periph_0 xdma_0_axi_periph /**   design_1_i/xdma_0_axi_periph   **/ (
    .ACLK            (design_1_i_xdma_0_axi_periph_ACLK),
    .ARESETN         (design_1_i_xdma_0_axi_periph_ARESETN),
    .M00_ACLK        (design_1_i_xdma_0_axi_periph_M00_ACLK),
    .M00_ARESETN     (design_1_i_xdma_0_axi_periph_M00_ARESETN),
    .M00_AXI_araddr  (design_1_i_xdma_0_axi_periph_M00_AXI_araddr),
    .M00_AXI_arready (design_1_i_xdma_0_axi_periph_M00_AXI_arready),
    .M00_AXI_arvalid (design_1_i_xdma_0_axi_periph_M00_AXI_arvalid),
    .M00_AXI_awaddr  (design_1_i_xdma_0_axi_periph_M00_AXI_awaddr),
    .M00_AXI_awready (design_1_i_xdma_0_axi_periph_M00_AXI_awready),
    .M00_AXI_awvalid (design_1_i_xdma_0_axi_periph_M00_AXI_awvalid),
    .M00_AXI_bready  (design_1_i_xdma_0_axi_periph_M00_AXI_bready),
    .M00_AXI_bresp   (design_1_i_xdma_0_axi_periph_M00_AXI_bresp),
    .M00_AXI_bvalid  (design_1_i_xdma_0_axi_periph_M00_AXI_bvalid),
    .M00_AXI_rdata   (design_1_i_xdma_0_axi_periph_M00_AXI_rdata),
    .M00_AXI_rready  (design_1_i_xdma_0_axi_periph_M00_AXI_rready),
    .M00_AXI_rresp   (design_1_i_xdma_0_axi_periph_M00_AXI_rresp),
    .M00_AXI_rvalid  (design_1_i_xdma_0_axi_periph_M00_AXI_rvalid),
    .M00_AXI_wdata   (design_1_i_xdma_0_axi_periph_M00_AXI_wdata),
    .M00_AXI_wready  (design_1_i_xdma_0_axi_periph_M00_AXI_wready),
    .M00_AXI_wstrb   (design_1_i_xdma_0_axi_periph_M00_AXI_wstrb),
    .M00_AXI_wvalid  (design_1_i_xdma_0_axi_periph_M00_AXI_wvalid),
    .S00_ACLK        (design_1_i_xdma_0_axi_periph_S00_ACLK),
    .S00_ARESETN     (design_1_i_xdma_0_axi_periph_S00_ARESETN),
    .S00_AXI_araddr  (design_1_i_xdma_0_axi_periph_S00_AXI_araddr),
    .S00_AXI_arburst (design_1_i_xdma_0_axi_periph_S00_AXI_arburst),
    .S00_AXI_arcache (design_1_i_xdma_0_axi_periph_S00_AXI_arcache),
    .S00_AXI_arid    (design_1_i_xdma_0_axi_periph_S00_AXI_arid),
    .S00_AXI_arlen   (design_1_i_xdma_0_axi_periph_S00_AXI_arlen),
    .S00_AXI_arlock  (design_1_i_xdma_0_axi_periph_S00_AXI_arlock),
    .S00_AXI_arprot  (design_1_i_xdma_0_axi_periph_S00_AXI_arprot),
    .S00_AXI_arready (design_1_i_xdma_0_axi_periph_S00_AXI_arready),
    .S00_AXI_arsize  (design_1_i_xdma_0_axi_periph_S00_AXI_arsize),
    .S00_AXI_arvalid (design_1_i_xdma_0_axi_periph_S00_AXI_arvalid),
    .S00_AXI_awaddr  (design_1_i_xdma_0_axi_periph_S00_AXI_awaddr),
    .S00_AXI_awburst (design_1_i_xdma_0_axi_periph_S00_AXI_awburst),
    .S00_AXI_awcache (design_1_i_xdma_0_axi_periph_S00_AXI_awcache),
    .S00_AXI_awid    (design_1_i_xdma_0_axi_periph_S00_AXI_awid),
    .S00_AXI_awlen   (design_1_i_xdma_0_axi_periph_S00_AXI_awlen),
    .S00_AXI_awlock  (design_1_i_xdma_0_axi_periph_S00_AXI_awlock),
    .S00_AXI_awprot  (design_1_i_xdma_0_axi_periph_S00_AXI_awprot),
    .S00_AXI_awready (design_1_i_xdma_0_axi_periph_S00_AXI_awready),
    .S00_AXI_awsize  (design_1_i_xdma_0_axi_periph_S00_AXI_awsize),
    .S00_AXI_awvalid (design_1_i_xdma_0_axi_periph_S00_AXI_awvalid),
    .S00_AXI_bid     (design_1_i_xdma_0_axi_periph_S00_AXI_bid),
    .S00_AXI_bready  (design_1_i_xdma_0_axi_periph_S00_AXI_bready),
    .S00_AXI_bresp   (design_1_i_xdma_0_axi_periph_S00_AXI_bresp),
    .S00_AXI_bvalid  (design_1_i_xdma_0_axi_periph_S00_AXI_bvalid),
    .S00_AXI_rdata   (design_1_i_xdma_0_axi_periph_S00_AXI_rdata),
    .S00_AXI_rid     (design_1_i_xdma_0_axi_periph_S00_AXI_rid),
    .S00_AXI_rlast   (design_1_i_xdma_0_axi_periph_S00_AXI_rlast),
    .S00_AXI_rready  (design_1_i_xdma_0_axi_periph_S00_AXI_rready),
    .S00_AXI_rresp   (design_1_i_xdma_0_axi_periph_S00_AXI_rresp),
    .S00_AXI_rvalid  (design_1_i_xdma_0_axi_periph_S00_AXI_rvalid),
    .S00_AXI_wdata   (design_1_i_xdma_0_axi_periph_S00_AXI_wdata),
    .S00_AXI_wlast   (design_1_i_xdma_0_axi_periph_S00_AXI_wlast),
    .S00_AXI_wready  (design_1_i_xdma_0_axi_periph_S00_AXI_wready),
    .S00_AXI_wstrb   (design_1_i_xdma_0_axi_periph_S00_AXI_wstrb),
    .S00_AXI_wvalid  (design_1_i_xdma_0_axi_periph_S00_AXI_wvalid)
);

endmodule  // __rs_passthrough_design_1_wrapper_wrapper
