
---------- Begin Simulation Statistics ----------
final_tick                                 1120370400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185904                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   322666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.73                       # Real time elapsed on the host
host_tick_rate                               95507906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2180753                       # Number of instructions simulated
sim_ops                                       3785081                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001120                       # Number of seconds simulated
sim_ticks                                  1120370400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               443633                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            472293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             247982                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          443633                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503718                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12137                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2440892                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2054793                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24203                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     359550                       # Number of branches committed
system.cpu.commit.bw_lim_events                626693                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          883395                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2180753                       # Number of instructions committed
system.cpu.commit.committedOps                3785081                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2410531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.570227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.720252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1157685     48.03%     48.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       207560      8.61%     56.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       185030      7.68%     64.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233563      9.69%     74.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       626693     26.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2410531                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12148                       # Number of function calls committed.
system.cpu.commit.int_insts                   3730911                       # Number of committed integer instructions.
system.cpu.commit.loads                        506442                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20169      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2993835     79.10%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5371      0.14%     79.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.07%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.16%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.29%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.32%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.17%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          487404     12.88%     94.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168461      4.45%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3785081                       # Class of committed instruction
system.cpu.commit.refs                         686972                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2180753                       # Number of Instructions Simulated
system.cpu.committedOps                       3785081                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.284385                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.284385                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8041                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34111                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49810                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4542                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1039855                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4884877                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   306400                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1187282                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24268                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93743                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      588987                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2039                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200227                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           149                       # TLB misses on write requests
system.cpu.fetch.Branches                      503718                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    259912                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2280988                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4509                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2951848                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           373                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48536                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179840                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             345838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             261910                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.053883                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2651548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.947461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1248754     47.10%     47.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78304      2.95%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65298      2.46%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81882      3.09%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1177310     44.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2651548                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118369                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64867                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228083200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228083200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228083200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228083200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228082800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228082800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9412800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9412800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       546400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4371600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4404000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4481600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4444400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80366000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80404800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80335600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1728718800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28486                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   389517                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.539977                       # Inst execution rate
system.cpu.iew.exec_refs                       790963                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200216                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689147                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                621534                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                933                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               584                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210643                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4668418                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590747                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34437                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4313364                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3304                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24268                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15480                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42665                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115090                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30112                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20528                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7958                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6072974                       # num instructions consuming a value
system.cpu.iew.wb_count                       4291868                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565657                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3435222                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.532303                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4298698                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6693268                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3717764                       # number of integer regfile writes
system.cpu.ipc                               0.778583                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.778583                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26004      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3421247     78.69%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5404      0.12%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41660      0.96%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4232      0.10%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1235      0.03%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6734      0.15%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14947      0.34%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13597      0.31%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                6992      0.16%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1984      0.05%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576391     13.26%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189132      4.35%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24660      0.57%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13585      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4347804                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88947                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179184                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             129014                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4232853                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11186717                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4206144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5422806                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4667286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4347804                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1132                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          883326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18748                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            400                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1319210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2651548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.639723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.661822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1169091     44.09%     44.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              195087      7.36%     51.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              318090     12.00%     63.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              360583     13.60%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608697     22.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2651548                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.552273                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      259977                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           303                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15695                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7219                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621534                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210643                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1611598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2800927                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836453                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5216730                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              188                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  53750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359532                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17568                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12501037                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4809711                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6609844                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1219137                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  82716                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24268                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                192852                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1393091                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            152212                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7639599                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19306                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223505                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            916                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6452314                       # The number of ROB reads
system.cpu.rob.rob_writes                     9578899                       # The number of ROB writes
system.cpu.timesIdled                            1470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37736                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              454                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          756                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            756                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8091                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1424                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12111                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13535                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11322219                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29413281                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17335                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4138                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23594                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1058                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2173                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2173                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17335                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7515                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49727                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1428800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10564                       # Total snoops (count)
system.l2bus.snoopTraffic                       84544                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30070                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015431                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123530                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29607     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      462      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30070                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20300799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18820150                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3109200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       256633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           256633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       256633                       # number of overall hits
system.cpu.icache.overall_hits::total          256633                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3278                       # number of overall misses
system.cpu.icache.overall_misses::total          3278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165671200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165671200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165671200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165671200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       259911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       259911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       259911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       259911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50540.329469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50540.329469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50540.329469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50540.329469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2591                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132117600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132117600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132117600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132117600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009969                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009969                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009969                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009969                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50990.968738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50990.968738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50990.968738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50990.968738                       # average overall mshr miss latency
system.cpu.icache.replacements                   2335                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       256633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          256633                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165671200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165671200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       259911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       259911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50540.329469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50540.329469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132117600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132117600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50990.968738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50990.968738                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.543140                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203402                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.110064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.543140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            522413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           522413                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       691636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           691636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       691636                       # number of overall hits
system.cpu.dcache.overall_hits::total          691636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34109                       # number of overall misses
system.cpu.dcache.overall_misses::total         34109                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1657501598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1657501598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1657501598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1657501598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       725745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       725745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       725745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       725745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48594.259521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48594.259521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48594.259521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48594.259521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27948                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               738                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.869919                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1752                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2819                       # number of writebacks
system.cpu.dcache.writebacks::total              2819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16917                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573046798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573046798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573046798                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    257706835                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830753633                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023310                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46094.497909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46094.497909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46094.497909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57459.717949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49107.621505                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15893                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       513305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          513305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1546919600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1546919600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       545209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       545209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48486.697593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48486.697593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    465287200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    465287200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45354.050102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45354.050102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110581998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110581998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50150.565986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50150.565986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107759598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107759598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49590.242982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49590.242982                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4485                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4485                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    257706835                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    257706835                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57459.717949                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57459.717949                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.219219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              643537                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.491852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   736.837217                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.382002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          302                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.294922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1468407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1468407                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             778                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4866                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          911                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6555                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            778                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4866                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          911                       # number of overall hits
system.l2cache.overall_hits::total               6555                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1811                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7566                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3574                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12951                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1811                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7566                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3574                       # number of overall misses
system.l2cache.overall_misses::total            12951                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122448800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516965600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    247583135                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    886997535                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122448800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516965600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    247583135                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    886997535                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2589                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12432                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4485                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19506                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2589                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12432                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4485                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19506                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.699498                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608591                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796878                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.663950                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.699498                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608591                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796878                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.663950                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67613.914964                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68327.464975                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69273.400951                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68488.729442                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67613.914964                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68327.464975                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69273.400951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68488.729442                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1319                       # number of writebacks
system.l2cache.writebacks::total                 1319                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             42                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           32                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            42                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1811                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7556                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3542                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12909                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1811                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7556                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3542                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          626                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13535                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107960800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456246000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217900768                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    782107568                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107960800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456246000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217900768                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37530585                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819638153                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.699498                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607786                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.789744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661796                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.699498                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607786                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.789744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.693889                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59613.914964                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60381.948121                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61519.132693                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60586.224185                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59613.914964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60381.948121                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61519.132693                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59953.011182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60556.937791                       # average overall mshr miss latency
system.l2cache.replacements                      9504                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2819                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2819                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2819                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2819                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          360                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          360                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          626                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          626                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37530585                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37530585                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59953.011182                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59953.011182                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          746                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              746                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     98797600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     98797600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.656696                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.656696                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69234.477926                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69234.477926                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87347600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87347600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.655315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.655315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61339.606742                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61339.606742                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          778                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4120                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          911                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5809                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1811                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6139                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11524                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122448800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    418168000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    247583135                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788199935                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17333                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.699498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598401                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796878                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.664859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67613.914964                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68116.631373                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69273.400951                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68396.384502                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1811                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6132                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3542                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11485                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107960800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    368898400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217900768                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694759968                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.699498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597719                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.789744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.662609                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59613.914964                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60159.556425                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61519.132693                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60492.813931                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.139061                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25864                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9504                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.721380                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.345965                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   300.051335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2325.520812                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   941.703245                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.517705                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003502                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.073255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.567754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229908                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1296                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2800                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          194                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1079                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2047                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.316406                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315408                       # Number of tag accesses
system.l2cache.tags.data_accesses              315408                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1120370400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          483584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              866240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7556                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3542                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          626                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1319                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1319                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103451501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          431628683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    202333086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     35759602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              773172872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103451501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103451501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75346510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75346510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75346510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103451501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         431628683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    202333086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     35759602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             848519383                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1212620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2549294                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                  4397132                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                              100557818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2338481                       # Number of instructions simulated
sim_ops                                       4033775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000092                       # Number of seconds simulated
sim_ticks                                    92249600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46103                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8649                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87891                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              23293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           46103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            22810                       # Number of indirect misses.
system.cpu.branchPred.lookups                   90123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1012                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2431                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    280174                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   116576                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8649                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      42153                       # Number of branches committed
system.cpu.commit.bw_lim_events                 40613                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          156166                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               157728                       # Number of instructions committed
system.cpu.commit.committedOps                 248694                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       186406                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.334152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.592690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        88310     47.38%     47.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        34261     18.38%     65.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17685      9.49%     75.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5537      2.97%     78.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40613     21.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       186406                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5000                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    248497                       # Number of committed integer instructions.
system.cpu.commit.loads                         32867                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           208446     83.82%     83.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.02%     83.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.01%     83.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     83.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.02%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.02%     83.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.01%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32751     13.17%     97.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2390      0.96%     98.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.05%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4680      1.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            248694                       # Class of committed instruction
system.cpu.commit.refs                          39937                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      157728                       # Number of Instructions Simulated
system.cpu.committedOps                        248694                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.462163                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.462163                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           92                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          104                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 60239                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 491387                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    33496                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    114313                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8651                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 12418                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       35018                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7817                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       90123                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33726                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        182634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1634                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         353441                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   17302                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.390779                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              37832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              24305                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.532542                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             229117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.421597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.856419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    80466     35.12%     35.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1180      0.52%     35.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13051      5.70%     41.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10133      4.42%     45.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   124287     54.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               229117                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5281                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      437                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     19922000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     19921600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     19921600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     19921600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     19922000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     19922000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4579200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4572000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4579600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      137994800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11068                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    52936                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.452941                       # Inst execution rate
system.cpu.iew.exec_refs                        42834                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7817                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   35295                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 53298                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               505                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                11209                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              404860                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 35017                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11865                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                335083                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6373                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8651                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6439                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               51                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        20431                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4140                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7768                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3300                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    407855                       # num instructions consuming a value
system.cpu.iew.wb_count                        334120                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556781                       # average fanout of values written-back
system.cpu.iew.wb_producers                    227086                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.448765                       # insts written-back per cycle
system.cpu.iew.wb_sent                         334411                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   398972                       # number of integer regfile reads
system.cpu.int_regfile_writes                  271756                       # number of integer regfile writes
system.cpu.ipc                               0.683918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.683918                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1961      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                298828     86.13%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.02%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  42      0.01%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   85      0.02%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   70      0.02%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.01%     86.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 34      0.01%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                36668     10.57%     97.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4206      1.21%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             214      0.06%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4691      1.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 346948                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5228                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               10465                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5173                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5820                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 339759                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             918076                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       328947                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            555208                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     404839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    346948                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          156166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5528                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       218413                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        229117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.514283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.638853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              105666     46.12%     46.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               25287     11.04%     57.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               20900      9.12%     66.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29195     12.74%     79.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               48069     20.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          229117                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.504388                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       33726                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                31                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                53298                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               11209                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  157591                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           230624                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   41808                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                293240                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    129                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    41808                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     39                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1212797                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 461242                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              543253                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    115349                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  17413                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8651                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 21158                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   250012                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5794                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           590325                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     17776                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       550653                       # The number of ROB reads
system.cpu.rob.rob_writes                      852639                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            652                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           72                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             72                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               24                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           27                       # Transaction distribution
system.membus.trans_dist::CleanEvict              185                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           117                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 216                       # Request fanout histogram
system.membus.reqLayer2.occupancy              218795                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             464005                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 208                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           220                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               325                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 97                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                118                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               118                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            208                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               316                       # Total snoops (count)
system.l2bus.snoopTraffic                        1728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                642                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012461                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111018                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      634     98.75%     98.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      1.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  642                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              354000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               443928                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        92249600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        33682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33682                       # number of overall hits
system.cpu.icache.overall_hits::total           33682                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2034800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2034800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2034800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2034800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001305                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001305                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46245.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46245.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46245.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46245.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1467600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1467600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1467600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1467600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000919                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000919                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000919                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47341.935484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47341.935484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47341.935484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47341.935484                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33682                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2034800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2034800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46245.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46245.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1467600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1467600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47341.935484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47341.935484                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.580645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             67483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            67483                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        41743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            41743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        41743                       # number of overall hits
system.cpu.dcache.overall_hits::total           41743                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          288                       # number of overall misses
system.cpu.dcache.overall_misses::total           288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12028400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12028400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12028400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12028400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        42031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        42031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        42031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        42031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41765.277778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41765.277778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41765.277778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41765.277778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          105                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                14                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          193                       # number of writebacks
system.cpu.dcache.writebacks::total               193                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           85                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           92                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8984400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8984400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8984400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2785524                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11769924                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004830                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44258.128079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44258.128079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44258.128079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30277.434783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39898.047458                       # average overall mshr miss latency
system.cpu.dcache.replacements                    295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        34791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4664400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4664400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27437.647059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27437.647059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1714800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1714800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20174.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20174.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7364000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7364000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62406.779661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62406.779661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7269600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7269600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61606.779661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61606.779661                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           92                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           92                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2785524                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2785524                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30277.434783                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 30277.434783                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.372881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   703.957520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   320.042480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.687459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.312541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             84357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            84357                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              89                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           55                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 154                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             89                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           55                       # number of overall hits
system.l2cache.overall_hits::total                154                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           114                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               172                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          114                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              172                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1346400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7984000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2243579                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     11573979                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1346400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7984000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2243579                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     11573979                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          203                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           92                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             326                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          203                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           92                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            326                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677419                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.561576                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.402174                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.527607                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677419                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.561576                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.402174                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.527607                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64114.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70035.087719                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 60637.270270                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67290.575581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64114.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70035.087719                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 60637.270270                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67290.575581                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             27                       # number of writebacks
system.l2cache.writebacks::total                   27                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             14                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            14                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           23                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           58                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1178400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7072000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1417993                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      9668393                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1178400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7072000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1417993                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      3385144                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     13053537                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677419                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.561576                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.484663                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677419                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.561576                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.662577                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56114.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62035.087719                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61651.869565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61192.360759                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56114.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62035.087719                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61651.869565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58364.551724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60433.041667                       # average overall mshr miss latency
system.l2cache.replacements                       219                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          193                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          193                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          193                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          193                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           58                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           58                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      3385144                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      3385144                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58364.551724                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58364.551724                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           19                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               19                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           99                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             99                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6963200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6963200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          118                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.838983                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.838983                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70335.353535                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70335.353535                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           99                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6171200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6171200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.838983                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.838983                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62335.353535                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62335.353535                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           73                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1346400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1020800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2243579                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4610779                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           92                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.176471                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.402174                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.350962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64114.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68053.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 60637.270270                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63161.356164                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           59                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1178400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       900800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1417993                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3497193                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677419                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176471                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.283654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56114.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60053.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61651.869565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59274.457627                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    678                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  219                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.095890                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.747988                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   882.094045                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1879.730718                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1035.565466                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   261.861784                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008972                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.215355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458919                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.252824                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.063931                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1300                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2796                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2464                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.317383                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.682617                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5435                       # Number of tag accesses
system.l2cache.tags.data_accesses                5435                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     92249600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               13824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1728                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1728                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              114                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  216                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            27                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  27                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14569169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           79089774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15956709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     40238657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              149854308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14569169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14569169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18731789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18731789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18731789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14569169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          79089774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15956709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     40238657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             168586097                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1915806800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437368                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                   807121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.94                       # Real time elapsed on the host
host_tick_rate                               70708233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4349550                       # Number of instructions simulated
sim_ops                                       8026729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000703                       # Number of seconds simulated
sim_ticks                                   703186800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425225                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12709                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            408687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             196822                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           228403                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473577                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9491                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2302173                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1239527                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12770                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     414756                       # Number of branches committed
system.cpu.commit.bw_lim_events                638355                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          271379                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2011069                       # Number of instructions committed
system.cpu.commit.committedOps                3992954                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1644743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.427707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.525046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       259393     15.77%     15.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       294813     17.92%     33.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       211825     12.88%     46.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       240357     14.61%     61.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       638355     38.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1644743                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     157428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                31071                       # Number of function calls committed.
system.cpu.commit.int_insts                   3865464                       # Number of committed integer instructions.
system.cpu.commit.loads                        518370                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15785      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2987766     74.83%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15134      0.38%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              342      0.01%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6351      0.16%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.01%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24841      0.62%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24960      0.63%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55573      1.39%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          498740     12.49%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         336234      8.42%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19630      0.49%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6966      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3992954                       # Class of committed instruction
system.cpu.commit.refs                         861570                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2011069                       # Number of Instructions Simulated
system.cpu.committedOps                       3992954                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.874146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.874146                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          167                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          199                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          437                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            59                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 92506                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4355369                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   394429                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1204307                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12810                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 15938                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      543728                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           146                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      352816                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      473577                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    353780                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1327359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2216754                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           379                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   25620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.269389                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             379371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             229590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.260976                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1719990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.562422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.785206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   475091     27.62%     27.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   123680      7.19%     34.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60166      3.50%     38.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80884      4.70%     43.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   980169     56.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1719990                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    264024                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   138559                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    208096800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      3108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      3108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       684000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       684000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10284800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10832000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10558000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     90694800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     90697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     90711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     90700400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1662845200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15566                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   428416                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.361186                       # Inst execution rate
system.cpu.iew.exec_refs                       896083                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     352393                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70328                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                561467                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                288                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                58                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               367326                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4264323                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                543690                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26521                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4150887                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   282                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12810                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   377                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40749                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          170                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        43099                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24126                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13540                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2026                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4656513                       # num instructions consuming a value
system.cpu.iew.wb_count                       4142127                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622670                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2899470                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.356203                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4144827                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6186432                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3227294                       # number of integer regfile writes
system.cpu.ipc                               1.143974                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.143974                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20295      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3121450     74.72%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15138      0.36%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   404      0.01%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6480      0.16%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.01%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  222      0.01%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                25103      0.60%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                25095      0.60%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55628      1.33%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                218      0.01%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               530788     12.71%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348166      8.33%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20292      0.49%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7764      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4177405                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  159655                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              319380                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       158993                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             163270                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3997455                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9764556                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3983134                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4372475                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4263910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4177405                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 413                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          271379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9133                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            218                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       360443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1719990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.428738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.428520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              266790     15.51%     15.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              201037     11.69%     27.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              323047     18.78%     45.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              386190     22.45%     68.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542926     31.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1719990                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.376270                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      353845                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18825                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12282                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               561467                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              367326                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1785551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                          1757967                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   74884                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4457630                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3149                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   402760                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    732                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   462                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11062893                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4333463                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4793241                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1210480                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7071                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12810                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14885                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   335635                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            266947                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6478519                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4171                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     17003                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            246                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5270721                       # The number of ROB reads
system.cpu.rob.rob_writes                     8604203                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3302                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             24                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::CleanEvict              709                       # Transaction distribution
system.membus.trans_dist::ReadExReq               103                       # Transaction distribution
system.membus.trans_dist::ReadExResp              103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 779                       # Request fanout histogram
system.membus.reqLayer2.occupancy              714450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1680350                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1486                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           523                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1925                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 33                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                164                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               164                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1487                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2699                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2252                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4951                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        57472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        77696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   135168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               833                       # Total snoops (count)
system.l2bus.snoopTraffic                        3904                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2483                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023359                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151071                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2425     97.66%     97.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                       58      2.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2483                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              900799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1729887                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1080000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       703186800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       352721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           352721                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       352721                       # number of overall hits
system.cpu.icache.overall_hits::total          352721                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1059                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1059                       # number of overall misses
system.cpu.icache.overall_misses::total          1059                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40569200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40569200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40569200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40569200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       353780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       353780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       353780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       353780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38308.970727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38308.970727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38308.970727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38308.970727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32874400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32874400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32874400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32874400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36486.570477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36486.570477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36486.570477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36486.570477                       # average overall mshr miss latency
system.cpu.icache.replacements                    900                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       352721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          352721                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1059                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40569200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40569200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       353780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       353780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38308.970727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38308.970727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32874400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32874400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36486.570477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36486.570477                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              440379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1156                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            380.950692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            708460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           708460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       845404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           845404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       845404                       # number of overall hits
system.cpu.dcache.overall_hits::total          845404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          973                       # number of overall misses
system.cpu.dcache.overall_misses::total           973                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39244400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39244400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39244400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39244400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       846377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       846377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       846377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       846377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40333.401850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40333.401850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40333.401850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40333.401850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                62                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.dcache.writebacks::total               464                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          751                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23886400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23886400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23886400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4960274                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28846674                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38776.623377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38776.623377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38776.623377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36742.770370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38411.017310                       # average overall mshr miss latency
system.cpu.dcache.replacements                    750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31327200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31327200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       502754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       502754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38867.493797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38867.493797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16117200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16117200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35736.585366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35736.585366                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       343456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         343456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7917200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7917200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       343623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       343623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47408.383234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47408.383234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7769200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7769200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000480                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47086.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47086.060606                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          135                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          135                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4960274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4960274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36742.770370                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 36742.770370                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              940414                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            530.109357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   779.108203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   244.891797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.239152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          656                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.202148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1693504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1693504                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             491                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             322                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           74                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 887                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            491                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            322                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           74                       # number of overall hits
system.l2cache.overall_hits::total                887                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           408                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           293                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               762                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          408                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          293                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           61                       # number of overall misses
system.l2cache.overall_misses::total              762                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27660400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     20407600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4235546                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     52303546                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27660400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     20407600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4235546                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     52303546                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          899                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          135                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1649                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          899                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          135                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1649                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.453838                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.476423                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.451852                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.462098                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.453838                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.476423                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.451852                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.462098                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67795.098039                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69650.511945                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69435.180328                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68639.824147                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67795.098039                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69650.511945                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69435.180328                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68639.824147                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             59                       # number of writebacks
system.l2cache.writebacks::total                   59                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          292                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          761                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          292                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          780                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24404400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     18015200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3747546                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     46167146                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24404400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     18015200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3747546                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1168779                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     47335925                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.453838                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.474797                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.451852                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.461492                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.453838                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.474797                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.451852                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.473014                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59814.705882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61695.890411                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.180328                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60666.420499                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59814.705882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61695.890411                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.180328                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61514.684211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60687.083333                       # average overall mshr miss latency
system.l2cache.replacements                       798                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          464                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          464                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          464                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          464                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           19                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1168779                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1168779                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61514.684211                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61514.684211                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           61                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               61                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          103                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            103                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7046400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7046400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          164                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.628049                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.628049                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68411.650485                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68411.650485                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          103                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          103                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6222400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6222400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.628049                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.628049                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60411.650485                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60411.650485                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          491                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          261                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           74                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          826                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          408                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          659                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27660400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     13361200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4235546                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     45257146                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          899                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.453838                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.421286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.451852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.443771                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67795.098039                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70322.105263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69435.180328                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68675.487102                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          408                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          189                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          658                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24404400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11792800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3747546                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     39944746                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.453838                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.419069                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.451852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59814.705882                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62395.767196                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.180328                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60706.300912                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15392                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4894                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.145076                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.001761                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.294259                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1807.924210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   940.287216                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   261.492554                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254955                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441388                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.063841                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1126                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          869                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          236                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274902                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725098                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27158                       # Number of tag accesses
system.l2cache.tags.data_accesses               27158                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    703186800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3776                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              292                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           61                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  779                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            59                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  59                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           37042789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26576153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5551868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1729270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70900079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      37042789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          37042789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5369839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5369839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5369839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          37042789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26576153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5551868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1729270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76269919                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
