[03/10 11:22:12      0] 
[03/10 11:22:12      0] Cadence Innovus(TM) Implementation System.
[03/10 11:22:12      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/10 11:22:12      0] 
[03/10 11:22:12      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/10 11:22:12      0] Options:	
[03/10 11:22:12      0] Date:		Mon Mar 10 11:22:12 2025
[03/10 11:22:12      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/10 11:22:12      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/10 11:22:12      0] 
[03/10 11:22:12      0] License:
[03/10 11:22:12      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/10 11:22:12      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/10 11:22:13      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 11:22:13      0] 
[03/10 11:22:13      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 11:22:13      0] 
[03/10 11:22:13      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/10 11:22:13      0] 
[03/10 11:22:20      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/10 11:22:20      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/10 11:22:20      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/10 11:22:20      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/10 11:22:20      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/10 11:22:20      7] @(#)CDS: CPE v15.23-s045
[03/10 11:22:20      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/10 11:22:20      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/10 11:22:20      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/10 11:22:20      7] @(#)CDS: RCDB 11.7
[03/10 11:22:20      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/10 11:22:20      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6327_ieng6-ece-04.ucsd.edu_h3le_e2XGbC.

[03/10 11:22:20      7] 
[03/10 11:22:20      7] **INFO:  MMMC transition support version v31-84 
[03/10 11:22:20      7] 
[03/10 11:22:20      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/10 11:22:20      7] <CMD> suppressMessage ENCEXT-2799
[03/10 11:22:20      7] <CMD> getDrawView
[03/10 11:22:20      7] <CMD> loadWorkspace -name Physical
[03/10 11:22:20      7] <CMD> win
[03/10 11:22:39     10] <CMD> set init_pwr_net VDD
[03/10 11:22:39     10] <CMD> set init_gnd_net VSS
[03/10 11:22:39     10] <CMD> set init_verilog ./netlist/ofifo.v
[03/10 11:22:39     10] <CMD> set init_design_netlisttype Verilog
[03/10 11:22:39     10] <CMD> set init_design_settop 1
[03/10 11:22:39     10] <CMD> set init_top_cell ofifo
[03/10 11:22:39     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/10 11:22:39     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/10 11:22:39     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/10 11:22:39     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/10 11:22:39     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/10 11:22:39     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/10 11:22:39     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/10 11:22:39     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/10 11:22:39     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/10 11:22:39     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/10 11:22:39     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/10 11:22:40     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 11:22:40     10] 
[03/10 11:22:40     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 11:22:40     10] 
[03/10 11:22:40     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/10 11:22:40     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 11:22:40     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 11:22:40     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 11:22:40     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 11:22:40     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 11:22:40     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 11:22:40     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 11:22:40     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 11:22:40     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:40     10] The LEF parser will ignore this statement.
[03/10 11:22:40     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 11:22:40     10] Set DBUPerIGU to M2 pitch 400.
[03/10 11:22:40     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 11:22:40     10] Type 'man IMPLF-200' for more detail.
[03/10 11:22:40     10] 
[03/10 11:22:40     10] viaInitial starts at Mon Mar 10 11:22:40 2025
viaInitial ends at Mon Mar 10 11:22:40 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/10 11:22:40     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/10 11:22:40     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/10 11:22:41     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 11:22:41     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 11:22:42     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 11:22:42     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.50min, fe_mem=468.2M) ***
[03/10 11:22:42     12] *** Begin netlist parsing (mem=468.2M) ***
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 11:22:42     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 11:22:42     12] To increase the message display limit, refer to the product command reference manual.
[03/10 11:22:42     12] Created 811 new cells from 2 timing libraries.
[03/10 11:22:42     12] Reading netlist ...
[03/10 11:22:42     12] Backslashed names will retain backslash and a trailing blank character.
[03/10 11:22:42     12] Reading verilog netlist './netlist/ofifo.v'
[03/10 11:22:42     13] 
[03/10 11:22:42     13] *** Memory Usage v#1 (Current mem = 488.770M, initial mem = 149.258M) ***
[03/10 11:22:42     13] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=488.8M) ***
[03/10 11:22:42     13] Set top cell to ofifo.
[03/10 11:22:42     13] Hooked 1622 DB cells to tlib cells.
[03/10 11:22:42     13] Starting recursive module instantiation check.
[03/10 11:22:42     13] No recursion found.
[03/10 11:22:42     13] Building hierarchical netlist for Cell ofifo ...
[03/10 11:22:42     13] *** Netlist is unique.
[03/10 11:22:42     13] ** info: there are 1962 modules.
[03/10 11:22:42     13] ** info: there are 16867 stdCell insts.
[03/10 11:22:42     13] 
[03/10 11:22:42     13] *** Memory Usage v#1 (Current mem = 559.031M, initial mem = 149.258M) ***
[03/10 11:22:42     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 11:22:42     13] Type 'man IMPFP-3961' for more detail.
[03/10 11:22:42     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 11:22:42     13] Type 'man IMPFP-3961' for more detail.
[03/10 11:22:42     13] Set Default Net Delay as 1000 ps.
[03/10 11:22:42     13] Set Default Net Load as 0.5 pF. 
[03/10 11:22:42     13] Set Default Input Pin Transition as 0.1 ps.
[03/10 11:22:43     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 11:22:43     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 11:22:43     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:43     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:43     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 11:22:43     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 11:22:43     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 11:22:43     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:43     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:43     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 11:22:43     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 11:22:43     13] Importing multi-corner RC tables ... 
[03/10 11:22:43     13] Summary of Active RC-Corners : 
[03/10 11:22:43     13]  
[03/10 11:22:43     13]  Analysis View: WC_VIEW
[03/10 11:22:43     13]     RC-Corner Name        : Cmax
[03/10 11:22:43     13]     RC-Corner Index       : 0
[03/10 11:22:43     13]     RC-Corner Temperature : 125 Celsius
[03/10 11:22:43     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 11:22:43     13]     RC-Corner PreRoute Res Factor         : 1
[03/10 11:22:43     13]     RC-Corner PreRoute Cap Factor         : 1
[03/10 11:22:43     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:43     13]  
[03/10 11:22:43     13]  Analysis View: BC_VIEW
[03/10 11:22:43     13]     RC-Corner Name        : Cmin
[03/10 11:22:43     13]     RC-Corner Index       : 1
[03/10 11:22:43     13]     RC-Corner Temperature : -40 Celsius
[03/10 11:22:43     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 11:22:43     13]     RC-Corner PreRoute Res Factor         : 1
[03/10 11:22:43     13]     RC-Corner PreRoute Cap Factor         : 1
[03/10 11:22:43     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 11:22:43     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:43     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:43     13] *Info: initialize multi-corner CTS.
[03/10 11:22:43     13] Reading timing constraints file './constraints/ofifo.sdc' ...
[03/10 11:22:43     13] Current (total cpu=0:00:13.9, real=0:00:31.0, peak res=308.3M, current mem=679.1M)
[03/10 11:22:43     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/ofifo.sdc, Line 10).
[03/10 11:22:43     13] 
[03/10 11:22:43     13] INFO (CTE): Reading of timing constraints file ./constraints/ofifo.sdc completed, with 1 WARNING
[03/10 11:22:43     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=323.8M, current mem=696.4M)
[03/10 11:22:43     13] Current (total cpu=0:00:13.9, real=0:00:31.0, peak res=323.8M, current mem=696.4M)
[03/10 11:22:43     14] Summary for sequential cells idenfication: 
[03/10 11:22:43     14] Identified SBFF number: 199
[03/10 11:22:43     14] Identified MBFF number: 0
[03/10 11:22:43     14] Not identified SBFF number: 0
[03/10 11:22:43     14] Not identified MBFF number: 0
[03/10 11:22:43     14] Number of sequential cells which are not FFs: 104
[03/10 11:22:43     14] 
[03/10 11:22:43     14] Total number of combinational cells: 492
[03/10 11:22:43     14] Total number of sequential cells: 303
[03/10 11:22:43     14] Total number of tristate cells: 11
[03/10 11:22:43     14] Total number of level shifter cells: 0
[03/10 11:22:43     14] Total number of power gating cells: 0
[03/10 11:22:43     14] Total number of isolation cells: 0
[03/10 11:22:43     14] Total number of power switch cells: 0
[03/10 11:22:43     14] Total number of pulse generator cells: 0
[03/10 11:22:43     14] Total number of always on buffers: 0
[03/10 11:22:43     14] Total number of retention cells: 0
[03/10 11:22:43     14] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 11:22:43     14] Total number of usable buffers: 18
[03/10 11:22:43     14] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 11:22:43     14] Total number of unusable buffers: 9
[03/10 11:22:43     14] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 11:22:43     14] Total number of usable inverters: 18
[03/10 11:22:43     14] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 11:22:43     14] Total number of unusable inverters: 9
[03/10 11:22:43     14] List of identified usable delay cells:
[03/10 11:22:43     14] Total number of identified usable delay cells: 0
[03/10 11:22:43     14] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 11:22:43     14] Total number of identified unusable delay cells: 9
[03/10 11:22:43     14] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 11:22:43     14] 
[03/10 11:22:43     14] *** Summary of all messages that are not suppressed in this session:
[03/10 11:22:43     14] Severity  ID               Count  Summary                                  
[03/10 11:22:43     14] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 11:22:43     14] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 11:22:43     14] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 11:22:43     14] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 11:22:43     14] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 11:22:43     14] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 11:22:43     14] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 11:22:43     14] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 11:22:43     14] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 11:22:43     14] *** Message Summary: 1633 warning(s), 2 error(s)
[03/10 11:22:43     14] 
[03/10 11:22:43     14] <CMD> set_interactive_constraint_modes {CON}
[03/10 11:22:43     14] <CMD> setDesignMode -process 65
[03/10 11:22:43     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 11:22:43     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 11:22:43     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 11:22:43     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 11:22:43     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 11:22:43     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 11:22:54     15] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat ofifo
[03/10 11:22:54     15] exclude_path_collection 0
[03/10 11:22:54     15] Resetting process node dependent CCOpt properties.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_0__fifo_instance (fifo_depth16_bw24_simd1_15) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_1__fifo_instance (fifo_depth16_bw24_simd1_14) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_2__fifo_instance (fifo_depth16_bw24_simd1_13) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_3__fifo_instance (fifo_depth16_bw24_simd1_12) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_4__fifo_instance (fifo_depth16_bw24_simd1_11) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_5__fifo_instance (fifo_depth16_bw24_simd1_10) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_6__fifo_instance (fifo_depth16_bw24_simd1_9) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_7__fifo_instance (fifo_depth16_bw24_simd1_8) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_8__fifo_instance (fifo_depth16_bw24_simd1_7) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_9__fifo_instance (fifo_depth16_bw24_simd1_6) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_10__fifo_instance (fifo_depth16_bw24_simd1_5) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_11__fifo_instance (fifo_depth16_bw24_simd1_4) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_12__fifo_instance (fifo_depth16_bw24_simd1_3) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_13__fifo_instance (fifo_depth16_bw24_simd1_2) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_14__fifo_instance (fifo_depth16_bw24_simd1_1) and all their descendants.
[03/10 11:22:54     15] Reset to color id 0 for col_idx_15__fifo_instance (fifo_depth16_bw24_simd1_0) and all their descendants.
[03/10 11:22:54     16] Free PSO.
[03/10 11:22:54     16] Reset cap table.
[03/10 11:22:54     16] Cleaning up the current multi-corner RC extraction setup.
[03/10 11:22:54     16] Resetting process node dependent CCOpt properties.
[03/10 11:22:54     16] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 11:22:54     16] 
[03/10 11:22:54     16] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/10 11:22:55     16] Set DBUPerIGU to 1000.
[03/10 11:22:55     16] Set net toggle Scale Factor to 1.00
[03/10 11:22:55     16] Set Shrink Factor to 1.00000
[03/10 11:22:55     16] Set net toggle Scale Factor to 1.00
[03/10 11:22:55     16] Set Shrink Factor to 1.00000
[03/10 11:22:55     16] Set net toggle Scale Factor to 1.00
[03/10 11:22:55     16] Set Shrink Factor to 1.00000
[03/10 11:22:55     16] 
[03/10 11:22:55     16] *** Memory Usage v#1 (Current mem = 833.031M, initial mem = 149.258M) ***
[03/10 11:22:55     16] 
[03/10 11:22:55     16] 
[03/10 11:22:55     16] Info (SM2C): Status of key globals:
[03/10 11:22:55     16] 	 MMMC-by-default flow     : 1
[03/10 11:22:55     16] 	 Default MMMC objs envvar : 0
[03/10 11:22:55     16] 	 Data portability         : 0
[03/10 11:22:55     16] 	 MMMC PV Emulation        : 0
[03/10 11:22:55     16] 	 MMMC debug               : 0
[03/10 11:22:55     16] 	 Init_Design flow         : 1
[03/10 11:22:55     16] 
[03/10 11:22:55     16] 
[03/10 11:22:55     16] 	 CTE SM2C global          : false
[03/10 11:22:55     16] 	 Reporting view filter    : false
[03/10 11:22:55     16] Set Default Input Pin Transition as 0.1 ps.
[03/10 11:22:55     16] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 11:22:55     16] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 11:22:55     16] 
[03/10 11:22:55     16] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 11:22:55     16] 
[03/10 11:22:55     16] Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/10 11:22:55     16] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 11:22:55     16] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 11:22:55     16] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 11:22:55     16] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 11:22:55     16] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 11:22:55     16] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 11:22:55     16] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 11:22:55     16] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 11:22:55     16] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 11:22:55     16] The LEF parser will ignore this statement.
[03/10 11:22:55     16] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 11:22:55     16] Set DBUPerIGU to M2 pitch 400.
[03/10 11:22:55     16] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 11:22:55     16] Type 'man IMPLF-200' for more detail.
[03/10 11:22:55     16] 
[03/10 11:22:55     16] viaInitial starts at Mon Mar 10 11:22:55 2025
viaInitial ends at Mon Mar 10 11:22:55 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/viewDefinition.tcl
[03/10 11:22:55     16] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 11:22:56     17] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 11:22:56     17] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 11:22:57     18] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 11:22:57     18] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.31min, fe_real=0.75min, fe_mem=698.8M) ***
[03/10 11:22:57     18] *** Begin netlist parsing (mem=698.8M) ***
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 11:22:57     18] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 11:22:57     18] To increase the message display limit, refer to the product command reference manual.
[03/10 11:22:57     18] Created 811 new cells from 2 timing libraries.
[03/10 11:22:57     18] Reading netlist ...
[03/10 11:22:57     18] Backslashed names will retain backslash and a trailing blank character.
[03/10 11:22:57     18] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.v.gz'
[03/10 11:22:57     19] 
[03/10 11:22:57     19] *** Memory Usage v#1 (Current mem = 698.816M, initial mem = 149.258M) ***
[03/10 11:22:57     19] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=698.8M) ***
[03/10 11:22:57     19] Set top cell to ofifo.
[03/10 11:22:58     19] Hooked 1622 DB cells to tlib cells.
[03/10 11:22:58     19] Starting recursive module instantiation check.
[03/10 11:22:58     19] No recursion found.
[03/10 11:22:58     19] Building hierarchical netlist for Cell ofifo ...
[03/10 11:22:58     19] *** Netlist is unique.
[03/10 11:22:58     19] ** info: there are 1962 modules.
[03/10 11:22:58     19] ** info: there are 17047 stdCell insts.
[03/10 11:22:58     19] 
[03/10 11:22:58     19] *** Memory Usage v#1 (Current mem = 743.078M, initial mem = 149.258M) ***
[03/10 11:22:58     19] *info: set bottom ioPad orient R0
[03/10 11:22:58     19] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 11:22:58     19] Type 'man IMPFP-3961' for more detail.
[03/10 11:22:58     19] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 11:22:58     19] Type 'man IMPFP-3961' for more detail.
[03/10 11:22:58     19] Set Default Net Delay as 1000 ps.
[03/10 11:22:58     19] Set Default Net Load as 0.5 pF. 
[03/10 11:22:58     19] Set Default Input Pin Transition as 0.1 ps.
[03/10 11:22:58     19] Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/gui.pref.tcl ...
[03/10 11:22:58     19] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 11:22:58     19] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 11:22:58     19] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 11:22:58     19] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 11:22:58     19] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 11:22:58     19] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 11:22:58     19] Stripe will break at block ring.
[03/10 11:22:58     19] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/10 11:22:58     19] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 11:22:58     19] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 11:22:58     19] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:58     19] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:58     19] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 11:22:58     19] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 11:22:58     19] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 11:22:58     19] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:58     19] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 11:22:58     19] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 11:22:58     19] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 11:22:58     19] Importing multi-corner RC tables ... 
[03/10 11:22:58     19] Summary of Active RC-Corners : 
[03/10 11:22:58     19]  
[03/10 11:22:58     19]  Analysis View: WC_VIEW
[03/10 11:22:58     19]     RC-Corner Name        : Cmax
[03/10 11:22:58     19]     RC-Corner Index       : 0
[03/10 11:22:58     19]     RC-Corner Temperature : 125 Celsius
[03/10 11:22:58     19]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 11:22:58     19]     RC-Corner PreRoute Res Factor         : 1
[03/10 11:22:58     19]     RC-Corner PreRoute Cap Factor         : 1
[03/10 11:22:58     19]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:58     19]  
[03/10 11:22:58     19]  Analysis View: BC_VIEW
[03/10 11:22:58     19]     RC-Corner Name        : Cmin
[03/10 11:22:58     19]     RC-Corner Index       : 1
[03/10 11:22:58     19]     RC-Corner Temperature : -40 Celsius
[03/10 11:22:58     19]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 11:22:58     19]     RC-Corner PreRoute Res Factor         : 1
[03/10 11:22:58     19]     RC-Corner PreRoute Cap Factor         : 1
[03/10 11:22:58     19]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 11:22:58     19]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 11:22:58     19]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 11:22:58     19] *Info: initialize multi-corner CTS.
[03/10 11:22:58     20] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/ofifo.sdc' ...
[03/10 11:22:58     20] Current (total cpu=0:00:20.0, real=0:00:46.0, peak res=464.5M, current mem=879.5M)
[03/10 11:22:58     20] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/ofifo.sdc, Line 10).
[03/10 11:22:58     20] 
[03/10 11:22:58     20] INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/libs/mmmc/ofifo.sdc completed, with 1 WARNING
[03/10 11:22:58     20] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=473.2M, current mem=890.7M)
[03/10 11:22:58     20] Current (total cpu=0:00:20.1, real=0:00:46.0, peak res=473.2M, current mem=890.7M)
[03/10 11:22:58     20] Summary for sequential cells idenfication: 
[03/10 11:22:58     20] Identified SBFF number: 199
[03/10 11:22:58     20] Identified MBFF number: 0
[03/10 11:22:58     20] Not identified SBFF number: 0
[03/10 11:22:58     20] Not identified MBFF number: 0
[03/10 11:22:58     20] Number of sequential cells which are not FFs: 104
[03/10 11:22:58     20] 
[03/10 11:22:58     20] Total number of combinational cells: 492
[03/10 11:22:58     20] Total number of sequential cells: 303
[03/10 11:22:58     20] Total number of tristate cells: 11
[03/10 11:22:58     20] Total number of level shifter cells: 0
[03/10 11:22:58     20] Total number of power gating cells: 0
[03/10 11:22:58     20] Total number of isolation cells: 0
[03/10 11:22:58     20] Total number of power switch cells: 0
[03/10 11:22:58     20] Total number of pulse generator cells: 0
[03/10 11:22:58     20] Total number of always on buffers: 0
[03/10 11:22:58     20] Total number of retention cells: 0
[03/10 11:22:58     20] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 11:22:58     20] Total number of usable buffers: 18
[03/10 11:22:58     20] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 11:22:58     20] Total number of unusable buffers: 9
[03/10 11:22:58     20] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 11:22:58     20] Total number of usable inverters: 18
[03/10 11:22:58     20] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 11:22:58     20] Total number of unusable inverters: 9
[03/10 11:22:58     20] List of identified usable delay cells:
[03/10 11:22:58     20] Total number of identified usable delay cells: 0
[03/10 11:22:58     20] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 11:22:58     20] Total number of identified unusable delay cells: 9
[03/10 11:22:58     20] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/10 11:22:58     20] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/10 11:22:58     20] Type 'man IMPOPT-3058' for more detail.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/10 11:22:58     20] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/10 11:22:58     20] To increase the message display limit, refer to the product command reference manual.
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/10 11:22:58     20]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/10 11:22:58     20] Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.fp.gz (mem = 898.7M).
[03/10 11:22:58     20] *info: reset 17560 existing net BottomPreferredLayer and AvoidDetour
[03/10 11:22:58     20] Deleting old partition specification.
[03/10 11:22:58     20] Set FPlanBox to (0 0 852400 846400)
[03/10 11:22:58     20]  ... processed partition successfully.
[03/10 11:22:58     20] There are 1 nets with bottomPreferredRoutingLayer being set
[03/10 11:22:59     20] Extracting standard cell pins and blockage ...... 
[03/10 11:22:59     20] Pin and blockage extraction finished
[03/10 11:22:59     20] *** End loading floorplan (cpu = 0:00:00.1, mem = 898.7M) ***
[03/10 11:22:59     20] *** Checked 2 GNC rules.
[03/10 11:22:59     20] *** applyConnectGlobalNets disabled.
[03/10 11:22:59     20] Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.place.gz.
[03/10 11:22:59     20] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.place.gz" ...
[03/10 11:22:59     20] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=898.7M) ***
[03/10 11:22:59     20] Total net length = 3.647e+05 (2.429e+05 1.217e+05) (ext = 2.074e+05)
[03/10 11:22:59     20] *** Checked 2 GNC rules.
[03/10 11:22:59     20] *** Applying global-net connections...
[03/10 11:22:59     20] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 11:22:59     20] Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.route.gz.
[03/10 11:22:59     20] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 11:06:05 2025 Format: 15.2) ...
[03/10 11:22:59     20] Suppress "**WARN ..." messages.
[03/10 11:22:59     20] routingBox: (0 0) (852400 846400)
[03/10 11:22:59     20] coreBox:    (20000 20000) (832400 826400)
[03/10 11:22:59     20] Un-suppress "**WARN ..." messages.
[03/10 11:22:59     20] *** Total 17530 nets are successfully restored.
[03/10 11:22:59     20] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=919.1M) ***
[03/10 11:22:59     20] Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.def.gz', current time is Mon Mar 10 11:22:59 2025 ...
[03/10 11:22:59     20] --- DIVIDERCHAR '/'
[03/10 11:22:59     20] --- UnitsPerDBU = 1.0000
[03/10 11:22:59     20] Extracting macro/IO cell pins and blockage ...... 
[03/10 11:22:59     20] Pin and blockage extraction finished
[03/10 11:22:59     20] DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.def.gz' is parsed, current time is Mon Mar 10 11:22:59 2025.
[03/10 11:22:59     20] Set Default Input Pin Transition as 0.1 ps.
[03/10 11:22:59     20] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 11:22:59     20] Updating RC grid for preRoute extraction ...
[03/10 11:22:59     20] Initializing multi-corner capacitance tables ... 
[03/10 11:22:59     20] Initializing multi-corner resistance tables ...
[03/10 11:22:59     20] Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_ofifo/placement.enc.dat/ofifo.congmap.gz ...
[03/10 11:22:59     21] 
[03/10 11:22:59     21] *** Summary of all messages that are not suppressed in this session:
[03/10 11:22:59     21] Severity  ID               Count  Summary                                  
[03/10 11:22:59     21] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 11:22:59     21] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 11:22:59     21] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 11:22:59     21] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 11:22:59     21] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 11:22:59     21] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 11:22:59     21] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 11:22:59     21] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/10 11:22:59     21] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/10 11:22:59     21] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/10 11:22:59     21] *** Message Summary: 2231 warning(s), 4 error(s)
[03/10 11:22:59     21] 
[03/10 11:23:04     22] <CMD> pan 26.105 -23.299
[03/10 11:23:07     23] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 11:23:07     23] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 11:23:10     23] <CMD> selectInst col_idx_11__fifo_instance/U218
[03/10 11:23:11     24] <CMD> deselectAll
[03/10 11:23:11     24] <CMD> selectInst col_idx_11__fifo_instance/U218
[03/10 11:23:17     25] <CMD> pan 3.557 1.006
[03/10 11:23:21     26] <CMD> pan 36.081 35.940
[03/10 11:23:23     26] <CMD> deselectAll
[03/10 11:23:25     27] <CMD> selectInst col_idx_11__fifo_instance/q13_reg_13_
[03/10 11:23:28     27] <CMD> deselectAll
[03/10 11:23:28     27] <CMD> selectInst col_idx_11__fifo_instance/q13_reg_13_
[03/10 11:23:32     28] <CMD> deselectAll
[03/10 11:23:32     28] <CMD> selectInst col_idx_11__fifo_instance/q13_reg_13_
[03/10 11:23:33     29] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 11:23:33     29] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 11:23:34     29] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 11:23:34     29] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 11:23:35     29] <CMD> deselectAll
[03/10 11:23:35     29] <CMD> selectInst col_idx_11__fifo_instance/q13_reg_13_
[03/10 11:23:35     29] <CMD> deselectAll
[03/10 11:23:35     29] <CMD> selectInst col_idx_11__fifo_instance/q13_reg_13_
[03/10 11:23:48     32] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 11:23:48     32] #spOpts: N=65 
[03/10 11:23:48     32] Core basic site is core
[03/10 11:23:48     32]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 11:23:48     32] Estimated cell power/ground rail width = 0.365 um
[03/10 11:23:48     32] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:23:48     32] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 11:23:48     32] *INFO: Adding fillers to top-module.
[03/10 11:23:48     32] *INFO:   Added 800 filler insts (cell DCAP64 / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 716 filler insts (cell DCAP32 / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 3092 filler insts (cell DCAP16 / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 18733 filler insts (cell DCAP4 / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 3659 filler insts (cell DCAP / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 3887 filler insts (cell FILL2 / prefix FILLER).
[03/10 11:23:48     32] *INFO:   Added 4048 filler insts (cell FILL1 / prefix FILLER).
[03/10 11:23:48     32] *INFO: Total 34935 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[03/10 11:23:48     32] For 34935 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 11:23:48     32] For 51982 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 11:23:56     34] <CMD> pan 123.108 190.423
[03/10 11:23:59     35] <CMD> deselectAll
[03/10 11:23:59     35] <CMD> selectInst FILLER_1043
[03/10 11:24:39     43] <CMD> set_ccopt_property -update_io_latency false
[03/10 11:24:39     43] <CMD> create_ccopt_clock_tree_spec -file ./constraints/ofifo.ccopt
[03/10 11:24:39     43] Creating clock tree spec for modes (timing configs): CON
[03/10 11:24:39     43] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 11:24:39     43] Summary for sequential cells idenfication: 
[03/10 11:24:39     43] Identified SBFF number: 199
[03/10 11:24:39     43] Identified MBFF number: 0
[03/10 11:24:39     43] Not identified SBFF number: 0
[03/10 11:24:39     43] Not identified MBFF number: 0
[03/10 11:24:39     43] Number of sequential cells which are not FFs: 104
[03/10 11:24:39     43] 
[03/10 11:24:40     44] Analyzing clock structure... 
[03/10 11:24:40     44] Analyzing clock structure done.
[03/10 11:24:40     44] Wrote: ./constraints/ofifo.ccopt
[03/10 11:24:40     44] <CMD> ccopt_design
[03/10 11:24:40     44] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/10 11:24:40     44] (ccopt_design): create_ccopt_clock_tree_spec
[03/10 11:24:40     44] Creating clock tree spec for modes (timing configs): CON
[03/10 11:24:40     44] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 11:24:41     45] Analyzing clock structure... 
[03/10 11:24:41     45] Analyzing clock structure done.
[03/10 11:24:41     45] Extracting original clock gating for clk... 
[03/10 11:24:41     45]   clock_tree clk contains 6304 sinks and 0 clock gates.
[03/10 11:24:41     45]   Extraction for clk complete.
[03/10 11:24:41     45] Extracting original clock gating for clk done.
[03/10 11:24:41     45] Checking clock tree convergence... 
[03/10 11:24:41     45] Checking clock tree convergence done.
[03/10 11:24:41     45] Preferred extra space for top nets is 0
[03/10 11:24:41     45] Preferred extra space for trunk nets is 1
[03/10 11:24:41     45] Preferred extra space for leaf nets is 1
[03/10 11:24:41     45] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/10 11:24:41     45] Set place::cacheFPlanSiteMark to 1
[03/10 11:24:41     45] Using CCOpt effort low.
[03/10 11:24:41     45] #spOpts: N=65 
[03/10 11:24:41     45] Core basic site is core
[03/10 11:24:41     45] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:24:41     45] Begin checking placement ... (start mem=1007.0M, init mem=1007.0M)
[03/10 11:24:41     45] *info: Placed = 51982         
[03/10 11:24:41     45] *info: Unplaced = 0           
[03/10 11:24:41     45] Placement Density:100.00%(163780/163780)
[03/10 11:24:42     45] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1007.0M)
[03/10 11:24:42     45] Validating CTS configuration... 
[03/10 11:24:42     45]   Non-default CCOpt properties:
[03/10 11:24:42     45]   preferred_extra_space is set for at least one key
[03/10 11:24:42     45]   route_type is set for at least one key
[03/10 11:24:42     45]   update_io_latency: 0 (default: true)
[03/10 11:24:42     45] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 11:24:42     45] #spOpts: N=65 
[03/10 11:24:42     45] Core basic site is core
[03/10 11:24:42     45] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:24:42     45]   Route type trimming info:
[03/10 11:24:42     45]     No route type modifications were made.
[03/10 11:24:42     45]   Clock tree balancer configuration for clock_tree clk:
[03/10 11:24:42     45]   Non-default CCOpt properties for clock tree clk:
[03/10 11:24:42     45]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 11:24:42     45]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 11:24:42     45]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 11:24:42     45]   For power_domain auto-default and effective power_domain auto-default:
[03/10 11:24:42     45]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 11:24:42     45]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 11:24:42     45]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 11:24:42     45]     Unblocked area available for placement of any clock cells in power_domain auto-default: 180367.840um^2
[03/10 11:24:42     45]   Top Routing info:
[03/10 11:24:42     45]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:42     45]     Unshielded; Mask Constraint: 0.
[03/10 11:24:42     45]   Trunk Routing info:
[03/10 11:24:42     45]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:42     45]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 11:24:42     45]   Leaf Routing info:
[03/10 11:24:42     45]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:42     45]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 11:24:42     45]   Rebuilding timing graph... 
[03/10 11:24:42     46]   Rebuilding timing graph done.
[03/10 11:24:43     47]   For timing_corner WC:setup, late:
[03/10 11:24:43     47]     Slew time target (leaf):    0.105ns
[03/10 11:24:43     47]     Slew time target (trunk):   0.105ns
[03/10 11:24:43     47]     Slew time target (top):     0.105ns
[03/10 11:24:43     47]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 11:24:43     47]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 11:24:43     47]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 11:24:43     47]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 11:24:43     47]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 11:24:43     47]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 11:24:43     47]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/10 11:24:43     47]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/10 11:24:43     47]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/10 11:24:43     47]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 11:24:43     47]     Sources:                     pin clk
[03/10 11:24:43     47]     Total number of sinks:       6304
[03/10 11:24:43     47]     Delay constrained sinks:     6304
[03/10 11:24:43     47]     Non-leaf sinks:              0
[03/10 11:24:43     47]     Ignore pins:                 0
[03/10 11:24:43     47]    Timing corner WC:setup.late:
[03/10 11:24:43     47]     Skew target:                 0.057ns
[03/10 11:24:43     47] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:43     47] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:43     47] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:43     47]   
[03/10 11:24:43     47]   Via Selection for Estimated Routes (rule default):
[03/10 11:24:43     47]   
[03/10 11:24:43     47]   --------------------------------------------------------------
[03/10 11:24:43     47]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/10 11:24:43     47]   Range                  (Ohm)    (fF)     (fs)     Only
[03/10 11:24:43     47]   --------------------------------------------------------------
[03/10 11:24:43     47]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[03/10 11:24:43     47]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[03/10 11:24:43     47]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[03/10 11:24:43     47]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[03/10 11:24:43     47]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[03/10 11:24:43     47]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[03/10 11:24:43     47]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[03/10 11:24:43     47]   --------------------------------------------------------------
[03/10 11:24:43     47]   
[03/10 11:24:43     47] Validating CTS configuration done.
[03/10 11:24:43     47] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 11:24:43     47]  * CCOpt property update_io_latency is false
[03/10 11:24:43     47] 
[03/10 11:24:43     47] All good
[03/10 11:24:44     47] Executing ccopt post-processing.
[03/10 11:24:44     47] Synthesizing clock trees with CCOpt...
[03/10 11:24:44     47] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 11:24:44     47] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 11:24:44     47] (I)       Reading DB...
[03/10 11:24:44     47] (I)       congestionReportName   : 
[03/10 11:24:44     47] (I)       buildTerm2TermWires    : 1
[03/10 11:24:44     47] (I)       doTrackAssignment      : 1
[03/10 11:24:44     47] (I)       dumpBookshelfFiles     : 0
[03/10 11:24:44     47] (I)       numThreads             : 1
[03/10 11:24:44     47] [NR-eagl] honorMsvRouteConstraint: false
[03/10 11:24:44     47] (I)       honorPin               : false
[03/10 11:24:44     47] (I)       honorPinGuide          : true
[03/10 11:24:44     47] (I)       honorPartition         : false
[03/10 11:24:44     47] (I)       allowPartitionCrossover: false
[03/10 11:24:44     47] (I)       honorSingleEntry       : true
[03/10 11:24:44     47] (I)       honorSingleEntryStrong : true
[03/10 11:24:44     47] (I)       handleViaSpacingRule   : false
[03/10 11:24:44     47] (I)       PDConstraint           : none
[03/10 11:24:44     47] (I)       expBetterNDRHandling   : false
[03/10 11:24:44     47] [NR-eagl] honorClockSpecNDR      : 0
[03/10 11:24:44     47] (I)       routingEffortLevel     : 3
[03/10 11:24:44     47] [NR-eagl] minRouteLayer          : 2
[03/10 11:24:44     47] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 11:24:44     47] (I)       numRowsPerGCell        : 1
[03/10 11:24:44     47] (I)       speedUpLargeDesign     : 0
[03/10 11:24:44     47] (I)       speedUpBlkViolationClean: 0
[03/10 11:24:44     47] (I)       multiThreadingTA       : 0
[03/10 11:24:44     47] (I)       blockedPinEscape       : 1
[03/10 11:24:44     47] (I)       blkAwareLayerSwitching : 0
[03/10 11:24:44     47] (I)       betterClockWireModeling: 1
[03/10 11:24:44     47] (I)       punchThroughDistance   : 500.00
[03/10 11:24:44     47] (I)       scenicBound            : 1.15
[03/10 11:24:44     47] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 11:24:44     47] (I)       source-to-sink ratio   : 0.00
[03/10 11:24:44     47] (I)       targetCongestionRatioH : 1.00
[03/10 11:24:44     47] (I)       targetCongestionRatioV : 1.00
[03/10 11:24:44     47] (I)       layerCongestionRatio   : 0.70
[03/10 11:24:44     47] (I)       m1CongestionRatio      : 0.10
[03/10 11:24:44     47] (I)       m2m3CongestionRatio    : 0.70
[03/10 11:24:44     47] (I)       localRouteEffort       : 1.00
[03/10 11:24:44     47] (I)       numSitesBlockedByOneVia: 8.00
[03/10 11:24:44     47] (I)       supplyScaleFactorH     : 1.00
[03/10 11:24:44     47] (I)       supplyScaleFactorV     : 1.00
[03/10 11:24:44     47] (I)       highlight3DOverflowFactor: 0.00
[03/10 11:24:44     47] (I)       doubleCutViaModelingRatio: 0.00
[03/10 11:24:44     47] (I)       blockTrack             : 
[03/10 11:24:44     47] (I)       readTROption           : true
[03/10 11:24:44     47] (I)       extraSpacingBothSide   : false
[03/10 11:24:44     47] [NR-eagl] numTracksPerClockWire  : 0
[03/10 11:24:44     47] (I)       routeSelectedNetsOnly  : false
[03/10 11:24:44     47] (I)       before initializing RouteDB syMemory usage = 1182.9 MB
[03/10 11:24:44     47] (I)       starting read tracks
[03/10 11:24:44     47] (I)       build grid graph
[03/10 11:24:44     47] (I)       build grid graph start
[03/10 11:24:44     47] [NR-eagl] Layer1 has no routable track
[03/10 11:24:44     47] [NR-eagl] Layer2 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer3 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer4 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer5 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer6 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer7 has single uniform track structure
[03/10 11:24:44     47] [NR-eagl] Layer8 has single uniform track structure
[03/10 11:24:44     47] (I)       build grid graph end
[03/10 11:24:44     47] (I)       Layer1   numNetMinLayer=17527
[03/10 11:24:44     47] (I)       Layer2   numNetMinLayer=0
[03/10 11:24:44     47] (I)       Layer3   numNetMinLayer=0
[03/10 11:24:44     47] (I)       Layer4   numNetMinLayer=0
[03/10 11:24:44     47] (I)       Layer5   numNetMinLayer=0
[03/10 11:24:44     47] (I)       Layer6   numNetMinLayer=0
[03/10 11:24:44     47] (I)       Layer7   numNetMinLayer=1
[03/10 11:24:44     47] (I)       Layer8   numNetMinLayer=0
[03/10 11:24:44     47] (I)       numViaLayers=7
[03/10 11:24:44     47] (I)       end build via table
[03/10 11:24:44     47] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7352 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 11:24:44     47] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 11:24:44     47] (I)       readDataFromPlaceDB
[03/10 11:24:44     47] (I)       Read net information..
[03/10 11:24:44     47] [NR-eagl] Read numTotalNets=17528  numIgnoredNets=0
[03/10 11:24:44     47] (I)       Read testcase time = 0.000 seconds
[03/10 11:24:44     47] 
[03/10 11:24:44     47] (I)       totalPins=67351  totalGlobalPin=66515 (98.76%)
[03/10 11:24:44     47] (I)       Model blockage into capacity
[03/10 11:24:44     47] (I)       Read numBlocks=7352  numPreroutedWires=0  numCapScreens=0
[03/10 11:24:44     47] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 11:24:44     47] (I)       blocked area on Layer2 : 43671040000  (6.05%)
[03/10 11:24:44     47] (I)       blocked area on Layer3 : 14709200000  (2.04%)
[03/10 11:24:44     47] (I)       blocked area on Layer4 : 116016200000  (16.08%)
[03/10 11:24:44     47] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 11:24:44     47] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 11:24:44     47] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 11:24:44     47] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 11:24:44     47] (I)       Modeling time = 0.020 seconds
[03/10 11:24:44     47] 
[03/10 11:24:44     47] (I)       Number of ignored nets = 0
[03/10 11:24:44     47] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of clock nets = 1.  Ignored: No
[03/10 11:24:44     47] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 11:24:44     47] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 11:24:44     47] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 11:24:44     47] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 11:24:44     47] (I)       Before initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[03/10 11:24:44     47] (I)       Layer1  viaCost=300.00
[03/10 11:24:44     47] (I)       Layer2  viaCost=100.00
[03/10 11:24:44     47] (I)       Layer3  viaCost=100.00
[03/10 11:24:44     47] (I)       Layer4  viaCost=100.00
[03/10 11:24:44     47] (I)       Layer5  viaCost=100.00
[03/10 11:24:44     47] (I)       Layer6  viaCost=200.00
[03/10 11:24:44     47] (I)       Layer7  viaCost=100.00
[03/10 11:24:44     47] (I)       ---------------------Grid Graph Info--------------------
[03/10 11:24:44     47] (I)       routing area        :  (0, 0) - (852400, 846400)
[03/10 11:24:44     47] (I)       core area           :  (20000, 20000) - (832400, 826400)
[03/10 11:24:44     47] (I)       Site Width          :   400  (dbu)
[03/10 11:24:44     47] (I)       Row Height          :  3600  (dbu)
[03/10 11:24:44     47] (I)       GCell Width         :  3600  (dbu)
[03/10 11:24:44     47] (I)       GCell Height        :  3600  (dbu)
[03/10 11:24:44     47] (I)       grid                :   237   235     8
[03/10 11:24:44     47] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 11:24:44     47] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 11:24:44     47] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 11:24:44     47] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 11:24:44     47] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 11:24:44     47] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 11:24:44     47] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 11:24:44     47] (I)       Total num of tracks :     0  2131  2115  2131  2115  2131   529   533
[03/10 11:24:44     47] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 11:24:44     47] (I)       --------------------------------------------------------
[03/10 11:24:44     47] 
[03/10 11:24:44     47] [NR-eagl] ============ Routing rule table ============
[03/10 11:24:44     47] [NR-eagl] Rule id 0. Nets 17528 
[03/10 11:24:44     47] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 11:24:44     47] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 11:24:44     47] [NR-eagl] ========================================
[03/10 11:24:44     47] [NR-eagl] 
[03/10 11:24:44     47] (I)       After initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[03/10 11:24:44     47] (I)       Loading and dumping file time : 0.18 seconds
[03/10 11:24:44     47] (I)       ============= Initialization =============
[03/10 11:24:44     47] (I)       total 2D Cap : 2624977 = (1114223 H, 1510754 V)
[03/10 11:24:44     47] [NR-eagl] Layer group 2: route 17528 net(s) in layer range [2, 8]
[03/10 11:24:44     47] (I)       ============  Phase 1a Route ============
[03/10 11:24:44     47] (I)       Phase 1a runs 0.06 seconds
[03/10 11:24:44     48] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/10 11:24:44     48] (I)       Usage: 262354 = (163975 H, 98379 V) = (14.72% H, 6.51% V) = (2.952e+05um H, 1.771e+05um V)
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] (I)       ============  Phase 1b Route ============
[03/10 11:24:44     48] (I)       Phase 1b runs 0.01 seconds
[03/10 11:24:44     48] (I)       Usage: 262354 = (163975 H, 98379 V) = (14.72% H, 6.51% V) = (2.952e+05um H, 1.771e+05um V)
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.722372e+05um
[03/10 11:24:44     48] (I)       ============  Phase 1c Route ============
[03/10 11:24:44     48] (I)       Usage: 262354 = (163975 H, 98379 V) = (14.72% H, 6.51% V) = (2.952e+05um H, 1.771e+05um V)
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] (I)       ============  Phase 1d Route ============
[03/10 11:24:44     48] (I)       Usage: 262354 = (163975 H, 98379 V) = (14.72% H, 6.51% V) = (2.952e+05um H, 1.771e+05um V)
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] (I)       ============  Phase 1e Route ============
[03/10 11:24:44     48] (I)       Phase 1e runs 0.00 seconds
[03/10 11:24:44     48] (I)       Usage: 262354 = (163975 H, 98379 V) = (14.72% H, 6.51% V) = (2.952e+05um H, 1.771e+05um V)
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.722372e+05um
[03/10 11:24:44     48] [NR-eagl] 
[03/10 11:24:44     48] (I)       ============  Phase 1l Route ============
[03/10 11:24:44     48] (I)       dpBasedLA: time=0.06  totalOF=1276  totalVia=128195  totalWL=262344  total(Via+WL)=390539 
[03/10 11:24:44     48] (I)       Total Global Routing Runtime: 0.22 seconds
[03/10 11:24:44     48] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/10 11:24:44     48] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[03/10 11:24:44     48] (I)       
[03/10 11:24:44     48] (I)       ============= track Assignment ============
[03/10 11:24:44     48] (I)       extract Global 3D Wires
[03/10 11:24:44     48] (I)       Extract Global WL : time=0.01
[03/10 11:24:44     48] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 11:24:44     48] (I)       Initialization real time=0.01 seconds
[03/10 11:24:44     48] (I)       Kernel real time=0.25 seconds
[03/10 11:24:44     48] (I)       End Greedy Track Assignment
[03/10 11:24:44     48] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 66562
[03/10 11:24:44     48] [NR-eagl] Layer2(M2)(V) length: 1.528310e+05um, number of vias: 100204
[03/10 11:24:44     48] [NR-eagl] Layer3(M3)(H) length: 1.889732e+05um, number of vias: 3484
[03/10 11:24:44     48] [NR-eagl] Layer4(M4)(V) length: 2.218642e+04um, number of vias: 1617
[03/10 11:24:44     48] [NR-eagl] Layer5(M5)(H) length: 1.075070e+05um, number of vias: 848
[03/10 11:24:44     48] [NR-eagl] Layer6(M6)(V) length: 6.337934e+03um, number of vias: 225
[03/10 11:24:44     48] [NR-eagl] Layer7(M7)(H) length: 4.033700e+03um, number of vias: 269
[03/10 11:24:44     48] [NR-eagl] Layer8(M8)(V) length: 1.025000e+03um, number of vias: 0
[03/10 11:24:44     48] [NR-eagl] Total length: 4.828942e+05um, number of vias: 173209
[03/10 11:24:44     48] [NR-eagl] End Peak syMemory usage = 1148.8 MB
[03/10 11:24:44     48] [NR-eagl] Early Global Router Kernel+IO runtime : 0.82 seconds
[03/10 11:24:44     48] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 11:24:44     48] #spOpts: N=65 
[03/10 11:24:44     48] Core basic site is core
[03/10 11:24:44     48] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:24:44     48] Validating CTS configuration... 
[03/10 11:24:44     48]   Non-default CCOpt properties:
[03/10 11:24:44     48]   cts_merge_clock_gates is set for at least one key
[03/10 11:24:44     48]   cts_merge_clock_logic is set for at least one key
[03/10 11:24:44     48]   preferred_extra_space is set for at least one key
[03/10 11:24:44     48]   route_type is set for at least one key
[03/10 11:24:44     48]   update_io_latency: 0 (default: true)
[03/10 11:24:44     48]   Route type trimming info:
[03/10 11:24:44     48]     No route type modifications were made.
[03/10 11:24:44     48]   Clock tree balancer configuration for clock_tree clk:
[03/10 11:24:44     48]   Non-default CCOpt properties for clock tree clk:
[03/10 11:24:44     48]     cts_merge_clock_gates: true (default: false)
[03/10 11:24:44     48]     cts_merge_clock_logic: true (default: false)
[03/10 11:24:44     48]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 11:24:44     48]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 11:24:44     48]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 11:24:44     48]   For power_domain auto-default and effective power_domain auto-default:
[03/10 11:24:44     48]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 11:24:44     48]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 11:24:44     48]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 11:24:44     48]     Unblocked area available for placement of any clock cells in power_domain auto-default: 180367.840um^2
[03/10 11:24:44     48]   Top Routing info:
[03/10 11:24:44     48]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:44     48]     Unshielded; Mask Constraint: 0.
[03/10 11:24:44     48]   Trunk Routing info:
[03/10 11:24:44     48]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:44     48]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 11:24:44     48]   Leaf Routing info:
[03/10 11:24:44     48]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 11:24:44     48]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 11:24:45     48] Updating RC grid for preRoute extraction ...
[03/10 11:24:45     48] Initializing multi-corner capacitance tables ... 
[03/10 11:24:45     48] Initializing multi-corner resistance tables ...
[03/10 11:24:45     48]   Rebuilding timing graph... 
[03/10 11:24:45     49]   Rebuilding timing graph done.
[03/10 11:24:45     49]   For timing_corner WC:setup, late:
[03/10 11:24:45     49]     Slew time target (leaf):    0.105ns
[03/10 11:24:45     49]     Slew time target (trunk):   0.105ns
[03/10 11:24:45     49]     Slew time target (top):     0.105ns
[03/10 11:24:45     49]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 11:24:45     49]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 11:24:45     49]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 11:24:45     49]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 11:24:45     49]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 11:24:45     49]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 11:24:45     49]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 11:24:45     49]     Sources:                     pin clk
[03/10 11:24:45     49]     Total number of sinks:       6304
[03/10 11:24:45     49]     Delay constrained sinks:     6304
[03/10 11:24:45     49]     Non-leaf sinks:              0
[03/10 11:24:45     49]     Ignore pins:                 0
[03/10 11:24:45     49]    Timing corner WC:setup.late:
[03/10 11:24:45     49]     Skew target:                 0.057ns
[03/10 11:24:45     49] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:45     49] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:45     49] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 11:24:45     49]   
[03/10 11:24:45     49]   Via Selection for Estimated Routes (rule default):
[03/10 11:24:45     49]   
[03/10 11:24:45     49]   ----------------------------------------------------------------
[03/10 11:24:45     49]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 11:24:45     49]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 11:24:45     49]   ----------------------------------------------------------------
[03/10 11:24:45     49]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 11:24:45     49]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 11:24:45     49]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 11:24:45     49]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 11:24:45     49]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 11:24:45     49]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 11:24:45     49]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 11:24:45     49]   ----------------------------------------------------------------
[03/10 11:24:45     49]   
[03/10 11:24:45     49] Validating CTS configuration done.
[03/10 11:24:45     49] Adding driver cell for primary IO roots...
[03/10 11:24:45     49] Maximizing clock DAG abstraction... 
[03/10 11:24:45     49] Maximizing clock DAG abstraction done.
[03/10 11:24:45     49] Synthesizing clock trees... #spOpts: N=65 
[03/10 11:24:46     49] 
[03/10 11:24:46     49]   Merging duplicate siblings in DAG... 
[03/10 11:24:46     49]     Resynthesising clock tree into netlist... 
[03/10 11:24:46     49]     Resynthesising clock tree into netlist done.
[03/10 11:24:46     49]     Summary of the merge of duplicate siblings
[03/10 11:24:46     49]     
[03/10 11:24:46     49]     ----------------------------------------------------------
[03/10 11:24:46     49]     Description                          Number of occurrences
[03/10 11:24:46     49]     ----------------------------------------------------------
[03/10 11:24:46     49]     Total clock gates                              0
[03/10 11:24:46     49]     Globally unique enables                        0
[03/10 11:24:46     49]     Potentially mergeable clock gates              0
[03/10 11:24:46     49]     Actually merged                                0
[03/10 11:24:46     49]     ----------------------------------------------------------
[03/10 11:24:46     49]     
[03/10 11:24:46     49]     
[03/10 11:24:46     49]     Disconnecting clock tree from netlist... 
[03/10 11:24:46     49]     Disconnecting clock tree from netlist done.
[03/10 11:24:46     49]   Merging duplicate siblings in DAG done.
[03/10 11:24:46     49]   Clustering... 
[03/10 11:24:46     49]     Clock DAG stats before clustering:
[03/10 11:24:46     49]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/10 11:24:46     49]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/10 11:24:46     49]     Clustering clock_tree clk... 
[03/10 11:24:46     49]       Creating channel graph for ccopt_3_8... 
[03/10 11:24:46     49]       Creating channel graph for ccopt_3_8 done.
[03/10 11:24:46     49]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/10 11:24:46     49]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/10 11:24:46     50]       Rebuilding timing graph... 
[03/10 11:24:46     50]       Rebuilding timing graph done.
[03/10 11:24:51     55]     Clustering clock_tree clk done.
[03/10 11:24:51     55]     Clock DAG stats after bottom-up phase:
[03/10 11:24:51     55]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:51     55]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:51     55]     Legalizing clock trees... 
[03/10 11:24:51     55]       Resynthesising clock tree into netlist... 
[03/10 11:24:51     55]       Resynthesising clock tree into netlist done.
[03/10 11:24:51     55] #spOpts: N=65 
[03/10 11:24:51     55] *** Starting refinePlace (0:00:55.7 mem=1206.4M) ***
[03/10 11:24:51     55] Total net bbox length = 3.735e+05 (2.474e+05 1.261e+05) (ext = 1.805e+05)
[03/10 11:24:51     55] Starting refinePlace ...
[03/10 11:24:51     55] **ERROR: (IMPSP-2002):	Density too high (100.7%), stopping detail placement.
[03/10 11:24:51     55] Type 'man IMPSP-2002' for more detail.
[03/10 11:24:52     55] Total net bbox length = 3.735e+05 (2.474e+05 1.261e+05) (ext = 1.805e+05)
[03/10 11:24:52     55] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1206.4MB
[03/10 11:24:52     55] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1206.4MB) @(0:00:55.7 - 0:00:55.7).
[03/10 11:24:52     55] *** Finished refinePlace (0:00:55.7 mem=1206.4M) ***
[03/10 11:24:52     55] #spOpts: N=65 
[03/10 11:24:52     55]       Disconnecting clock tree from netlist... 
[03/10 11:24:52     55]       Disconnecting clock tree from netlist done.
[03/10 11:24:52     55] #spOpts: N=65 
[03/10 11:24:52     56]       Rebuilding timing graph... 
[03/10 11:24:52     56]       Rebuilding timing graph done.
[03/10 11:24:53     56]       
[03/10 11:24:53     56]       Clock tree legalization - Histogram:
[03/10 11:24:53     56]       ====================================
[03/10 11:24:53     56]       
[03/10 11:24:53     56]       --------------------------------
[03/10 11:24:53     56]       Movement (um)    Number of cells
[03/10 11:24:53     56]       --------------------------------
[03/10 11:24:53     56]       [0.4,1.12)              2
[03/10 11:24:53     56]       [1.12,1.84)             1
[03/10 11:24:53     56]       [1.84,2.56)             0
[03/10 11:24:53     56]       [2.56,3.28)             2
[03/10 11:24:53     56]       [3.28,4)                8
[03/10 11:24:53     56]       [4,4.72)                3
[03/10 11:24:53     56]       [4.72,5.44)             3
[03/10 11:24:53     56]       [5.44,6.16)             4
[03/10 11:24:53     56]       [6.16,6.88)             8
[03/10 11:24:53     56]       [6.88,7.6)              5
[03/10 11:24:53     56]       --------------------------------
[03/10 11:24:53     56]       
[03/10 11:24:53     56]       
[03/10 11:24:53     56]       Clock tree legalization - Top 10 Movements:
[03/10 11:24:53     56]       ===========================================
[03/10 11:24:53     56]       
[03/10 11:24:53     56]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:24:53     56]       Movement (um)    Desired              Achieved             Node
[03/10 11:24:53     56]                        location             location             
[03/10 11:24:53     56]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:24:53     56]           7.6          (326.507,98.918)     (318.908,98.918)     ccl clock buffer, uid:A1cc9e (a lib_cell CKBD16) at (316.400,98.200), in power domain auto-default
[03/10 11:24:53     56]           7.6          (295.507,174.518)    (303.108,174.518)    ccl clock buffer, uid:A1cc8d (a lib_cell CKBD16) at (300.600,173.800), in power domain auto-default
[03/10 11:24:53     56]           7.35         (176.907,322.118)    (182.093,324.283)    ccl clock buffer, uid:A1cacd (a lib_cell CKBD16) at (179.000,323.200), in power domain auto-default
[03/10 11:24:53     56]           7.2          (100.293,255.882)    (100.293,263.082)    ccl clock buffer, uid:A1cae0 (a lib_cell CKBD16) at (97.200,262.000), in power domain auto-default
[03/10 11:24:53     56]           7.2          (202.692,104.683)    (199.093,101.082)    ccl clock buffer, uid:A1c98a (a lib_cell CKBD16) at (196.000,100.000), in power domain auto-default
[03/10 11:24:53     56]           6.6          (336.707,170.917)    (333.707,167.317)    ccl clock buffer, uid:A1cc9a (a lib_cell CKBD16) at (331.200,166.600), in power domain auto-default
[03/10 11:24:53     56]           6.35         (101.293,252.283)    (100.707,246.517)    ccl clock buffer, uid:A1caca (a lib_cell CKBD16) at (98.200,245.800), in power domain auto-default
[03/10 11:24:53     56]           6.35         (94.707,329.317)     (95.293,335.082)     ccl clock buffer, uid:A1cacf (a lib_cell CKBD16) at (92.200,334.000), in power domain auto-default
[03/10 11:24:53     56]           6.35         (141.907,102.517)    (142.493,108.282)    ccl clock buffer, uid:A1c98f (a lib_cell CKBD16) at (139.400,107.200), in power domain auto-default
[03/10 11:24:53     56]           6.35         (303.108,271.717)    (303.692,277.483)    ccl clock buffer, uid:A1cd26 (a lib_cell CKBD16) at (300.600,276.400), in power domain auto-default
[03/10 11:24:53     56]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:24:53     56]       
[03/10 11:24:53     56]     Legalizing clock trees done.
[03/10 11:24:53     57]     Clock DAG stats after 'Clustering':
[03/10 11:24:53     57]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:53     57]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:53     57]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:53     57]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=5.084pF, total=5.514pF
[03/10 11:24:53     57]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:53     57]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:53     57]     Clock DAG net violations after 'Clustering':none
[03/10 11:24:53     57]     Clock tree state after 'Clustering':
[03/10 11:24:53     57]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:53     57]       skew_group clk/CON: insertion delay [min=0.194, max=0.250, avg=0.219, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.194, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.224 gs=0.042)
[03/10 11:24:53     57]     Clock network insertion delays are now [0.194ns, 0.250ns] average 0.219ns std.dev 0.013ns
[03/10 11:24:53     57]   Clustering done.
[03/10 11:24:53     57]   Resynthesising clock tree into netlist... 
[03/10 11:24:53     57]   Resynthesising clock tree into netlist done.
[03/10 11:24:53     57]   Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
[03/10 11:24:53     57] *info: There are 18 candidate Inverter cells
[03/10 11:24:54     58] 
[03/10 11:24:54     58]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=52088 and nets=20748 using extraction engine 'preRoute' .
[03/10 11:24:54     58] PreRoute RC Extraction called for design ofifo.
[03/10 11:24:54     58] RC Extraction called in multi-corner(2) mode.
[03/10 11:24:54     58] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:24:54     58] RCMode: PreRoute
[03/10 11:24:54     58]       RC Corner Indexes            0       1   
[03/10 11:24:54     58] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:24:54     58] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:24:54     58] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:24:54     58] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:24:54     58] Shrink Factor                : 1.00000
[03/10 11:24:54     58] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:24:54     58] Using capacitance table file ...
[03/10 11:24:54     58] Updating RC grid for preRoute extraction ...
[03/10 11:24:54     58] Initializing multi-corner capacitance tables ... 
[03/10 11:24:54     58] Initializing multi-corner resistance tables ...
[03/10 11:24:54     58] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1204.688M)
[03/10 11:24:54     58] 
[03/10 11:24:54     58]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 11:24:54     58]   Updating congestion map to accurately time the clock tree done.
[03/10 11:24:54     58]   Disconnecting clock tree from netlist... 
[03/10 11:24:54     58]   Disconnecting clock tree from netlist done.
[03/10 11:24:54     58]   Rebuilding timing graph... 
[03/10 11:24:55     58]   Rebuilding timing graph done.
[03/10 11:24:55     59]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 11:24:55     59]   Rebuilding timing graph   cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:55     59]   Rebuilding timing graph   cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:55     59]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:55     59]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:55     59]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:55     59]   Rebuilding timing graph   sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:55     59]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 11:24:55     59]   Clock tree state After congestion update:
[03/10 11:24:55     59]     clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:55     59]     skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:55     59]   Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:55     59]   Fixing clock tree slew time and max cap violations... 
[03/10 11:24:55     59]     Fixing clock tree overload: 
[03/10 11:24:55     59]     Fixing clock tree overload: .
[03/10 11:24:55     59]     Fixing clock tree overload: ..
[03/10 11:24:55     59]     Fixing clock tree overload: ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:24:55     59]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/10 11:24:55     59]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:55     59]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:55     59]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:55     59]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:55     59]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:55     59]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:55     59]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/10 11:24:55     59]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/10 11:24:55     59]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:55     59]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:55     59]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:55     59]   Fixing clock tree slew time and max cap violations done.
[03/10 11:24:55     59]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/10 11:24:55     59]     Fixing clock tree overload: 
[03/10 11:24:55     59]     Fixing clock tree overload: .
[03/10 11:24:55     59]     Fixing clock tree overload: ..
[03/10 11:24:55     59]     Fixing clock tree overload: ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:24:55     59]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:24:55     59]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 11:24:55     59]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:55     59]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:55     59]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:55     59]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:55     59]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:55     59]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:55     59]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/10 11:24:55     59]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 11:24:55     59]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:55     59]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:55     59]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:55     59]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/10 11:24:55     59]   Removing unnecessary root buffering... 
[03/10 11:24:55     59]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/10 11:24:55     59]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:55     59]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:55     59]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:55     59]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:55     59]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:55     59]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:55     59]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/10 11:24:55     59]     Clock tree state after 'Removing unnecessary root buffering':
[03/10 11:24:55     59]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:56     59]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:56     59]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:56     59]   Removing unnecessary root buffering done.
[03/10 11:24:56     59]   Equalizing net lengths... 
[03/10 11:24:56     59]     Clock DAG stats after 'Equalizing net lengths':
[03/10 11:24:56     59]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:56     59]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:56     59]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:56     59]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:56     59]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:56     59]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:56     59]     Clock DAG net violations after 'Equalizing net lengths':none
[03/10 11:24:56     59]     Clock tree state after 'Equalizing net lengths':
[03/10 11:24:56     59]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:56     59]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:56     59]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:56     59]   Equalizing net lengths done.
[03/10 11:24:56     59]   Reducing insertion delay 1... 
[03/10 11:24:56     60]     Clock DAG stats after 'Reducing insertion delay 1':
[03/10 11:24:56     60]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:56     60]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:56     60]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:56     60]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:56     60]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:56     60]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:56     60]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/10 11:24:56     60]     Clock tree state after 'Reducing insertion delay 1':
[03/10 11:24:56     60]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:56     60]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:56     60]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:56     60]   Reducing insertion delay 1 done.
[03/10 11:24:56     60]   Removing longest path buffering... 
[03/10 11:24:56     60]     Clock DAG stats after removing longest path buffering:
[03/10 11:24:56     60]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:56     60]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:56     60]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:56     60]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:56     60]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:56     60]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:56     60]     Clock DAG net violations after removing longest path buffering:none
[03/10 11:24:56     60]     Clock tree state after removing longest path buffering:
[03/10 11:24:56     60]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:56     60]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:56     60]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:56     60]     Clock DAG stats after 'Removing longest path buffering':
[03/10 11:24:56     60]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:24:56     60]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:24:56     60]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:24:56     60]       wire capacitance : top=0.000pF, trunk=0.434pF, leaf=5.118pF, total=5.552pF
[03/10 11:24:56     60]       wire lengths   : top=0.000um, trunk=2633.677um, leaf=26288.058um, total=28921.735um
[03/10 11:24:56     60]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:24:56     60]     Clock DAG net violations after 'Removing longest path buffering':none
[03/10 11:24:56     60]     Clock tree state after 'Removing longest path buffering':
[03/10 11:24:56     60]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:24:56     60]       skew_group clk/CON: insertion delay [min=0.195, max=0.251, avg=0.220, sd=0.013], skew [0.056 vs 0.057, 98.5% {0.195, 0.217, 0.245}] (wid=0.028 ws=0.022) (gid=0.225 gs=0.043)
[03/10 11:24:56     60]     Clock network insertion delays are now [0.195ns, 0.251ns] average 0.220ns std.dev 0.013ns
[03/10 11:24:56     60]   Removing longest path buffering done.
[03/10 11:24:56     60]   Reducing insertion delay 2... 
[03/10 11:25:00     63]     Path optimization required 322 stage delay updates 
[03/10 11:25:00     63]     Clock DAG stats after 'Reducing insertion delay 2':
[03/10 11:25:00     63]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:00     63]       cell areas     : b=1068.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1068.480um^2
[03/10 11:25:00     63]       gate capacitance : top=0.000pF, trunk=0.583pF, leaf=5.336pF, total=5.919pF
[03/10 11:25:00     63]       wire capacitance : top=0.000pF, trunk=0.439pF, leaf=5.117pF, total=5.556pF
[03/10 11:25:00     63]       wire lengths   : top=0.000um, trunk=2665.347um, leaf=26284.383um, total=28949.730um
[03/10 11:25:00     63]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:00     63]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/10 11:25:00     63]     Clock tree state after 'Reducing insertion delay 2':
[03/10 11:25:00     63]       clock_tree clk: worst slew is leaf(0.093),trunk(0.072),top(nil), margined worst slew is leaf(0.093),trunk(0.072),top(nil)
[03/10 11:25:00     63]       skew_group clk/CON: insertion delay [min=0.195, max=0.248, avg=0.220, sd=0.012], skew [0.053 vs 0.057, 99.7% {0.195, 0.218, 0.247}] (wid=0.028 ws=0.021) (gid=0.225 gs=0.043)
[03/10 11:25:00     63]     Clock network insertion delays are now [0.195ns, 0.248ns] average 0.220ns std.dev 0.012ns
[03/10 11:25:00     63]   Reducing insertion delay 2 done.
[03/10 11:25:00     63]   Reducing clock tree power 1... 
[03/10 11:25:00     63]     Resizing gates: 
[03/10 11:25:00     64]     Resizing gates: .
[03/10 11:25:00     64]     Resizing gates: ..
[03/10 11:25:00     64]     Resizing gates: ...
[03/10 11:25:01     64]     Resizing gates: ... 20% 
[03/10 11:25:01     65]     Resizing gates: ... 20% .
[03/10 11:25:01     65]     Resizing gates: ... 20% ..
[03/10 11:25:01     65]     Resizing gates: ... 20% ...
[03/10 11:25:01     65]     Resizing gates: ... 20% ... 40% 
[03/10 11:25:02     65]     Resizing gates: ... 20% ... 40% .
[03/10 11:25:02     66]     Resizing gates: ... 20% ... 40% ..
[03/10 11:25:02     66]     Resizing gates: ... 20% ... 40% ...
[03/10 11:25:02     66]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 11:25:02     66]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 11:25:03     66]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 11:25:03     66]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 11:25:03     67]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:25:03     67]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:25:03     67]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:25:03     67]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:25:04     67]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:25:04     67]     Clock DAG stats after 'Reducing clock tree power 1':
[03/10 11:25:04     67]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:04     67]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:04     67]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:04     67]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:04     67]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:04     67]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:04     67]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/10 11:25:04     67]     Clock tree state after 'Reducing clock tree power 1':
[03/10 11:25:04     67]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:04     67]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:04     68]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:04     68]   Reducing clock tree power 1 done.
[03/10 11:25:04     68]   Reducing clock tree power 2... 
[03/10 11:25:04     68]     Path optimization required 0 stage delay updates 
[03/10 11:25:04     68]     Clock DAG stats after 'Reducing clock tree power 2':
[03/10 11:25:04     68]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:04     68]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:04     68]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:04     68]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:04     68]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:04     68]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:04     68]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/10 11:25:04     68]     Clock tree state after 'Reducing clock tree power 2':
[03/10 11:25:04     68]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:04     68]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:04     68]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:04     68]   Reducing clock tree power 2 done.
[03/10 11:25:04     68]   Approximately balancing fragments step... 
[03/10 11:25:04     68]     Resolving skew group constraints... 
[03/10 11:25:04     68]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/10 11:25:04     68]     Resolving skew group constraints done.
[03/10 11:25:04     68]     Approximately balancing fragments... 
[03/10 11:25:04     68]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/10 11:25:05     68]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/10 11:25:05     68]           cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     68]           cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     68]           gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     68]           wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     68]           wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     68]           sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     68]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/10 11:25:05     68]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/10 11:25:05     68]     Approximately balancing fragments done.
[03/10 11:25:05     68]     Clock DAG stats after 'Approximately balancing fragments step':
[03/10 11:25:05     68]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     68]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     68]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     68]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     68]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     68]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     68]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/10 11:25:05     68]     Clock tree state after 'Approximately balancing fragments step':
[03/10 11:25:05     68]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:05     68]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:05     68]   Approximately balancing fragments step done.
[03/10 11:25:05     68]   Clock DAG stats after Approximately balancing fragments:
[03/10 11:25:05     68]     cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     68]     cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     68]     gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     68]     wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     68]     wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     68]     sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     68]   Clock DAG net violations after Approximately balancing fragments:none
[03/10 11:25:05     68]   Clock tree state after Approximately balancing fragments:
[03/10 11:25:05     68]     clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:05     69]     skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:05     69]   Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:05     69]   Improving fragments clock skew... 
[03/10 11:25:05     69]     Clock DAG stats after 'Improving fragments clock skew':
[03/10 11:25:05     69]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     69]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     69]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     69]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     69]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     69]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     69]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/10 11:25:05     69]     Clock tree state after 'Improving fragments clock skew':
[03/10 11:25:05     69]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:05     69]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:05     69]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:05     69]   Improving fragments clock skew done.
[03/10 11:25:05     69]   Approximately balancing step... 
[03/10 11:25:05     69]     Resolving skew group constraints... 
[03/10 11:25:05     69]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/10 11:25:05     69]     Resolving skew group constraints done.
[03/10 11:25:05     69]     Approximately balancing... 
[03/10 11:25:05     69]       Approximately balancing, wire and cell delays, iteration 1... 
[03/10 11:25:05     69]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/10 11:25:05     69]           cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     69]           cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     69]           gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     69]           wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     69]           wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     69]           sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     69]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/10 11:25:05     69]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/10 11:25:05     69]     Approximately balancing done.
[03/10 11:25:05     69]     Clock DAG stats after 'Approximately balancing step':
[03/10 11:25:05     69]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:05     69]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:05     69]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:05     69]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:05     69]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:05     69]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:05     69]     Clock DAG net violations after 'Approximately balancing step':none
[03/10 11:25:05     69]     Clock tree state after 'Approximately balancing step':
[03/10 11:25:05     69]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:05     69]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:06     69]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:06     69]   Approximately balancing step done.
[03/10 11:25:06     69]   Fixing clock tree overload... 
[03/10 11:25:06     69]     Fixing clock tree overload: 
[03/10 11:25:06     69]     Fixing clock tree overload: .
[03/10 11:25:06     69]     Fixing clock tree overload: ..
[03/10 11:25:06     69]     Fixing clock tree overload: ...
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% 
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% .
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ..
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ...
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% .
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:25:06     69]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:25:06     69]     Clock DAG stats after 'Fixing clock tree overload':
[03/10 11:25:06     69]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:06     69]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:06     69]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:06     69]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:06     69]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:06     69]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:06     69]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/10 11:25:06     69]     Clock tree state after 'Fixing clock tree overload':
[03/10 11:25:06     69]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:06     69]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:06     69]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:06     69]   Fixing clock tree overload done.
[03/10 11:25:06     69]   Approximately balancing paths... 
[03/10 11:25:06     69]     Added 0 buffers.
[03/10 11:25:06     69]     Clock DAG stats after 'Approximately balancing paths':
[03/10 11:25:06     69]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:06     69]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:06     69]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:06     69]       wire capacitance : top=0.000pF, trunk=0.437pF, leaf=5.121pF, total=5.559pF
[03/10 11:25:06     69]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:06     69]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:06     69]     Clock DAG net violations after 'Approximately balancing paths':none
[03/10 11:25:06     69]     Clock tree state after 'Approximately balancing paths':
[03/10 11:25:06     69]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:06     69]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.243, sd=0.007], skew [0.037 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:06     70]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.243ns std.dev 0.007ns
[03/10 11:25:06     70]   Approximately balancing paths done.
[03/10 11:25:06     70]   Resynthesising clock tree into netlist... 
[03/10 11:25:06     70]   Resynthesising clock tree into netlist done.
[03/10 11:25:06     70]   Updating congestion map to accurately time the clock tree... 
[03/10 11:25:06     70]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=52088 and nets=20748 using extraction engine 'preRoute' .
[03/10 11:25:06     70] PreRoute RC Extraction called for design ofifo.
[03/10 11:25:06     70] RC Extraction called in multi-corner(2) mode.
[03/10 11:25:06     70] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:25:06     70] RCMode: PreRoute
[03/10 11:25:06     70]       RC Corner Indexes            0       1   
[03/10 11:25:06     70] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:25:06     70] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:06     70] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:06     70] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:06     70] Shrink Factor                : 1.00000
[03/10 11:25:06     70] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:25:06     70] Using capacitance table file ...
[03/10 11:25:06     70] Updating RC grid for preRoute extraction ...
[03/10 11:25:06     70] Initializing multi-corner capacitance tables ... 
[03/10 11:25:06     70] Initializing multi-corner resistance tables ...
[03/10 11:25:07     70] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1142.191M)
[03/10 11:25:07     70] 
[03/10 11:25:07     70]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 11:25:07     70]   Updating congestion map to accurately time the clock tree done.
[03/10 11:25:07     70]   Disconnecting clock tree from netlist... 
[03/10 11:25:07     70]   Disconnecting clock tree from netlist done.
[03/10 11:25:07     70]   Rebuilding timing graph... 
[03/10 11:25:07     70]   Rebuilding timing graph done.
[03/10 11:25:07     71]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 11:25:07     71]   Rebuilding timing graph   cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:07     71]   Rebuilding timing graph   cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:07     71]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:07     71]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.438pF, leaf=5.122pF, total=5.560pF
[03/10 11:25:07     71]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:07     71]   Rebuilding timing graph   sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:07     71]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 11:25:07     71]   Clock tree state After congestion update:
[03/10 11:25:07     71]     clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:07     71]     skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.244, sd=0.006], skew [0.036 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:07     71]   Clock network insertion delays are now [0.222ns, 0.258ns] average 0.244ns std.dev 0.006ns
[03/10 11:25:07     71]   Improving clock skew... 
[03/10 11:25:07     71]     Clock DAG stats after 'Improving clock skew':
[03/10 11:25:07     71]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:07     71]       cell areas     : b=833.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=833.040um^2
[03/10 11:25:07     71]       gate capacitance : top=0.000pF, trunk=0.462pF, leaf=5.336pF, total=5.797pF
[03/10 11:25:07     71]       wire capacitance : top=0.000pF, trunk=0.438pF, leaf=5.122pF, total=5.560pF
[03/10 11:25:07     71]       wire lengths   : top=0.000um, trunk=2661.153um, leaf=26306.753um, total=28967.905um
[03/10 11:25:07     71]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:07     71]     Clock DAG net violations after 'Improving clock skew':none
[03/10 11:25:07     71]     Clock tree state after 'Improving clock skew':
[03/10 11:25:07     71]       clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
[03/10 11:25:07     71]       skew_group clk/CON: insertion delay [min=0.222, max=0.258, avg=0.244, sd=0.006], skew [0.036 vs 0.057, 100% {0.222, 0.244, 0.258}] (wid=0.026 ws=0.019) (gid=0.243 gs=0.029)
[03/10 11:25:07     71]     Clock network insertion delays are now [0.222ns, 0.258ns] average 0.244ns std.dev 0.006ns
[03/10 11:25:07     71]   Improving clock skew done.
[03/10 11:25:07     71]   Reducing clock tree power 3... 
[03/10 11:25:08     71]     Initial gate capacitance is (rise=5.797pF fall=5.778pF).
[03/10 11:25:08     71]     Resizing gates: 
[03/10 11:25:08     71]     Resizing gates: .
[03/10 11:25:08     71]     Resizing gates: ..
[03/10 11:25:08     72]     Resizing gates: ...
[03/10 11:25:08     72]     Resizing gates: ... 20% 
[03/10 11:25:08     72]     Resizing gates: ... 20% .
[03/10 11:25:08     72]     Resizing gates: ... 20% ..
[03/10 11:25:08     72]     Resizing gates: ... 20% ...
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% 
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% .
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ..
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ...
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:25:08     72]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:25:08     72]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/10 11:25:08     72]     Iteration 1: gate capacitance is (rise=5.792pF fall=5.772pF).
[03/10 11:25:08     72]     Clock DAG stats after 'Reducing clock tree power 3':
[03/10 11:25:08     72]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:08     72]       cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:25:08     72]       gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:25:08     72]       wire capacitance : top=0.000pF, trunk=0.439pF, leaf=5.122pF, total=5.561pF
[03/10 11:25:08     72]       wire lengths   : top=0.000um, trunk=2665.017um, leaf=26306.428um, total=28971.445um
[03/10 11:25:08     72]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:08     72]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/10 11:25:08     72]     Clock tree state after 'Reducing clock tree power 3':
[03/10 11:25:08     72]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/10 11:25:08     72]       skew_group clk/CON: insertion delay [min=0.232, max=0.258, avg=0.246, sd=0.006], skew [0.026 vs 0.057, 100% {0.232, 0.245, 0.258}] (wid=0.026 ws=0.019) (gid=0.250 gs=0.036)
[03/10 11:25:09     72]     Clock network insertion delays are now [0.232ns, 0.258ns] average 0.246ns std.dev 0.006ns
[03/10 11:25:09     72]   Reducing clock tree power 3 done.
[03/10 11:25:09     72]   Improving insertion delay... 
[03/10 11:25:09     72]     Clock DAG stats after improving insertion delay:
[03/10 11:25:09     72]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:09     72]       cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:25:09     72]       gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:25:09     72]       wire capacitance : top=0.000pF, trunk=0.439pF, leaf=5.122pF, total=5.561pF
[03/10 11:25:09     72]       wire lengths   : top=0.000um, trunk=2665.017um, leaf=26306.428um, total=28971.445um
[03/10 11:25:09     72]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:09     72]     Clock DAG net violations after improving insertion delay:none
[03/10 11:25:09     72]     Clock tree state after improving insertion delay:
[03/10 11:25:09     72]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/10 11:25:09     72]       skew_group clk/CON: insertion delay [min=0.232, max=0.258, avg=0.246, sd=0.006], skew [0.026 vs 0.057, 100% {0.232, 0.245, 0.258}] (wid=0.026 ws=0.019) (gid=0.250 gs=0.036)
[03/10 11:25:09     72]     Clock network insertion delays are now [0.232ns, 0.258ns] average 0.246ns std.dev 0.006ns
[03/10 11:25:09     72]     Clock DAG stats after 'Improving insertion delay':
[03/10 11:25:09     72]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:25:09     72]       cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:25:09     72]       gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:25:09     72]       wire capacitance : top=0.000pF, trunk=0.439pF, leaf=5.122pF, total=5.561pF
[03/10 11:25:09     72]       wire lengths   : top=0.000um, trunk=2665.017um, leaf=26306.428um, total=28971.445um
[03/10 11:25:09     72]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:25:09     72]     Clock DAG net violations after 'Improving insertion delay':none
[03/10 11:25:09     72]     Clock tree state after 'Improving insertion delay':
[03/10 11:25:09     72]       clock_tree clk: worst slew is leaf(0.105),trunk(0.092),top(nil), margined worst slew is leaf(0.105),trunk(0.092),top(nil)
[03/10 11:25:09     73]       skew_group clk/CON: insertion delay [min=0.232, max=0.258, avg=0.246, sd=0.006], skew [0.026 vs 0.057, 100% {0.232, 0.245, 0.258}] (wid=0.026 ws=0.019) (gid=0.250 gs=0.036)
[03/10 11:25:09     73]     Clock network insertion delays are now [0.232ns, 0.258ns] average 0.246ns std.dev 0.006ns
[03/10 11:25:09     73]   Improving insertion delay done.
[03/10 11:25:09     73]   Total capacitance is (rise=11.352pF fall=11.333pF), of which (rise=5.561pF fall=5.561pF) is wire, and (rise=5.792pF fall=5.772pF) is gate.
[03/10 11:25:09     73]   Legalizer releasing space for clock trees... 
[03/10 11:25:09     73]   Legalizer releasing space for clock trees done.
[03/10 11:25:09     73]   Updating netlist... 
[03/10 11:25:09     73] *
[03/10 11:25:09     73] * Starting clock placement refinement...
[03/10 11:25:09     73] *
[03/10 11:25:09     73] * First pass: Refine non-clock instances...
[03/10 11:25:09     73] *
[03/10 11:25:09     73] #spOpts: N=65 
[03/10 11:25:09     73] *** Starting refinePlace (0:01:13 mem=1207.4M) ***
[03/10 11:25:09     73] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:25:09     73] Starting refinePlace ...
[03/10 11:25:09     73] **ERROR: (IMPSP-2002):	Density too high (100.7%), stopping detail placement.
[03/10 11:25:09     73] Type 'man IMPSP-2002' for more detail.
[03/10 11:25:09     73] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:25:09     73] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1207.4MB
[03/10 11:25:09     73] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1207.4MB) @(0:01:13 - 0:01:13).
[03/10 11:25:09     73] *** Finished refinePlace (0:01:13 mem=1207.4M) ***
[03/10 11:25:09     73] *
[03/10 11:25:09     73] * Second pass: Refine clock instances...
[03/10 11:25:09     73] *
[03/10 11:25:09     73] #spOpts: N=65 mergeVia=F 
[03/10 11:25:09     73] *** Starting refinePlace (0:01:13 mem=1207.4M) ***
[03/10 11:25:09     73] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:25:09     73] Starting refinePlace ...
[03/10 11:25:09     73] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 11:25:09     73] Type 'man IMPSP-2002' for more detail.
[03/10 11:25:09     73] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:25:09     73] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1207.4MB
[03/10 11:25:09     73] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1207.4MB) @(0:01:13 - 0:01:13).
[03/10 11:25:09     73] *** Finished refinePlace (0:01:13 mem=1207.4M) ***
[03/10 11:25:09     73] *
[03/10 11:25:09     73] * No clock instances moved during refinement.
[03/10 11:25:09     73] *
[03/10 11:25:09     73] * Finished with clock placement refinement.
[03/10 11:25:09     73] *
[03/10 11:25:09     73] #spOpts: N=65 
[03/10 11:25:09     73] 
[03/10 11:25:09     73]     Rebuilding timing graph... 
[03/10 11:25:09     73]     Rebuilding timing graph done.
[03/10 11:25:11     75]     Clock implementation routing... Net route status summary:
[03/10 11:25:11     75]   Clock:       107 (unrouted=107, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 11:25:11     75]   Non-clock: 17527 (unrouted=0, trialRouted=17527, noStatus=0, routed=0, fixed=0)
[03/10 11:25:11     75] (Not counting 3114 nets with <2 term connections)
[03/10 11:25:11     75] 
[03/10 11:25:11     75]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=52088 and nets=20748 using extraction engine 'preRoute' .
[03/10 11:25:11     75] PreRoute RC Extraction called for design ofifo.
[03/10 11:25:11     75] RC Extraction called in multi-corner(2) mode.
[03/10 11:25:11     75] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:25:11     75] RCMode: PreRoute
[03/10 11:25:11     75]       RC Corner Indexes            0       1   
[03/10 11:25:11     75] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:25:11     75] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:11     75] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:11     75] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:25:11     75] Shrink Factor                : 1.00000
[03/10 11:25:11     75] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:25:11     75] Using capacitance table file ...
[03/10 11:25:11     75] Updating RC grid for preRoute extraction ...
[03/10 11:25:11     75] Initializing multi-corner capacitance tables ... 
[03/10 11:25:11     75] Initializing multi-corner resistance tables ...
[03/10 11:25:11     75] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1208.965M)
[03/10 11:25:11     75] 
[03/10 11:25:11     75]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 11:25:11     75] 
[03/10 11:25:11     75] CCOPT: Preparing to route 107 clock nets with NanoRoute.
[03/10 11:25:11     75]   All net are default rule.
[03/10 11:25:11     75]   Removed pre-existing routes for 107 nets.
[03/10 11:25:11     75]   Preferred NanoRoute mode settings: Current
[03/10 11:25:11     75] 
[03/10 11:25:11     75]   drouteAutoStop = "false"
[03/10 11:25:11     75]   drouteEndIteration = "20"
[03/10 11:25:11     75]   drouteExpDeterministicMultiThread = "true"
[03/10 11:25:11     75]   envHonorGlobalRoute = "false"
[03/10 11:25:11     75]   grouteExpUseNanoRoute2 = "false"
[03/10 11:25:11     75]   routeAllowPinAsFeedthrough = "false"
[03/10 11:25:11     75]   routeExpDeterministicMultiThread = "true"
[03/10 11:25:11     75]   routeSelectedNetOnly = "true"
[03/10 11:25:11     75]   routeWithEco = "true"
[03/10 11:25:11     75]   routeWithSiDriven = "false"
[03/10 11:25:11     75]   routeWithTimingDriven = "false"
[03/10 11:25:11     75]       Clock detailed routing... 
[03/10 11:25:11     75] globalDetailRoute
[03/10 11:25:11     75] 
[03/10 11:25:11     75] #setNanoRouteMode -drouteAutoStop false
[03/10 11:25:11     75] #setNanoRouteMode -drouteEndIteration 20
[03/10 11:25:11     75] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/10 11:25:11     75] #setNanoRouteMode -routeSelectedNetOnly true
[03/10 11:25:11     75] #setNanoRouteMode -routeWithEco true
[03/10 11:25:11     75] #setNanoRouteMode -routeWithSiDriven false
[03/10 11:25:11     75] #setNanoRouteMode -routeWithTimingDriven false
[03/10 11:25:11     75] #Start globalDetailRoute on Mon Mar 10 11:25:11 2025
[03/10 11:25:11     75] #
[03/10 11:25:12     76] ### Net info: total nets: 20748
[03/10 11:25:12     76] ### Net info: dirty nets: 107
[03/10 11:25:12     76] ### Net info: marked as disconnected nets: 0
[03/10 11:25:12     76] ### Net info: fully routed nets: 0
[03/10 11:25:12     76] ### Net info: trivial (single pin) nets: 0
[03/10 11:25:12     76] ### Net info: unrouted nets: 20748
[03/10 11:25:12     76] ### Net info: re-extraction nets: 0
[03/10 11:25:12     76] ### Net info: selected nets: 107
[03/10 11:25:12     76] ### Net info: ignored nets: 0
[03/10 11:25:12     76] ### Net info: skip routing nets: 0
[03/10 11:25:12     76] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 11:25:12     76] #Start routing data preparation.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 11:25:12     76] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 11:25:12     76] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 11:25:13     77] #Minimum voltage of a net in the design = 0.000.
[03/10 11:25:13     77] #Maximum voltage of a net in the design = 1.100.
[03/10 11:25:13     77] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 11:25:13     77] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 11:25:13     77] #Voltage range [0.000 - 1.100] has 20746 nets.
[03/10 11:25:21     85] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 11:25:21     85] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:25:21     85] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:25:21     85] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:25:21     85] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:25:21     85] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:25:21     85] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:25:21     85] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 col_idx_10__fifo_instance/U54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 FILLER_17722. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 FILLER_17721. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 col_idx_10__fifo_instance/U55. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 FILLER_17724. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c986 FILLER_17723. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17453. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17452. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17451. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17450. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 col_idx_6__fifo_instance/U114. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17455. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c987 FILLER_17454. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c989 FILLER_9379. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c98a FILLER_7171. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c98b FILLER_7266. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c98b FILLER_7267. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c98d FILLER_17419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c98d FILLER_17420. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1c990 FILLER_7140. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:25:21     85] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:25:21     85] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 11:25:21     85] #To increase the message display limit, refer to the product command reference manual.
[03/10 11:25:21     85] #WARNING (NRDB-2110) Found 308 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 11:25:21     85] #Regenerating Ggrids automatically.
[03/10 11:25:21     85] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 11:25:21     85] #Using automatically generated G-grids.
[03/10 11:25:21     85] #Done routing data preparation.
[03/10 11:25:21     85] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 944.36 (MB), peak = 979.27 (MB)
[03/10 11:25:21     85] #Merging special wires...
[03/10 11:25:22     86] #reading routing guides ......
[03/10 11:25:22     86] #Number of eco nets is 0
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #Start data preparation...
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #Data preparation is done on Mon Mar 10 11:25:22 2025
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #Analyzing routing resource...
[03/10 11:25:22     86] #Routing resource analysis is done on Mon Mar 10 11:25:22 2025
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #  Resource Analysis:
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 11:25:22     86] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 11:25:22     86] #  --------------------------------------------------------------
[03/10 11:25:22     86] #  Metal 1        H        2035          80       20022    91.73%
[03/10 11:25:22     86] #  Metal 2        V        2047          84       20022     1.41%
[03/10 11:25:22     86] #  Metal 3        H        2115           0       20022     0.16%
[03/10 11:25:22     86] #  Metal 4        V        1815         316       20022     0.00%
[03/10 11:25:22     86] #  Metal 5        H        2115           0       20022     0.00%
[03/10 11:25:22     86] #  Metal 6        V        2131           0       20022     0.00%
[03/10 11:25:22     86] #  Metal 7        H         529           0       20022     0.00%
[03/10 11:25:22     86] #  Metal 8        V         533           0       20022     0.00%
[03/10 11:25:22     86] #  --------------------------------------------------------------
[03/10 11:25:22     86] #  Total                  13321       2.81%  160176    11.66%
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #  107 nets (0.52%) with 1 preferred extra spacing.
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #Routing guide is on.
[03/10 11:25:22     86] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 948.48 (MB), peak = 979.27 (MB)
[03/10 11:25:22     86] #
[03/10 11:25:22     86] #start global routing iteration 1...
[03/10 11:25:23     87] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 975.22 (MB), peak = 979.27 (MB)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #start global routing iteration 2...
[03/10 11:25:23     87] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.75 (MB), peak = 979.27 (MB)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #Total number of trivial nets (e.g. < 2 pins) = 3114 (skipped).
[03/10 11:25:23     87] #Total number of selected nets for routing = 107.
[03/10 11:25:23     87] #Total number of unselected nets (but routable) for routing = 17527 (skipped).
[03/10 11:25:23     87] #Total number of nets in the design = 20748.
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #17527 skipped nets do not have any wires.
[03/10 11:25:23     87] #107 routable nets have only global wires.
[03/10 11:25:23     87] #107 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #Routed net constraints summary:
[03/10 11:25:23     87] #------------------------------------------------
[03/10 11:25:23     87] #        Rules   Pref Extra Space   Unconstrained  
[03/10 11:25:23     87] #------------------------------------------------
[03/10 11:25:23     87] #      Default                107               0  
[03/10 11:25:23     87] #------------------------------------------------
[03/10 11:25:23     87] #        Total                107               0  
[03/10 11:25:23     87] #------------------------------------------------
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #Routing constraints summary of the whole design:
[03/10 11:25:23     87] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 11:25:23     87] #-------------------------------------------------------------------
[03/10 11:25:23     87] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 11:25:23     87] #-------------------------------------------------------------------
[03/10 11:25:23     87] #      Default                107                  1           17526  
[03/10 11:25:23     87] #-------------------------------------------------------------------
[03/10 11:25:23     87] #        Total                107                  1           17526  
[03/10 11:25:23     87] #-------------------------------------------------------------------
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #                 OverCon          
[03/10 11:25:23     87] #                  #Gcell    %Gcell
[03/10 11:25:23     87] #     Layer           (1)   OverCon
[03/10 11:25:23     87] #  --------------------------------
[03/10 11:25:23     87] #   Metal 1      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #   Metal 2     14(0.07%)   (0.07%)
[03/10 11:25:23     87] #   Metal 3      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #   Metal 4     12(0.06%)   (0.06%)
[03/10 11:25:23     87] #   Metal 5      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #   Metal 6      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #   Metal 7      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #   Metal 8      0(0.00%)   (0.00%)
[03/10 11:25:23     87] #  --------------------------------
[03/10 11:25:23     87] #     Total     26(0.02%)   (0.02%)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 11:25:23     87] #  Overflow after GR: 0.00% H + 0.03% V
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #Complete Global Routing.
[03/10 11:25:23     87] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:25:23     87] #Total wire length = 28683 um.
[03/10 11:25:23     87] #Total half perimeter of net bounding box = 9955 um.
[03/10 11:25:23     87] #Total wire length on LAYER M1 = 0 um.
[03/10 11:25:23     87] #Total wire length on LAYER M2 = 60 um.
[03/10 11:25:23     87] #Total wire length on LAYER M3 = 17811 um.
[03/10 11:25:23     87] #Total wire length on LAYER M4 = 10779 um.
[03/10 11:25:23     87] #Total wire length on LAYER M5 = 9 um.
[03/10 11:25:23     87] #Total wire length on LAYER M6 = 24 um.
[03/10 11:25:23     87] #Total wire length on LAYER M7 = 0 um.
[03/10 11:25:23     87] #Total wire length on LAYER M8 = 0 um.
[03/10 11:25:23     87] #Total number of vias = 16238
[03/10 11:25:23     87] #Up-Via Summary (total 16238):
[03/10 11:25:23     87] #           
[03/10 11:25:23     87] #-----------------------
[03/10 11:25:23     87] #  Metal 1         6516
[03/10 11:25:23     87] #  Metal 2         5763
[03/10 11:25:23     87] #  Metal 3         3945
[03/10 11:25:23     87] #  Metal 4            7
[03/10 11:25:23     87] #  Metal 5            7
[03/10 11:25:23     87] #-----------------------
[03/10 11:25:23     87] #                 16238 
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #Total number of involved priority nets 107
[03/10 11:25:23     87] #Maximum src to sink distance for priority net 318.1
[03/10 11:25:23     87] #Average of max src_to_sink distance for priority net 86.5
[03/10 11:25:23     87] #Average of ave src_to_sink distance for priority net 48.9
[03/10 11:25:23     87] #Max overcon = 1 tracks.
[03/10 11:25:23     87] #Total overcon = 0.02%.
[03/10 11:25:23     87] #Worst layer Gcell overcon rate = 0.06%.
[03/10 11:25:23     87] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 979.06 (MB), peak = 979.27 (MB)
[03/10 11:25:23     87] #
[03/10 11:25:23     87] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.13 (MB), peak = 979.27 (MB)
[03/10 11:25:23     87] #Start Track Assignment.
[03/10 11:25:24     88] #Done with 4304 horizontal wires in 2 hboxes and 2943 vertical wires in 2 hboxes.
[03/10 11:25:24     88] #Done with 61 horizontal wires in 2 hboxes and 38 vertical wires in 2 hboxes.
[03/10 11:25:24     88] #Complete Track Assignment.
[03/10 11:25:24     88] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:25:24     88] #Total wire length = 32102 um.
[03/10 11:25:24     88] #Total half perimeter of net bounding box = 9955 um.
[03/10 11:25:24     88] #Total wire length on LAYER M1 = 3542 um.
[03/10 11:25:24     88] #Total wire length on LAYER M2 = 65 um.
[03/10 11:25:24     88] #Total wire length on LAYER M3 = 17723 um.
[03/10 11:25:24     88] #Total wire length on LAYER M4 = 10732 um.
[03/10 11:25:24     88] #Total wire length on LAYER M5 = 14 um.
[03/10 11:25:24     88] #Total wire length on LAYER M6 = 25 um.
[03/10 11:25:24     88] #Total wire length on LAYER M7 = 0 um.
[03/10 11:25:24     88] #Total wire length on LAYER M8 = 0 um.
[03/10 11:25:24     88] #Total number of vias = 16238
[03/10 11:25:24     88] #Up-Via Summary (total 16238):
[03/10 11:25:24     88] #           
[03/10 11:25:24     88] #-----------------------
[03/10 11:25:24     88] #  Metal 1         6516
[03/10 11:25:24     88] #  Metal 2         5763
[03/10 11:25:24     88] #  Metal 3         3945
[03/10 11:25:24     88] #  Metal 4            7
[03/10 11:25:24     88] #  Metal 5            7
[03/10 11:25:24     88] #-----------------------
[03/10 11:25:24     88] #                 16238 
[03/10 11:25:24     88] #
[03/10 11:25:24     88] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 968.97 (MB), peak = 979.27 (MB)
[03/10 11:25:24     88] #
[03/10 11:25:24     88] #Cpu time = 00:00:11
[03/10 11:25:24     88] #Elapsed time = 00:00:11
[03/10 11:25:24     88] #Increased memory = 39.84 (MB)
[03/10 11:25:24     88] #Total memory = 969.01 (MB)
[03/10 11:25:24     88] #Peak memory = 979.27 (MB)
[03/10 11:25:25     89] #
[03/10 11:25:25     89] #Start Detail Routing..
[03/10 11:25:25     89] #start initial detail routing ...
[03/10 11:26:03    127] # ECO: 3.6% of the total area was rechecked for DRC, and 87.7% required routing.
[03/10 11:26:03    127] #    number of violations = 0
[03/10 11:26:03    127] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1006.39 (MB), peak = 1006.64 (MB)
[03/10 11:26:03    127] #start 1st optimization iteration ...
[03/10 11:26:03    127] #    number of violations = 0
[03/10 11:26:03    127] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.38 (MB), peak = 1006.72 (MB)
[03/10 11:26:03    127] #Complete Detail Routing.
[03/10 11:26:03    127] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:26:03    127] #Total wire length = 29966 um.
[03/10 11:26:03    127] #Total half perimeter of net bounding box = 9955 um.
[03/10 11:26:03    127] #Total wire length on LAYER M1 = 21 um.
[03/10 11:26:03    127] #Total wire length on LAYER M2 = 1606 um.
[03/10 11:26:03    127] #Total wire length on LAYER M3 = 16583 um.
[03/10 11:26:03    127] #Total wire length on LAYER M4 = 11756 um.
[03/10 11:26:03    127] #Total wire length on LAYER M5 = 0 um.
[03/10 11:26:03    127] #Total wire length on LAYER M6 = 0 um.
[03/10 11:26:03    127] #Total wire length on LAYER M7 = 0 um.
[03/10 11:26:03    127] #Total wire length on LAYER M8 = 0 um.
[03/10 11:26:03    127] #Total number of vias = 18315
[03/10 11:26:03    127] #Total number of multi-cut vias = 106 (  0.6%)
[03/10 11:26:03    127] #Total number of single cut vias = 18209 ( 99.4%)
[03/10 11:26:03    127] #Up-Via Summary (total 18315):
[03/10 11:26:03    127] #                   single-cut          multi-cut      Total
[03/10 11:26:03    127] #-----------------------------------------------------------
[03/10 11:26:03    127] #  Metal 1        6375 ( 98.4%)       106 (  1.6%)       6481
[03/10 11:26:03    127] #  Metal 2        6228 (100.0%)         0 (  0.0%)       6228
[03/10 11:26:03    127] #  Metal 3        5606 (100.0%)         0 (  0.0%)       5606
[03/10 11:26:03    127] #-----------------------------------------------------------
[03/10 11:26:03    127] #                18209 ( 99.4%)       106 (  0.6%)      18315 
[03/10 11:26:03    127] #
[03/10 11:26:03    127] #Total number of DRC violations = 0
[03/10 11:26:03    127] #Total number of overlapping instance violations = 1
[03/10 11:26:03    127] #Cpu time = 00:00:39
[03/10 11:26:03    127] #Elapsed time = 00:00:40
[03/10 11:26:03    127] #Increased memory = -8.90 (MB)
[03/10 11:26:03    127] #Total memory = 960.11 (MB)
[03/10 11:26:03    127] #Peak memory = 1006.72 (MB)
[03/10 11:26:03    127] #detailRoute Statistics:
[03/10 11:26:03    127] #Cpu time = 00:00:40
[03/10 11:26:03    127] #Elapsed time = 00:00:40
[03/10 11:26:03    127] #Increased memory = -8.90 (MB)
[03/10 11:26:03    127] #Total memory = 960.11 (MB)
[03/10 11:26:03    127] #Peak memory = 1006.72 (MB)
[03/10 11:26:03    127] #
[03/10 11:26:03    127] #globalDetailRoute statistics:
[03/10 11:26:03    127] #Cpu time = 00:00:52
[03/10 11:26:03    127] #Elapsed time = 00:00:52
[03/10 11:26:03    127] #Increased memory = 52.28 (MB)
[03/10 11:26:03    127] #Total memory = 933.63 (MB)
[03/10 11:26:03    127] #Peak memory = 1006.72 (MB)
[03/10 11:26:03    127] #Number of warnings = 50
[03/10 11:26:03    127] #Total number of warnings = 50
[03/10 11:26:03    127] #Number of fails = 0
[03/10 11:26:03    127] #Total number of fails = 0
[03/10 11:26:03    127] #Complete globalDetailRoute on Mon Mar 10 11:26:03 2025
[03/10 11:26:03    127] #
[03/10 11:26:03    127] 
[03/10 11:26:03    127]       Clock detailed routing done.
[03/10 11:26:04    127] Checking guided vs. routed lengths for 107 nets...
[03/10 11:26:04    127] 
[03/10 11:26:04    128]       
[03/10 11:26:04    128]       Guided max path lengths
[03/10 11:26:04    128]       =======================
[03/10 11:26:04    128]       
[03/10 11:26:04    128]       ---------------------------------------
[03/10 11:26:04    128]       From (um)    To (um)    Number of paths
[03/10 11:26:04    128]       ---------------------------------------
[03/10 11:26:04    128]          0.000      50.000           1
[03/10 11:26:04    128]         50.000     100.000          98
[03/10 11:26:04    128]        100.000     150.000           6
[03/10 11:26:04    128]        150.000     200.000           0
[03/10 11:26:04    128]        200.000     250.000           0
[03/10 11:26:04    128]        250.000     300.000           2
[03/10 11:26:04    128]       ---------------------------------------
[03/10 11:26:04    128]       
[03/10 11:26:04    128]       Deviation of routing from guided max path lengths
[03/10 11:26:04    128]       =================================================
[03/10 11:26:04    128]       
[03/10 11:26:04    128]       -------------------------------------
[03/10 11:26:04    128]       From (%)    To (%)    Number of paths
[03/10 11:26:04    128]       -------------------------------------
[03/10 11:26:04    128]       below        0.000           3
[03/10 11:26:04    128]         0.000     10.000          32
[03/10 11:26:04    128]        10.000     20.000          24
[03/10 11:26:04    128]        20.000     30.000          20
[03/10 11:26:04    128]        30.000     40.000           9
[03/10 11:26:04    128]        40.000     50.000           9
[03/10 11:26:04    128]        50.000     60.000           1
[03/10 11:26:04    128]        60.000     70.000           6
[03/10 11:26:04    128]        70.000     80.000           2
[03/10 11:26:04    128]        80.000     90.000           1
[03/10 11:26:04    128]       -------------------------------------
[03/10 11:26:04    128]       
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Top 10 notable deviations of routed length from guided length
[03/10 11:26:04    128]     =============================================================
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net col_idx_13__fifo_instance/CTS_19 (45 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    64.922um, total =   202.083um
[03/10 11:26:04    128]     Routed length:  max path =   121.000um, total =   221.980um
[03/10 11:26:04    128]     Deviation:      max path =    86.376%,  total =     9.846%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net col_idx_0__fifo_instance/CTS_18 (53 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    71.328um, total =   264.730um
[03/10 11:26:04    128]     Routed length:  max path =   124.800um, total =   268.740um
[03/10 11:26:04    128]     Deviation:      max path =    74.968%,  total =     1.515%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net col_idx_9__fifo_instance/CTS_4 (94 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    65.265um, total =   330.392um
[03/10 11:26:04    128]     Routed length:  max path =   112.600um, total =   396.200um
[03/10 11:26:04    128]     Deviation:      max path =    72.527%,  total =    19.918%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_218 (76 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    67.938um, total =   303.283um
[03/10 11:26:04    128]     Routed length:  max path =   112.200um, total =   358.340um
[03/10 11:26:04    128]     Deviation:      max path =    65.152%,  total =    18.154%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_201 (76 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    74.832um, total =   306.142um
[03/10 11:26:04    128]     Routed length:  max path =   122.800um, total =   331.080um
[03/10 11:26:04    128]     Deviation:      max path =    64.100%,  total =     8.146%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_217 (66 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    74.280um, total =   268.077um
[03/10 11:26:04    128]     Routed length:  max path =   121.800um, total =   307.640um
[03/10 11:26:04    128]     Deviation:      max path =    63.974%,  total =    14.758%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_229 (71 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    66.970um, total =   291.755um
[03/10 11:26:04    128]     Routed length:  max path =   109.000um, total =   337.380um
[03/10 11:26:04    128]     Deviation:      max path =    62.759%,  total =    15.638%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_205 (62 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    82.718um, total =   288.200um
[03/10 11:26:04    128]     Routed length:  max path =   133.200um, total =   335.980um
[03/10 11:26:04    128]     Deviation:      max path =    61.030%,  total =    16.579%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net col_idx_4__fifo_instance/CTS_15 (77 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    52.540um, total =   331.880um
[03/10 11:26:04    128]     Routed length:  max path =    84.600um, total =   363.480um
[03/10 11:26:04    128]     Deviation:      max path =    61.020%,  total =     9.522%
[03/10 11:26:04    128] 
[03/10 11:26:04    128]     Net CTS_223 (64 terminals)
[03/10 11:26:04    128]     Guided length:  max path =    60.505um, total =   264.840um
[03/10 11:26:04    128]     Routed length:  max path =    91.200um, total =   296.860um
[03/10 11:26:04    128]     Deviation:      max path =    50.731%,  total =    12.090%
[03/10 11:26:04    128] 
[03/10 11:26:04    128] Set FIXED routing status on 107 net(s)
[03/10 11:26:04    128] Set FIXED placed status on 106 instance(s)
[03/10 11:26:04    128] Net route status summary:
[03/10 11:26:04    128]   Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=107)
[03/10 11:26:04    128]   Non-clock: 17527 (unrouted=17527, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 11:26:04    128] (Not counting 3114 nets with <2 term connections)
[03/10 11:26:04    128] 
[03/10 11:26:04    128] CCOPT: Done with clock implementation routing.
[03/10 11:26:04    128] 
[03/10 11:26:04    128] 
[03/10 11:26:04    128] CCOPT: Starting congestion repair using flow wrapper.
[03/10 11:26:04    128] Trial Route Overflow 0(H) 0(V)
[03/10 11:26:04    128] Starting congestion repair ...
[03/10 11:26:04    128] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/10 11:26:04    128] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 11:26:04    128] (I)       Reading DB...
[03/10 11:26:04    128] (I)       congestionReportName   : 
[03/10 11:26:04    128] (I)       buildTerm2TermWires    : 1
[03/10 11:26:04    128] (I)       doTrackAssignment      : 1
[03/10 11:26:04    128] (I)       dumpBookshelfFiles     : 0
[03/10 11:26:04    128] (I)       numThreads             : 1
[03/10 11:26:04    128] [NR-eagl] honorMsvRouteConstraint: false
[03/10 11:26:04    128] (I)       honorPin               : false
[03/10 11:26:04    128] (I)       honorPinGuide          : true
[03/10 11:26:04    128] (I)       honorPartition         : false
[03/10 11:26:04    128] (I)       allowPartitionCrossover: false
[03/10 11:26:04    128] (I)       honorSingleEntry       : true
[03/10 11:26:04    128] (I)       honorSingleEntryStrong : true
[03/10 11:26:04    128] (I)       handleViaSpacingRule   : false
[03/10 11:26:04    128] (I)       PDConstraint           : none
[03/10 11:26:04    128] (I)       expBetterNDRHandling   : false
[03/10 11:26:04    128] [NR-eagl] honorClockSpecNDR      : 0
[03/10 11:26:04    128] (I)       routingEffortLevel     : 3
[03/10 11:26:04    128] [NR-eagl] minRouteLayer          : 2
[03/10 11:26:04    128] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 11:26:04    128] (I)       numRowsPerGCell        : 1
[03/10 11:26:04    128] (I)       speedUpLargeDesign     : 0
[03/10 11:26:04    128] (I)       speedUpBlkViolationClean: 0
[03/10 11:26:04    128] (I)       multiThreadingTA       : 0
[03/10 11:26:04    128] (I)       blockedPinEscape       : 1
[03/10 11:26:04    128] (I)       blkAwareLayerSwitching : 0
[03/10 11:26:04    128] (I)       betterClockWireModeling: 1
[03/10 11:26:04    128] (I)       punchThroughDistance   : 500.00
[03/10 11:26:04    128] (I)       scenicBound            : 1.15
[03/10 11:26:04    128] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 11:26:04    128] (I)       source-to-sink ratio   : 0.00
[03/10 11:26:04    128] (I)       targetCongestionRatioH : 1.00
[03/10 11:26:04    128] (I)       targetCongestionRatioV : 1.00
[03/10 11:26:04    128] (I)       layerCongestionRatio   : 0.70
[03/10 11:26:04    128] (I)       m1CongestionRatio      : 0.10
[03/10 11:26:04    128] (I)       m2m3CongestionRatio    : 0.70
[03/10 11:26:04    128] (I)       localRouteEffort       : 1.00
[03/10 11:26:04    128] (I)       numSitesBlockedByOneVia: 8.00
[03/10 11:26:04    128] (I)       supplyScaleFactorH     : 1.00
[03/10 11:26:04    128] (I)       supplyScaleFactorV     : 1.00
[03/10 11:26:04    128] (I)       highlight3DOverflowFactor: 0.00
[03/10 11:26:04    128] (I)       doubleCutViaModelingRatio: 0.00
[03/10 11:26:04    128] (I)       blockTrack             : 
[03/10 11:26:04    128] (I)       readTROption           : true
[03/10 11:26:04    128] (I)       extraSpacingBothSide   : false
[03/10 11:26:04    128] [NR-eagl] numTracksPerClockWire  : 0
[03/10 11:26:04    128] (I)       routeSelectedNetsOnly  : false
[03/10 11:26:04    128] (I)       before initializing RouteDB syMemory usage = 1217.8 MB
[03/10 11:26:04    128] (I)       starting read tracks
[03/10 11:26:04    128] (I)       build grid graph
[03/10 11:26:04    128] (I)       build grid graph start
[03/10 11:26:04    128] [NR-eagl] Layer1 has no routable track
[03/10 11:26:04    128] [NR-eagl] Layer2 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer3 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer4 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer5 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer6 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer7 has single uniform track structure
[03/10 11:26:04    128] [NR-eagl] Layer8 has single uniform track structure
[03/10 11:26:04    128] (I)       build grid graph end
[03/10 11:26:04    128] (I)       Layer1   numNetMinLayer=17526
[03/10 11:26:04    128] (I)       Layer2   numNetMinLayer=0
[03/10 11:26:04    128] (I)       Layer3   numNetMinLayer=107
[03/10 11:26:04    128] (I)       Layer4   numNetMinLayer=0
[03/10 11:26:04    128] (I)       Layer5   numNetMinLayer=0
[03/10 11:26:04    128] (I)       Layer6   numNetMinLayer=0
[03/10 11:26:04    128] (I)       Layer7   numNetMinLayer=1
[03/10 11:26:04    128] (I)       Layer8   numNetMinLayer=0
[03/10 11:26:04    128] (I)       numViaLayers=7
[03/10 11:26:04    128] (I)       end build via table
[03/10 11:26:04    128] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7352 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 11:26:04    128] [NR-eagl] numPreroutedNet = 107  numPreroutedWires = 19100
[03/10 11:26:04    128] (I)       readDataFromPlaceDB
[03/10 11:26:04    128] (I)       Read net information..
[03/10 11:26:04    128] [NR-eagl] Read numTotalNets=17634  numIgnoredNets=107
[03/10 11:26:04    128] (I)       Read testcase time = 0.010 seconds
[03/10 11:26:04    128] 
[03/10 11:26:04    128] (I)       totalPins=61046  totalGlobalPin=60332 (98.83%)
[03/10 11:26:04    128] (I)       Model blockage into capacity
[03/10 11:26:04    128] (I)       Read numBlocks=7352  numPreroutedWires=19100  numCapScreens=0
[03/10 11:26:04    128] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 11:26:04    128] (I)       blocked area on Layer2 : 43671040000  (6.05%)
[03/10 11:26:04    128] (I)       blocked area on Layer3 : 14709200000  (2.04%)
[03/10 11:26:04    128] (I)       blocked area on Layer4 : 116016200000  (16.08%)
[03/10 11:26:04    128] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 11:26:04    128] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 11:26:04    128] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 11:26:04    128] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 11:26:04    128] (I)       Modeling time = 0.020 seconds
[03/10 11:26:04    128] 
[03/10 11:26:04    128] (I)       Number of ignored nets = 107
[03/10 11:26:04    128] (I)       Number of fixed nets = 107.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of clock nets = 107.  Ignored: No
[03/10 11:26:04    128] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 11:26:04    128] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 11:26:04    128] (I)       Before initializing earlyGlobalRoute syMemory usage = 1217.8 MB
[03/10 11:26:04    128] (I)       Layer1  viaCost=300.00
[03/10 11:26:04    128] (I)       Layer2  viaCost=100.00
[03/10 11:26:04    128] (I)       Layer3  viaCost=100.00
[03/10 11:26:04    128] (I)       Layer4  viaCost=100.00
[03/10 11:26:04    128] (I)       Layer5  viaCost=100.00
[03/10 11:26:04    128] (I)       Layer6  viaCost=200.00
[03/10 11:26:04    128] (I)       Layer7  viaCost=100.00
[03/10 11:26:04    128] (I)       ---------------------Grid Graph Info--------------------
[03/10 11:26:04    128] (I)       routing area        :  (0, 0) - (852400, 846400)
[03/10 11:26:04    128] (I)       core area           :  (20000, 20000) - (832400, 826400)
[03/10 11:26:04    128] (I)       Site Width          :   400  (dbu)
[03/10 11:26:04    128] (I)       Row Height          :  3600  (dbu)
[03/10 11:26:04    128] (I)       GCell Width         :  3600  (dbu)
[03/10 11:26:04    128] (I)       GCell Height        :  3600  (dbu)
[03/10 11:26:04    128] (I)       grid                :   237   235     8
[03/10 11:26:04    128] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 11:26:04    128] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 11:26:04    128] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 11:26:04    128] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 11:26:04    128] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 11:26:04    128] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 11:26:04    128] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 11:26:04    128] (I)       Total num of tracks :     0  2131  2115  2131  2115  2131   529   533
[03/10 11:26:04    128] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 11:26:04    128] (I)       --------------------------------------------------------
[03/10 11:26:04    128] 
[03/10 11:26:04    128] [NR-eagl] ============ Routing rule table ============
[03/10 11:26:04    128] [NR-eagl] Rule id 0. Nets 0 
[03/10 11:26:04    128] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 11:26:04    128] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 11:26:04    128] [NR-eagl] Rule id 1. Nets 17527 
[03/10 11:26:04    128] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 11:26:04    128] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 11:26:04    128] [NR-eagl] ========================================
[03/10 11:26:04    128] [NR-eagl] 
[03/10 11:26:04    128] (I)       After initializing earlyGlobalRoute syMemory usage = 1217.8 MB
[03/10 11:26:04    128] (I)       Loading and dumping file time : 0.20 seconds
[03/10 11:26:04    128] (I)       free getNanoCongMap()->getMpool()
[03/10 11:26:04    128] (I)       ============= Initialization =============
[03/10 11:26:04    128] (I)       total 2D Cap : 2624977 = (1114223 H, 1510754 V)
[03/10 11:26:04    128] [NR-eagl] Layer group 2: route 17527 net(s) in layer range [2, 8]
[03/10 11:26:04    128] (I)       ============  Phase 1a Route ============
[03/10 11:26:04    128] (I)       Phase 1a runs 0.06 seconds
[03/10 11:26:04    128] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 11:26:04    128] (I)       Usage: 249360 = (157748 H, 91612 V) = (14.16% H, 6.06% V) = (2.839e+05um H, 1.649e+05um V)
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] (I)       ============  Phase 1b Route ============
[03/10 11:26:04    128] (I)       Phase 1b runs 0.01 seconds
[03/10 11:26:04    128] (I)       Usage: 249360 = (157748 H, 91612 V) = (14.16% H, 6.06% V) = (2.839e+05um H, 1.649e+05um V)
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.488480e+05um
[03/10 11:26:04    128] (I)       ============  Phase 1c Route ============
[03/10 11:26:04    128] (I)       Level2 Grid: 48 x 47
[03/10 11:26:04    128] (I)       Phase 1c runs 0.00 seconds
[03/10 11:26:04    128] (I)       Usage: 249360 = (157748 H, 91612 V) = (14.16% H, 6.06% V) = (2.839e+05um H, 1.649e+05um V)
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] (I)       ============  Phase 1d Route ============
[03/10 11:26:04    128] (I)       Usage: 249360 = (157748 H, 91612 V) = (14.16% H, 6.06% V) = (2.839e+05um H, 1.649e+05um V)
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] (I)       ============  Phase 1e Route ============
[03/10 11:26:04    128] (I)       Phase 1e runs 0.00 seconds
[03/10 11:26:04    128] (I)       Usage: 249360 = (157748 H, 91612 V) = (14.16% H, 6.06% V) = (2.839e+05um H, 1.649e+05um V)
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.488480e+05um
[03/10 11:26:04    128] [NR-eagl] 
[03/10 11:26:04    128] (I)       ============  Phase 1l Route ============
[03/10 11:26:04    128] (I)       dpBasedLA: time=0.06  totalOF=1728  totalVia=117474  totalWL=249351  total(Via+WL)=366825 
[03/10 11:26:04    128] (I)       Total Global Routing Runtime: 0.20 seconds
[03/10 11:26:04    128] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/10 11:26:04    128] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[03/10 11:26:04    128] (I)       
[03/10 11:26:04    128] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 11:26:04    128] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 11:26:04    128] 
[03/10 11:26:04    128] ** np local hotspot detection info verbose **
[03/10 11:26:04    128] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 11:26:04    128] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 11:26:04    128] 
[03/10 11:26:04    128] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 11:26:04    128] Skipped repairing congestion.
[03/10 11:26:04    128] (I)       ============= track Assignment ============
[03/10 11:26:04    128] (I)       extract Global 3D Wires
[03/10 11:26:04    128] (I)       Extract Global WL : time=0.01
[03/10 11:26:04    128] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 11:26:04    128] (I)       Initialization real time=0.01 seconds
[03/10 11:26:04    128] (I)       Kernel real time=0.19 seconds
[03/10 11:26:04    128] (I)       End Greedy Track Assignment
[03/10 11:26:04    128] [NR-eagl] Layer1(M1)(F) length: 2.140000e+01um, number of vias: 66739
[03/10 11:26:04    128] [NR-eagl] Layer2(M2)(V) length: 1.380447e+05um, number of vias: 94888
[03/10 11:26:04    128] [NR-eagl] Layer3(M3)(H) length: 1.608191e+05um, number of vias: 9718
[03/10 11:26:04    128] [NR-eagl] Layer4(M4)(V) length: 3.454432e+04um, number of vias: 2628
[03/10 11:26:04    128] [NR-eagl] Layer5(M5)(H) length: 1.394302e+05um, number of vias: 998
[03/10 11:26:04    128] [NR-eagl] Layer6(M6)(V) length: 8.845599e+03um, number of vias: 225
[03/10 11:26:04    128] [NR-eagl] Layer7(M7)(H) length: 4.868900e+03um, number of vias: 271
[03/10 11:26:04    128] [NR-eagl] Layer8(M8)(V) length: 1.277000e+03um, number of vias: 0
[03/10 11:26:04    128] [NR-eagl] Total length: 4.878513e+05um, number of vias: 175467
[03/10 11:26:04    128] End of congRepair (cpu=0:00:00.8, real=0:00:00.0)
[03/10 11:26:04    128] 
[03/10 11:26:04    128] CCOPT: Done with congestion repair using flow wrapper.
[03/10 11:26:04    128] 
[03/10 11:26:04    128] #spOpts: N=65 
[03/10 11:26:04    128] Core basic site is core
[03/10 11:26:04    128] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:26:04    128]     Clock implementation routing done.
[03/10 11:26:04    128]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=52088 and nets=20748 using extraction engine 'preRoute' .
[03/10 11:26:04    128] PreRoute RC Extraction called for design ofifo.
[03/10 11:26:04    128] RC Extraction called in multi-corner(2) mode.
[03/10 11:26:04    128] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:26:04    128] RCMode: PreRoute
[03/10 11:26:04    128]       RC Corner Indexes            0       1   
[03/10 11:26:04    128] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:26:04    128] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:04    128] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:04    128] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:04    128] Shrink Factor                : 1.00000
[03/10 11:26:04    128] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:26:04    128] Using capacitance table file ...
[03/10 11:26:05    128] Updating RC grid for preRoute extraction ...
[03/10 11:26:05    128] Initializing multi-corner capacitance tables ... 
[03/10 11:26:05    129] Initializing multi-corner resistance tables ...
[03/10 11:26:05    129] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1200.109M)
[03/10 11:26:05    129] 
[03/10 11:26:05    129]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 11:26:05    129]     Rebuilding timing graph... 
[03/10 11:26:05    129]     Rebuilding timing graph done.
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Routing Correlation Report
[03/10 11:26:07    131]     ==========================
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Top/Trunk Low-Fanout (<=5) Routes:
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 11:26:07    131]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Gate Delay           ns          0.058        0.057      0.994       0.007        0.007      1.000      1.010         0.990
[03/10 11:26:07    131]     S->S Wire Len.       um        118.777      123.692      1.041     101.820      106.929      0.999      1.049         0.951
[03/10 11:26:07    131]     S->S Wire Res.       Ohm       137.298      143.086      1.042     111.192      119.130      0.999      1.070         0.932
[03/10 11:26:07    131]     S->S Wire Res./um    Ohm         1.216        1.220      1.003       0.548        0.592      0.995      1.075         0.921
[03/10 11:26:07    131]     Total Wire Len.      um        221.518      225.175      1.017     165.611      169.469      1.000      1.023         0.977
[03/10 11:26:07    131]     Trans. Time          ns          0.046        0.047      1.011       0.024        0.024      0.999      1.006         0.993
[03/10 11:26:07    131]     Wire Cap.            fF         35.598       35.842      1.007      26.498       26.897      1.000      1.015         0.985
[03/10 11:26:07    131]     Wire Cap./um         fF          0.121        0.120      0.990       0.081        0.080      1.000      0.990         1.010
[03/10 11:26:07    131]     Wire Delay           ns          0.004        0.005      1.110       0.004        0.005      0.999      1.127         0.886
[03/10 11:26:07    131]     Wire Skew            ns          0.004        0.005      1.103       0.005        0.006      1.000      1.133         0.882
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Top/Trunk High-Fanout (>5) Routes:
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 11:26:07    131]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Gate Delay           ns          0.080        0.081      1.005      0.006         0.006      0.998      1.037         0.961
[03/10 11:26:07    131]     S->S Wire Len.       um         45.138       47.273      1.047     30.795        31.036      0.997      1.005         0.989
[03/10 11:26:07    131]     S->S Wire Res.       Ohm        60.346       61.953      1.027     35.142        35.713      0.993      1.009         0.977
[03/10 11:26:07    131]     S->S Wire Res./um    Ohm         1.579        1.474      0.934      0.482         0.328      0.919      0.626         1.350
[03/10 11:26:07    131]     Total Wire Len.      um        197.661      204.944      1.037     36.725        38.545      0.997      1.047         0.950
[03/10 11:26:07    131]     Trans. Time          ns          0.070        0.071      1.009      0.011         0.011      1.000      1.003         0.996
[03/10 11:26:07    131]     Wire Cap.            fF         32.949       33.659      1.022      6.122         6.246      0.998      1.018         0.978
[03/10 11:26:07    131]     Wire Cap./um         fF          0.167        0.164      0.986      0.002         0.001      0.666      0.518         0.856
[03/10 11:26:07    131]     Wire Delay           ns          0.002        0.002      1.048      0.001         0.001      0.978      1.011         0.946
[03/10 11:26:07    131]     Wire Skew            ns          0.002        0.002      1.034      0.001         0.001      0.952      1.072         0.846
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Leaf Routes:
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 11:26:07    131]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Gate Delay           ns          0.093        0.092      0.985      0.005         0.005      0.984      0.965         1.003
[03/10 11:26:07    131]     S->S Wire Len.       um         38.915       48.405      1.244     17.231        23.506      0.827      1.129         0.607
[03/10 11:26:07    131]     S->S Wire Res.       Ohm        64.352       70.705      1.099     25.554        31.560      0.808      0.998         0.654
[03/10 11:26:07    131]     S->S Wire Res./um    Ohm         1.743        1.529      0.877      0.339         0.239      0.812      0.572         1.154
[03/10 11:26:07    131]     Total Wire Len.      um        276.910      286.537      1.035     38.446        42.147      0.971      1.064         0.885
[03/10 11:26:07    131]     Trans. Time          ns          0.092        0.091      0.995      0.008         0.008      0.985      1.008         0.962
[03/10 11:26:07    131]     Wire Cap.            fF         53.912       51.999      0.965      7.851         7.923      0.982      0.991         0.973
[03/10 11:26:07    131]     Wire Cap./um         fF          0.195        0.181      0.932      0.006         0.003      0.911      0.507         1.638
[03/10 11:26:07    131]     Wire Delay           ns          0.003        0.004      1.400      0.001         0.002      0.666      1.072         0.414
[03/10 11:26:07    131]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/10 11:26:07    131]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     -----------------------------------------------------
[03/10 11:26:07    131]     Route Sink Pin                         Difference (%)
[03/10 11:26:07    131]     -----------------------------------------------------
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cd89/I       -50.000
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cd85/I       -20.000
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cd86/I       -18.519
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cd82/I       -15.476
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cd87/I       -13.274
[03/10 11:26:07    131]     -----------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/10 11:26:07    131]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     M2                             0.000um      5.300um        1.599         0.282         0.451
[03/10 11:26:07    131]     M3                           476.803um    479.800um        1.599         0.282         0.451
[03/10 11:26:07    131]     M4                           409.268um    415.600um        1.599         0.282         0.451
[03/10 11:26:07    131]     Preferred Layer Adherence    100.000%      99.412%           -             -             -
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     No transition time violation increases to report
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     -------------------------------------------------------------------------------
[03/10 11:26:07    131]     Route Sink Pin                                                   Difference (%)
[03/10 11:26:07    131]     -------------------------------------------------------------------------------
[03/10 11:26:07    131]     col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c98f/I        -120.000
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1c991/I                                  -85.714
[03/10 11:26:07    131]     col_idx_12__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1cadc/I         80.000
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1c989/I                                  -71.429
[03/10 11:26:07    131]     CTS_ccl_BUF_CLOCK_NODE_UID_A1cae0/I                                  -60.000
[03/10 11:26:07    131]     -------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/10 11:26:07    131]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     M1                             0.000um      0.600um        1.787         0.272         0.487
[03/10 11:26:07    131]     M2                             0.000um     15.300um        1.599         0.282         0.451
[03/10 11:26:07    131]     M3                           881.108um    936.600um        1.599         0.282         0.451
[03/10 11:26:07    131]     M4                           897.840um    892.000um        1.599         0.282         0.451
[03/10 11:26:07    131]     Preferred Layer Adherence    100.000%      99.138%           -             -             -
[03/10 11:26:07    131]     -----------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     No transition time violation increases to report
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Top Wire Delay Differences (Leaf routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     ---------------------------------------------------------
[03/10 11:26:07    131]     Route Sink Pin                             Difference (%)
[03/10 11:26:07    131]     ---------------------------------------------------------
[03/10 11:26:07    131]     col_idx_3__fifo_instance/q11_reg_20_/CP      -1087.500
[03/10 11:26:07    131]     col_idx_3__fifo_instance/q10_reg_9_/CP        -955.556
[03/10 11:26:07    131]     col_idx_3__fifo_instance/q13_reg_9_/CP        -763.636
[03/10 11:26:07    131]     col_idx_3__fifo_instance/q4_reg_9_/CP         -691.667
[03/10 11:26:07    131]     col_idx_3__fifo_instance/q8_reg_9_/CP         -683.333
[03/10 11:26:07    131]     ---------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Clock Tree Layer Assignment (Leaf Routes):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/10 11:26:07    131]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     M1                               0.000um       20.800um       1.787         0.272         0.487
[03/10 11:26:07    131]     M2                               0.000um     1585.000um       1.599         0.282         0.451
[03/10 11:26:07    131]     M3                           12879.063um    15166.400um       1.599         0.282         0.451
[03/10 11:26:07    131]     M4                           13427.365um    10448.800um       1.599         0.282         0.451
[03/10 11:26:07    131]     Preferred Layer Adherence      100.000%        94.101%          -             -             -
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Transition Time Violating Nets (Leaf Routes)
[03/10 11:26:07    131]     ============================================
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Net: CTS_251:
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/10 11:26:07    131]                          Length        Via Count     Length        Via Count
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     M2                     0.000um      83            26.800um         83
[03/10 11:26:07    131]     M3                   148.605um      83           187.600um         78
[03/10 11:26:07    131]     M4                   155.512um     121           114.800um         68
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     Totals               303.000um     287           327.000um        229
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     Quantity             Pre-Route     Post-Route        -             -
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/10 11:26:07    131]     S->WS Trans. Time      0.105ns       0.105ns         -             -
[03/10 11:26:07    131]     S->WS Wire Len.       26.058um      32.400um         -             -
[03/10 11:26:07    131]     S->WS Wire Res.       46.366Ohm     49.520Ohm        -             -
[03/10 11:26:07    131]     Wire Cap.             60.834fF      60.448fF         -             -
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     Pre-route worst sink: col_idx_15__fifo_instance/q5_reg_12_/CP.
[03/10 11:26:07    131]     Post-route worst sink: col_idx_15__fifo_instance/q5_reg_8_/CP.
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1cadd.
[03/10 11:26:07    131]     Driver fanout: 82.
[03/10 11:26:07    131]     Driver cell: CKBD12.
[03/10 11:26:07    131]     -------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Via Selection for Estimated Routes (rule default):
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     ----------------------------------------------------------------
[03/10 11:26:07    131]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 11:26:07    131]     Range                    (Ohm)    (fF)     (fs)     Only
[03/10 11:26:07    131]     ----------------------------------------------------------------
[03/10 11:26:07    131]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 11:26:07    131]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 11:26:07    131]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 11:26:07    131]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 11:26:07    131]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 11:26:07    131]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 11:26:07    131]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 11:26:07    131]     ----------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Post-Route Via Usage Statistics:
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/10 11:26:07    131]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/10 11:26:07    131]                                                             Count                          Count                            Count                 
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     M1-M2    VIA12_1cut          1.500    0.032    0.047       4          0%        -         2          2%          -        -          -         -
[03/10 11:26:07    131]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       8          0%        -        -           -           -        -          -         -
[03/10 11:26:07    131]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    6257         98%       ER       104         89%        ER         -          -         -
[03/10 11:26:07    131]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      57          1%        -         5          4%          -        -          -         -
[03/10 11:26:07    131]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      38          1%        -         6          5%          -        -          -         -
[03/10 11:26:07    131]     M2-M3    VIA23_1cut          1.500    0.030    0.046    6110        100%       ER       116         99%        ER         -          -         -
[03/10 11:26:07    131]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/10 11:26:07    131]     M2-M3    VIA23_1stack_S      1.500    0.059    0.089      -          -          -         1          1%          -        -          -         -
[03/10 11:26:07    131]     M3-M4    VIA34_1cut          1.500    0.030    0.046    5457        100%       ER       146         99%        ER         -          -         -
[03/10 11:26:07    131]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         2          1%          -        -          -         -
[03/10 11:26:07    131]     M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/10 11:26:07    131]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Tag Key:
[03/10 11:26:07    131]     	E=Used for route estimates;
[03/10 11:26:07    131]     	R=Most frequently used by router for this net type and layer transition.
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     
[03/10 11:26:07    131]     Clock DAG stats after routing clock trees:
[03/10 11:26:07    131]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:07    131]       cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:26:07    131]       gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:26:07    131]       wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:07    131]       wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:07    131]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:07    131]     Clock DAG net violations after routing clock trees:
[03/10 11:26:07    131]       Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/10 11:26:07    131]     Clock tree state after routing clock trees:
[03/10 11:26:07    131]       clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/10 11:26:07    131]       skew_group clk/CON: insertion delay [min=0.233, max=0.262, avg=0.247, sd=0.006], skew [0.029 vs 0.057, 100% {0.233, 0.246, 0.262}] (wid=0.030 ws=0.023) (gid=0.248 gs=0.034)
[03/10 11:26:07    131]     Clock network insertion delays are now [0.233ns, 0.262ns] average 0.247ns std.dev 0.006ns
[03/10 11:26:07    131]     Legalizer reserving space for clock trees... 
[03/10 11:26:07    131]     Legalizer reserving space for clock trees done.
[03/10 11:26:07    131]     PostConditioning... 
[03/10 11:26:07    131]       Update timing... 
[03/10 11:26:07    131]         Updating timing graph... 
[03/10 11:26:07    131]           
[03/10 11:26:07    131] #################################################################################
[03/10 11:26:07    131] # Design Stage: PreRoute
[03/10 11:26:07    131] # Design Name: ofifo
[03/10 11:26:07    131] # Design Mode: 65nm
[03/10 11:26:07    131] # Analysis Mode: MMMC Non-OCV 
[03/10 11:26:07    131] # Parasitics Mode: No SPEF/RCDB
[03/10 11:26:07    131] # Signoff Settings: SI Off 
[03/10 11:26:07    131] #################################################################################
[03/10 11:26:08    132] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:26:08    132] Calculate delays in BcWc mode...
[03/10 11:26:08    132] Topological Sorting (CPU = 0:00:00.0, MEM = 1266.9M, InitMEM = 1266.9M)
[03/10 11:26:10    134] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 11:26:10    134] End delay calculation. (MEM=1369.59 CPU=0:00:01.9 REAL=0:00:02.0)
[03/10 11:26:10    134] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1369.6M) ***
[03/10 11:26:10    134]         Updating timing graph done.
[03/10 11:26:10    134]         Updating latch analysis... 
[03/10 11:26:10    134]         Updating latch analysis done.
[03/10 11:26:10    134]       Update timing done.
[03/10 11:26:10    134]       Invalidating timing
[03/10 11:26:10    134]       PostConditioning active optimizations:
[03/10 11:26:10    134]        - DRV fixing with cell sizing
[03/10 11:26:10    134]       
[03/10 11:26:10    134]       Currently running CTS, using active skew data
[03/10 11:26:10    134]       Rebuilding timing graph... 
[03/10 11:26:10    134]       Rebuilding timing graph done.
[03/10 11:26:11    135]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/10 11:26:11    135]       Rebuilding timing graph   cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:11    135]       Rebuilding timing graph   cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:26:11    135]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:26:11    135]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:11    135]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:11    135]       Rebuilding timing graph   sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:11    135]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/10 11:26:11    135]       Rebuilding timing graph   Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/10 11:26:11    135]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/10 11:26:11    135]       Clock DAG stats PostConditioning initial state:
[03/10 11:26:11    135]         cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:11    135]         cell areas     : b=822.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=822.240um^2
[03/10 11:26:11    135]         gate capacitance : top=0.000pF, trunk=0.456pF, leaf=5.336pF, total=5.792pF
[03/10 11:26:11    135]         wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:11    135]         wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:11    135]         sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:11    135]       Clock DAG net violations PostConditioning initial state:
[03/10 11:26:11    135]         Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/10 11:26:11    135]       Recomputing CTS skew targets... 
[03/10 11:26:11    135]         Resolving skew group constraints... 
[03/10 11:26:11    135]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/10 11:26:11    135]         Resolving skew group constraints done.
[03/10 11:26:11    135]       Recomputing CTS skew targets done.
[03/10 11:26:11    135]       Fixing DRVs... 
[03/10 11:26:11    135]         Fixing clock tree DRVs: 
[03/10 11:26:11    135]         Fixing clock tree DRVs: .
[03/10 11:26:11    135]         Fixing clock tree DRVs: ..
[03/10 11:26:11    135]         Fixing clock tree DRVs: ...
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% 
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% .
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ..
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ...
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/10 11:26:11    135]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 11:26:11    135]         CCOpt-PostConditioning: considered: 107, tested: 107, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
[03/10 11:26:11    135]         
[03/10 11:26:11    135]         PRO Statistics: Fix DRVs (cell sizing):
[03/10 11:26:11    135]         =======================================
[03/10 11:26:11    135]         
[03/10 11:26:11    135]         Cell changes by Net Type:
[03/10 11:26:11    135]         
[03/10 11:26:11    135]         ------------------------------
[03/10 11:26:11    135]         Net Type    Attempted    Sized
[03/10 11:26:11    135]         ------------------------------
[03/10 11:26:11    135]         top             0          0
[03/10 11:26:11    135]         trunk           0          0
[03/10 11:26:11    135]         leaf            1          1
[03/10 11:26:11    135]         ------------------------------
[03/10 11:26:11    135]         Total           1          1
[03/10 11:26:11    135]         ------------------------------
[03/10 11:26:11    135]         
[03/10 11:26:11    135]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
[03/10 11:26:11    135]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/10 11:26:11    135]         
[03/10 11:26:11    135]         Clock DAG stats PostConditioning after DRV fixing:
[03/10 11:26:11    135]           cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:11    135]           cell areas     : b=824.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=824.400um^2
[03/10 11:26:11    135]           gate capacitance : top=0.000pF, trunk=0.457pF, leaf=5.336pF, total=5.793pF
[03/10 11:26:11    135]           wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:11    135]           wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:11    135]           sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:11    135]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/10 11:26:11    135]         Clock tree state PostConditioning after DRV fixing:
[03/10 11:26:11    135]           clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/10 11:26:11    135]           skew_group clk/CON: insertion delay [min=0.230, max=0.262, avg=0.246, sd=0.006], skew [0.032 vs 0.057, 100% {0.230, 0.246, 0.262}] (wid=0.030 ws=0.023) (gid=0.248 gs=0.034)
[03/10 11:26:12    136]         Clock network insertion delays are now [0.230ns, 0.262ns] average 0.246ns std.dev 0.006ns
[03/10 11:26:12    136]       Fixing DRVs done.
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       Slew Diagnostics: After DRV fixing
[03/10 11:26:12    136]       ==================================
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       Global Causes:
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       -------------------------------------
[03/10 11:26:12    136]       Cause
[03/10 11:26:12    136]       -------------------------------------
[03/10 11:26:12    136]       DRV fixing with buffering is disabled
[03/10 11:26:12    136]       -------------------------------------
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       Top 5 overslews:
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       ---------------------------------
[03/10 11:26:12    136]       Overslew    Causes    Driving Pin
[03/10 11:26:12    136]       ---------------------------------
[03/10 11:26:12    136]         (empty table)
[03/10 11:26:12    136]       ---------------------------------
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       Slew Diagnostics Counts:
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       -------------------
[03/10 11:26:12    136]       Cause    Occurences
[03/10 11:26:12    136]       -------------------
[03/10 11:26:12    136]         (empty table)
[03/10 11:26:12    136]       -------------------
[03/10 11:26:12    136]       
[03/10 11:26:12    136]       Reconnecting optimized routes... 
[03/10 11:26:12    136]       Reconnecting optimized routes done.
[03/10 11:26:12    136]       Refining placement... 
[03/10 11:26:12    136] *
[03/10 11:26:12    136] * Starting clock placement refinement...
[03/10 11:26:12    136] *
[03/10 11:26:12    136] * First pass: Refine non-clock instances...
[03/10 11:26:12    136] *
[03/10 11:26:12    136] #spOpts: N=65 
[03/10 11:26:12    136] *** Starting refinePlace (0:02:16 mem=1230.8M) ***
[03/10 11:26:12    136] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:26:12    136] Starting refinePlace ...
[03/10 11:26:12    136] **ERROR: (IMPSP-2002):	Density too high (100.7%), stopping detail placement.
[03/10 11:26:12    136] Type 'man IMPSP-2002' for more detail.
[03/10 11:26:12    136] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:26:12    136] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1232.8MB
[03/10 11:26:12    136] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:16 - 0:02:16).
[03/10 11:26:12    136] *** Finished refinePlace (0:02:16 mem=1232.8M) ***
[03/10 11:26:12    136] *
[03/10 11:26:12    136] * Second pass: Refine clock instances...
[03/10 11:26:12    136] *
[03/10 11:26:12    136] #spOpts: N=65 mergeVia=F 
[03/10 11:26:12    136] *** Starting refinePlace (0:02:16 mem=1232.8M) ***
[03/10 11:26:12    136] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:26:12    136] Starting refinePlace ...
[03/10 11:26:12    136] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 11:26:12    136] Type 'man IMPSP-2002' for more detail.
[03/10 11:26:12    136] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:26:12    136] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1232.8MB
[03/10 11:26:12    136] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:16 - 0:02:16).
[03/10 11:26:12    136] *** Finished refinePlace (0:02:16 mem=1232.8M) ***
[03/10 11:26:12    136] *
[03/10 11:26:12    136] * No clock instances moved during refinement.
[03/10 11:26:12    136] *
[03/10 11:26:12    136] * Finished with clock placement refinement.
[03/10 11:26:12    136] *
[03/10 11:26:12    136] #spOpts: N=65 
[03/10 11:26:12    136] 
[03/10 11:26:12    136]       Refining placement done.
[03/10 11:26:12    136]       Set dirty flag on 2 insts, 4 nets
[03/10 11:26:12    136]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'ofifo' of instances=52088 and nets=20748 using extraction engine 'preRoute' .
[03/10 11:26:12    136] PreRoute RC Extraction called for design ofifo.
[03/10 11:26:12    136] RC Extraction called in multi-corner(2) mode.
[03/10 11:26:12    136] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:26:12    136] RCMode: PreRoute
[03/10 11:26:12    136]       RC Corner Indexes            0       1   
[03/10 11:26:12    136] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:26:12    136] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:12    136] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:12    136] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:26:12    136] Shrink Factor                : 1.00000
[03/10 11:26:12    136] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:26:12    136] Using capacitance table file ...
[03/10 11:26:12    136] Updating RC grid for preRoute extraction ...
[03/10 11:26:12    136] Initializing multi-corner capacitance tables ... 
[03/10 11:26:12    136] Initializing multi-corner resistance tables ...
[03/10 11:26:12    136] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1230.750M)
[03/10 11:26:12    137] 
[03/10 11:26:12    137]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 11:26:12    137]       Rebuilding timing graph... 
[03/10 11:26:13    137]       Rebuilding timing graph done.
[03/10 11:26:13    137]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/10 11:26:13    137]       Rebuilding timing graph   cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:13    137]       Rebuilding timing graph   cell areas     : b=824.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=824.400um^2
[03/10 11:26:13    137]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.457pF, leaf=5.336pF, total=5.793pF
[03/10 11:26:13    137]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:13    137]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:13    137]       Rebuilding timing graph   sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:13    137]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/10 11:26:13    137]     PostConditioning done.
[03/10 11:26:13    137] Net route status summary:
[03/10 11:26:13    137]   Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=107)
[03/10 11:26:13    137]   Non-clock: 17527 (unrouted=0, trialRouted=17527, noStatus=0, routed=0, fixed=0)
[03/10 11:26:13    137] (Not counting 3114 nets with <2 term connections)
[03/10 11:26:13    137]     Clock DAG stats after post-conditioning:
[03/10 11:26:13    137]       cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:13    137]       cell areas     : b=824.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=824.400um^2
[03/10 11:26:13    137]       gate capacitance : top=0.000pF, trunk=0.457pF, leaf=5.336pF, total=5.793pF
[03/10 11:26:13    137]       wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:13    137]       wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:13    137]       sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:13    137]     Clock DAG net violations after post-conditioning:none
[03/10 11:26:13    137]     Clock tree state after post-conditioning:
[03/10 11:26:13    137]       clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/10 11:26:14    138]       skew_group clk/CON: insertion delay [min=0.230, max=0.262, avg=0.246, sd=0.006], skew [0.032 vs 0.057, 100% {0.230, 0.246, 0.262}] (wid=0.030 ws=0.023) (gid=0.248 gs=0.034)
[03/10 11:26:14    138]     Clock network insertion delays are now [0.230ns, 0.262ns] average 0.246ns std.dev 0.006ns
[03/10 11:26:14    138]   Updating netlist done.
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock DAG stats at end of CTS:
[03/10 11:26:14    138]   ==============================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   -------------------------------
[03/10 11:26:14    138]   Cell type      Count    Area
[03/10 11:26:14    138]   -------------------------------
[03/10 11:26:14    138]   Buffers         106     824.400
[03/10 11:26:14    138]   Inverters         0       0.000
[03/10 11:26:14    138]   Clock Gates       0       0.000
[03/10 11:26:14    138]   Clock Logic       0       0.000
[03/10 11:26:14    138]   All             106     824.400
[03/10 11:26:14    138]   -------------------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock DAG wire lengths at end of CTS:
[03/10 11:26:14    138]   =====================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   --------------------
[03/10 11:26:14    138]   Type     Wire Length
[03/10 11:26:14    138]   --------------------
[03/10 11:26:14    138]   Top           0.000
[03/10 11:26:14    138]   Trunk      2745.200
[03/10 11:26:14    138]   Leaf      27221.000
[03/10 11:26:14    138]   Total     29966.200
[03/10 11:26:14    138]   --------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock DAG capacitances at end of CTS:
[03/10 11:26:14    138]   =====================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   ---------------------------------
[03/10 11:26:14    138]   Type     Gate     Wire     Total
[03/10 11:26:14    138]   ---------------------------------
[03/10 11:26:14    138]   Top      0.000    0.000     0.000
[03/10 11:26:14    138]   Trunk    0.457    0.446     0.903
[03/10 11:26:14    138]   Leaf     5.336    4.940    10.276
[03/10 11:26:14    138]   Total    5.793    5.386    11.179
[03/10 11:26:14    138]   ---------------------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock DAG sink capacitances at end of CTS:
[03/10 11:26:14    138]   ==========================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   --------------------------------------------------------
[03/10 11:26:14    138]   Count    Total    Average    Std. Dev.    Min      Max
[03/10 11:26:14    138]   --------------------------------------------------------
[03/10 11:26:14    138]   6304     5.336     0.001       0.000      0.001    0.001
[03/10 11:26:14    138]   --------------------------------------------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock DAG net violations at end of CTS:
[03/10 11:26:14    138]   =======================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   None
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock tree summary at end of CTS:
[03/10 11:26:14    138]   =================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   -----------------------------------------------------
[03/10 11:26:14    138]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/10 11:26:14    138]   -----------------------------------------------------
[03/10 11:26:14    138]   clock_tree clk         0.093               0.105
[03/10 11:26:14    138]   -----------------------------------------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Skew group summary at end of CTS:
[03/10 11:26:14    138]   =================================
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:14    138]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/10 11:26:14    138]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:14    138]   WC:setup.late    clk/CON       0.230     0.262     0.032       0.057         0.023           0.010           0.246        0.006     100% {0.230, 0.246, 0.262}
[03/10 11:26:14    138]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Clock network insertion delays are now [0.230ns, 0.262ns] average 0.246ns std.dev 0.006ns
[03/10 11:26:14    138]   
[03/10 11:26:14    138]   Found a total of 0 clock tree pins with a slew violation.
[03/10 11:26:14    138]   
[03/10 11:26:14    138] Synthesizing clock trees done.
[03/10 11:26:14    138] Connecting clock gate test enables... 
[03/10 11:26:14    138] Connecting clock gate test enables done.
[03/10 11:26:14    138] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 11:26:14    138]  * CCOpt property update_io_latency is false
[03/10 11:26:14    138] 
[03/10 11:26:14    138] Setting all clocks to propagated mode.
[03/10 11:26:14    138] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 11:26:14    138] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 11:26:14    138] Clock DAG stats after update timingGraph:
[03/10 11:26:14    138]   cell counts    : b=106, i=0, cg=0, l=0, total=106
[03/10 11:26:14    138]   cell areas     : b=824.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=824.400um^2
[03/10 11:26:14    138]   gate capacitance : top=0.000pF, trunk=0.457pF, leaf=5.336pF, total=5.793pF
[03/10 11:26:14    138]   wire capacitance : top=0.000pF, trunk=0.446pF, leaf=4.940pF, total=5.386pF
[03/10 11:26:14    138]   wire lengths   : top=0.000um, trunk=2745.200um, leaf=27221.000um, total=29966.200um
[03/10 11:26:14    138]   sink capacitance : count=6304, total=5.336pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 11:26:14    138] Clock DAG net violations after update timingGraph:none
[03/10 11:26:14    138] Clock tree state after update timingGraph:
[03/10 11:26:14    138]   clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/10 11:26:14    139]   skew_group clk/CON: insertion delay [min=0.230, max=0.262, avg=0.246, sd=0.006], skew [0.032 vs 0.057, 100% {0.230, 0.246, 0.262}] (wid=0.030 ws=0.023) (gid=0.248 gs=0.034)
[03/10 11:26:14    139] Clock network insertion delays are now [0.230ns, 0.262ns] average 0.246ns std.dev 0.006ns
[03/10 11:26:14    139] Logging CTS constraint violations... 
[03/10 11:26:15    139]   No violations found.
[03/10 11:26:15    139] Logging CTS constraint violations done.
[03/10 11:26:15    139] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 11:26:15    139] Synthesizing clock trees with CCOpt done.
[03/10 11:26:15    139] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 11:26:15    139] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 11:26:15    139] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 11:26:15    139] -setupDynamicPowerViewAsDefaultView false
[03/10 11:26:15    139]                                            # bool, default=false, private
[03/10 11:26:15    139] #spOpts: N=65 
[03/10 11:26:15    139] #spOpts: N=65 mergeVia=F 
[03/10 11:26:15    139] GigaOpt running with 1 threads.
[03/10 11:26:15    139] Info: 1 threads available for lower-level modules during optimization.
[03/10 11:26:15    139] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 11:26:15    139] 	Cell FILL1_LL, site bcore.
[03/10 11:26:15    139] 	Cell FILL_NW_HH, site bcore.
[03/10 11:26:15    139] 	Cell FILL_NW_LL, site bcore.
[03/10 11:26:15    139] 	Cell GFILL, site gacore.
[03/10 11:26:15    139] 	Cell GFILL10, site gacore.
[03/10 11:26:15    139] 	Cell GFILL2, site gacore.
[03/10 11:26:15    139] 	Cell GFILL3, site gacore.
[03/10 11:26:15    139] 	Cell GFILL4, site gacore.
[03/10 11:26:15    139] 	Cell LVLLHCD1, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHCD2, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHCD4, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHCD8, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHD1, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHD2, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHD4, site bcore.
[03/10 11:26:15    139] 	Cell LVLLHD8, site bcore.
[03/10 11:26:15    139] .
[03/10 11:26:15    139] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/10 11:26:15    139] Type 'man IMPTS-403' for more detail.
[03/10 11:26:16    140] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1222.4M, totSessionCpu=0:02:21 **
[03/10 11:26:16    140] *** optDesign -postCTS ***
[03/10 11:26:16    140] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 11:26:16    140] Hold Target Slack: user slack 0
[03/10 11:26:16    140] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 11:26:16    140] setUsefulSkewMode -noEcoRoute
[03/10 11:26:16    140] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 11:26:16    140] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 11:26:16    140] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 11:26:16    140] -setupDynamicPowerViewAsDefaultView false
[03/10 11:26:16    140]                                            # bool, default=false, private
[03/10 11:26:16    140] Start to check current routing status for nets...
[03/10 11:26:16    140] All nets are already routed correctly.
[03/10 11:26:16    140] End to check current routing status for nets (mem=1222.4M)
[03/10 11:26:16    140] ** Profile ** Start :  cpu=0:00:00.0, mem=1222.4M
[03/10 11:26:16    140] ** Profile ** Other data :  cpu=0:00:00.1, mem=1222.4M
[03/10 11:26:16    140] #################################################################################
[03/10 11:26:16    140] # Design Stage: PreRoute
[03/10 11:26:16    140] # Design Name: ofifo
[03/10 11:26:16    140] # Design Mode: 65nm
[03/10 11:26:16    140] # Analysis Mode: MMMC Non-OCV 
[03/10 11:26:16    140] # Parasitics Mode: No SPEF/RCDB
[03/10 11:26:16    140] # Signoff Settings: SI Off 
[03/10 11:26:16    140] #################################################################################
[03/10 11:26:16    141] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:26:16    141] Calculate delays in BcWc mode...
[03/10 11:26:16    141] Topological Sorting (CPU = 0:00:00.0, MEM = 1223.0M, InitMEM = 1220.4M)
[03/10 11:26:19    143] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/10 11:26:19    143] End delay calculation. (MEM=1296.61 CPU=0:00:02.0 REAL=0:00:02.0)
[03/10 11:26:19    143] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1296.6M) ***
[03/10 11:26:19    143] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:02:23 mem=1296.6M)
[03/10 11:26:19    143] ** Profile ** Overall slacks :  cpu=0:00:02.6, mem=1296.6M
[03/10 11:26:19    143] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1296.6M
[03/10 11:26:19    143] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.266  |
|           TNS (ns):| -93.645 |
|    Violating Paths:|   386   |
|          All Paths:|  9570   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.857%
       (100.503% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1296.6M
[03/10 11:26:19    143] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1236.8M, totSessionCpu=0:02:24 **
[03/10 11:26:19    143] ** INFO : this run is activating low effort ccoptDesign flow
[03/10 11:26:19    143] PhyDesignGrid: maxLocalDensity 0.98
[03/10 11:26:19    143] #spOpts: N=65 mergeVia=F 
[03/10 11:26:19    143] 
[03/10 11:26:19    143] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 11:26:19    143] 
[03/10 11:26:19    143] Type 'man IMPOPT-3663' for more detail.
[03/10 11:26:20    144] 
[03/10 11:26:20    144] Power view               = WC_VIEW
[03/10 11:26:20    144] Number of VT partitions  = 2
[03/10 11:26:20    144] Standard cells in design = 811
[03/10 11:26:20    144] Instances in design      = 17153
[03/10 11:26:20    144] 
[03/10 11:26:20    144] Instance distribution across the VT partitions:
[03/10 11:26:20    144] 
[03/10 11:26:20    144]  LVT : inst = 3499 (20.4%), cells = 335 (41%)
[03/10 11:26:20    144]    Lib tcbn65gpluswc        : inst = 3499 (20.4%)
[03/10 11:26:20    144] 
[03/10 11:26:20    144]  HVT : inst = 13654 (79.6%), cells = 457 (56%)
[03/10 11:26:20    144]    Lib tcbn65gpluswc        : inst = 13654 (79.6%)
[03/10 11:26:20    144] 
[03/10 11:26:20    144] Reporting took 0 sec
[03/10 11:26:20    144] *** Starting optimizing excluded clock nets MEM= 1238.8M) ***
[03/10 11:26:20    144] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1238.8M) ***
[03/10 11:26:20    144] *** Starting optimizing excluded clock nets MEM= 1238.8M) ***
[03/10 11:26:20    144] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1238.8M) ***
[03/10 11:26:20    144] Include MVT Delays for Hold Opt
[03/10 11:26:20    145] *** Timing NOT met, worst failing slack is -0.266
[03/10 11:26:20    145] *** Check timing (0:00:00.0)
[03/10 11:26:20    145] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:26:20    145] optDesignOneStep: Leakage Power Flow
[03/10 11:26:20    145] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:26:20    145] Begin: GigaOpt Optimization in TNS mode
[03/10 11:26:21    145] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:26:21    145] Info: 107 clock nets excluded from IPO operation.
[03/10 11:26:21    145] PhyDesignGrid: maxLocalDensity 0.95
[03/10 11:26:21    145] #spOpts: N=65 
[03/10 11:26:21    145] Summary for sequential cells idenfication: 
[03/10 11:26:21    145] Identified SBFF number: 199
[03/10 11:26:21    145] Identified MBFF number: 0
[03/10 11:26:21    145] Not identified SBFF number: 0
[03/10 11:26:21    145] Not identified MBFF number: 0
[03/10 11:26:21    145] Number of sequential cells which are not FFs: 104
[03/10 11:26:21    145] 
[03/10 11:26:24    149] *info: 107 clock nets excluded
[03/10 11:26:24    149] *info: 2 special nets excluded.
[03/10 11:26:24    149] *info: 32 no-driver nets excluded.
[03/10 11:26:24    149] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:26:25    149] Effort level <high> specified for reg2reg path_group
[03/10 11:26:26    151] ** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -93.645 Density 100.50
[03/10 11:26:26    151] Optimizer TNS Opt
[03/10 11:26:27    151] 
[03/10 11:26:27    151] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1470.9M) ***
[03/10 11:26:27    151] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:26:27    151] Layer 3 has 107 constrained nets 
[03/10 11:26:27    151] Layer 7 has 1 constrained nets 
[03/10 11:26:27    151] **** End NDR-Layer Usage Statistics ****
[03/10 11:26:27    151] 
[03/10 11:26:27    151] *** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1470.9M) ***
[03/10 11:26:27    151] 
[03/10 11:26:27    151] End: GigaOpt Optimization in TNS mode
[03/10 11:26:27    151] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:26:27    151] optDesignOneStep: Leakage Power Flow
[03/10 11:26:27    151] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:26:27    151] Begin: GigaOpt Optimization in WNS mode
[03/10 11:26:27    151] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:26:27    151] Info: 107 clock nets excluded from IPO operation.
[03/10 11:26:27    151] PhyDesignGrid: maxLocalDensity 1.00
[03/10 11:26:27    151] #spOpts: N=65 
[03/10 11:26:30    154] *info: 107 clock nets excluded
[03/10 11:26:30    154] *info: 2 special nets excluded.
[03/10 11:26:30    154] *info: 32 no-driver nets excluded.
[03/10 11:26:30    154] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:26:31    155] ** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -93.645 Density 100.50
[03/10 11:26:31    155] Optimizer WNS Pass 0
[03/10 11:26:31    155] Active Path Group: reg2reg  
[03/10 11:26:31    155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:26:31    155] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:26:31    155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:26:31    155] |   0.006|   -0.267|   0.000|  -93.645|   100.50%|   0:00:00.0| 1472.9M|   WC_VIEW|  reg2reg| col_idx_13__fifo_instance/rd_ptr_reg_2_/D  |
[03/10 11:26:31    156] |   0.006|   -0.266|   0.000|  -93.645|   100.50%|   0:00:00.0| 1518.8M|   WC_VIEW|  reg2reg| col_idx_13__fifo_instance/rd_ptr_reg_2_/D  |
[03/10 11:26:31    156] |   0.015|   -0.266|   0.000|  -93.705|   100.50%|   0:00:00.0| 1518.8M|   WC_VIEW|  reg2reg| col_idx_7__fifo_instance/rd_ptr_reg_4_/D   |
[03/10 11:26:31    156] |   0.015|   -0.267|   0.000|  -93.705|   100.50%|   0:00:00.0| 1518.8M|   WC_VIEW|  reg2reg| col_idx_7__fifo_instance/rd_ptr_reg_4_/D   |
[03/10 11:26:31    156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:26:31    156] 
[03/10 11:26:31    156] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1518.8M) ***
[03/10 11:26:31    156] Active Path Group: default 
[03/10 11:26:32    156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:26:32    156] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:26:32    156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:26:32    156] |  -0.267|   -0.267| -93.705|  -93.705|   100.50%|   0:00:01.0| 1518.8M|   WC_VIEW|  default| out[0]                                     |
[03/10 11:26:50    174] |  -0.260|   -0.260| -92.953|  -92.953|   100.50%|   0:00:18.0| 1565.1M|   WC_VIEW|  default| out[210]                                   |
[03/10 11:26:50    174] |  -0.260|   -0.260| -92.834|  -92.834|   100.50%|   0:00:00.0| 1565.1M|   WC_VIEW|  default| out[210]                                   |
[03/10 11:26:56    180] |  -0.259|   -0.259| -92.540|  -92.540|   100.50%|   0:00:06.0| 1584.2M|   WC_VIEW|  default| out[286]                                   |
[03/10 11:26:58    182] |  -0.259|   -0.259| -92.520|  -92.520|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[286]                                   |
[03/10 11:26:58    183] |  -0.259|   -0.259| -92.498|  -92.498|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[286]                                   |
[03/10 11:27:02    186] |  -0.258|   -0.258| -92.262|  -92.262|   100.50%|   0:00:04.0| 1584.2M|   WC_VIEW|  default| out[335]                                   |
[03/10 11:27:03    187] |  -0.258|   -0.258| -92.183|  -92.183|   100.50%|   0:00:01.0| 1584.2M|   WC_VIEW|  default| out[335]                                   |
[03/10 11:27:04    189] |  -0.257|   -0.257| -92.029|  -92.029|   100.50%|   0:00:01.0| 1584.2M|   WC_VIEW|  default| out[154]                                   |
[03/10 11:27:07    191] |  -0.257|   -0.257| -91.669|  -91.669|   100.50%|   0:00:03.0| 1584.2M|   WC_VIEW|  default| out[154]                                   |
[03/10 11:27:09    193] |  -0.254|   -0.254| -91.487|  -91.487|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[268]                                   |
[03/10 11:27:11    195] |  -0.254|   -0.254| -91.473|  -91.473|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[268]                                   |
[03/10 11:27:11    195] |  -0.253|   -0.253| -91.448|  -91.448|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[67]                                    |
[03/10 11:27:14    198] |  -0.253|   -0.253| -91.203|  -91.203|   100.50%|   0:00:03.0| 1584.2M|   WC_VIEW|  default| out[67]                                    |
[03/10 11:27:14    198] |  -0.253|   -0.253| -91.190|  -91.190|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[67]                                    |
[03/10 11:27:16    200] |  -0.252|   -0.252| -91.113|  -91.113|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[280]                                   |
[03/10 11:27:19    203] |  -0.252|   -0.252| -91.038|  -91.038|   100.50%|   0:00:03.0| 1584.2M|   WC_VIEW|  default| out[280]                                   |
[03/10 11:27:19    203] |  -0.251|   -0.251| -90.996|  -90.996|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:27:21    205] |  -0.251|   -0.251| -90.954|  -90.954|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:27:22    206] |  -0.250|   -0.250| -90.872|  -90.872|   100.50%|   0:00:01.0| 1584.2M|   WC_VIEW|  default| out[378]                                   |
[03/10 11:27:24    208] |  -0.250|   -0.250| -90.767|  -90.767|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[378]                                   |
[03/10 11:27:27    211] |  -0.249|   -0.249| -90.421|  -90.421|   100.50%|   0:00:03.0| 1584.2M|   WC_VIEW|  default| out[45]                                    |
[03/10 11:27:27    211] |  -0.249|   -0.249| -90.373|  -90.373|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[154]                                   |
[03/10 11:27:29    213] |  -0.249|   -0.249| -90.322|  -90.322|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[327]                                   |
[03/10 11:27:31    215] |  -0.249|   -0.249| -90.285|  -90.285|   100.50%|   0:00:02.0| 1584.2M|   WC_VIEW|  default| out[327]                                   |
[03/10 11:27:32    216] |  -0.249|   -0.249| -90.238|  -90.238|   100.50%|   0:00:01.0| 1584.2M|   WC_VIEW|  default| out[327]                                   |
[03/10 11:27:32    216] |  -0.249|   -0.249| -90.236|  -90.236|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[327]                                   |
[03/10 11:27:32    216] |  -0.249|   -0.249| -90.236|  -90.236|   100.50%|   0:00:00.0| 1584.2M|   WC_VIEW|  default| out[327]                                   |
[03/10 11:27:32    216] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:32    216] 
[03/10 11:27:32    216] *** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=1584.2M) ***
[03/10 11:27:32    216] 
[03/10 11:27:32    216] *** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=1584.2M) ***
[03/10 11:27:32    216] ** GigaOpt Optimizer WNS Slack -0.249 TNS Slack -90.236 Density 100.50
[03/10 11:27:32    216] *** Starting refinePlace (0:03:37 mem=1600.2M) ***
[03/10 11:27:32    216] Total net bbox length = 3.737e+05 (2.475e+05 1.262e+05) (ext = 1.805e+05)
[03/10 11:27:32    216] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:27:32    216] Density distribution unevenness ratio = 0.398%
[03/10 11:27:32    216] RPlace IncrNP: Rollback Lev = -3
[03/10 11:27:32    216] RPlace: Density =1.104444, incremental np is triggered.
[03/10 11:27:32    217] nrCritNet: 1.98% ( 349 / 17632 ) cutoffSlk: 10.1ps stdDelay: 14.2ps
[03/10 11:27:37    220] Iteration  9: Total net bbox = 3.339e+05 (2.34e+05 9.97e+04)
[03/10 11:27:37    220]               Est.  stn bbox = 4.730e+05 (3.25e+05 1.48e+05)
[03/10 11:27:37    220]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 1600.2M
[03/10 11:27:39    222] Iteration 10: Total net bbox = 3.410e+05 (2.37e+05 1.04e+05)
[03/10 11:27:39    222]               Est.  stn bbox = 4.799e+05 (3.28e+05 1.52e+05)
[03/10 11:27:39    222]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1600.2M
[03/10 11:27:41    224] Iteration 11: Total net bbox = 3.447e+05 (2.36e+05 1.08e+05)
[03/10 11:27:41    224]               Est.  stn bbox = 4.832e+05 (3.27e+05 1.56e+05)
[03/10 11:27:41    224]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1600.2M
[03/10 11:27:41    224] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:27:41    224] Density distribution unevenness ratio = 1.514%
[03/10 11:27:41    224] RPlace postIncrNP: Density = 1.104444 -> 1.094444.
[03/10 11:27:41    224] RPlace postIncrNP Info: Density distribution changes:
[03/10 11:27:41    224] [1.10+      ] :	 1 (0.19%) -> 0 (0.00%)
[03/10 11:27:41    224] [1.05 - 1.10] :	 7 (1.32%) -> 55 (10.40%)
[03/10 11:27:41    224] [1.00 - 1.05] :	 80 (15.12%) -> 237 (44.80%)
[03/10 11:27:41    224] [0.95 - 1.00] :	 441 (83.36%) -> 190 (35.92%)
[03/10 11:27:41    224] [0.90 - 0.95] :	 0 (0.00%) -> 44 (8.32%)
[03/10 11:27:41    224] [0.85 - 0.90] :	 0 (0.00%) -> 3 (0.57%)
[03/10 11:27:41    224] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/10 11:27:41    224] [CPU] RefinePlace/IncrNP (cpu=0:00:07.7, real=0:00:09.0, mem=1608.2MB) @(0:03:37 - 0:03:45).
[03/10 11:27:41    224] Move report: incrNP moves 50860 insts, mean move: 3.61 um, max move: 77.20 um
[03/10 11:27:41    224] 	Max move on inst (U91): (302.80, 128.80) --> (322.40, 186.40)
[03/10 11:27:41    224] Move report: Timing Driven Placement moves 50860 insts, mean move: 3.61 um, max move: 77.20 um
[03/10 11:27:41    224] 	Max move on inst (U91): (302.80, 128.80) --> (322.40, 186.40)
[03/10 11:27:41    224] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:09.0 MEM: 1608.2MB
[03/10 11:27:41    224] Starting refinePlace ...
[03/10 11:27:41    224] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 11:27:41    224] Type 'man IMPSP-2002' for more detail.
[03/10 11:27:41    224] Total net bbox length = 3.572e+05 (2.473e+05 1.099e+05) (ext = 1.810e+05)
[03/10 11:27:41    224] Runtime: CPU: 0:00:07.7 REAL: 0:00:09.0 MEM: 1608.2MB
[03/10 11:27:41    224] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:09.0, mem=1608.2MB) @(0:03:37 - 0:03:45).
[03/10 11:27:41    224] *** Finished refinePlace (0:03:45 mem=1608.2M) ***
[03/10 11:27:41    224] Finished re-routing un-routed nets (0:00:00.0 1608.2M)
[03/10 11:27:41    224] 
[03/10 11:27:41    225] 
[03/10 11:27:41    225] Density : 1.0050
[03/10 11:27:41    225] Max route overflow : 0.0007
[03/10 11:27:41    225] 
[03/10 11:27:41    225] 
[03/10 11:27:41    225] *** Finish Physical Update (cpu=0:00:08.3 real=0:00:09.0 mem=1608.2M) ***
[03/10 11:27:42    225] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -90.057 Density 100.50
[03/10 11:27:42    225] Skipped Place ECO bump recovery (WNS opt)
[03/10 11:27:42    225] Optimizer WNS Pass 1
[03/10 11:27:42    225] Active Path Group: reg2reg  
[03/10 11:27:42    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:42    225] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:27:42    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:42    225] |   0.012|   -0.278|   0.000|  -90.057|   100.50%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| col_idx_4__fifo_instance/rd_ptr_reg_2_/D   |
[03/10 11:27:42    225] |   0.012|   -0.278|   0.000|  -90.057|   100.51%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| col_idx_4__fifo_instance/rd_ptr_reg_2_/D   |
[03/10 11:27:42    225] |   0.021|   -0.284|   0.000|  -90.063|   100.51%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| col_idx_2__fifo_instance/wr_ptr_reg_1_/D   |
[03/10 11:27:42    225] |   0.021|   -0.284|   0.000|  -90.063|   100.51%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| col_idx_2__fifo_instance/wr_ptr_reg_1_/D   |
[03/10 11:27:42    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:42    225] 
[03/10 11:27:42    225] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1608.2M) ***
[03/10 11:27:42    225] Active Path Group: default 
[03/10 11:27:42    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:42    225] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:27:42    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:27:42    225] |  -0.284|   -0.284| -90.063|  -90.063|   100.51%|   0:00:00.0| 1608.2M|   WC_VIEW|  default| o_valid                                    |
[03/10 11:27:46    229] |  -0.255|   -0.255| -90.019|  -90.019|   100.51%|   0:00:04.0| 1627.3M|   WC_VIEW|  default| o_valid                                    |
[03/10 11:27:46    229] |  -0.252|   -0.252| -90.016|  -90.016|   100.51%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| o_valid                                    |
[03/10 11:27:50    233] |  -0.252|   -0.252| -89.956|  -89.956|   100.51%|   0:00:04.0| 1627.3M|   WC_VIEW|  default| o_valid                                    |
[03/10 11:27:50    233] |  -0.249|   -0.249| -89.951|  -89.951|   100.51%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| out[267]                                   |
[03/10 11:27:54    237] |  -0.249|   -0.249| -89.926|  -89.926|   100.51%|   0:00:04.0| 1627.3M|   WC_VIEW|  default| out[267]                                   |
[03/10 11:27:56    239] |  -0.248|   -0.248| -89.651|  -89.651|   100.51%|   0:00:02.0| 1627.3M|   WC_VIEW|  default| out[71]                                    |
[03/10 11:28:02    245] |  -0.248|   -0.248| -89.615|  -89.615|   100.51%|   0:00:06.0| 1627.3M|   WC_VIEW|  default| out[71]                                    |
[03/10 11:28:02    245] |  -0.248|   -0.248| -89.614|  -89.614|   100.51%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| out[71]                                    |
[03/10 11:28:03    246] |  -0.247|   -0.247| -89.294|  -89.294|   100.51%|   0:00:01.0| 1627.3M|   WC_VIEW|  default| out[281]                                   |
[03/10 11:28:03    246] |  -0.247|   -0.247| -89.247|  -89.247|   100.51%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| out[281]                                   |
[03/10 11:28:04    247] |  -0.247|   -0.247| -89.167|  -89.167|   100.51%|   0:00:01.0| 1627.3M|   WC_VIEW|  default| out[281]                                   |
[03/10 11:28:05    248] |  -0.247|   -0.247| -89.150|  -89.150|   100.51%|   0:00:01.0| 1627.3M|   WC_VIEW|  default| out[281]                                   |
[03/10 11:28:05    248] |  -0.247|   -0.247| -89.150|  -89.150|   100.51%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| out[281]                                   |
[03/10 11:28:05    248] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:05    248] 
[03/10 11:28:05    248] *** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:23.0 mem=1627.3M) ***
[03/10 11:28:05    248] 
[03/10 11:28:05    248] *** Finished Optimize Step Cumulative (cpu=0:00:23.5 real=0:00:23.0 mem=1627.3M) ***
[03/10 11:28:05    248] ** GigaOpt Optimizer WNS Slack -0.247 TNS Slack -89.150 Density 100.51
[03/10 11:28:05    249] *** Starting refinePlace (0:04:09 mem=1627.3M) ***
[03/10 11:28:05    249] Total net bbox length = 3.586e+05 (2.473e+05 1.113e+05) (ext = 1.810e+05)
[03/10 11:28:05    249] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:28:05    249] Density distribution unevenness ratio = 1.515%
[03/10 11:28:05    249] RPlace IncrNP: Rollback Lev = -3
[03/10 11:28:05    249] RPlace: Density =1.094444, incremental np is triggered.
[03/10 11:28:06    249] nrCritNet: 1.93% ( 341 / 17631 ) cutoffSlk: 18.8ps stdDelay: 14.2ps
[03/10 11:28:13    257] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:28:13    257] Density distribution unevenness ratio = 2.061%
[03/10 11:28:13    257] RPlace postIncrNP: Density = 1.094444 -> 1.134444.
[03/10 11:28:13    257] RPlace postIncrNP Info: Density distribution changes:
[03/10 11:28:13    257] [1.10+      ] :	 0 (0.00%) -> 7 (1.32%)
[03/10 11:28:13    257] [1.05 - 1.10] :	 55 (10.40%) -> 95 (17.96%)
[03/10 11:28:13    257] [1.00 - 1.05] :	 237 (44.80%) -> 168 (31.76%)
[03/10 11:28:13    257] [0.95 - 1.00] :	 190 (35.92%) -> 165 (31.19%)
[03/10 11:28:13    257] [0.90 - 0.95] :	 44 (8.32%) -> 83 (15.69%)
[03/10 11:28:13    257] [0.85 - 0.90] :	 3 (0.57%) -> 11 (2.08%)
[03/10 11:28:13    257] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/10 11:28:13    257] [CPU] RefinePlace/IncrNP (cpu=0:00:08.1, real=0:00:08.0, mem=1627.3MB) @(0:04:09 - 0:04:17).
[03/10 11:28:13    257] Move report: incrNP moves 49018 insts, mean move: 2.59 um, max move: 46.80 um
[03/10 11:28:13    257] 	Max move on inst (col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_107_0): (122.40, 103.60) --> (75.60, 103.60)
[03/10 11:28:13    257] Move report: Timing Driven Placement moves 49018 insts, mean move: 2.59 um, max move: 46.80 um
[03/10 11:28:13    257] 	Max move on inst (col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_RC_107_0): (122.40, 103.60) --> (75.60, 103.60)
[03/10 11:28:13    257] 	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1627.3MB
[03/10 11:28:13    257] Starting refinePlace ...
[03/10 11:28:14    257] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 11:28:14    257] Type 'man IMPSP-2002' for more detail.
[03/10 11:28:14    257] Total net bbox length = 3.524e+05 (2.454e+05 1.070e+05) (ext = 1.810e+05)
[03/10 11:28:14    257] Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1627.3MB
[03/10 11:28:14    257] [CPU] RefinePlace/total (cpu=0:00:08.1, real=0:00:08.0, mem=1627.3MB) @(0:04:09 - 0:04:17).
[03/10 11:28:14    257] *** Finished refinePlace (0:04:17 mem=1627.3M) ***
[03/10 11:28:14    257] Finished re-routing un-routed nets (0:00:00.0 1627.3M)
[03/10 11:28:14    257] 
[03/10 11:28:14    257] 
[03/10 11:28:14    257] Density : 1.0051
[03/10 11:28:14    257] Max route overflow : 0.0007
[03/10 11:28:14    257] 
[03/10 11:28:14    257] 
[03/10 11:28:14    257] *** Finish Physical Update (cpu=0:00:09.0 real=0:00:09.0 mem=1627.3M) ***
[03/10 11:28:14    258] ** GigaOpt Optimizer WNS Slack -0.247 TNS Slack -88.739 Density 100.51
[03/10 11:28:14    258] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:28:14    258] Layer 3 has 107 constrained nets 
[03/10 11:28:14    258] Layer 7 has 62 constrained nets 
[03/10 11:28:14    258] **** End NDR-Layer Usage Statistics ****
[03/10 11:28:14    258] 
[03/10 11:28:14    258] *** Finish post-CTS Setup Fixing (cpu=0:01:43 real=0:01:43 mem=1627.3M) ***
[03/10 11:28:14    258] 
[03/10 11:28:14    258] End: GigaOpt Optimization in WNS mode
[03/10 11:28:14    258] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:28:14    258] optDesignOneStep: Leakage Power Flow
[03/10 11:28:14    258] **INFO: Num dontuse cells 97, Num usable cells 1054
[03/10 11:28:14    258] Begin: GigaOpt Optimization in TNS mode
[03/10 11:28:14    258] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:14    258] Info: 107 clock nets excluded from IPO operation.
[03/10 11:28:15    258] PhyDesignGrid: maxLocalDensity 0.95
[03/10 11:28:15    258] #spOpts: N=65 
[03/10 11:28:18    261] *info: 107 clock nets excluded
[03/10 11:28:18    261] *info: 2 special nets excluded.
[03/10 11:28:18    261] *info: 32 no-driver nets excluded.
[03/10 11:28:18    261] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:19    262] ** GigaOpt Optimizer WNS Slack -0.247 TNS Slack -88.739 Density 100.51
[03/10 11:28:19    262] Optimizer TNS Opt
[03/10 11:28:19    262] 
[03/10 11:28:19    262] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1527.9M) ***
[03/10 11:28:19    262] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:28:19    262] Layer 3 has 107 constrained nets 
[03/10 11:28:19    262] Layer 7 has 62 constrained nets 
[03/10 11:28:19    262] **** End NDR-Layer Usage Statistics ****
[03/10 11:28:19    262] 
[03/10 11:28:19    262] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1527.9M) ***
[03/10 11:28:19    262] 
[03/10 11:28:19    262] End: GigaOpt Optimization in TNS mode
[03/10 11:28:19    262] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:19    262] Info: 107 clock nets excluded from IPO operation.
[03/10 11:28:19    263] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 11:28:19    263] [PSP] Started earlyGlobalRoute kernel
[03/10 11:28:19    263] [PSP] Initial Peak syMemory usage = 1392.3 MB
[03/10 11:28:19    263] (I)       Reading DB...
[03/10 11:28:20    263] (I)       congestionReportName   : 
[03/10 11:28:20    263] (I)       buildTerm2TermWires    : 1
[03/10 11:28:20    263] (I)       doTrackAssignment      : 1
[03/10 11:28:20    263] (I)       dumpBookshelfFiles     : 0
[03/10 11:28:20    263] (I)       numThreads             : 1
[03/10 11:28:20    263] [NR-eagl] honorMsvRouteConstraint: false
[03/10 11:28:20    263] (I)       honorPin               : false
[03/10 11:28:20    263] (I)       honorPinGuide          : true
[03/10 11:28:20    263] (I)       honorPartition         : false
[03/10 11:28:20    263] (I)       allowPartitionCrossover: false
[03/10 11:28:20    263] (I)       honorSingleEntry       : true
[03/10 11:28:20    263] (I)       honorSingleEntryStrong : true
[03/10 11:28:20    263] (I)       handleViaSpacingRule   : false
[03/10 11:28:20    263] (I)       PDConstraint           : none
[03/10 11:28:20    263] (I)       expBetterNDRHandling   : false
[03/10 11:28:20    263] [NR-eagl] honorClockSpecNDR      : 0
[03/10 11:28:20    263] (I)       routingEffortLevel     : 3
[03/10 11:28:20    263] [NR-eagl] minRouteLayer          : 2
[03/10 11:28:20    263] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 11:28:20    263] (I)       numRowsPerGCell        : 1
[03/10 11:28:20    263] (I)       speedUpLargeDesign     : 0
[03/10 11:28:20    263] (I)       speedUpBlkViolationClean: 0
[03/10 11:28:20    263] (I)       multiThreadingTA       : 0
[03/10 11:28:20    263] (I)       blockedPinEscape       : 1
[03/10 11:28:20    263] (I)       blkAwareLayerSwitching : 0
[03/10 11:28:20    263] (I)       betterClockWireModeling: 1
[03/10 11:28:20    263] (I)       punchThroughDistance   : 500.00
[03/10 11:28:20    263] (I)       scenicBound            : 1.15
[03/10 11:28:20    263] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 11:28:20    263] (I)       source-to-sink ratio   : 0.00
[03/10 11:28:20    263] (I)       targetCongestionRatioH : 1.00
[03/10 11:28:20    263] (I)       targetCongestionRatioV : 1.00
[03/10 11:28:20    263] (I)       layerCongestionRatio   : 0.70
[03/10 11:28:20    263] (I)       m1CongestionRatio      : 0.10
[03/10 11:28:20    263] (I)       m2m3CongestionRatio    : 0.70
[03/10 11:28:20    263] (I)       localRouteEffort       : 1.00
[03/10 11:28:20    263] (I)       numSitesBlockedByOneVia: 8.00
[03/10 11:28:20    263] (I)       supplyScaleFactorH     : 1.00
[03/10 11:28:20    263] (I)       supplyScaleFactorV     : 1.00
[03/10 11:28:20    263] (I)       highlight3DOverflowFactor: 0.00
[03/10 11:28:20    263] (I)       doubleCutViaModelingRatio: 0.00
[03/10 11:28:20    263] (I)       blockTrack             : 
[03/10 11:28:20    263] (I)       readTROption           : true
[03/10 11:28:20    263] (I)       extraSpacingBothSide   : false
[03/10 11:28:20    263] [NR-eagl] numTracksPerClockWire  : 0
[03/10 11:28:20    263] (I)       routeSelectedNetsOnly  : false
[03/10 11:28:20    263] (I)       before initializing RouteDB syMemory usage = 1421.7 MB
[03/10 11:28:20    263] (I)       starting read tracks
[03/10 11:28:20    263] (I)       build grid graph
[03/10 11:28:20    263] (I)       build grid graph start
[03/10 11:28:20    263] [NR-eagl] Layer1 has no routable track
[03/10 11:28:20    263] [NR-eagl] Layer2 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer3 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer4 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer5 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer6 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer7 has single uniform track structure
[03/10 11:28:20    263] [NR-eagl] Layer8 has single uniform track structure
[03/10 11:28:20    263] (I)       build grid graph end
[03/10 11:28:20    263] (I)       Layer1   numNetMinLayer=17462
[03/10 11:28:20    263] (I)       Layer2   numNetMinLayer=0
[03/10 11:28:20    263] (I)       Layer3   numNetMinLayer=107
[03/10 11:28:20    263] (I)       Layer4   numNetMinLayer=0
[03/10 11:28:20    263] (I)       Layer5   numNetMinLayer=0
[03/10 11:28:20    263] (I)       Layer6   numNetMinLayer=0
[03/10 11:28:20    263] (I)       Layer7   numNetMinLayer=62
[03/10 11:28:20    263] (I)       Layer8   numNetMinLayer=0
[03/10 11:28:20    263] (I)       numViaLayers=7
[03/10 11:28:20    263] (I)       end build via table
[03/10 11:28:20    263] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7352 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 11:28:20    263] [NR-eagl] numPreroutedNet = 107  numPreroutedWires = 19119
[03/10 11:28:20    263] (I)       readDataFromPlaceDB
[03/10 11:28:20    263] (I)       Read net information..
[03/10 11:28:20    263] [NR-eagl] Read numTotalNets=17631  numIgnoredNets=108
[03/10 11:28:20    263] (I)       Read testcase time = 0.010 seconds
[03/10 11:28:20    263] 
[03/10 11:28:20    263] (I)       totalPins=61038  totalGlobalPin=58640 (96.07%)
[03/10 11:28:20    263] (I)       Model blockage into capacity
[03/10 11:28:20    263] (I)       Read numBlocks=7352  numPreroutedWires=19119  numCapScreens=0
[03/10 11:28:20    263] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 11:28:20    263] (I)       blocked area on Layer2 : 43671040000  (6.05%)
[03/10 11:28:20    263] (I)       blocked area on Layer3 : 14709200000  (2.04%)
[03/10 11:28:20    263] (I)       blocked area on Layer4 : 116016200000  (16.08%)
[03/10 11:28:20    263] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 11:28:20    263] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 11:28:20    263] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 11:28:20    263] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 11:28:20    263] (I)       Modeling time = 0.020 seconds
[03/10 11:28:20    263] 
[03/10 11:28:20    263] (I)       Number of ignored nets = 108
[03/10 11:28:20    263] (I)       Number of fixed nets = 107.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of clock nets = 107.  Ignored: No
[03/10 11:28:20    263] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 11:28:20    263] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 11:28:20    263] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/10 11:28:20    263] (I)       Before initializing earlyGlobalRoute syMemory usage = 1421.7 MB
[03/10 11:28:20    263] (I)       Layer1  viaCost=300.00
[03/10 11:28:20    263] (I)       Layer2  viaCost=100.00
[03/10 11:28:20    263] (I)       Layer3  viaCost=100.00
[03/10 11:28:20    263] (I)       Layer4  viaCost=100.00
[03/10 11:28:20    263] (I)       Layer5  viaCost=100.00
[03/10 11:28:20    263] (I)       Layer6  viaCost=200.00
[03/10 11:28:20    263] (I)       Layer7  viaCost=100.00
[03/10 11:28:20    263] (I)       ---------------------Grid Graph Info--------------------
[03/10 11:28:20    263] (I)       routing area        :  (0, 0) - (852400, 846400)
[03/10 11:28:20    263] (I)       core area           :  (20000, 20000) - (832400, 826400)
[03/10 11:28:20    263] (I)       Site Width          :   400  (dbu)
[03/10 11:28:20    263] (I)       Row Height          :  3600  (dbu)
[03/10 11:28:20    263] (I)       GCell Width         :  3600  (dbu)
[03/10 11:28:20    263] (I)       GCell Height        :  3600  (dbu)
[03/10 11:28:20    263] (I)       grid                :   237   235     8
[03/10 11:28:20    263] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 11:28:20    263] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 11:28:20    263] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 11:28:20    263] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 11:28:20    263] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 11:28:20    263] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 11:28:20    263] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 11:28:20    263] (I)       Total num of tracks :     0  2131  2115  2131  2115  2131   529   533
[03/10 11:28:20    263] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 11:28:20    263] (I)       --------------------------------------------------------
[03/10 11:28:20    263] 
[03/10 11:28:20    263] [NR-eagl] ============ Routing rule table ============
[03/10 11:28:20    263] [NR-eagl] Rule id 0. Nets 17523 
[03/10 11:28:20    263] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 11:28:20    263] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 11:28:20    263] [NR-eagl] Rule id 1. Nets 0 
[03/10 11:28:20    263] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 11:28:20    263] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 11:28:20    263] [NR-eagl] ========================================
[03/10 11:28:20    263] [NR-eagl] 
[03/10 11:28:20    263] (I)       After initializing earlyGlobalRoute syMemory usage = 1421.7 MB
[03/10 11:28:20    263] (I)       Loading and dumping file time : 0.23 seconds
[03/10 11:28:20    263] (I)       ============= Initialization =============
[03/10 11:28:20    263] (I)       total 2D Cap : 250628 = (125373 H, 125255 V)
[03/10 11:28:20    263] [NR-eagl] Layer group 1: route 62 net(s) in layer range [7, 8]
[03/10 11:28:20    263] (I)       ============  Phase 1a Route ============
[03/10 11:28:20    263] (I)       Phase 1a runs 0.00 seconds
[03/10 11:28:20    263] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 11:28:20    263] (I)       Usage: 7906 = (5275 H, 2631 V) = (4.21% H, 2.10% V) = (9.495e+03um H, 4.736e+03um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1b Route ============
[03/10 11:28:20    263] (I)       Phase 1b runs 0.01 seconds
[03/10 11:28:20    263] (I)       Usage: 7906 = (5275 H, 2631 V) = (4.21% H, 2.10% V) = (9.495e+03um H, 4.736e+03um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.423080e+04um
[03/10 11:28:20    263] (I)       ============  Phase 1c Route ============
[03/10 11:28:20    263] (I)       Usage: 7906 = (5275 H, 2631 V) = (4.21% H, 2.10% V) = (9.495e+03um H, 4.736e+03um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1d Route ============
[03/10 11:28:20    263] (I)       Usage: 7906 = (5275 H, 2631 V) = (4.21% H, 2.10% V) = (9.495e+03um H, 4.736e+03um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1e Route ============
[03/10 11:28:20    263] (I)       Phase 1e runs 0.00 seconds
[03/10 11:28:20    263] (I)       Usage: 7906 = (5275 H, 2631 V) = (4.21% H, 2.10% V) = (9.495e+03um H, 4.736e+03um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.423080e+04um
[03/10 11:28:20    263] [NR-eagl] 
[03/10 11:28:20    263] (I)       dpBasedLA: time=0.00  totalOF=799  totalVia=8439  totalWL=7906  total(Via+WL)=16345 
[03/10 11:28:20    263] (I)       total 2D Cap : 2624977 = (1114223 H, 1510754 V)
[03/10 11:28:20    263] [NR-eagl] Layer group 2: route 17461 net(s) in layer range [2, 8]
[03/10 11:28:20    263] (I)       ============  Phase 1a Route ============
[03/10 11:28:20    263] (I)       Phase 1a runs 0.06 seconds
[03/10 11:28:20    263] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 11:28:20    263] (I)       Usage: 228992 = (152145 H, 76847 V) = (13.65% H, 5.09% V) = (2.739e+05um H, 1.383e+05um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1b Route ============
[03/10 11:28:20    263] (I)       Phase 1b runs 0.02 seconds
[03/10 11:28:20    263] (I)       Usage: 228992 = (152145 H, 76847 V) = (13.65% H, 5.09% V) = (2.739e+05um H, 1.383e+05um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 3.979548e+05um
[03/10 11:28:20    263] (I)       ============  Phase 1c Route ============
[03/10 11:28:20    263] (I)       Level2 Grid: 48 x 47
[03/10 11:28:20    263] (I)       Phase 1c runs 0.01 seconds
[03/10 11:28:20    263] (I)       Usage: 228992 = (152145 H, 76847 V) = (13.65% H, 5.09% V) = (2.739e+05um H, 1.383e+05um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1d Route ============
[03/10 11:28:20    263] (I)       Phase 1d runs 0.03 seconds
[03/10 11:28:20    263] (I)       Usage: 228992 = (152145 H, 76847 V) = (13.65% H, 5.09% V) = (2.739e+05um H, 1.383e+05um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============  Phase 1e Route ============
[03/10 11:28:20    263] (I)       Phase 1e runs 0.00 seconds
[03/10 11:28:20    263] (I)       Usage: 228992 = (152145 H, 76847 V) = (13.65% H, 5.09% V) = (2.739e+05um H, 1.383e+05um V)
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 3.979548e+05um
[03/10 11:28:20    263] [NR-eagl] 
[03/10 11:28:20    263] (I)       dpBasedLA: time=0.07  totalOF=3550  totalVia=116791  totalWL=221084  total(Via+WL)=337875 
[03/10 11:28:20    263] (I)       ============  Phase 1l Route ============
[03/10 11:28:20    263] (I)       Total Global Routing Runtime: 0.32 seconds
[03/10 11:28:20    263] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[03/10 11:28:20    263] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/10 11:28:20    263] (I)       
[03/10 11:28:20    263] (I)       ============= track Assignment ============
[03/10 11:28:20    263] (I)       extract Global 3D Wires
[03/10 11:28:20    263] (I)       Extract Global WL : time=0.00
[03/10 11:28:20    263] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 11:28:20    263] (I)       Initialization real time=0.01 seconds
[03/10 11:28:20    263] (I)       Kernel real time=0.19 seconds
[03/10 11:28:20    263] (I)       End Greedy Track Assignment
[03/10 11:28:20    264] [NR-eagl] Layer1(M1)(F) length: 2.140000e+01um, number of vias: 66733
[03/10 11:28:20    264] [NR-eagl] Layer2(M2)(V) length: 1.041721e+05um, number of vias: 89139
[03/10 11:28:20    264] [NR-eagl] Layer3(M3)(H) length: 1.377808e+05um, number of vias: 12843
[03/10 11:28:20    264] [NR-eagl] Layer4(M4)(V) length: 4.061534e+04um, number of vias: 4616
[03/10 11:28:20    264] [NR-eagl] Layer5(M5)(H) length: 1.444925e+05um, number of vias: 2140
[03/10 11:28:20    264] [NR-eagl] Layer6(M6)(V) length: 8.404933e+03um, number of vias: 1214
[03/10 11:28:20    264] [NR-eagl] Layer7(M7)(H) length: 1.240980e+04um, number of vias: 1358
[03/10 11:28:20    264] [NR-eagl] Layer8(M8)(V) length: 5.169200e+03um, number of vias: 0
[03/10 11:28:20    264] [NR-eagl] Total length: 4.530661e+05um, number of vias: 178043
[03/10 11:28:20    264] [NR-eagl] End Peak syMemory usage = 1370.7 MB
[03/10 11:28:20    264] [NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
[03/10 11:28:20    264] Extraction called for design 'ofifo' of instances=52085 and nets=17663 using extraction engine 'preRoute' .
[03/10 11:28:20    264] PreRoute RC Extraction called for design ofifo.
[03/10 11:28:20    264] RC Extraction called in multi-corner(2) mode.
[03/10 11:28:20    264] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:28:20    264] RCMode: PreRoute
[03/10 11:28:20    264]       RC Corner Indexes            0       1   
[03/10 11:28:20    264] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:28:20    264] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:28:20    264] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:28:20    264] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:28:20    264] Shrink Factor                : 1.00000
[03/10 11:28:20    264] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:28:20    264] Using capacitance table file ...
[03/10 11:28:20    264] Updating RC grid for preRoute extraction ...
[03/10 11:28:20    264] Initializing multi-corner capacitance tables ... 
[03/10 11:28:21    264] Initializing multi-corner resistance tables ...
[03/10 11:28:21    264] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1367.879M)
[03/10 11:28:21    265] Compute RC Scale Done ...
[03/10 11:28:21    265] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 11:28:21    265] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 11:28:21    265] 
[03/10 11:28:21    265] ** np local hotspot detection info verbose **
[03/10 11:28:21    265] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 11:28:21    265] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/10 11:28:21    265] 
[03/10 11:28:21    265] #################################################################################
[03/10 11:28:21    265] # Design Stage: PreRoute
[03/10 11:28:21    265] # Design Name: ofifo
[03/10 11:28:21    265] # Design Mode: 65nm
[03/10 11:28:21    265] # Analysis Mode: MMMC Non-OCV 
[03/10 11:28:21    265] # Parasitics Mode: No SPEF/RCDB
[03/10 11:28:21    265] # Signoff Settings: SI Off 
[03/10 11:28:21    265] #################################################################################
[03/10 11:28:22    265] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:28:22    265] Calculate delays in BcWc mode...
[03/10 11:28:22    265] Topological Sorting (CPU = 0:00:00.0, MEM = 1423.1M, InitMEM = 1423.1M)
[03/10 11:28:24    267] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 11:28:24    267] End delay calculation. (MEM=1477.66 CPU=0:00:01.9 REAL=0:00:02.0)
[03/10 11:28:24    267] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1477.7M) ***
[03/10 11:28:24    268] Begin: GigaOpt postEco DRV Optimization
[03/10 11:28:24    268] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:24    268] Info: 107 clock nets excluded from IPO operation.
[03/10 11:28:24    268] PhyDesignGrid: maxLocalDensity 0.98
[03/10 11:28:24    268] #spOpts: N=65 mergeVia=F 
[03/10 11:28:24    268] Core basic site is core
[03/10 11:28:25    268] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:28:27    270] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 11:28:27    270] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 11:28:27    270] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 11:28:27    270] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 11:28:27    270] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 11:28:27    270] DEBUG: @coeDRVCandCache::init.
[03/10 11:28:27    270] Info: violation cost 4.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[03/10 11:28:27    270] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  100.51 |            |           |
[03/10 11:28:27    270] Info: violation cost 4.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[03/10 11:28:27    270] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  100.51 |   0:00:00.0|    1534.9M|
[03/10 11:28:27    270] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 11:28:27    270] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:28:27    270] Layer 3 has 107 constrained nets 
[03/10 11:28:27    270] Layer 7 has 56 constrained nets 
[03/10 11:28:27    270] **** End NDR-Layer Usage Statistics ****
[03/10 11:28:27    270] 
[03/10 11:28:27    270] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1534.9M) ***
[03/10 11:28:27    270] 
[03/10 11:28:27    270] DEBUG: @coeDRVCandCache::cleanup.
[03/10 11:28:27    271] End: GigaOpt postEco DRV Optimization
[03/10 11:28:27    271] GigaOpt: WNS changes after routing: -0.005 -> 0.017 (bump = -0.022)
[03/10 11:28:27    271] Begin: GigaOpt postEco optimization
[03/10 11:28:27    271] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:27    271] Info: 107 clock nets excluded from IPO operation.
[03/10 11:28:27    271] PhyDesignGrid: maxLocalDensity 1.00
[03/10 11:28:27    271] #spOpts: N=65 mergeVia=F 
[03/10 11:28:30    273] *info: 107 clock nets excluded
[03/10 11:28:30    273] *info: 2 special nets excluded.
[03/10 11:28:30    273] *info: 32 no-driver nets excluded.
[03/10 11:28:30    273] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:31    274] ** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -88.076 Density 100.51
[03/10 11:28:31    274] Optimizer WNS Pass 0
[03/10 11:28:31    274] Active Path Group: default 
[03/10 11:28:31    274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:31    274] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:28:31    274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:31    274] |  -0.287|   -0.287| -88.076|  -88.076|   100.51%|   0:00:00.0| 1569.2M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:28:33    276] |  -0.269|   -0.269| -87.924|  -87.924|   100.51%|   0:00:02.0| 1607.4M|   WC_VIEW|  default| out[270]                                   |
[03/10 11:28:33    277] |  -0.269|   -0.269| -87.918|  -87.918|   100.52%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:28:33    277] |  -0.269|   -0.269| -87.918|  -87.918|   100.52%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:28:33    277] |  -0.269|   -0.269| -87.918|  -87.918|   100.52%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:28:33    277] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:33    277] 
[03/10 11:28:33    277] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=1607.4M) ***
[03/10 11:28:33    277] 
[03/10 11:28:33    277] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=1607.4M) ***
[03/10 11:28:33    277] ** GigaOpt Optimizer WNS Slack -0.269 TNS Slack -87.918 Density 100.52
[03/10 11:28:33    277] *** Starting refinePlace (0:04:37 mem=1607.4M) ***
[03/10 11:28:33    277] Total net bbox length = 3.542e+05 (2.455e+05 1.087e+05) (ext = 1.810e+05)
[03/10 11:28:33    277] Starting refinePlace ...
[03/10 11:28:33    277] **ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
[03/10 11:28:33    277] Type 'man IMPSP-2002' for more detail.
[03/10 11:28:33    277] Total net bbox length = 3.542e+05 (2.455e+05 1.087e+05) (ext = 1.810e+05)
[03/10 11:28:33    277] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1607.4MB
[03/10 11:28:33    277] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1607.4MB) @(0:04:37 - 0:04:37).
[03/10 11:28:33    277] *** Finished refinePlace (0:04:37 mem=1607.4M) ***
[03/10 11:28:34    277] Finished re-routing un-routed nets (0:00:00.0 1607.4M)
[03/10 11:28:34    277] 
[03/10 11:28:34    277] 
[03/10 11:28:34    277] Density : 1.0052
[03/10 11:28:34    277] Max route overflow : 0.0003
[03/10 11:28:34    277] 
[03/10 11:28:34    277] 
[03/10 11:28:34    277] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1607.4M) ***
[03/10 11:28:34    277] ** GigaOpt Optimizer WNS Slack -0.269 TNS Slack -87.918 Density 100.52
[03/10 11:28:34    277] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:28:34    277] Layer 3 has 107 constrained nets 
[03/10 11:28:34    277] Layer 7 has 56 constrained nets 
[03/10 11:28:34    277] **** End NDR-Layer Usage Statistics ****
[03/10 11:28:34    277] 
[03/10 11:28:34    277] *** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1607.4M) ***
[03/10 11:28:34    277] 
[03/10 11:28:34    277] End: GigaOpt postEco optimization
[03/10 11:28:34    277] GigaOpt: WNS changes after postEco optimization: -0.005 -> 0.019 (bump = -0.024)
[03/10 11:28:34    277] GigaOpt: Skipping nonLegal postEco optimization
[03/10 11:28:34    278] Design TNS changes after trial route: -88.639 -> -87.817
[03/10 11:28:34    278] Begin: GigaOpt TNS recovery
[03/10 11:28:34    278] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:34    278] Info: 107 clock nets excluded from IPO operation.
[03/10 11:28:34    278] PhyDesignGrid: maxLocalDensity 1.00
[03/10 11:28:34    278] #spOpts: N=65 
[03/10 11:28:36    280] *info: 107 clock nets excluded
[03/10 11:28:36    280] *info: 2 special nets excluded.
[03/10 11:28:36    280] *info: 32 no-driver nets excluded.
[03/10 11:28:36    280] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:28:37    281] ** GigaOpt Optimizer WNS Slack -0.269 TNS Slack -87.918 Density 100.52
[03/10 11:28:37    281] Optimizer TNS Opt
[03/10 11:28:38    281] Active Path Group: default 
[03/10 11:28:38    281] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:38    281] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:28:38    281] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:28:38    281] |  -0.269|   -0.269| -87.918|  -87.918|   100.52%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:28:42    285] |  -0.270|   -0.270| -86.828|  -86.828|   100.54%|   0:00:04.0| 1607.4M|   WC_VIEW|  default| out[303]                                   |
[03/10 11:28:42    286] |  -0.270|   -0.270| -86.726|  -86.726|   100.55%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[303]                                   |
[03/10 11:28:46    290] |  -0.270|   -0.270| -85.168|  -85.168|   100.58%|   0:00:04.0| 1607.4M|   WC_VIEW|  default| out[48]                                    |
[03/10 11:28:47    290] |  -0.270|   -0.270| -84.941|  -84.941|   100.59%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[48]                                    |
[03/10 11:28:47    290] |  -0.270|   -0.270| -84.893|  -84.893|   100.59%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[48]                                    |
[03/10 11:28:52    296] |  -0.270|   -0.270| -83.743|  -83.743|   100.63%|   0:00:05.0| 1607.4M|   WC_VIEW|  default| out[204]                                   |
[03/10 11:28:53    296] |  -0.270|   -0.270| -83.491|  -83.491|   100.63%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[204]                                   |
[03/10 11:28:53    297] |  -0.270|   -0.270| -83.452|  -83.452|   100.64%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[204]                                   |
[03/10 11:28:58    301] |  -0.270|   -0.270| -82.367|  -82.367|   100.67%|   0:00:05.0| 1607.4M|   WC_VIEW|  default| out[120]                                   |
[03/10 11:28:59    302] |  -0.270|   -0.270| -82.163|  -82.163|   100.68%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[120]                                   |
[03/10 11:28:59    303] |  -0.270|   -0.270| -82.134|  -82.134|   100.68%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[120]                                   |
[03/10 11:29:02    306] |  -0.270|   -0.270| -81.553|  -81.553|   100.70%|   0:00:03.0| 1607.4M|   WC_VIEW|  default| out[381]                                   |
[03/10 11:29:03    306] |  -0.270|   -0.270| -81.394|  -81.394|   100.70%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[381]                                   |
[03/10 11:29:03    307] |  -0.270|   -0.270| -81.355|  -81.355|   100.70%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[381]                                   |
[03/10 11:29:03    307] |  -0.270|   -0.270| -81.342|  -81.342|   100.70%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[381]                                   |
[03/10 11:29:05    308] |  -0.270|   -0.270| -81.071|  -81.071|   100.72%|   0:00:02.0| 1607.4M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:29:05    309] |  -0.270|   -0.270| -81.011|  -81.011|   100.72%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:29:06    309] |  -0.270|   -0.270| -80.990|  -80.990|   100.72%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:29:06    309] |  -0.270|   -0.270| -80.979|  -80.979|   100.72%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[278]                                   |
[03/10 11:29:07    310] |  -0.270|   -0.270| -80.832|  -80.832|   100.73%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[142]                                   |
[03/10 11:29:07    310] |  -0.270|   -0.270| -80.793|  -80.793|   100.73%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[142]                                   |
[03/10 11:29:07    310] |  -0.270|   -0.270| -80.780|  -80.780|   100.73%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[142]                                   |
[03/10 11:29:08    311] |  -0.270|   -0.270| -80.721|  -80.721|   100.73%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[149]                                   |
[03/10 11:29:08    311] |  -0.270|   -0.270| -80.692|  -80.692|   100.73%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[149]                                   |
[03/10 11:29:08    312] |  -0.270|   -0.270| -80.681|  -80.681|   100.74%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[304]                                   |
[03/10 11:29:08    312] |  -0.270|   -0.270| -80.667|  -80.667|   100.74%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[304]                                   |
[03/10 11:29:08    312] |  -0.270|   -0.270| -80.665|  -80.665|   100.74%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[310]                                   |
[03/10 11:29:08    312] |  -0.270|   -0.270| -80.665|  -80.665|   100.74%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:29:08    312] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:08    312] 
[03/10 11:29:08    312] *** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:30.0 mem=1607.4M) ***
[03/10 11:29:08    312] 
[03/10 11:29:08    312] *** Finished Optimize Step Cumulative (cpu=0:00:30.8 real=0:00:30.0 mem=1607.4M) ***
[03/10 11:29:08    312] ** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -80.665 Density 100.74
[03/10 11:29:09    312] *** Starting refinePlace (0:05:12 mem=1607.4M) ***
[03/10 11:29:09    312] Total net bbox length = 3.548e+05 (2.457e+05 1.091e+05) (ext = 1.810e+05)
[03/10 11:29:09    312] Starting refinePlace ...
[03/10 11:29:09    312] **ERROR: (IMPSP-2002):	Density too high (100.7%), stopping detail placement.
[03/10 11:29:09    312] Type 'man IMPSP-2002' for more detail.
[03/10 11:29:09    312] Total net bbox length = 3.548e+05 (2.457e+05 1.091e+05) (ext = 1.810e+05)
[03/10 11:29:09    312] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1607.4MB
[03/10 11:29:09    312] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1607.4MB) @(0:05:12 - 0:05:13).
[03/10 11:29:09    312] *** Finished refinePlace (0:05:13 mem=1607.4M) ***
[03/10 11:29:09    312] Finished re-routing un-routed nets (0:00:00.0 1607.4M)
[03/10 11:29:09    312] 
[03/10 11:29:09    312] 
[03/10 11:29:09    312] Density : 1.0074
[03/10 11:29:09    312] Max route overflow : 0.0003
[03/10 11:29:09    312] 
[03/10 11:29:09    312] 
[03/10 11:29:09    312] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1607.4M) ***
[03/10 11:29:09    312] ** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -80.671 Density 100.74
[03/10 11:29:09    312] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:29:09    312] Layer 3 has 107 constrained nets 
[03/10 11:29:09    312] Layer 7 has 56 constrained nets 
[03/10 11:29:09    312] **** End NDR-Layer Usage Statistics ****
[03/10 11:29:09    312] 
[03/10 11:29:09    312] *** Finish post-CTS Setup Fixing (cpu=0:00:31.7 real=0:00:32.0 mem=1607.4M) ***
[03/10 11:29:09    312] 
[03/10 11:29:09    312] End: GigaOpt TNS recovery
[03/10 11:29:09    312] *** Steiner Routed Nets: 0.062%; Threshold: 100; Threshold for Hold: 100
[03/10 11:29:09    312] Re-routed 0 nets
[03/10 11:29:09    312] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 11:29:09    312] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:29:09    312] Info: 107 clock nets excluded from IPO operation.
[03/10 11:29:09    312] PhyDesignGrid: maxLocalDensity 1.00
[03/10 11:29:09    312] #spOpts: N=65 
[03/10 11:29:11    315] *info: 107 clock nets excluded
[03/10 11:29:11    315] *info: 2 special nets excluded.
[03/10 11:29:11    315] *info: 32 no-driver nets excluded.
[03/10 11:29:11    315] *info: 107 nets with fixed/cover wires excluded.
[03/10 11:29:12    316] ** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -80.671 Density 100.74
[03/10 11:29:12    316] Optimizer TNS Opt
[03/10 11:29:12    316] Active Path Group: default 
[03/10 11:29:12    316] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:12    316] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:29:12    316] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:12    316] |  -0.270|   -0.270| -80.671|  -80.671|   100.74%|   0:00:00.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:29:13    317] |  -0.270|   -0.270| -80.663|  -80.663|   100.74%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[248]                                   |
[03/10 11:29:14    317] |  -0.270|   -0.270| -80.663|  -80.663|   100.74%|   0:00:01.0| 1607.4M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:29:14    317] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:14    317] 
[03/10 11:29:14    317] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1607.4M) ***
[03/10 11:29:14    317] 
[03/10 11:29:14    317] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:02.0 mem=1607.4M) ***
[03/10 11:29:14    317] ** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -80.663 Density 100.74
[03/10 11:29:14    317] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:29:14    317] Layer 3 has 107 constrained nets 
[03/10 11:29:14    317] Layer 7 has 56 constrained nets 
[03/10 11:29:14    317] **** End NDR-Layer Usage Statistics ****
[03/10 11:29:14    317] 
[03/10 11:29:14    317] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1607.4M) ***
[03/10 11:29:14    317] 
[03/10 11:29:14    317] End: GigaOpt Optimization in post-eco TNS mode
[03/10 11:29:14    317] **optDesign ... cpu = 0:02:57, real = 0:02:58, mem = 1390.0M, totSessionCpu=0:05:18 **
[03/10 11:29:14    317] ** Profile ** Start :  cpu=0:00:00.0, mem=1390.0M
[03/10 11:29:14    317] ** Profile ** Other data :  cpu=0:00:00.1, mem=1390.0M
[03/10 11:29:14    318] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1398.1M
[03/10 11:29:14    318] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1398.1M
[03/10 11:29:14    318] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.270  |  0.051  | -0.270  |
|           TNS (ns):| -80.663 |  0.000  | -80.663 |
|    Violating Paths:|   386   |    0    |   386   |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.090%
       (100.737% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1398.1M
[03/10 11:29:14    318] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:29:14    318] Info: 107 clock nets excluded from IPO operation.
[03/10 11:29:14    318] 
[03/10 11:29:14    318] Power Net Detected:
[03/10 11:29:14    318]     Voltage	    Name
[03/10 11:29:14    318]     0.00V	    VSS
[03/10 11:29:14    318]     0.90V	    VDD
[03/10 11:29:14    318] 
[03/10 11:29:14    318] Begin Power Analysis
[03/10 11:29:14    318] 
[03/10 11:29:15    318]     0.00V	    VSS
[03/10 11:29:15    318]     0.90V	    VDD
[03/10 11:29:15    318] Begin Processing Timing Library for Power Calculation
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Begin Processing Timing Library for Power Calculation
[03/10 11:29:15    318] 
[03/10 11:29:15    318] 
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Begin Processing Power Net/Grid for Power Calculation
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1116.58MB/1116.58MB)
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Begin Processing Timing Window Data for Power Calculation
[03/10 11:29:15    318] 
[03/10 11:29:15    318] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1121.16MB/1121.16MB)
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Begin Processing User Attributes
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1121.19MB/1121.19MB)
[03/10 11:29:15    318] 
[03/10 11:29:15    318] Begin Processing Signal Activity
[03/10 11:29:15    318] 
[03/10 11:29:16    319] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.62MB/1123.62MB)
[03/10 11:29:16    319] 
[03/10 11:29:16    319] Begin Power Computation
[03/10 11:29:16    319] 
[03/10 11:29:16    319]       ----------------------------------------------------------
[03/10 11:29:16    319]       # of cell(s) missing both power/leakage table: 0
[03/10 11:29:16    319]       # of cell(s) missing power table: 0
[03/10 11:29:16    319]       # of cell(s) missing leakage table: 0
[03/10 11:29:16    319]       # of MSMV cell(s) missing power_level: 0
[03/10 11:29:16    319]       ----------------------------------------------------------
[03/10 11:29:16    319] 
[03/10 11:29:16    319] 
[03/10 11:29:17    321] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total)=1123.93MB/1123.93MB)
[03/10 11:29:17    321] 
[03/10 11:29:17    321] Begin Processing User Attributes
[03/10 11:29:17    321] 
[03/10 11:29:17    321] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1123.93MB/1123.93MB)
[03/10 11:29:17    321] 
[03/10 11:29:17    321] Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total)=1123.96MB/1123.96MB)
[03/10 11:29:17    321] 
[03/10 11:29:18    322]   Timing Snapshot: (REF)
[03/10 11:29:18    322]      Weighted WNS: -0.027
[03/10 11:29:18    322]       All  PG WNS: -0.270
[03/10 11:29:18    322]       High PG WNS: 0.000
[03/10 11:29:18    322]       All  PG TNS: -80.663
[03/10 11:29:18    322]       High PG TNS: 0.000
[03/10 11:29:18    322]          Tran DRV: 0
[03/10 11:29:18    322]           Cap DRV: 0
[03/10 11:29:18    322]        Fanout DRV: 0
[03/10 11:29:18    322]            Glitch: 0
[03/10 11:29:18    322]    Category Slack: { [L, -0.270] [H, 0.051] }
[03/10 11:29:18    322] 
[03/10 11:29:18    322] Begin: Power Optimization
[03/10 11:29:18    322] PhyDesignGrid: maxLocalDensity 0.98
[03/10 11:29:18    322] #spOpts: N=65 mergeVia=F 
[03/10 11:29:19    322] Reclaim Optimization WNS Slack -0.270  TNS Slack -80.663 Density 100.74
[03/10 11:29:19    322] +----------+---------+--------+--------+------------+--------+
[03/10 11:29:19    322] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 11:29:19    322] +----------+---------+--------+--------+------------+--------+
[03/10 11:29:19    322] |   100.74%|        -|  -0.270| -80.663|   0:00:00.0| 1546.9M|
[03/10 11:29:23    326] |   100.74%|        0|  -0.270| -80.663|   0:00:04.0| 1546.9M|
[03/10 11:29:25    329] |   100.74%|        0|  -0.270| -80.663|   0:00:02.0| 1546.9M|
[03/10 11:29:26    330] |   100.74%|        1|  -0.270| -80.663|   0:00:01.0| 1546.9M|
[03/10 11:29:32    336] |   100.60%|      558|  -0.270| -80.643|   0:00:06.0| 1546.9M|
[03/10 11:29:32    336] +----------+---------+--------+--------+------------+--------+
[03/10 11:29:32    336] Reclaim Optimization End WNS Slack -0.270  TNS Slack -80.643 Density 100.60
[03/10 11:29:32    336] 
[03/10 11:29:32    336] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 558 **
[03/10 11:29:32    336] --------------------------------------------------------------
[03/10 11:29:32    336] |                                   | Total     | Sequential |
[03/10 11:29:32    336] --------------------------------------------------------------
[03/10 11:29:32    336] | Num insts resized                 |     452  |       0    |
[03/10 11:29:32    336] | Num insts undone                  |       0  |       0    |
[03/10 11:29:32    336] | Num insts Downsized               |     239  |       0    |
[03/10 11:29:32    336] | Num insts Samesized               |     213  |       0    |
[03/10 11:29:32    336] | Num insts Upsized                 |       0  |       0    |
[03/10 11:29:32    336] | Num multiple commits+uncommits    |     106  |       -    |
[03/10 11:29:32    336] --------------------------------------------------------------
[03/10 11:29:32    336] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:29:32    336] Layer 3 has 107 constrained nets 
[03/10 11:29:32    336] Layer 7 has 56 constrained nets 
[03/10 11:29:32    336] **** End NDR-Layer Usage Statistics ****
[03/10 11:29:32    336] ** Finished Core Power Optimization (cpu = 0:00:14.1) (real = 0:00:14.0) **
[03/10 11:29:32    336] Executing incremental physical updates
[03/10 11:29:32    336] #spOpts: N=65 mergeVia=F 
[03/10 11:29:32    336] *** Starting refinePlace (0:05:36 mem=1512.5M) ***
[03/10 11:29:32    336] Total net bbox length = 3.548e+05 (2.457e+05 1.091e+05) (ext = 1.810e+05)
[03/10 11:29:32    336] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:29:32    336] Density distribution unevenness ratio = 2.112%
[03/10 11:29:32    336] RPlace IncrNP: Rollback Lev = -3
[03/10 11:29:32    336] RPlace: Density =1.142222, incremental np is triggered.
[03/10 11:29:32    336] nrCritNet: 0.00% ( 0 / 17632 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/10 11:29:40    344] default core: bins with density >  0.75 =  100 % ( 529 / 529 )
[03/10 11:29:40    344] Density distribution unevenness ratio = 1.759%
[03/10 11:29:40    344] RPlace postIncrNP: Density = 1.142222 -> 1.120000.
[03/10 11:29:40    344] RPlace postIncrNP Info: Density distribution changes:
[03/10 11:29:40    344] [1.10+      ] :	 8 (1.51%) -> 4 (0.76%)
[03/10 11:29:40    344] [1.05 - 1.10] :	 104 (19.66%) -> 74 (13.99%)
[03/10 11:29:40    344] [1.00 - 1.05] :	 159 (30.06%) -> 208 (39.32%)
[03/10 11:29:40    344] [0.95 - 1.00] :	 162 (30.62%) -> 180 (34.03%)
[03/10 11:29:40    344] [0.90 - 0.95] :	 86 (16.26%) -> 57 (10.78%)
[03/10 11:29:40    344] [0.85 - 0.90] :	 10 (1.89%) -> 5 (0.95%)
[03/10 11:29:40    344] [0.80 - 0.85] :	 0 (0.00%) -> 1 (0.19%)
[03/10 11:29:40    344] [CPU] RefinePlace/IncrNP (cpu=0:00:08.2, real=0:00:08.0, mem=1512.5MB) @(0:05:36 - 0:05:45).
[03/10 11:29:40    344] Move report: incrNP moves 46811 insts, mean move: 1.96 um, max move: 27.00 um
[03/10 11:29:40    344] 	Max move on inst (col_idx_11__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_6_0): (347.00, 373.60) --> (334.40, 359.20)
[03/10 11:29:40    344] Move report: Timing Driven Placement moves 46811 insts, mean move: 1.96 um, max move: 27.00 um
[03/10 11:29:40    344] 	Max move on inst (col_idx_11__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_6_0): (347.00, 373.60) --> (334.40, 359.20)
[03/10 11:29:40    344] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1512.5MB
[03/10 11:29:40    344] Starting refinePlace ...
[03/10 11:29:40    344] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 11:29:40    344] Type 'man IMPSP-2002' for more detail.
[03/10 11:29:40    344] Total net bbox length = 3.511e+05 (2.449e+05 1.063e+05) (ext = 1.810e+05)
[03/10 11:29:40    344] Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 1512.5MB
[03/10 11:29:40    344] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:08.0, mem=1512.5MB) @(0:05:36 - 0:05:45).
[03/10 11:29:40    344] *** Finished refinePlace (0:05:45 mem=1512.5M) ***
[03/10 11:29:41    344]   Timing Snapshot: (TGT)
[03/10 11:29:41    344]      Weighted WNS: -0.027
[03/10 11:29:41    344]       All  PG WNS: -0.270
[03/10 11:29:41    344]       High PG WNS: 0.000
[03/10 11:29:41    344]       All  PG TNS: -80.643
[03/10 11:29:41    344]       High PG TNS: 0.000
[03/10 11:29:41    344]          Tran DRV: 0
[03/10 11:29:41    344]           Cap DRV: 0
[03/10 11:29:41    344]        Fanout DRV: 0
[03/10 11:29:41    344]            Glitch: 0
[03/10 11:29:41    344]    Category Slack: { [L, -0.270] [H, 0.020] }
[03/10 11:29:41    344] 
[03/10 11:29:41    344] Checking setup slack degradation ...
[03/10 11:29:41    344] 
[03/10 11:29:41    344] Recovery Manager:
[03/10 11:29:41    344]   Low  Effort WNS Jump: 0.000 (REF: -0.270, TGT: -0.270, Threshold: 0.010) - Skip
[03/10 11:29:41    344]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/10 11:29:41    344]   Low  Effort TNS Jump: 0.000 (REF: -80.663, TGT: -80.643, Threshold: 25.000) - Skip
[03/10 11:29:41    344]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 11:29:41    344] 
[03/10 11:29:41    345] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:29:41    345] Info: 107 clock nets excluded from IPO operation.
[03/10 11:29:41    345] PhyDesignGrid: maxLocalDensity 0.98
[03/10 11:29:41    345] #spOpts: N=65 mergeVia=F 
[03/10 11:29:43    347] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:29:43    347] Info: 107 clock nets excluded from IPO operation.
[03/10 11:29:45    348] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:45    348] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[03/10 11:29:45    348] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:45    348] |  -0.270|   -0.270| -80.643|  -80.643|   100.60%|   0:00:00.0| 1546.9M|   WC_VIEW|  default| out[275]                                   |
[03/10 11:29:45    348] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
[03/10 11:29:45    348] 
[03/10 11:29:45    348] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1546.9M) ***
[03/10 11:29:45    348] 
[03/10 11:29:45    348] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1546.9M) ***
[03/10 11:29:45    348] **** Begin NDR-Layer Usage Statistics ****
[03/10 11:29:45    348] Layer 3 has 107 constrained nets 
[03/10 11:29:45    348] Layer 7 has 56 constrained nets 
[03/10 11:29:45    348] **** End NDR-Layer Usage Statistics ****
[03/10 11:29:45    348] 
[03/10 11:29:45    348] Begin Power Analysis
[03/10 11:29:45    348] 
[03/10 11:29:45    348]     0.00V	    VSS
[03/10 11:29:45    348]     0.90V	    VDD
[03/10 11:29:45    349] Begin Processing Timing Library for Power Calculation
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Begin Processing Timing Library for Power Calculation
[03/10 11:29:45    349] 
[03/10 11:29:45    349] 
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Begin Processing Power Net/Grid for Power Calculation
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Begin Processing Timing Window Data for Power Calculation
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Begin Processing User Attributes
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:45    349] 
[03/10 11:29:45    349] Begin Processing Signal Activity
[03/10 11:29:45    349] 
[03/10 11:29:46    350] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:46    350] 
[03/10 11:29:46    350] Begin Power Computation
[03/10 11:29:46    350] 
[03/10 11:29:46    350]       ----------------------------------------------------------
[03/10 11:29:46    350]       # of cell(s) missing both power/leakage table: 0
[03/10 11:29:46    350]       # of cell(s) missing power table: 0
[03/10 11:29:46    350]       # of cell(s) missing leakage table: 0
[03/10 11:29:46    350]       # of MSMV cell(s) missing power_level: 0
[03/10 11:29:46    350]       ----------------------------------------------------------
[03/10 11:29:46    350] 
[03/10 11:29:46    350] 
[03/10 11:29:48    351] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:48    351] 
[03/10 11:29:48    351] Begin Processing User Attributes
[03/10 11:29:48    351] 
[03/10 11:29:48    351] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:48    351] 
[03/10 11:29:48    351] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1204.82MB/1204.82MB)
[03/10 11:29:48    351] 
[03/10 11:29:48    351] *** Finished Leakage Power Optimization (cpu=0:00:30, real=0:00:30, mem=1392.33M, totSessionCpu=0:05:52).
[03/10 11:29:48    352] Extraction called for design 'ofifo' of instances=52086 and nets=17664 using extraction engine 'preRoute' .
[03/10 11:29:48    352] PreRoute RC Extraction called for design ofifo.
[03/10 11:29:48    352] RC Extraction called in multi-corner(2) mode.
[03/10 11:29:48    352] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:29:48    352] RCMode: PreRoute
[03/10 11:29:48    352]       RC Corner Indexes            0       1   
[03/10 11:29:48    352] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 11:29:48    352] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 11:29:48    352] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 11:29:48    352] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 11:29:48    352] Shrink Factor                : 1.00000
[03/10 11:29:48    352] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 11:29:48    352] Using capacitance table file ...
[03/10 11:29:48    352] Initializing multi-corner capacitance tables ... 
[03/10 11:29:48    352] Initializing multi-corner resistance tables ...
[03/10 11:29:48    352] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1372.160M)
[03/10 11:29:48    352] doiPBLastSyncSlave
[03/10 11:29:48    352] #################################################################################
[03/10 11:29:48    352] # Design Stage: PreRoute
[03/10 11:29:48    352] # Design Name: ofifo
[03/10 11:29:48    352] # Design Mode: 65nm
[03/10 11:29:48    352] # Analysis Mode: MMMC Non-OCV 
[03/10 11:29:48    352] # Parasitics Mode: No SPEF/RCDB
[03/10 11:29:48    352] # Signoff Settings: SI Off 
[03/10 11:29:48    352] #################################################################################
[03/10 11:29:49    353] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:29:49    353] Calculate delays in BcWc mode...
[03/10 11:29:49    353] Topological Sorting (CPU = 0:00:00.0, MEM = 1376.6M, InitMEM = 1373.9M)
[03/10 11:29:51    355] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 11:29:51    355] End delay calculation. (MEM=1469.25 CPU=0:00:01.9 REAL=0:00:02.0)
[03/10 11:29:51    355] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1469.2M) ***
[03/10 11:29:51    355] 
[03/10 11:29:51    355] Begin Power Analysis
[03/10 11:29:51    355] 
[03/10 11:29:51    355]     0.00V	    VSS
[03/10 11:29:51    355]     0.90V	    VDD
[03/10 11:29:52    355] Begin Processing Timing Library for Power Calculation
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Begin Processing Timing Library for Power Calculation
[03/10 11:29:52    355] 
[03/10 11:29:52    355] 
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Begin Processing Power Net/Grid for Power Calculation
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.42MB/1142.42MB)
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Begin Processing Timing Window Data for Power Calculation
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.42MB/1142.42MB)
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Begin Processing User Attributes
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.42MB/1142.42MB)
[03/10 11:29:52    355] 
[03/10 11:29:52    355] Begin Processing Signal Activity
[03/10 11:29:52    355] 
[03/10 11:29:52    356] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1142.74MB/1142.74MB)
[03/10 11:29:52    356] 
[03/10 11:29:52    356] Begin Power Computation
[03/10 11:29:52    356] 
[03/10 11:29:52    356]       ----------------------------------------------------------
[03/10 11:29:52    356]       # of cell(s) missing both power/leakage table: 0
[03/10 11:29:52    356]       # of cell(s) missing power table: 0
[03/10 11:29:52    356]       # of cell(s) missing leakage table: 0
[03/10 11:29:52    356]       # of MSMV cell(s) missing power_level: 0
[03/10 11:29:52    356]       ----------------------------------------------------------
[03/10 11:29:52    356] 
[03/10 11:29:52    356] 
[03/10 11:29:54    358] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total)=1142.74MB/1142.74MB)
[03/10 11:29:54    358] 
[03/10 11:29:54    358] Begin Processing User Attributes
[03/10 11:29:54    358] 
[03/10 11:29:54    358] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.74MB/1142.74MB)
[03/10 11:29:54    358] 
[03/10 11:29:54    358] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1142.74MB/1142.74MB)
[03/10 11:29:54    358] 
[03/10 11:29:54    358] <optDesign CMD> Restore Using all VT Cells
[03/10 11:29:54    358] Reported timing to dir ./timingReports
[03/10 11:29:54    358] **optDesign ... cpu = 0:03:38, real = 0:03:38, mem = 1392.9M, totSessionCpu=0:05:59 **
[03/10 11:29:54    358] ** Profile ** Start :  cpu=0:00:00.0, mem=1392.9M
[03/10 11:29:55    358] ** Profile ** Other data :  cpu=0:00:00.1, mem=1392.9M
[03/10 11:29:55    358] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1403.0M
[03/10 11:29:55    359] ** Profile ** Total reports :  cpu=0:00:00.5, mem=1394.9M
[03/10 11:29:56    359] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1394.9M
[03/10 11:29:56    359] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.271  |  0.020  | -0.271  |
|           TNS (ns):| -80.696 |  0.000  | -80.696 |
|    Violating Paths:|   386   |    0    |   386   |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.949%
       (100.596% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1394.9M
[03/10 11:29:56    359] **optDesign ... cpu = 0:03:39, real = 0:03:40, mem = 1392.9M, totSessionCpu=0:06:00 **
[03/10 11:29:56    359] *** Finished optDesign ***
[03/10 11:29:56    359] 
[03/10 11:29:56    359] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:45 real=  0:03:45)
[03/10 11:29:56    359] 	OPT_RUNTIME:                tns (count =  4): (cpu=0:00:21.2 real=0:00:21.1)
[03/10 11:29:56    359] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=0:00:32.7 real=0:00:32.7)
[03/10 11:29:56    359] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:51 real=  0:01:52)
[03/10 11:29:56    359] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=  0:01:28 real=  0:01:28)
[03/10 11:29:56    359] 	OPT_RUNTIME:          phyUpdate (count =  4): (cpu=0:00:18.0 real=0:00:18.8)
[03/10 11:29:56    359] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/10 11:29:56    359] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:02 real=  0:01:02)
[03/10 11:29:56    359] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:34.3 real=0:00:34.2)
[03/10 11:29:56    359] Info: pop threads available for lower-level modules during optimization.
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/rd_ptr_reg_1_, Center Move (225.600,394.300)->(215.100,383.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 214.800 383.500 214.800 405.100
[03/10 11:29:56    359] addCustomLine AAA 214.800 383.500 236.400 383.500
[03/10 11:29:56    359] addCustomLine AAA 214.800 405.100 236.400 405.100
[03/10 11:29:56    359] addCustomLine AAA 236.400 383.500 236.400 405.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/rd_ptr_reg_4_, Center Move (226.900,372.700)->(216.100,374.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 216.100 361.900 216.100 383.500
[03/10 11:29:56    359] addCustomLine AAA 216.100 361.900 237.700 361.900
[03/10 11:29:56    359] addCustomLine AAA 216.100 383.500 237.700 383.500
[03/10 11:29:56    359] addCustomLine AAA 237.700 361.900 237.700 383.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q11_reg_21_, Center Move (195.100,405.100)->(194.100,394.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 184.300 394.300 184.300 415.900
[03/10 11:29:56    359] addCustomLine AAA 184.300 394.300 205.900 394.300
[03/10 11:29:56    359] addCustomLine AAA 184.300 415.900 205.900 415.900
[03/10 11:29:56    359] addCustomLine AAA 205.900 394.300 205.900 415.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/wr_ptr_reg_4_, Center Move (222.200,372.700)->(211.400,372.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 211.400 361.900 211.400 383.500
[03/10 11:29:56    359] addCustomLine AAA 211.400 361.900 233.000 361.900
[03/10 11:29:56    359] addCustomLine AAA 211.400 383.500 233.000 383.500
[03/10 11:29:56    359] addCustomLine AAA 233.000 361.900 233.000 383.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q10_reg_23_, Center Move (195.900,397.900)->(191.700,387.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 185.100 387.100 185.100 408.700
[03/10 11:29:56    359] addCustomLine AAA 185.100 387.100 206.700 387.100
[03/10 11:29:56    359] addCustomLine AAA 185.100 408.700 206.700 408.700
[03/10 11:29:56    359] addCustomLine AAA 206.700 387.100 206.700 408.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q12_reg_4_, Center Move (132.000,412.300)->(130.200,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 121.200 401.500 121.200 423.100
[03/10 11:29:56    359] addCustomLine AAA 121.200 401.500 142.800 401.500
[03/10 11:29:56    359] addCustomLine AAA 121.200 423.100 142.800 423.100
[03/10 11:29:56    359] addCustomLine AAA 142.800 401.500 142.800 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q14_reg_23_, Center Move (208.000,405.100)->(201.600,394.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 197.200 394.300 197.200 415.900
[03/10 11:29:56    359] addCustomLine AAA 197.200 394.300 218.800 394.300
[03/10 11:29:56    359] addCustomLine AAA 197.200 415.900 218.800 415.900
[03/10 11:29:56    359] addCustomLine AAA 218.800 394.300 218.800 415.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q14_reg_21_, Center Move (207.600,408.700)->(201.600,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 196.800 397.900 196.800 419.500
[03/10 11:29:56    359] addCustomLine AAA 196.800 397.900 218.400 397.900
[03/10 11:29:56    359] addCustomLine AAA 196.800 419.500 218.400 419.500
[03/10 11:29:56    359] addCustomLine AAA 218.400 397.900 218.400 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/q15_reg_21_, Center Move (207.600,410.500)->(201.600,399.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 196.800 399.700 196.800 421.300
[03/10 11:29:56    359] addCustomLine AAA 196.800 399.700 218.400 399.700
[03/10 11:29:56    359] addCustomLine AAA 196.800 421.300 218.400 421.300
[03/10 11:29:56    359] addCustomLine AAA 218.400 399.700 218.400 421.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_15__fifo_instance/rd_ptr_reg_0_, Center Move (229.300,383.500)->(218.500,378.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 218.500 372.700 218.500 394.300
[03/10 11:29:56    359] addCustomLine AAA 218.500 372.700 240.100 372.700
[03/10 11:29:56    359] addCustomLine AAA 218.500 394.300 240.100 394.300
[03/10 11:29:56    359] addCustomLine AAA 240.100 372.700 240.100 394.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q10_reg_9_, Center Move (265.000,16.300)->(262.400,27.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 254.200 5.500 254.200 27.100
[03/10 11:29:56    359] addCustomLine AAA 254.200 5.500 275.800 5.500
[03/10 11:29:56    359] addCustomLine AAA 254.200 27.100 275.800 27.100
[03/10 11:29:56    359] addCustomLine AAA 275.800 5.500 275.800 27.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q6_reg_4_, Center Move (173.100,32.500)->(183.900,39.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 162.300 21.700 162.300 43.300
[03/10 11:29:56    359] addCustomLine AAA 162.300 21.700 183.900 21.700
[03/10 11:29:56    359] addCustomLine AAA 162.300 43.300 183.900 43.300
[03/10 11:29:56    359] addCustomLine AAA 183.900 21.700 183.900 43.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q11_reg_8_, Center Move (273.000,14.500)->(268.000,25.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 262.200 3.700 262.200 25.300
[03/10 11:29:56    359] addCustomLine AAA 262.200 3.700 283.800 3.700
[03/10 11:29:56    359] addCustomLine AAA 262.200 25.300 283.800 25.300
[03/10 11:29:56    359] addCustomLine AAA 283.800 3.700 283.800 25.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q15_reg_14_, Center Move (214.100,14.500)->(216.900,25.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 203.300 3.700 203.300 25.300
[03/10 11:29:56    359] addCustomLine AAA 203.300 3.700 224.900 3.700
[03/10 11:29:56    359] addCustomLine AAA 203.300 25.300 224.900 25.300
[03/10 11:29:56    359] addCustomLine AAA 224.900 3.700 224.900 25.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q15_reg_8_, Center Move (260.100,10.900)->(258.100,21.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 249.300 0.100 249.300 21.700
[03/10 11:29:56    359] addCustomLine AAA 249.300 0.100 270.900 0.100
[03/10 11:29:56    359] addCustomLine AAA 249.300 21.700 270.900 21.700
[03/10 11:29:56    359] addCustomLine AAA 270.900 0.100 270.900 21.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q15_reg_6_, Center Move (219.300,12.700)->(220.500,23.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 208.500 1.900 208.500 23.500
[03/10 11:29:56    359] addCustomLine AAA 208.500 1.900 230.100 1.900
[03/10 11:29:56    359] addCustomLine AAA 208.500 23.500 230.100 23.500
[03/10 11:29:56    359] addCustomLine AAA 230.100 1.900 230.100 23.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q15_reg_4_, Center Move (234.300,10.900)->(235.500,21.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 223.500 0.100 223.500 21.700
[03/10 11:29:56    359] addCustomLine AAA 223.500 0.100 245.100 0.100
[03/10 11:29:56    359] addCustomLine AAA 223.500 21.700 245.100 21.700
[03/10 11:29:56    359] addCustomLine AAA 245.100 0.100 245.100 21.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q15_reg_3_, Center Move (240.500,12.700)->(238.100,23.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 229.700 1.900 229.700 23.500
[03/10 11:29:56    359] addCustomLine AAA 229.700 1.900 251.300 1.900
[03/10 11:29:56    359] addCustomLine AAA 229.700 23.500 251.300 23.500
[03/10 11:29:56    359] addCustomLine AAA 251.300 1.900 251.300 23.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q0_reg_9_, Center Move (279.000,16.300)->(277.600,27.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 268.200 5.500 268.200 27.100
[03/10 11:29:56    359] addCustomLine AAA 268.200 5.500 289.800 5.500
[03/10 11:29:56    359] addCustomLine AAA 268.200 27.100 289.800 27.100
[03/10 11:29:56    359] addCustomLine AAA 289.800 5.500 289.800 27.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q2_reg_16_, Center Move (284.800,86.500)->(286.800,75.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 274.000 75.700 274.000 97.300
[03/10 11:29:56    359] addCustomLine AAA 274.000 75.700 295.600 75.700
[03/10 11:29:56    359] addCustomLine AAA 274.000 97.300 295.600 97.300
[03/10 11:29:56    359] addCustomLine AAA 295.600 75.700 295.600 97.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_0__fifo_instance/q3_reg_9_, Center Move (283.000,23.500)->(276.600,34.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 272.200 12.700 272.200 34.300
[03/10 11:29:56    359] addCustomLine AAA 272.200 12.700 293.800 12.700
[03/10 11:29:56    359] addCustomLine AAA 272.200 34.300 293.800 34.300
[03/10 11:29:56    359] addCustomLine AAA 293.800 12.700 293.800 34.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q10_reg_21_, Center Move (366.200,14.500)->(361.200,25.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 355.400 3.700 355.400 25.300
[03/10 11:29:56    359] addCustomLine AAA 355.400 3.700 377.000 3.700
[03/10 11:29:56    359] addCustomLine AAA 355.400 25.300 377.000 25.300
[03/10 11:29:56    359] addCustomLine AAA 377.000 3.700 377.000 25.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q10_reg_5_, Center Move (375.200,16.300)->(367.400,27.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 364.400 5.500 364.400 27.100
[03/10 11:29:56    359] addCustomLine AAA 364.400 5.500 386.000 5.500
[03/10 11:29:56    359] addCustomLine AAA 364.400 27.100 386.000 27.100
[03/10 11:29:56    359] addCustomLine AAA 386.000 5.500 386.000 27.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q6_reg_0_, Center Move (379.900,27.100)->(381.300,37.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 369.100 16.300 369.100 37.900
[03/10 11:29:56    359] addCustomLine AAA 369.100 16.300 390.700 16.300
[03/10 11:29:56    359] addCustomLine AAA 369.100 37.900 390.700 37.900
[03/10 11:29:56    359] addCustomLine AAA 390.700 16.300 390.700 37.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q11_reg_5_, Center Move (375.600,18.100)->(370.800,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 364.800 7.300 364.800 28.900
[03/10 11:29:56    359] addCustomLine AAA 364.800 7.300 386.400 7.300
[03/10 11:29:56    359] addCustomLine AAA 364.800 28.900 386.400 28.900
[03/10 11:29:56    359] addCustomLine AAA 386.400 7.300 386.400 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q7_reg_20_, Center Move (327.700,19.900)->(325.100,30.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 316.900 9.100 316.900 30.700
[03/10 11:29:56    359] addCustomLine AAA 316.900 9.100 338.500 9.100
[03/10 11:29:56    359] addCustomLine AAA 316.900 30.700 338.500 30.700
[03/10 11:29:56    359] addCustomLine AAA 338.500 9.100 338.500 30.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q7_reg_15_, Center Move (392.100,18.100)->(390.900,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 381.300 7.300 381.300 28.900
[03/10 11:29:56    359] addCustomLine AAA 381.300 7.300 402.900 7.300
[03/10 11:29:56    359] addCustomLine AAA 381.300 28.900 402.900 28.900
[03/10 11:29:56    359] addCustomLine AAA 402.900 7.300 402.900 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q7_reg_4_, Center Move (320.700,19.900)->(320.700,30.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 309.900 9.100 309.900 30.700
[03/10 11:29:56    359] addCustomLine AAA 309.900 9.100 331.500 9.100
[03/10 11:29:56    359] addCustomLine AAA 309.900 30.700 331.500 30.700
[03/10 11:29:56    359] addCustomLine AAA 331.500 9.100 331.500 30.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q0_reg_15_, Center Move (407.800,21.700)->(403.600,32.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 397.000 10.900 397.000 32.500
[03/10 11:29:56    359] addCustomLine AAA 397.000 10.900 418.600 10.900
[03/10 11:29:56    359] addCustomLine AAA 397.000 32.500 418.600 32.500
[03/10 11:29:56    359] addCustomLine AAA 418.600 10.900 418.600 32.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q0_reg_4_, Center Move (340.400,14.500)->(338.400,25.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 329.600 3.700 329.600 25.300
[03/10 11:29:56    359] addCustomLine AAA 329.600 3.700 351.200 3.700
[03/10 11:29:56    359] addCustomLine AAA 329.600 25.300 351.200 25.300
[03/10 11:29:56    359] addCustomLine AAA 351.200 3.700 351.200 25.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q1_reg_15_, Center Move (407.600,23.500)->(403.200,34.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 396.800 12.700 396.800 34.300
[03/10 11:29:56    359] addCustomLine AAA 396.800 12.700 418.400 12.700
[03/10 11:29:56    359] addCustomLine AAA 396.800 34.300 418.400 34.300
[03/10 11:29:56    359] addCustomLine AAA 418.400 12.700 418.400 34.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q2_reg_20_, Center Move (345.000,16.300)->(342.000,27.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 334.200 5.500 334.200 27.100
[03/10 11:29:56    359] addCustomLine AAA 334.200 5.500 355.800 5.500
[03/10 11:29:56    359] addCustomLine AAA 334.200 27.100 355.800 27.100
[03/10 11:29:56    359] addCustomLine AAA 355.800 5.500 355.800 27.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q2_reg_4_, Center Move (333.800,16.300)->(335.600,27.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 323.000 5.500 323.000 27.100
[03/10 11:29:56    359] addCustomLine AAA 323.000 5.500 344.600 5.500
[03/10 11:29:56    359] addCustomLine AAA 323.000 27.100 344.600 27.100
[03/10 11:29:56    359] addCustomLine AAA 344.600 5.500 344.600 27.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q3_reg_20_, Center Move (350.400,18.100)->(342.200,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 339.600 7.300 339.600 28.900
[03/10 11:29:56    359] addCustomLine AAA 339.600 7.300 361.200 7.300
[03/10 11:29:56    359] addCustomLine AAA 339.600 28.900 361.200 28.900
[03/10 11:29:56    359] addCustomLine AAA 361.200 7.300 361.200 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q4_reg_20_, Center Move (312.300,18.100)->(319.300,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 301.500 7.300 301.500 28.900
[03/10 11:29:56    359] addCustomLine AAA 301.500 7.300 323.100 7.300
[03/10 11:29:56    359] addCustomLine AAA 301.500 28.900 323.100 28.900
[03/10 11:29:56    359] addCustomLine AAA 323.100 7.300 323.100 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q4_reg_16_, Center Move (398.900,18.100)->(394.100,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 388.100 7.300 388.100 28.900
[03/10 11:29:56    359] addCustomLine AAA 388.100 7.300 409.700 7.300
[03/10 11:29:56    359] addCustomLine AAA 388.100 28.900 409.700 28.900
[03/10 11:29:56    359] addCustomLine AAA 409.700 7.300 409.700 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q4_reg_15_, Center Move (385.500,18.100)->(387.700,28.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 374.700 7.300 374.700 28.900
[03/10 11:29:56    359] addCustomLine AAA 374.700 7.300 396.300 7.300
[03/10 11:29:56    359] addCustomLine AAA 374.700 28.900 396.300 28.900
[03/10 11:29:56    359] addCustomLine AAA 396.300 7.300 396.300 28.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_1__fifo_instance/q5_reg_23_, Center Move (304.900,64.900)->(315.700,68.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 294.100 54.100 294.100 75.700
[03/10 11:29:56    359] addCustomLine AAA 294.100 54.100 315.700 54.100
[03/10 11:29:56    359] addCustomLine AAA 294.100 75.700 315.700 75.700
[03/10 11:29:56    359] addCustomLine AAA 315.700 54.100 315.700 75.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_2__fifo_instance/rd_ptr_reg_3_, Center Move (301.500,72.100)->(298.500,82.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 290.700 61.300 290.700 82.900
[03/10 11:29:56    359] addCustomLine AAA 290.700 61.300 312.300 61.300
[03/10 11:29:56    359] addCustomLine AAA 290.700 82.900 312.300 82.900
[03/10 11:29:56    359] addCustomLine AAA 312.300 61.300 312.300 82.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_2__fifo_instance/rd_ptr_reg_4_, Center Move (305.500,70.300)->(299.100,81.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 294.700 59.500 294.700 81.100
[03/10 11:29:56    359] addCustomLine AAA 294.700 59.500 316.300 59.500
[03/10 11:29:56    359] addCustomLine AAA 294.700 81.100 316.300 81.100
[03/10 11:29:56    359] addCustomLine AAA 316.300 59.500 316.300 81.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_2__fifo_instance/wr_ptr_reg_4_, Center Move (300.400,75.700)->(295.000,86.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 289.600 64.900 289.600 86.500
[03/10 11:29:56    359] addCustomLine AAA 289.600 64.900 311.200 64.900
[03/10 11:29:56    359] addCustomLine AAA 289.600 86.500 311.200 86.500
[03/10 11:29:56    359] addCustomLine AAA 311.200 64.900 311.200 86.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_3__fifo_instance/wr_ptr_reg_4_, Center Move (268.800,79.300)->(258.000,88.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 258.000 68.500 258.000 90.100
[03/10 11:29:56    359] addCustomLine AAA 258.000 68.500 279.600 68.500
[03/10 11:29:56    359] addCustomLine AAA 258.000 90.100 279.600 90.100
[03/10 11:29:56    359] addCustomLine AAA 279.600 68.500 279.600 90.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_3__fifo_instance/q14_reg_5_, Center Move (181.300,118.900)->(192.100,122.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 170.500 108.100 170.500 129.700
[03/10 11:29:56    359] addCustomLine AAA 170.500 108.100 192.100 108.100
[03/10 11:29:56    359] addCustomLine AAA 170.500 129.700 192.100 129.700
[03/10 11:29:56    359] addCustomLine AAA 192.100 108.100 192.100 129.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_3__fifo_instance/rd_ptr_reg_0_, Center Move (282.200,90.100)->(271.400,93.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 271.400 79.300 271.400 100.900
[03/10 11:29:56    359] addCustomLine AAA 271.400 79.300 293.000 79.300
[03/10 11:29:56    359] addCustomLine AAA 271.400 100.900 293.000 100.900
[03/10 11:29:56    359] addCustomLine AAA 293.000 79.300 293.000 100.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q6_reg_22_, Center Move (114.700,37.900)->(104.700,48.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 103.900 27.100 103.900 48.700
[03/10 11:29:56    359] addCustomLine AAA 103.900 27.100 125.500 27.100
[03/10 11:29:56    359] addCustomLine AAA 103.900 48.700 125.500 48.700
[03/10 11:29:56    359] addCustomLine AAA 125.500 27.100 125.500 48.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q6_reg_15_, Center Move (138.300,32.500)->(141.500,43.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 127.500 21.700 127.500 43.300
[03/10 11:29:56    359] addCustomLine AAA 127.500 21.700 149.100 21.700
[03/10 11:29:56    359] addCustomLine AAA 127.500 43.300 149.100 43.300
[03/10 11:29:56    359] addCustomLine AAA 149.100 21.700 149.100 43.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q6_reg_9_, Center Move (121.300,43.300)->(121.900,54.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 110.500 32.500 110.500 54.100
[03/10 11:29:56    359] addCustomLine AAA 110.500 32.500 132.100 32.500
[03/10 11:29:56    359] addCustomLine AAA 110.500 54.100 132.100 54.100
[03/10 11:29:56    359] addCustomLine AAA 132.100 32.500 132.100 54.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q6_reg_8_, Center Move (77.500,36.100)->(80.300,46.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 66.700 25.300 66.700 46.900
[03/10 11:29:56    359] addCustomLine AAA 66.700 25.300 88.300 25.300
[03/10 11:29:56    359] addCustomLine AAA 66.700 46.900 88.300 46.900
[03/10 11:29:56    359] addCustomLine AAA 88.300 25.300 88.300 46.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q6_reg_6_, Center Move (100.900,34.300)->(99.700,45.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 90.100 23.500 90.100 45.100
[03/10 11:29:56    359] addCustomLine AAA 90.100 23.500 111.700 23.500
[03/10 11:29:56    359] addCustomLine AAA 90.100 45.100 111.700 45.100
[03/10 11:29:56    359] addCustomLine AAA 111.700 23.500 111.700 45.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/wr_ptr_reg_4_, Center Move (182.000,99.100)->(171.200,93.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 171.200 88.300 171.200 109.900
[03/10 11:29:56    359] addCustomLine AAA 171.200 88.300 192.800 88.300
[03/10 11:29:56    359] addCustomLine AAA 171.200 109.900 192.800 109.900
[03/10 11:29:56    359] addCustomLine AAA 192.800 88.300 192.800 109.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q7_reg_22_, Center Move (114.500,39.700)->(106.700,50.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 103.700 28.900 103.700 50.500
[03/10 11:29:56    359] addCustomLine AAA 103.700 28.900 125.300 28.900
[03/10 11:29:56    359] addCustomLine AAA 103.700 50.500 125.300 50.500
[03/10 11:29:56    359] addCustomLine AAA 125.300 28.900 125.300 50.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q7_reg_17_, Center Move (69.300,37.900)->(74.100,48.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 58.500 27.100 58.500 48.700
[03/10 11:29:56    359] addCustomLine AAA 58.500 27.100 80.100 27.100
[03/10 11:29:56    359] addCustomLine AAA 58.500 48.700 80.100 48.700
[03/10 11:29:56    359] addCustomLine AAA 80.100 27.100 80.100 48.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q7_reg_15_, Center Move (133.300,37.900)->(136.700,48.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 122.500 27.100 122.500 48.700
[03/10 11:29:56    359] addCustomLine AAA 122.500 27.100 144.100 27.100
[03/10 11:29:56    359] addCustomLine AAA 122.500 48.700 144.100 48.700
[03/10 11:29:56    359] addCustomLine AAA 144.100 27.100 144.100 48.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q12_reg_12_, Center Move (48.700,90.100)->(59.500,97.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 37.900 79.300 37.900 100.900
[03/10 11:29:56    359] addCustomLine AAA 37.900 79.300 59.500 79.300
[03/10 11:29:56    359] addCustomLine AAA 37.900 100.900 59.500 100.900
[03/10 11:29:56    359] addCustomLine AAA 59.500 79.300 59.500 100.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q13_reg_23_, Center Move (57.700,91.900)->(68.500,95.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 46.900 81.100 46.900 102.700
[03/10 11:29:56    359] addCustomLine AAA 46.900 81.100 68.500 81.100
[03/10 11:29:56    359] addCustomLine AAA 46.900 102.700 68.500 102.700
[03/10 11:29:56    359] addCustomLine AAA 68.500 81.100 68.500 102.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q13_reg_19_, Center Move (44.700,82.900)->(55.500,88.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 33.900 72.100 33.900 93.700
[03/10 11:29:56    359] addCustomLine AAA 33.900 72.100 55.500 72.100
[03/10 11:29:56    359] addCustomLine AAA 33.900 93.700 55.500 93.700
[03/10 11:29:56    359] addCustomLine AAA 55.500 72.100 55.500 93.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q13_reg_17_, Center Move (57.300,81.100)->(65.700,91.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 46.500 70.300 46.500 91.900
[03/10 11:29:56    359] addCustomLine AAA 46.500 70.300 68.100 70.300
[03/10 11:29:56    359] addCustomLine AAA 46.500 91.900 68.100 91.900
[03/10 11:29:56    359] addCustomLine AAA 68.100 70.300 68.100 91.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q13_reg_12_, Center Move (44.900,91.900)->(55.700,99.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 34.100 81.100 34.100 102.700
[03/10 11:29:56    359] addCustomLine AAA 34.100 81.100 55.700 81.100
[03/10 11:29:56    359] addCustomLine AAA 34.100 102.700 55.700 102.700
[03/10 11:29:56    359] addCustomLine AAA 55.700 81.100 55.700 102.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q13_reg_0_, Center Move (44.100,99.100)->(54.900,104.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 33.300 88.300 33.300 109.900
[03/10 11:29:56    359] addCustomLine AAA 33.300 88.300 54.900 88.300
[03/10 11:29:56    359] addCustomLine AAA 33.300 109.900 54.900 109.900
[03/10 11:29:56    359] addCustomLine AAA 54.900 88.300 54.900 109.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q0_reg_22_, Center Move (95.200,45.100)->(96.800,55.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 84.400 34.300 84.400 55.900
[03/10 11:29:56    359] addCustomLine AAA 84.400 34.300 106.000 34.300
[03/10 11:29:56    359] addCustomLine AAA 84.400 55.900 106.000 55.900
[03/10 11:29:56    359] addCustomLine AAA 106.000 34.300 106.000 55.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q2_reg_23_, Center Move (53.400,75.700)->(64.200,79.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 42.600 64.900 42.600 86.500
[03/10 11:29:56    359] addCustomLine AAA 42.600 64.900 64.200 64.900
[03/10 11:29:56    359] addCustomLine AAA 42.600 86.500 64.200 86.500
[03/10 11:29:56    359] addCustomLine AAA 64.200 64.900 64.200 86.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q2_reg_17_, Center Move (53.200,73.900)->(64.000,77.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 42.400 63.100 42.400 84.700
[03/10 11:29:56    359] addCustomLine AAA 42.400 63.100 64.000 63.100
[03/10 11:29:56    359] addCustomLine AAA 42.400 84.700 64.000 84.700
[03/10 11:29:56    359] addCustomLine AAA 64.000 63.100 64.000 84.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q2_reg_15_, Center Move (158.200,36.100)->(154.400,46.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 147.400 25.300 147.400 46.900
[03/10 11:29:56    359] addCustomLine AAA 147.400 25.300 169.000 25.300
[03/10 11:29:56    359] addCustomLine AAA 147.400 46.900 169.000 46.900
[03/10 11:29:56    359] addCustomLine AAA 169.000 25.300 169.000 46.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q2_reg_12_, Center Move (52.600,64.900)->(63.400,70.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 41.800 54.100 41.800 75.700
[03/10 11:29:56    359] addCustomLine AAA 41.800 54.100 63.400 54.100
[03/10 11:29:56    359] addCustomLine AAA 41.800 75.700 63.400 75.700
[03/10 11:29:56    359] addCustomLine AAA 63.400 54.100 63.400 75.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q3_reg_23_, Center Move (51.600,81.100)->(62.400,81.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 40.800 70.300 40.800 91.900
[03/10 11:29:56    359] addCustomLine AAA 40.800 70.300 62.400 70.300
[03/10 11:29:56    359] addCustomLine AAA 40.800 91.900 62.400 91.900
[03/10 11:29:56    359] addCustomLine AAA 62.400 70.300 62.400 91.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q3_reg_17_, Center Move (52.800,70.300)->(63.600,73.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 42.000 59.500 42.000 81.100
[03/10 11:29:56    359] addCustomLine AAA 42.000 59.500 63.600 59.500
[03/10 11:29:56    359] addCustomLine AAA 42.000 81.100 63.600 81.100
[03/10 11:29:56    359] addCustomLine AAA 63.600 59.500 63.600 81.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_23_, Center Move (55.300,48.700)->(66.100,57.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 44.500 37.900 44.500 59.500
[03/10 11:29:56    359] addCustomLine AAA 44.500 37.900 66.100 37.900
[03/10 11:29:56    359] addCustomLine AAA 44.500 59.500 66.100 59.500
[03/10 11:29:56    359] addCustomLine AAA 66.100 37.900 66.100 59.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_22_, Center Move (108.300,30.700)->(102.900,41.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 97.500 19.900 97.500 41.500
[03/10 11:29:56    359] addCustomLine AAA 97.500 19.900 119.100 19.900
[03/10 11:29:56    359] addCustomLine AAA 97.500 41.500 119.100 41.500
[03/10 11:29:56    359] addCustomLine AAA 119.100 19.900 119.100 41.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_17_, Center Move (53.100,45.100)->(63.900,55.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 42.300 34.300 42.300 55.900
[03/10 11:29:56    359] addCustomLine AAA 42.300 34.300 63.900 34.300
[03/10 11:29:56    359] addCustomLine AAA 42.300 55.900 63.900 55.900
[03/10 11:29:56    359] addCustomLine AAA 63.900 34.300 63.900 55.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_15_, Center Move (149.300,30.700)->(145.100,41.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 138.500 19.900 138.500 41.500
[03/10 11:29:56    359] addCustomLine AAA 138.500 19.900 160.100 19.900
[03/10 11:29:56    359] addCustomLine AAA 138.500 41.500 160.100 41.500
[03/10 11:29:56    359] addCustomLine AAA 160.100 19.900 160.100 41.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_12_, Center Move (50.700,59.500)->(61.500,66.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 39.900 48.700 39.900 70.300
[03/10 11:29:56    359] addCustomLine AAA 39.900 48.700 61.500 48.700
[03/10 11:29:56    359] addCustomLine AAA 39.900 70.300 61.500 70.300
[03/10 11:29:56    359] addCustomLine AAA 61.500 48.700 61.500 70.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_9_, Center Move (125.900,32.500)->(122.300,43.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 115.100 21.700 115.100 43.300
[03/10 11:29:56    359] addCustomLine AAA 115.100 21.700 136.700 21.700
[03/10 11:29:56    359] addCustomLine AAA 115.100 43.300 136.700 43.300
[03/10 11:29:56    359] addCustomLine AAA 136.700 21.700 136.700 43.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_6_, Center Move (95.500,32.500)->(98.100,43.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 84.700 21.700 84.700 43.300
[03/10 11:29:56    359] addCustomLine AAA 84.700 21.700 106.300 21.700
[03/10 11:29:56    359] addCustomLine AAA 84.700 43.300 106.300 43.300
[03/10 11:29:56    359] addCustomLine AAA 106.300 21.700 106.300 43.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q4_reg_0_, Center Move (54.700,57.700)->(65.500,63.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 43.900 46.900 43.900 68.500
[03/10 11:29:56    359] addCustomLine AAA 43.900 46.900 65.500 46.900
[03/10 11:29:56    359] addCustomLine AAA 43.900 68.500 65.500 68.500
[03/10 11:29:56    359] addCustomLine AAA 65.500 46.900 65.500 68.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q5_reg_17_, Center Move (60.700,39.700)->(70.500,50.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 49.900 28.900 49.900 50.500
[03/10 11:29:56    359] addCustomLine AAA 49.900 28.900 71.500 28.900
[03/10 11:29:56    359] addCustomLine AAA 49.900 50.500 71.500 50.500
[03/10 11:29:56    359] addCustomLine AAA 71.500 28.900 71.500 50.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q5_reg_15_, Center Move (143.700,37.900)->(142.500,48.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 132.900 27.100 132.900 48.700
[03/10 11:29:56    359] addCustomLine AAA 132.900 27.100 154.500 27.100
[03/10 11:29:56    359] addCustomLine AAA 132.900 48.700 154.500 48.700
[03/10 11:29:56    359] addCustomLine AAA 154.500 27.100 154.500 48.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q5_reg_9_, Center Move (121.100,37.900)->(122.100,48.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 110.300 27.100 110.300 48.700
[03/10 11:29:56    359] addCustomLine AAA 110.300 27.100 131.900 27.100
[03/10 11:29:56    359] addCustomLine AAA 110.300 48.700 131.900 48.700
[03/10 11:29:56    359] addCustomLine AAA 131.900 27.100 131.900 48.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_4__fifo_instance/q5_reg_8_, Center Move (84.700,32.500)->(87.100,43.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 73.900 21.700 73.900 43.300
[03/10 11:29:56    359] addCustomLine AAA 73.900 21.700 95.500 21.700
[03/10 11:29:56    359] addCustomLine AAA 73.900 43.300 95.500 43.300
[03/10 11:29:56    359] addCustomLine AAA 95.500 21.700 95.500 43.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q7_reg_1_, Center Move (383.100,117.100)->(380.900,127.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 372.300 106.300 372.300 127.900
[03/10 11:29:56    359] addCustomLine AAA 372.300 106.300 393.900 106.300
[03/10 11:29:56    359] addCustomLine AAA 372.300 127.900 393.900 127.900
[03/10 11:29:56    359] addCustomLine AAA 393.900 106.300 393.900 127.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q14_reg_17_, Center Move (389.300,117.100)->(395.100,127.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 378.500 106.300 378.500 127.900
[03/10 11:29:56    359] addCustomLine AAA 378.500 106.300 400.100 106.300
[03/10 11:29:56    359] addCustomLine AAA 378.500 127.900 400.100 127.900
[03/10 11:29:56    359] addCustomLine AAA 400.100 106.300 400.100 127.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q15_reg_17_, Center Move (395.500,115.300)->(396.100,126.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 384.700 104.500 384.700 126.100
[03/10 11:29:56    359] addCustomLine AAA 384.700 104.500 406.300 104.500
[03/10 11:29:56    359] addCustomLine AAA 384.700 126.100 406.300 126.100
[03/10 11:29:56    359] addCustomLine AAA 406.300 104.500 406.300 126.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q15_reg_3_, Center Move (408.900,113.500)->(402.900,124.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 398.100 102.700 398.100 124.300
[03/10 11:29:56    359] addCustomLine AAA 398.100 102.700 419.700 102.700
[03/10 11:29:56    359] addCustomLine AAA 398.100 124.300 419.700 124.300
[03/10 11:29:56    359] addCustomLine AAA 419.700 102.700 419.700 124.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q4_reg_16_, Center Move (361.500,117.100)->(364.100,127.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 350.700 106.300 350.700 127.900
[03/10 11:29:56    359] addCustomLine AAA 350.700 106.300 372.300 106.300
[03/10 11:29:56    359] addCustomLine AAA 350.700 127.900 372.300 127.900
[03/10 11:29:56    359] addCustomLine AAA 372.300 106.300 372.300 127.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q5_reg_16_, Center Move (357.100,118.900)->(362.500,129.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 346.300 108.100 346.300 129.700
[03/10 11:29:56    359] addCustomLine AAA 346.300 108.100 367.900 108.100
[03/10 11:29:56    359] addCustomLine AAA 346.300 129.700 367.900 129.700
[03/10 11:29:56    359] addCustomLine AAA 367.900 108.100 367.900 129.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_5__fifo_instance/q5_reg_1_, Center Move (376.300,117.100)->(377.100,127.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 365.500 106.300 365.500 127.900
[03/10 11:29:56    359] addCustomLine AAA 365.500 106.300 387.100 106.300
[03/10 11:29:56    359] addCustomLine AAA 365.500 127.900 387.100 127.900
[03/10 11:29:56    359] addCustomLine AAA 387.100 106.300 387.100 127.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/rd_ptr_reg_4_, Center Move (105.100,120.700)->(115.700,131.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 94.300 109.900 94.300 131.500
[03/10 11:29:56    359] addCustomLine AAA 94.300 109.900 115.900 109.900
[03/10 11:29:56    359] addCustomLine AAA 94.300 131.500 115.900 131.500
[03/10 11:29:56    359] addCustomLine AAA 115.900 109.900 115.900 131.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q8_reg_23_, Center Move (148.800,131.500)->(146.400,142.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 138.000 120.700 138.000 142.300
[03/10 11:29:56    359] addCustomLine AAA 138.000 120.700 159.600 120.700
[03/10 11:29:56    359] addCustomLine AAA 138.000 142.300 159.600 142.300
[03/10 11:29:56    359] addCustomLine AAA 159.600 120.700 159.600 142.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q10_reg_23_, Center Move (148.400,127.900)->(144.800,138.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 137.600 117.100 137.600 138.700
[03/10 11:29:56    359] addCustomLine AAA 137.600 117.100 159.200 117.100
[03/10 11:29:56    359] addCustomLine AAA 137.600 138.700 159.200 138.700
[03/10 11:29:56    359] addCustomLine AAA 159.200 117.100 159.200 138.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q10_reg_8_, Center Move (172.800,122.500)->(168.000,133.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 162.000 111.700 162.000 133.300
[03/10 11:29:56    359] addCustomLine AAA 162.000 111.700 183.600 111.700
[03/10 11:29:56    359] addCustomLine AAA 162.000 133.300 183.600 133.300
[03/10 11:29:56    359] addCustomLine AAA 183.600 111.700 183.600 133.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q10_reg_7_, Center Move (163.200,126.100)->(163.000,136.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 152.400 115.300 152.400 136.900
[03/10 11:29:56    359] addCustomLine AAA 152.400 115.300 174.000 115.300
[03/10 11:29:56    359] addCustomLine AAA 152.400 136.900 174.000 136.900
[03/10 11:29:56    359] addCustomLine AAA 174.000 115.300 174.000 136.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/wr_ptr_reg_4_, Center Move (110.000,120.700)->(119.800,131.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 99.200 109.900 99.200 131.500
[03/10 11:29:56    359] addCustomLine AAA 99.200 109.900 120.800 109.900
[03/10 11:29:56    359] addCustomLine AAA 99.200 131.500 120.800 131.500
[03/10 11:29:56    359] addCustomLine AAA 120.800 109.900 120.800 131.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q11_reg_8_, Center Move (172.600,124.300)->(166.400,135.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 161.800 113.500 161.800 135.100
[03/10 11:29:56    359] addCustomLine AAA 161.800 113.500 183.400 113.500
[03/10 11:29:56    359] addCustomLine AAA 161.800 135.100 183.400 135.100
[03/10 11:29:56    359] addCustomLine AAA 183.400 113.500 183.400 135.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q11_reg_7_, Center Move (163.200,122.500)->(162.600,133.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 152.400 111.700 152.400 133.300
[03/10 11:29:56    359] addCustomLine AAA 152.400 111.700 174.000 111.700
[03/10 11:29:56    359] addCustomLine AAA 152.400 133.300 174.000 133.300
[03/10 11:29:56    359] addCustomLine AAA 174.000 111.700 174.000 133.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q14_reg_14_, Center Move (200.100,210.700)->(189.300,208.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 189.300 199.900 189.300 221.500
[03/10 11:29:56    359] addCustomLine AAA 189.300 199.900 210.900 199.900
[03/10 11:29:56    359] addCustomLine AAA 189.300 221.500 210.900 221.500
[03/10 11:29:56    359] addCustomLine AAA 210.900 199.900 210.900 221.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q0_reg_23_, Center Move (137.600,129.700)->(138.400,140.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 126.800 118.900 126.800 140.500
[03/10 11:29:56    359] addCustomLine AAA 126.800 118.900 148.400 118.900
[03/10 11:29:56    359] addCustomLine AAA 126.800 140.500 148.400 140.500
[03/10 11:29:56    359] addCustomLine AAA 148.400 118.900 148.400 140.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q0_reg_8_, Center Move (180.000,126.100)->(174.200,136.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 169.200 115.300 169.200 136.900
[03/10 11:29:56    359] addCustomLine AAA 169.200 115.300 190.800 115.300
[03/10 11:29:56    359] addCustomLine AAA 169.200 136.900 190.800 136.900
[03/10 11:29:56    359] addCustomLine AAA 190.800 115.300 190.800 136.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q0_reg_7_, Center Move (156.600,126.100)->(155.200,136.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 145.800 115.300 145.800 136.900
[03/10 11:29:56    359] addCustomLine AAA 145.800 115.300 167.400 115.300
[03/10 11:29:56    359] addCustomLine AAA 145.800 136.900 167.400 136.900
[03/10 11:29:56    359] addCustomLine AAA 167.400 115.300 167.400 136.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_6__fifo_instance/q1_reg_23_, Center Move (137.200,127.900)->(137.200,138.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 126.400 117.100 126.400 138.700
[03/10 11:29:56    359] addCustomLine AAA 126.400 117.100 148.000 117.100
[03/10 11:29:56    359] addCustomLine AAA 126.400 138.700 148.000 138.700
[03/10 11:29:56    359] addCustomLine AAA 148.000 117.100 148.000 138.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_21_, Center Move (383.700,333.100)->(382.100,322.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 372.900 322.300 372.900 343.900
[03/10 11:29:56    359] addCustomLine AAA 372.900 322.300 394.500 322.300
[03/10 11:29:56    359] addCustomLine AAA 372.900 343.900 394.500 343.900
[03/10 11:29:56    359] addCustomLine AAA 394.500 322.300 394.500 343.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_19_, Center Move (400.300,331.300)->(389.900,320.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 389.500 320.500 389.500 342.100
[03/10 11:29:56    359] addCustomLine AAA 389.500 320.500 411.100 320.500
[03/10 11:29:56    359] addCustomLine AAA 389.500 342.100 411.100 342.100
[03/10 11:29:56    359] addCustomLine AAA 411.100 320.500 411.100 342.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_16_, Center Move (353.500,322.300)->(353.900,311.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 342.700 311.500 342.700 333.100
[03/10 11:29:56    359] addCustomLine AAA 342.700 311.500 364.300 311.500
[03/10 11:29:56    359] addCustomLine AAA 342.700 333.100 364.300 333.100
[03/10 11:29:56    359] addCustomLine AAA 364.300 311.500 364.300 333.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_12_, Center Move (371.500,331.300)->(376.100,320.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 360.700 320.500 360.700 342.100
[03/10 11:29:56    359] addCustomLine AAA 360.700 320.500 382.300 320.500
[03/10 11:29:56    359] addCustomLine AAA 360.700 342.100 382.300 342.100
[03/10 11:29:56    359] addCustomLine AAA 382.300 320.500 382.300 342.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_9_, Center Move (390.900,334.900)->(387.700,324.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 380.100 324.100 380.100 345.700
[03/10 11:29:56    359] addCustomLine AAA 380.100 324.100 401.700 324.100
[03/10 11:29:56    359] addCustomLine AAA 380.100 345.700 401.700 345.700
[03/10 11:29:56    359] addCustomLine AAA 401.700 324.100 401.700 345.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_7_, Center Move (379.100,331.300)->(380.700,320.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 368.300 320.500 368.300 342.100
[03/10 11:29:56    359] addCustomLine AAA 368.300 320.500 389.900 320.500
[03/10 11:29:56    359] addCustomLine AAA 368.300 342.100 389.900 342.100
[03/10 11:29:56    359] addCustomLine AAA 389.900 320.500 389.900 342.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_5_, Center Move (367.300,327.700)->(369.700,316.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 356.500 316.900 356.500 338.500
[03/10 11:29:56    359] addCustomLine AAA 356.500 316.900 378.100 316.900
[03/10 11:29:56    359] addCustomLine AAA 356.500 338.500 378.100 338.500
[03/10 11:29:56    359] addCustomLine AAA 378.100 316.900 378.100 338.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q6_reg_4_, Center Move (358.900,333.100)->(361.700,322.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 348.100 322.300 348.100 343.900
[03/10 11:29:56    359] addCustomLine AAA 348.100 322.300 369.700 322.300
[03/10 11:29:56    359] addCustomLine AAA 348.100 343.900 369.700 343.900
[03/10 11:29:56    359] addCustomLine AAA 369.700 322.300 369.700 343.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q7_reg_19_, Center Move (396.700,327.700)->(390.300,316.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 385.900 316.900 385.900 338.500
[03/10 11:29:56    359] addCustomLine AAA 385.900 316.900 407.500 316.900
[03/10 11:29:56    359] addCustomLine AAA 385.900 338.500 407.500 338.500
[03/10 11:29:56    359] addCustomLine AAA 407.500 316.900 407.500 338.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q7_reg_9_, Center Move (389.700,327.700)->(386.700,316.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 378.900 316.900 378.900 338.500
[03/10 11:29:56    359] addCustomLine AAA 378.900 316.900 400.500 316.900
[03/10 11:29:56    359] addCustomLine AAA 378.900 338.500 400.500 338.500
[03/10 11:29:56    359] addCustomLine AAA 400.500 316.900 400.500 338.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q7_reg_7_, Center Move (380.500,327.700)->(379.500,316.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 369.700 316.900 369.700 338.500
[03/10 11:29:56    359] addCustomLine AAA 369.700 316.900 391.300 316.900
[03/10 11:29:56    359] addCustomLine AAA 369.700 338.500 391.300 338.500
[03/10 11:29:56    359] addCustomLine AAA 391.300 316.900 391.300 338.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q7_reg_4_, Center Move (357.500,327.700)->(360.900,316.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 346.700 316.900 346.700 338.500
[03/10 11:29:56    359] addCustomLine AAA 346.700 316.900 368.300 316.900
[03/10 11:29:56    359] addCustomLine AAA 346.700 338.500 368.300 338.500
[03/10 11:29:56    359] addCustomLine AAA 368.300 316.900 368.300 338.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q12_reg_17_, Center Move (328.300,279.100)->(339.100,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 317.500 268.300 317.500 289.900
[03/10 11:29:56    359] addCustomLine AAA 317.500 268.300 339.100 268.300
[03/10 11:29:56    359] addCustomLine AAA 317.500 289.900 339.100 289.900
[03/10 11:29:56    359] addCustomLine AAA 339.100 268.300 339.100 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q12_reg_16_, Center Move (329.500,284.500)->(340.300,275.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 318.700 273.700 318.700 295.300
[03/10 11:29:56    359] addCustomLine AAA 318.700 273.700 340.300 273.700
[03/10 11:29:56    359] addCustomLine AAA 318.700 295.300 340.300 295.300
[03/10 11:29:56    359] addCustomLine AAA 340.300 273.700 340.300 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q13_reg_21_, Center Move (375.100,298.900)->(374.300,288.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 364.300 288.100 364.300 309.700
[03/10 11:29:56    359] addCustomLine AAA 364.300 288.100 385.900 288.100
[03/10 11:29:56    359] addCustomLine AAA 364.300 309.700 385.900 309.700
[03/10 11:29:56    359] addCustomLine AAA 385.900 288.100 385.900 309.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q13_reg_17_, Center Move (329.500,273.700)->(340.300,266.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 318.700 262.900 318.700 284.500
[03/10 11:29:56    359] addCustomLine AAA 318.700 262.900 340.300 262.900
[03/10 11:29:56    359] addCustomLine AAA 318.700 284.500 340.300 284.500
[03/10 11:29:56    359] addCustomLine AAA 340.300 262.900 340.300 284.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q13_reg_16_, Center Move (331.300,289.900)->(341.900,279.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 320.500 279.100 320.500 300.700
[03/10 11:29:56    359] addCustomLine AAA 320.500 279.100 342.100 279.100
[03/10 11:29:56    359] addCustomLine AAA 320.500 300.700 342.100 300.700
[03/10 11:29:56    359] addCustomLine AAA 342.100 279.100 342.100 300.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q14_reg_19_, Center Move (407.700,293.500)->(402.900,282.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 396.900 282.700 396.900 304.300
[03/10 11:29:56    359] addCustomLine AAA 396.900 282.700 418.500 282.700
[03/10 11:29:56    359] addCustomLine AAA 396.900 304.300 418.500 304.300
[03/10 11:29:56    359] addCustomLine AAA 418.500 282.700 418.500 304.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q14_reg_17_, Center Move (334.300,282.700)->(340.900,271.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 323.500 271.900 323.500 293.500
[03/10 11:29:56    359] addCustomLine AAA 323.500 271.900 345.100 271.900
[03/10 11:29:56    359] addCustomLine AAA 323.500 293.500 345.100 293.500
[03/10 11:29:56    359] addCustomLine AAA 345.100 271.900 345.100 293.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q15_reg_16_, Center Move (337.900,293.500)->(345.500,282.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 327.100 282.700 327.100 304.300
[03/10 11:29:56    359] addCustomLine AAA 327.100 282.700 348.700 282.700
[03/10 11:29:56    359] addCustomLine AAA 327.100 304.300 348.700 304.300
[03/10 11:29:56    359] addCustomLine AAA 348.700 282.700 348.700 304.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q2_reg_19_, Center Move (412.100,318.700)->(401.700,307.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 401.300 307.900 401.300 329.500
[03/10 11:29:56    359] addCustomLine AAA 401.300 307.900 422.900 307.900
[03/10 11:29:56    359] addCustomLine AAA 401.300 329.500 422.900 329.500
[03/10 11:29:56    359] addCustomLine AAA 422.900 307.900 422.900 329.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q3_reg_6_, Center Move (326.700,257.500)->(337.500,255.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 315.900 246.700 315.900 268.300
[03/10 11:29:56    359] addCustomLine AAA 315.900 246.700 337.500 246.700
[03/10 11:29:56    359] addCustomLine AAA 315.900 268.300 337.500 268.300
[03/10 11:29:56    359] addCustomLine AAA 337.500 246.700 337.500 268.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_7__fifo_instance/q4_reg_19_, Center Move (403.900,324.100)->(396.500,313.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 393.100 313.300 393.100 334.900
[03/10 11:29:56    359] addCustomLine AAA 393.100 313.300 414.700 313.300
[03/10 11:29:56    359] addCustomLine AAA 393.100 334.900 414.700 334.900
[03/10 11:29:56    359] addCustomLine AAA 414.700 313.300 414.700 334.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/rd_ptr_reg_4_, Center Move (17.700,108.100)->(28.500,118.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 6.900 97.300 6.900 118.900
[03/10 11:29:56    359] addCustomLine AAA 6.900 97.300 28.500 97.300
[03/10 11:29:56    359] addCustomLine AAA 6.900 118.900 28.500 118.900
[03/10 11:29:56    359] addCustomLine AAA 28.500 97.300 28.500 118.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/wr_ptr_reg_1_, Center Move (37.800,106.300)->(38.600,117.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 27.000 95.500 27.000 117.100
[03/10 11:29:56    359] addCustomLine AAA 27.000 95.500 48.600 95.500
[03/10 11:29:56    359] addCustomLine AAA 27.000 117.100 48.600 117.100
[03/10 11:29:56    359] addCustomLine AAA 48.600 95.500 48.600 117.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/wr_ptr_reg_2_, Center Move (42.500,109.900)->(38.700,120.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 31.700 99.100 31.700 120.700
[03/10 11:29:56    359] addCustomLine AAA 31.700 99.100 53.300 99.100
[03/10 11:29:56    359] addCustomLine AAA 31.700 120.700 53.300 120.700
[03/10 11:29:56    359] addCustomLine AAA 53.300 99.100 53.300 120.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/wr_ptr_reg_3_, Center Move (33.600,104.500)->(35.800,115.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 22.800 93.700 22.800 115.300
[03/10 11:29:56    359] addCustomLine AAA 22.800 93.700 44.400 93.700
[03/10 11:29:56    359] addCustomLine AAA 22.800 115.300 44.400 115.300
[03/10 11:29:56    359] addCustomLine AAA 44.400 93.700 44.400 115.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/wr_ptr_reg_4_, Center Move (24.600,106.300)->(31.600,117.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 13.800 95.500 13.800 117.100
[03/10 11:29:56    359] addCustomLine AAA 13.800 95.500 35.400 95.500
[03/10 11:29:56    359] addCustomLine AAA 13.800 117.100 35.400 117.100
[03/10 11:29:56    359] addCustomLine AAA 35.400 95.500 35.400 117.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q6_reg_0_, Center Move (20.000,149.500)->(21.400,160.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 9.200 138.700 9.200 160.300
[03/10 11:29:56    359] addCustomLine AAA 9.200 138.700 30.800 138.700
[03/10 11:29:56    359] addCustomLine AAA 9.200 160.300 30.800 160.300
[03/10 11:29:56    359] addCustomLine AAA 30.800 138.700 30.800 160.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q7_reg_23_, Center Move (18.400,124.300)->(21.800,135.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 7.600 113.500 7.600 135.100
[03/10 11:29:56    359] addCustomLine AAA 7.600 113.500 29.200 113.500
[03/10 11:29:56    359] addCustomLine AAA 7.600 135.100 29.200 135.100
[03/10 11:29:56    359] addCustomLine AAA 29.200 113.500 29.200 135.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q12_reg_7_, Center Move (101.200,126.100)->(96.200,136.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 90.400 115.300 90.400 136.900
[03/10 11:29:56    359] addCustomLine AAA 90.400 115.300 112.000 115.300
[03/10 11:29:56    359] addCustomLine AAA 90.400 136.900 112.000 136.900
[03/10 11:29:56    359] addCustomLine AAA 112.000 115.300 112.000 136.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q12_reg_1_, Center Move (26.200,124.300)->(30.600,135.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 15.400 113.500 15.400 135.100
[03/10 11:29:56    359] addCustomLine AAA 15.400 113.500 37.000 113.500
[03/10 11:29:56    359] addCustomLine AAA 15.400 135.100 37.000 135.100
[03/10 11:29:56    359] addCustomLine AAA 37.000 113.500 37.000 135.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q2_reg_17_, Center Move (59.500,118.900)->(59.100,129.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 48.700 108.100 48.700 129.700
[03/10 11:29:56    359] addCustomLine AAA 48.700 108.100 70.300 108.100
[03/10 11:29:56    359] addCustomLine AAA 48.700 129.700 70.300 129.700
[03/10 11:29:56    359] addCustomLine AAA 70.300 108.100 70.300 129.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q3_reg_1_, Center Move (46.500,115.300)->(47.100,126.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 35.700 104.500 35.700 126.100
[03/10 11:29:56    359] addCustomLine AAA 35.700 104.500 57.300 104.500
[03/10 11:29:56    359] addCustomLine AAA 35.700 126.100 57.300 126.100
[03/10 11:29:56    359] addCustomLine AAA 57.300 104.500 57.300 126.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_8__fifo_instance/q5_reg_1_, Center Move (44.400,117.100)->(44.200,127.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 33.600 106.300 33.600 127.900
[03/10 11:29:56    359] addCustomLine AAA 33.600 106.300 55.200 106.300
[03/10 11:29:56    359] addCustomLine AAA 33.600 127.900 55.200 127.900
[03/10 11:29:56    359] addCustomLine AAA 55.200 106.300 55.200 127.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/wr_ptr_reg_1_, Center Move (216.400,205.300)->(218.400,216.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 205.600 194.500 205.600 216.100
[03/10 11:29:56    359] addCustomLine AAA 205.600 194.500 227.200 194.500
[03/10 11:29:56    359] addCustomLine AAA 205.600 216.100 227.200 216.100
[03/10 11:29:56    359] addCustomLine AAA 227.200 194.500 227.200 216.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q9_reg_22_, Center Move (235.500,268.300)->(238.300,257.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 224.700 257.500 224.700 279.100
[03/10 11:29:56    359] addCustomLine AAA 224.700 257.500 246.300 257.500
[03/10 11:29:56    359] addCustomLine AAA 224.700 279.100 246.300 279.100
[03/10 11:29:56    359] addCustomLine AAA 246.300 257.500 246.300 279.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q9_reg_20_, Center Move (232.900,271.900)->(237.700,261.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 222.100 261.100 222.100 282.700
[03/10 11:29:56    359] addCustomLine AAA 222.100 261.100 243.700 261.100
[03/10 11:29:56    359] addCustomLine AAA 222.100 282.700 243.700 282.700
[03/10 11:29:56    359] addCustomLine AAA 243.700 261.100 243.700 282.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q9_reg_17_, Center Move (292.300,273.700)->(291.700,262.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 281.500 262.900 281.500 284.500
[03/10 11:29:56    359] addCustomLine AAA 281.500 262.900 303.100 262.900
[03/10 11:29:56    359] addCustomLine AAA 281.500 284.500 303.100 284.500
[03/10 11:29:56    359] addCustomLine AAA 303.100 262.900 303.100 284.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q9_reg_16_, Center Move (272.900,273.700)->(274.700,262.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 262.100 262.900 262.100 284.500
[03/10 11:29:56    359] addCustomLine AAA 262.100 262.900 283.700 262.900
[03/10 11:29:56    359] addCustomLine AAA 262.100 284.500 283.700 284.500
[03/10 11:29:56    359] addCustomLine AAA 283.700 262.900 283.700 284.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q9_reg_15_, Center Move (301.300,275.500)->(299.500,264.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 290.500 264.700 290.500 286.300
[03/10 11:29:56    359] addCustomLine AAA 290.500 264.700 312.100 264.700
[03/10 11:29:56    359] addCustomLine AAA 290.500 286.300 312.100 286.300
[03/10 11:29:56    359] addCustomLine AAA 312.100 264.700 312.100 286.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q11_reg_21_, Center Move (248.100,273.700)->(247.300,262.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 237.300 262.900 237.300 284.500
[03/10 11:29:56    359] addCustomLine AAA 237.300 262.900 258.900 262.900
[03/10 11:29:56    359] addCustomLine AAA 237.300 284.500 258.900 284.500
[03/10 11:29:56    359] addCustomLine AAA 258.900 262.900 258.900 284.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q11_reg_17_, Center Move (296.300,279.100)->(294.900,268.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 285.500 268.300 285.500 289.900
[03/10 11:29:56    359] addCustomLine AAA 285.500 268.300 307.100 268.300
[03/10 11:29:56    359] addCustomLine AAA 285.500 289.900 307.100 289.900
[03/10 11:29:56    359] addCustomLine AAA 307.100 268.300 307.100 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q11_reg_16_, Center Move (272.900,279.100)->(275.100,268.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 262.100 268.300 262.100 289.900
[03/10 11:29:56    359] addCustomLine AAA 262.100 268.300 283.700 268.300
[03/10 11:29:56    359] addCustomLine AAA 262.100 289.900 283.700 289.900
[03/10 11:29:56    359] addCustomLine AAA 283.700 268.300 283.700 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q11_reg_15_, Center Move (303.700,279.100)->(299.700,268.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 292.900 268.300 292.900 289.900
[03/10 11:29:56    359] addCustomLine AAA 292.900 268.300 314.500 268.300
[03/10 11:29:56    359] addCustomLine AAA 292.900 289.900 314.500 289.900
[03/10 11:29:56    359] addCustomLine AAA 314.500 268.300 314.500 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_21_, Center Move (249.300,279.100)->(248.300,268.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 238.500 268.300 238.500 289.900
[03/10 11:29:56    359] addCustomLine AAA 238.500 268.300 260.100 268.300
[03/10 11:29:56    359] addCustomLine AAA 238.500 289.900 260.100 289.900
[03/10 11:29:56    359] addCustomLine AAA 260.100 268.300 260.100 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_20_, Center Move (241.100,275.500)->(240.500,264.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 230.300 264.700 230.300 286.300
[03/10 11:29:56    359] addCustomLine AAA 230.300 264.700 251.900 264.700
[03/10 11:29:56    359] addCustomLine AAA 230.300 286.300 251.900 286.300
[03/10 11:29:56    359] addCustomLine AAA 251.900 264.700 251.900 286.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_17_, Center Move (296.100,284.500)->(293.300,273.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 285.300 273.700 285.300 295.300
[03/10 11:29:56    359] addCustomLine AAA 285.300 273.700 306.900 273.700
[03/10 11:29:56    359] addCustomLine AAA 285.300 295.300 306.900 295.300
[03/10 11:29:56    359] addCustomLine AAA 306.900 273.700 306.900 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_16_, Center Move (275.900,280.900)->(276.900,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 265.100 270.100 265.100 291.700
[03/10 11:29:56    359] addCustomLine AAA 265.100 270.100 286.700 270.100
[03/10 11:29:56    359] addCustomLine AAA 265.100 291.700 286.700 291.700
[03/10 11:29:56    359] addCustomLine AAA 286.700 270.100 286.700 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_15_, Center Move (306.900,284.500)->(302.300,273.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 296.100 273.700 296.100 295.300
[03/10 11:29:56    359] addCustomLine AAA 296.100 273.700 317.700 273.700
[03/10 11:29:56    359] addCustomLine AAA 296.100 295.300 317.700 295.300
[03/10 11:29:56    359] addCustomLine AAA 317.700 273.700 317.700 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q10_reg_4_, Center Move (267.900,280.900)->(267.700,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 257.100 270.100 257.100 291.700
[03/10 11:29:56    359] addCustomLine AAA 257.100 270.100 278.700 270.100
[03/10 11:29:56    359] addCustomLine AAA 257.100 291.700 278.700 291.700
[03/10 11:29:56    359] addCustomLine AAA 278.700 270.100 278.700 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q14_reg_21_, Center Move (256.000,284.500)->(253.000,273.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 245.200 273.700 245.200 295.300
[03/10 11:29:56    359] addCustomLine AAA 245.200 273.700 266.800 273.700
[03/10 11:29:56    359] addCustomLine AAA 245.200 295.300 266.800 295.300
[03/10 11:29:56    359] addCustomLine AAA 266.800 273.700 266.800 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q14_reg_17_, Center Move (312.600,280.900)->(307.600,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 301.800 270.100 301.800 291.700
[03/10 11:29:56    359] addCustomLine AAA 301.800 270.100 323.400 270.100
[03/10 11:29:56    359] addCustomLine AAA 301.800 291.700 323.400 291.700
[03/10 11:29:56    359] addCustomLine AAA 323.400 270.100 323.400 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q14_reg_16_, Center Move (286.200,279.100)->(285.000,268.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 275.400 268.300 275.400 289.900
[03/10 11:29:56    359] addCustomLine AAA 275.400 268.300 297.000 268.300
[03/10 11:29:56    359] addCustomLine AAA 275.400 289.900 297.000 289.900
[03/10 11:29:56    359] addCustomLine AAA 297.000 268.300 297.000 289.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q14_reg_15_, Center Move (321.200,280.900)->(312.800,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 310.400 270.100 310.400 291.700
[03/10 11:29:56    359] addCustomLine AAA 310.400 270.100 332.000 270.100
[03/10 11:29:56    359] addCustomLine AAA 310.400 291.700 332.000 291.700
[03/10 11:29:56    359] addCustomLine AAA 332.000 270.100 332.000 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q14_reg_4_, Center Move (261.600,284.500)->(265.000,273.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 250.800 273.700 250.800 295.300
[03/10 11:29:56    359] addCustomLine AAA 250.800 273.700 272.400 273.700
[03/10 11:29:56    359] addCustomLine AAA 250.800 295.300 272.400 295.300
[03/10 11:29:56    359] addCustomLine AAA 272.400 273.700 272.400 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q15_reg_21_, Center Move (255.800,282.700)->(253.800,271.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 245.000 271.900 245.000 293.500
[03/10 11:29:56    359] addCustomLine AAA 245.000 271.900 266.600 271.900
[03/10 11:29:56    359] addCustomLine AAA 245.000 293.500 266.600 293.500
[03/10 11:29:56    359] addCustomLine AAA 266.600 271.900 266.600 293.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q15_reg_17_, Center Move (314.000,282.700)->(309.200,271.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 303.200 271.900 303.200 293.500
[03/10 11:29:56    359] addCustomLine AAA 303.200 271.900 324.800 271.900
[03/10 11:29:56    359] addCustomLine AAA 303.200 293.500 324.800 293.500
[03/10 11:29:56    359] addCustomLine AAA 324.800 271.900 324.800 293.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q15_reg_16_, Center Move (287.200,280.900)->(285.000,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 276.400 270.100 276.400 291.700
[03/10 11:29:56    359] addCustomLine AAA 276.400 270.100 298.000 270.100
[03/10 11:29:56    359] addCustomLine AAA 276.400 291.700 298.000 291.700
[03/10 11:29:56    359] addCustomLine AAA 298.000 270.100 298.000 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_9__fifo_instance/q15_reg_4_, Center Move (261.200,280.900)->(260.000,270.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 250.400 270.100 250.400 291.700
[03/10 11:29:56    359] addCustomLine AAA 250.400 270.100 272.000 270.100
[03/10 11:29:56    359] addCustomLine AAA 250.400 291.700 272.000 291.700
[03/10 11:29:56    359] addCustomLine AAA 272.000 270.100 272.000 291.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q8_reg_3_, Center Move (32.500,295.300)->(31.900,284.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 21.700 284.500 21.700 306.100
[03/10 11:29:56    359] addCustomLine AAA 21.700 284.500 43.300 284.500
[03/10 11:29:56    359] addCustomLine AAA 21.700 306.100 43.300 306.100
[03/10 11:29:56    359] addCustomLine AAA 43.300 284.500 43.300 306.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q12_reg_20_, Center Move (32.200,300.700)->(30.400,289.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 21.400 289.900 21.400 311.500
[03/10 11:29:56    359] addCustomLine AAA 21.400 289.900 43.000 289.900
[03/10 11:29:56    359] addCustomLine AAA 21.400 311.500 43.000 311.500
[03/10 11:29:56    359] addCustomLine AAA 43.000 289.900 43.000 311.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q12_reg_9_, Center Move (19.400,214.300)->(20.400,225.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 8.600 203.500 8.600 225.100
[03/10 11:29:56    359] addCustomLine AAA 8.600 203.500 30.200 203.500
[03/10 11:29:56    359] addCustomLine AAA 8.600 225.100 30.200 225.100
[03/10 11:29:56    359] addCustomLine AAA 30.200 203.500 30.200 225.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q15_reg_22_, Center Move (50.200,302.500)->(50.400,291.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 39.400 291.700 39.400 313.300
[03/10 11:29:56    359] addCustomLine AAA 39.400 291.700 61.000 291.700
[03/10 11:29:56    359] addCustomLine AAA 39.400 313.300 61.000 313.300
[03/10 11:29:56    359] addCustomLine AAA 61.000 291.700 61.000 313.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q15_reg_11_, Center Move (16.000,300.700)->(21.400,289.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 5.200 289.900 5.200 311.500
[03/10 11:29:56    359] addCustomLine AAA 5.200 289.900 26.800 289.900
[03/10 11:29:56    359] addCustomLine AAA 5.200 311.500 26.800 311.500
[03/10 11:29:56    359] addCustomLine AAA 26.800 289.900 26.800 311.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_10__fifo_instance/q3_reg_6_, Center Move (84.300,214.300)->(83.900,225.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 73.500 203.500 73.500 225.100
[03/10 11:29:56    359] addCustomLine AAA 73.500 203.500 95.100 203.500
[03/10 11:29:56    359] addCustomLine AAA 73.500 225.100 95.100 225.100
[03/10 11:29:56    359] addCustomLine AAA 95.100 203.500 95.100 225.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/rd_ptr_reg_1_, Center Move (253.200,374.500)->(256.200,363.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 242.400 363.700 242.400 385.300
[03/10 11:29:56    359] addCustomLine AAA 242.400 363.700 264.000 363.700
[03/10 11:29:56    359] addCustomLine AAA 242.400 385.300 264.000 385.300
[03/10 11:29:56    359] addCustomLine AAA 264.000 363.700 264.000 385.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q11_reg_14_, Center Move (313.300,370.900)->(309.700,360.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 302.500 360.100 302.500 381.700
[03/10 11:29:56    359] addCustomLine AAA 302.500 360.100 324.100 360.100
[03/10 11:29:56    359] addCustomLine AAA 302.500 381.700 324.100 381.700
[03/10 11:29:56    359] addCustomLine AAA 324.100 360.100 324.100 381.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q10_reg_13_, Center Move (304.900,365.500)->(306.300,354.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 294.100 354.700 294.100 376.300
[03/10 11:29:56    359] addCustomLine AAA 294.100 354.700 315.700 354.700
[03/10 11:29:56    359] addCustomLine AAA 294.100 376.300 315.700 376.300
[03/10 11:29:56    359] addCustomLine AAA 315.700 354.700 315.700 376.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q10_reg_4_, Center Move (287.500,365.500)->(289.500,354.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 276.700 354.700 276.700 376.300
[03/10 11:29:56    359] addCustomLine AAA 276.700 354.700 298.300 354.700
[03/10 11:29:56    359] addCustomLine AAA 276.700 376.300 298.300 376.300
[03/10 11:29:56    359] addCustomLine AAA 298.300 354.700 298.300 376.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q13_reg_7_, Center Move (323.600,284.500)->(322.200,295.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 312.800 273.700 312.800 295.300
[03/10 11:29:56    359] addCustomLine AAA 312.800 273.700 334.400 273.700
[03/10 11:29:56    359] addCustomLine AAA 312.800 295.300 334.400 295.300
[03/10 11:29:56    359] addCustomLine AAA 334.400 273.700 334.400 295.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q15_reg_14_, Center Move (318.600,370.900)->(317.000,360.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 307.800 360.100 307.800 381.700
[03/10 11:29:56    359] addCustomLine AAA 307.800 360.100 329.400 360.100
[03/10 11:29:56    359] addCustomLine AAA 307.800 381.700 329.400 381.700
[03/10 11:29:56    359] addCustomLine AAA 329.400 360.100 329.400 381.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q0_reg_17_, Center Move (323.700,390.700)->(316.700,379.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 312.900 379.900 312.900 401.500
[03/10 11:29:56    359] addCustomLine AAA 312.900 379.900 334.500 379.900
[03/10 11:29:56    359] addCustomLine AAA 312.900 401.500 334.500 401.500
[03/10 11:29:56    359] addCustomLine AAA 334.500 379.900 334.500 401.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q0_reg_14_, Center Move (306.900,390.700)->(304.300,379.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 296.100 379.900 296.100 401.500
[03/10 11:29:56    359] addCustomLine AAA 296.100 379.900 317.700 379.900
[03/10 11:29:56    359] addCustomLine AAA 296.100 401.500 317.700 401.500
[03/10 11:29:56    359] addCustomLine AAA 317.700 379.900 317.700 401.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q1_reg_14_, Center Move (300.300,390.700)->(300.500,379.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 289.500 379.900 289.500 401.500
[03/10 11:29:56    359] addCustomLine AAA 289.500 379.900 311.100 379.900
[03/10 11:29:56    359] addCustomLine AAA 289.500 401.500 311.100 401.500
[03/10 11:29:56    359] addCustomLine AAA 311.100 379.900 311.100 401.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q1_reg_13_, Center Move (333.300,387.100)->(324.100,376.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 322.500 376.300 322.500 397.900
[03/10 11:29:56    359] addCustomLine AAA 322.500 376.300 344.100 376.300
[03/10 11:29:56    359] addCustomLine AAA 322.500 397.900 344.100 397.900
[03/10 11:29:56    359] addCustomLine AAA 344.100 376.300 344.100 397.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q1_reg_4_, Center Move (293.100,390.700)->(295.700,379.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 282.300 379.900 282.300 401.500
[03/10 11:29:56    359] addCustomLine AAA 282.300 379.900 303.900 379.900
[03/10 11:29:56    359] addCustomLine AAA 282.300 401.500 303.900 401.500
[03/10 11:29:56    359] addCustomLine AAA 303.900 379.900 303.900 401.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q1_reg_3_, Center Move (276.900,388.900)->(279.500,378.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 266.100 378.100 266.100 399.700
[03/10 11:29:56    359] addCustomLine AAA 266.100 378.100 287.700 378.100
[03/10 11:29:56    359] addCustomLine AAA 266.100 399.700 287.700 399.700
[03/10 11:29:56    359] addCustomLine AAA 287.700 378.100 287.700 399.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q2_reg_17_, Center Move (313.900,392.500)->(313.300,381.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 303.100 381.700 303.100 403.300
[03/10 11:29:56    359] addCustomLine AAA 303.100 381.700 324.700 381.700
[03/10 11:29:56    359] addCustomLine AAA 303.100 403.300 324.700 403.300
[03/10 11:29:56    359] addCustomLine AAA 324.700 381.700 324.700 403.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q2_reg_3_, Center Move (270.500,390.700)->(274.500,379.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 259.700 379.900 259.700 401.500
[03/10 11:29:56    359] addCustomLine AAA 259.700 379.900 281.300 379.900
[03/10 11:29:56    359] addCustomLine AAA 259.700 401.500 281.300 401.500
[03/10 11:29:56    359] addCustomLine AAA 281.300 379.900 281.300 401.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q3_reg_13_, Center Move (306.900,385.300)->(309.100,374.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 296.100 374.500 296.100 396.100
[03/10 11:29:56    359] addCustomLine AAA 296.100 374.500 317.700 374.500
[03/10 11:29:56    359] addCustomLine AAA 296.100 396.100 317.700 396.100
[03/10 11:29:56    359] addCustomLine AAA 317.700 374.500 317.700 396.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q4_reg_13_, Center Move (339.800,381.700)->(329.000,372.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 329.000 370.900 329.000 392.500
[03/10 11:29:56    359] addCustomLine AAA 329.000 370.900 350.600 370.900
[03/10 11:29:56    359] addCustomLine AAA 329.000 392.500 350.600 392.500
[03/10 11:29:56    359] addCustomLine AAA 350.600 370.900 350.600 392.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q4_reg_3_, Center Move (257.600,387.100)->(263.600,376.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 246.800 376.300 246.800 397.900
[03/10 11:29:56    359] addCustomLine AAA 246.800 376.300 268.400 376.300
[03/10 11:29:56    359] addCustomLine AAA 246.800 397.900 268.400 397.900
[03/10 11:29:56    359] addCustomLine AAA 268.400 376.300 268.400 397.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/q4_reg_0_, Center Move (265.200,385.300)->(265.200,374.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 254.400 374.500 254.400 396.100
[03/10 11:29:56    359] addCustomLine AAA 254.400 374.500 276.000 374.500
[03/10 11:29:56    359] addCustomLine AAA 254.400 396.100 276.000 396.100
[03/10 11:29:56    359] addCustomLine AAA 276.000 374.500 276.000 396.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_11__fifo_instance/rd_ptr_reg_0_, Center Move (249.300,378.100)->(254.900,367.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 238.500 367.300 238.500 388.900
[03/10 11:29:56    359] addCustomLine AAA 238.500 367.300 260.100 367.300
[03/10 11:29:56    359] addCustomLine AAA 238.500 388.900 260.100 388.900
[03/10 11:29:56    359] addCustomLine AAA 260.100 367.300 260.100 388.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q9_reg_21_, Center Move (31.100,408.700)->(33.500,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 20.300 397.900 20.300 419.500
[03/10 11:29:56    359] addCustomLine AAA 20.300 397.900 41.900 397.900
[03/10 11:29:56    359] addCustomLine AAA 20.300 419.500 41.900 419.500
[03/10 11:29:56    359] addCustomLine AAA 41.900 397.900 41.900 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q9_reg_14_, Center Move (87.300,408.700)->(83.700,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 76.500 397.900 76.500 419.500
[03/10 11:29:56    359] addCustomLine AAA 76.500 397.900 98.100 397.900
[03/10 11:29:56    359] addCustomLine AAA 76.500 419.500 98.100 419.500
[03/10 11:29:56    359] addCustomLine AAA 98.100 397.900 98.100 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q11_reg_20_, Center Move (26.900,412.300)->(31.900,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 16.100 401.500 16.100 423.100
[03/10 11:29:56    359] addCustomLine AAA 16.100 401.500 37.700 401.500
[03/10 11:29:56    359] addCustomLine AAA 16.100 423.100 37.700 423.100
[03/10 11:29:56    359] addCustomLine AAA 37.700 401.500 37.700 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q11_reg_14_, Center Move (77.500,405.100)->(81.100,394.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 66.700 394.300 66.700 415.900
[03/10 11:29:56    359] addCustomLine AAA 66.700 394.300 88.300 394.300
[03/10 11:29:56    359] addCustomLine AAA 66.700 415.900 88.300 415.900
[03/10 11:29:56    359] addCustomLine AAA 88.300 394.300 88.300 415.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q11_reg_4_, Center Move (51.500,408.700)->(53.900,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 40.700 397.900 40.700 419.500
[03/10 11:29:56    359] addCustomLine AAA 40.700 397.900 62.300 397.900
[03/10 11:29:56    359] addCustomLine AAA 40.700 419.500 62.300 419.500
[03/10 11:29:56    359] addCustomLine AAA 62.300 397.900 62.300 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q11_reg_3_, Center Move (66.900,408.700)->(58.300,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 56.100 397.900 56.100 419.500
[03/10 11:29:56    359] addCustomLine AAA 56.100 397.900 77.700 397.900
[03/10 11:29:56    359] addCustomLine AAA 56.100 419.500 77.700 419.500
[03/10 11:29:56    359] addCustomLine AAA 77.700 397.900 77.700 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q11_reg_2_, Center Move (44.300,408.700)->(47.700,397.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 33.500 397.900 33.500 419.500
[03/10 11:29:56    359] addCustomLine AAA 33.500 397.900 55.100 397.900
[03/10 11:29:56    359] addCustomLine AAA 33.500 419.500 55.100 419.500
[03/10 11:29:56    359] addCustomLine AAA 55.100 397.900 55.100 419.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_20_, Center Move (19.700,410.500)->(29.900,399.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 8.900 399.700 8.900 421.300
[03/10 11:29:56    359] addCustomLine AAA 8.900 399.700 30.500 399.700
[03/10 11:29:56    359] addCustomLine AAA 8.900 421.300 30.500 421.300
[03/10 11:29:56    359] addCustomLine AAA 30.500 399.700 30.500 421.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_14_, Center Move (81.500,410.500)->(82.100,399.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 70.700 399.700 70.700 421.300
[03/10 11:29:56    359] addCustomLine AAA 70.700 399.700 92.300 399.700
[03/10 11:29:56    359] addCustomLine AAA 70.700 421.300 92.300 421.300
[03/10 11:29:56    359] addCustomLine AAA 92.300 399.700 92.300 421.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_4_, Center Move (55.100,412.300)->(53.900,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 44.300 401.500 44.300 423.100
[03/10 11:29:56    359] addCustomLine AAA 44.300 401.500 65.900 401.500
[03/10 11:29:56    359] addCustomLine AAA 44.300 423.100 65.900 423.100
[03/10 11:29:56    359] addCustomLine AAA 65.900 401.500 65.900 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_3_, Center Move (62.300,412.300)->(57.700,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 51.500 401.500 51.500 423.100
[03/10 11:29:56    359] addCustomLine AAA 51.500 401.500 73.100 401.500
[03/10 11:29:56    359] addCustomLine AAA 51.500 423.100 73.100 423.100
[03/10 11:29:56    359] addCustomLine AAA 73.100 401.500 73.100 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_2_, Center Move (47.500,412.300)->(47.100,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 36.700 401.500 36.700 423.100
[03/10 11:29:56    359] addCustomLine AAA 36.700 401.500 58.300 401.500
[03/10 11:29:56    359] addCustomLine AAA 36.700 423.100 58.300 423.100
[03/10 11:29:56    359] addCustomLine AAA 58.300 401.500 58.300 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q10_reg_1_, Center Move (37.500,412.300)->(37.300,401.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 26.700 401.500 26.700 423.100
[03/10 11:29:56    359] addCustomLine AAA 26.700 401.500 48.300 401.500
[03/10 11:29:56    359] addCustomLine AAA 26.700 423.100 48.300 423.100
[03/10 11:29:56    359] addCustomLine AAA 48.300 401.500 48.300 423.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q14_reg_17_, Center Move (98.600,399.700)->(98.400,388.900). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 87.800 388.900 87.800 410.500
[03/10 11:29:56    359] addCustomLine AAA 87.800 388.900 109.400 388.900
[03/10 11:29:56    359] addCustomLine AAA 87.800 410.500 109.400 410.500
[03/10 11:29:56    359] addCustomLine AAA 109.400 388.900 109.400 410.500
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q0_reg_14_, Center Move (75.900,397.900)->(74.500,387.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 65.100 387.100 65.100 408.700
[03/10 11:29:56    359] addCustomLine AAA 65.100 387.100 86.700 387.100
[03/10 11:29:56    359] addCustomLine AAA 65.100 408.700 86.700 408.700
[03/10 11:29:56    359] addCustomLine AAA 86.700 387.100 86.700 408.700
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_13__fifo_instance/q1_reg_14_, Center Move (72.700,396.100)->(70.900,385.300). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 61.900 385.300 61.900 406.900
[03/10 11:29:56    359] addCustomLine AAA 61.900 385.300 83.500 385.300
[03/10 11:29:56    359] addCustomLine AAA 61.900 406.900 83.500 406.900
[03/10 11:29:56    359] addCustomLine AAA 83.500 385.300 83.500 406.900
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/rd_ptr_reg_4_, Center Move (185.100,232.300)->(192.900,243.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 174.300 221.500 174.300 243.100
[03/10 11:29:56    359] addCustomLine AAA 174.300 221.500 195.900 221.500
[03/10 11:29:56    359] addCustomLine AAA 174.300 243.100 195.900 243.100
[03/10 11:29:56    359] addCustomLine AAA 195.900 221.500 195.900 243.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/q9_reg_22_, Center Move (236.100,331.300)->(240.300,320.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 225.300 320.500 225.300 342.100
[03/10 11:29:56    359] addCustomLine AAA 225.300 320.500 246.900 320.500
[03/10 11:29:56    359] addCustomLine AAA 225.300 342.100 246.900 342.100
[03/10 11:29:56    359] addCustomLine AAA 246.900 320.500 246.900 342.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/q11_reg_11_, Center Move (225.300,365.500)->(222.900,354.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 214.500 354.700 214.500 376.300
[03/10 11:29:56    359] addCustomLine AAA 214.500 354.700 236.100 354.700
[03/10 11:29:56    359] addCustomLine AAA 214.500 376.300 236.100 376.300
[03/10 11:29:56    359] addCustomLine AAA 236.100 354.700 236.100 376.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/q11_reg_5_, Center Move (231.100,367.300)->(228.300,356.500). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 220.300 356.500 220.300 378.100
[03/10 11:29:56    359] addCustomLine AAA 220.300 356.500 241.900 356.500
[03/10 11:29:56    359] addCustomLine AAA 220.300 378.100 241.900 378.100
[03/10 11:29:56    359] addCustomLine AAA 241.900 356.500 241.900 378.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/wr_ptr_reg_4_, Center Move (191.600,232.300)->(197.200,243.100). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 180.800 221.500 180.800 243.100
[03/10 11:29:56    359] addCustomLine AAA 180.800 221.500 202.400 221.500
[03/10 11:29:56    359] addCustomLine AAA 180.800 243.100 202.400 243.100
[03/10 11:29:56    359] addCustomLine AAA 202.400 221.500 202.400 243.100
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Check Priority Inst Failed: col_idx_14__fifo_instance/q15_reg_5_, Center Move (219.400,365.500)->(218.200,354.700). Limit box is: 
[03/10 11:29:56    359] addCustomLine AAA 208.600 354.700 208.600 376.300
[03/10 11:29:56    359] addCustomLine AAA 208.600 354.700 230.200 354.700
[03/10 11:29:56    359] addCustomLine AAA 208.600 376.300 230.200 376.300
[03/10 11:29:56    359] addCustomLine AAA 230.200 354.700 230.200 376.300
[03/10 11:29:56    359] 
[03/10 11:29:56    359] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 11:29:56    359] Set place::cacheFPlanSiteMark to 0
[03/10 11:29:56    359] 
[03/10 11:29:56    359] *** Summary of all messages that are not suppressed in this session:
[03/10 11:29:56    359] Severity  ID               Count  Summary                                  
[03/10 11:29:56    359] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 11:29:56    359] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/10 11:29:56    359] ERROR     IMPSP-2002          10  Density too high (%.1f%%), stopping deta...
[03/10 11:29:56    359] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 11:29:56    359] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 11:29:56    359] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/10 11:29:56    359] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/10 11:29:56    359] *** Message Summary: 18 warning(s), 10 error(s)
[03/10 11:29:56    359] 
[03/10 11:29:56    359] **ccopt_design ... cpu = 0:05:15, real = 0:05:16, mem = 1329.5M, totSessionCpu=0:06:00 **
[03/10 11:29:56    359] <CMD> set_propagated_clock [all_clocks]
[03/10 11:29:56    359] <CMD> optDesign -postCTS -hold
[03/10 11:29:56    359] GigaOpt running with 1 threads.
[03/10 11:29:56    359] Info: 1 threads available for lower-level modules during optimization.
[03/10 11:29:56    359] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 11:29:56    359] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 11:29:56    359] -setupDynamicPowerViewAsDefaultView false
[03/10 11:29:56    359]                                            # bool, default=false, private
[03/10 11:29:56    359] #spOpts: N=65 
[03/10 11:29:56    359] Core basic site is core
[03/10 11:29:56    359] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:29:56    360] #spOpts: N=65 mergeVia=F 
[03/10 11:29:56    360] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 11:29:56    360] 	Cell FILL1_LL, site bcore.
[03/10 11:29:56    360] 	Cell FILL_NW_HH, site bcore.
[03/10 11:29:56    360] 	Cell FILL_NW_LL, site bcore.
[03/10 11:29:56    360] 	Cell GFILL, site gacore.
[03/10 11:29:56    360] 	Cell GFILL10, site gacore.
[03/10 11:29:56    360] 	Cell GFILL2, site gacore.
[03/10 11:29:56    360] 	Cell GFILL3, site gacore.
[03/10 11:29:56    360] 	Cell GFILL4, site gacore.
[03/10 11:29:56    360] 	Cell LVLLHCD1, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHCD2, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHCD4, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHCD8, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHD1, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHD2, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHD4, site bcore.
[03/10 11:29:56    360] 	Cell LVLLHD8, site bcore.
[03/10 11:29:56    360] .
[03/10 11:29:58    361] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1335.6M, totSessionCpu=0:06:02 **
[03/10 11:29:58    361] *** optDesign -postCTS ***
[03/10 11:29:58    361] DRC Margin: user margin 0.0
[03/10 11:29:58    361] Hold Target Slack: user slack 0
[03/10 11:29:58    361] Setup Target Slack: user slack 0;
[03/10 11:29:58    361] setUsefulSkewMode -noEcoRoute
[03/10 11:29:58    361] Start to check current routing status for nets...
[03/10 11:29:58    361] All nets are already routed correctly.
[03/10 11:29:58    361] End to check current routing status for nets (mem=1335.6M)
[03/10 11:29:58    361] DEL0 does not have usable cells
[03/10 11:29:58    361]  This may be because it is dont_use, or because it has no LEF.
[03/10 11:29:58    361]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 11:29:58    361] Type 'man IMPOPT-3080' for more detail.
[03/10 11:29:58    361] *info: All cells identified as Buffer and Delay cells:
[03/10 11:29:58    361] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 11:29:58    361] *info: ------------------------------------------------------------------
[03/10 11:29:58    361] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 11:29:58    361] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 11:29:58    361] PhyDesignGrid: maxLocalDensity 0.98
[03/10 11:29:58    361] #spOpts: N=65 mergeVia=F 
[03/10 11:29:58    361] Core basic site is core
[03/10 11:29:58    361] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:29:58    361] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 11:29:58    361] GigaOpt Hold Optimizer is used
[03/10 11:29:58    362] Include MVT Delays for Hold Opt
[03/10 11:29:58    362] <optDesign CMD> fixhold  no -lvt Cells
[03/10 11:29:58    362] **INFO: Num dontuse cells 396, Num usable cells 755
[03/10 11:29:58    362] optDesignOneStep: Leakage Power Flow
[03/10 11:29:58    362] **INFO: Num dontuse cells 396, Num usable cells 755
[03/10 11:29:58    362] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:02 mem=1335.6M ***
[03/10 11:29:58    362] Effort level <high> specified for reg2reg path_group
[03/10 11:29:59    362] **INFO: Starting Blocking QThread with 1 CPU
[03/10 11:29:59    362]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 11:29:59    362] #################################################################################
[03/10 11:29:59    362] # Design Stage: PreRoute
[03/10 11:29:59    362] # Design Name: ofifo
[03/10 11:29:59    362] # Design Mode: 65nm
[03/10 11:29:59    362] # Analysis Mode: MMMC Non-OCV 
[03/10 11:29:59    362] # Parasitics Mode: No SPEF/RCDB
[03/10 11:29:59    362] # Signoff Settings: SI Off 
[03/10 11:29:59    362] #################################################################################
[03/10 11:29:59    362] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:29:59    362] Calculate delays in BcWc mode...
[03/10 11:29:59    362] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/10 11:29:59    362] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 11:29:59    362] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 11:29:59    362] End delay calculation. (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
[03/10 11:29:59    362] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 0.0M) ***
[03/10 11:29:59    362] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:03.5 mem=0.0M)
[03/10 11:29:59    362] 
[03/10 11:29:59    362] Active hold views:
[03/10 11:29:59    362]  BC_VIEW
[03/10 11:29:59    362]   Dominating endpoints: 0
[03/10 11:29:59    362]   Dominating TNS: -0.000
[03/10 11:29:59    362] 
[03/10 11:29:59    362] Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:00:03.6 mem=0.0M ***
[03/10 11:29:59    362] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 11:29:59    362] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/10 11:29:59    362] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:00:04.5 mem=0.0M ***
[03/10 11:30:03    366]  
_______________________________________________________________________
[03/10 11:30:04    366] Done building cte setup timing graph (fixHold) cpu=0:00:04.9 real=0:00:06.0 totSessionCpu=0:06:07 mem=1335.6M ***
[03/10 11:30:04    366] ** Profile ** Start :  cpu=0:00:00.0, mem=1335.6M
[03/10 11:30:04    367] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1343.6M
[03/10 11:30:04    367] *info: category slack lower bound [L -270.6] default
[03/10 11:30:04    367] *info: category slack lower bound [H 0.0] reg2reg 
[03/10 11:30:04    367] --------------------------------------------------- 
[03/10 11:30:04    367]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 11:30:04    367] --------------------------------------------------- 
[03/10 11:30:04    367]          WNS    reg2regWNS
[03/10 11:30:04    367]    -0.271 ns      0.020 ns
[03/10 11:30:04    367] --------------------------------------------------- 
[03/10 11:30:04    367] Restoring autoHoldViews:  BC_VIEW
[03/10 11:30:04    367] ** Profile ** Start :  cpu=0:00:00.0, mem=1343.6M
[03/10 11:30:05    367] ** Profile ** Other data :  cpu=0:00:00.1, mem=1343.6M
[03/10 11:30:05    368] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1343.6M
[03/10 11:30:05    368] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.271  |  0.020  | -0.271  |
|           TNS (ns):| -80.696 |  0.000  | -80.696 |
|    Violating Paths:|   386   |    0    |   386   |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.064  |  0.064  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.949%
       (100.596% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 11:30:05    368] Identified SBFF number: 199
[03/10 11:30:05    368] Identified MBFF number: 0
[03/10 11:30:05    368] Not identified SBFF number: 0
[03/10 11:30:05    368] Not identified MBFF number: 0
[03/10 11:30:05    368] Number of sequential cells which are not FFs: 104
[03/10 11:30:05    368] 
[03/10 11:30:05    368] Summary for sequential cells idenfication: 
[03/10 11:30:05    368] Identified SBFF number: 199
[03/10 11:30:05    368] Identified MBFF number: 0
[03/10 11:30:05    368] Not identified SBFF number: 0
[03/10 11:30:05    368] Not identified MBFF number: 0
[03/10 11:30:05    368] Number of sequential cells which are not FFs: 104
[03/10 11:30:05    368] 
[03/10 11:30:06    368] 
[03/10 11:30:06    368] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 11:30:06    368] *Info: worst delay setup view: WC_VIEW
[03/10 11:30:06    368] Footprint list for hold buffering (delay unit: ps)
[03/10 11:30:06    368] =================================================================
[03/10 11:30:06    368] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 11:30:06    368] ------------------------------------------------------------------
[03/10 11:30:06    368] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/10 11:30:06    368] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/10 11:30:06    368] =================================================================
[03/10 11:30:06    368] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1335.6M, totSessionCpu=0:06:09 **
[03/10 11:30:06    369] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 11:30:06    369] *info: Run optDesign holdfix with 1 thread.
[03/10 11:30:06    369] Info: 107 nets with fixed/cover wires excluded.
[03/10 11:30:06    369] Info: 107 clock nets excluded from IPO operation.
[03/10 11:30:06    369] --------------------------------------------------- 
[03/10 11:30:06    369]    Hold Timing Summary  - Initial 
[03/10 11:30:06    369] --------------------------------------------------- 
[03/10 11:30:06    369]  Target slack: 0.000 ns
[03/10 11:30:06    369] View: BC_VIEW 
[03/10 11:30:06    369] 	WNS: 0.064 
[03/10 11:30:06    369] 	TNS: 0.000 
[03/10 11:30:06    369] 	VP: 0 
[03/10 11:30:06    369] 	Worst hold path end point: col_idx_7__fifo_instance/wr_ptr_reg_4_/D 
[03/10 11:30:06    369] --------------------------------------------------- 
[03/10 11:30:06    369]    Setup Timing Summary  - Initial 
[03/10 11:30:06    369] --------------------------------------------------- 
[03/10 11:30:06    369]  Target slack: 0.000 ns
[03/10 11:30:06    369] View: WC_VIEW 
[03/10 11:30:06    369] 	WNS: -0.271 
[03/10 11:30:06    369] 	TNS: -80.696 
[03/10 11:30:06    369] 	VP: 386 
[03/10 11:30:06    369] 	Worst setup path end point:out[275] 
[03/10 11:30:06    369] --------------------------------------------------- 
[03/10 11:30:06    369] *** Hold timing is met. Hold fixing is not needed 
[03/10 11:30:06    369] <optDesign CMD> Restore Using all VT Cells
[03/10 11:30:06    369] Reported timing to dir ./timingReports
[03/10 11:30:06    369] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1386.9M, totSessionCpu=0:06:09 **
[03/10 11:30:06    369] ** Profile ** Start :  cpu=0:00:00.0, mem=1386.9M
[03/10 11:30:06    369] ** Profile ** Other data :  cpu=0:00:00.1, mem=1386.9M
[03/10 11:30:06    369] **INFO: Starting Blocking QThread with 1 CPU
[03/10 11:30:06    369]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 11:30:06    369] #################################################################################
[03/10 11:30:06    369] # Design Stage: PreRoute
[03/10 11:30:06    369] # Design Name: ofifo
[03/10 11:30:06    369] # Design Mode: 65nm
[03/10 11:30:06    369] # Analysis Mode: MMMC Non-OCV 
[03/10 11:30:06    369] # Parasitics Mode: No SPEF/RCDB
[03/10 11:30:06    369] # Signoff Settings: SI Off 
[03/10 11:30:06    369] #################################################################################
[03/10 11:30:06    369] AAE_INFO: 1 threads acquired from CTE.
[03/10 11:30:06    369] Calculate delays in BcWc mode...
[03/10 11:30:06    369] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 11:30:06    369] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 11:30:06    369] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 11:30:06    369] End delay calculation. (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
[03/10 11:30:06    369] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 0.0M) ***
[03/10 11:30:06    369] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:07.5 mem=0.0M)
[03/10 11:30:06    369] ** Profile ** Overall slacks :  cpu=0:0-6:0-1.-5, mem=0.0M
[03/10 11:30:06    369] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/10 11:30:10    372]  
_______________________________________________________________________
[03/10 11:30:10    372] ** Profile ** Overall slacks :  cpu=0:00:03.3, mem=1397.0M
[03/10 11:30:11    373] ** Profile ** Total reports :  cpu=0:00:00.5, mem=1388.9M
[03/10 11:30:11    373] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1388.9M
[03/10 11:30:11    373] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.271  |  0.020  | -0.271  |
|           TNS (ns):| -80.696 |  0.000  | -80.696 |
|    Violating Paths:|   386   |    0    |   386   |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.064  |  0.064  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9570   |  6304   |  9570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.949%
       (100.596% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1388.9M
[03/10 11:30:11    373] *** Final Summary (holdfix) CPU=0:00:04.2, REAL=0:00:05.0, MEM=1388.9M
[03/10 11:30:11    373] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1386.9M, totSessionCpu=0:06:13 **
[03/10 11:30:11    373] *** Finished optDesign ***
[03/10 11:30:11    373] 
[03/10 11:30:11    373] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:13.3 real=0:00:15.0)
[03/10 11:30:11    373] Info: pop threads available for lower-level modules during optimization.
[03/10 11:30:11    373] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 11:30:11    373] <CMD> saveDesign cts.enc
[03/10 11:30:12    373] Writing Netlist "cts.enc.dat.tmp/ofifo.v.gz" ...
[03/10 11:30:12    373] Saving AAE Data ...
[03/10 11:30:12    374] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/10 11:30:12    374] Saving mode setting ...
[03/10 11:30:12    374] Saving global file ...
[03/10 11:30:12    374] Saving floorplan file ...
[03/10 11:30:12    374] Saving Drc markers ...
[03/10 11:30:12    374] ... No Drc file written since there is no markers found.
[03/10 11:30:12    374] Saving placement file ...
[03/10 11:30:12    374] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1386.9M) ***
[03/10 11:30:12    374] Saving route file ...
[03/10 11:30:13    374] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1386.9M) ***
[03/10 11:30:13    374] Saving DEF file ...
[03/10 11:30:13    374] Saving rc congestion map cts.enc.dat.tmp/ofifo.congmap.gz ...
[03/10 11:30:13    374] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 11:30:13    374] 
[03/10 11:30:13    374] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 11:30:13    374] 
[03/10 11:30:13    374] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 11:30:14    375] Generated self-contained design cts.enc.dat.tmp
[03/10 11:30:15    376] 
[03/10 11:30:15    376] *** Summary of all messages that are not suppressed in this session:
[03/10 11:30:15    376] Severity  ID               Count  Summary                                  
[03/10 11:30:15    376] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 11:30:15    376] ERROR     IMPOAX-142           2  %s                                       
[03/10 11:30:15    376] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 11:30:15    376] 
[03/10 11:32:25    402] <CMD> pan -145.258 -80.079
[03/10 11:32:26    402] <CMD> pan -71.351 -107.027
[03/10 11:32:30    403] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 11:32:30    403] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 11:32:33    404] <CMD> pan -13.880 -9.537
[03/10 11:32:36    405] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 11:32:36    405] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 11:32:40    406] <CMD> selectInst FILLER_33786
[03/10 11:32:41    406] <CMD> deselectAll
[03/10 11:32:41    406] <CMD> selectInst FILLER_33786
[03/10 11:32:42    406] <CMD> deselectAll
[03/10 11:32:42    406] <CMD> selectInst FILLER_34019
[03/10 11:32:42    406] <CMD> deselectAll
[03/10 11:32:42    406] <CMD> selectInst FILLER_33786
[03/10 11:32:43    406] <CMD> pan 5.946 1.575
[03/10 11:32:45    406] <CMD> deselectAll
[03/10 11:32:45    406] <CMD> selectInst FILLER_34019
[03/10 11:32:46    407] <CMD> pan -9.204 -1.730
[03/10 11:35:27    438] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 11:35:27    438] #spOpts: N=65 
[03/10 11:35:27    438] Core basic site is core
[03/10 11:35:28    438]   Signal wire search tree: 37435 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 11:35:28    438] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:35:28    438] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 11:35:28    439] *INFO: Adding fillers to top-module.
[03/10 11:35:28    439] *INFO:   Added 4 filler insts (cell DCAP64 / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 18 filler insts (cell DCAP32 / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 84 filler insts (cell DCAP16 / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 6460 filler insts (cell DCAP4 / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 4809 filler insts (cell DCAP / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 7031 filler insts (cell FILL2 / prefix FILLER).
[03/10 11:35:28    439] *INFO:   Added 8983 filler insts (cell FILL1 / prefix FILLER).
[03/10 11:35:28    439] *INFO: Total 27389 filler insts added - prefix FILLER (CPU: 0:00:00.7).
[03/10 11:35:28    439] For 27389 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 11:35:28    439] For 79475 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 11:35:31    439] <CMD> pan -10.224 26.059
[03/10 11:35:34    440] <CMD> deselectAll
[03/10 11:35:34    440] <CMD> selectInst FILLER_32844
[03/10 11:35:35    440] <CMD> deselectAll
[03/10 11:35:35    440] <CMD> selectInst FILLER_60507
[03/10 11:35:35    440] <CMD> deselectAll
[03/10 11:35:35    440] <CMD> selectInst FILLER_33129
[03/10 11:35:36    440] <CMD> deselectAll
[03/10 11:35:36    440] <CMD> selectInst FILLER_60613
[03/10 11:35:36    441] <CMD> deselectAll
[03/10 11:35:36    441] <CMD> selectInst FILLER_60612
[03/10 11:35:37    441] <CMD> deselectAll
[03/10 11:35:37    441] <CMD> selectInst FILLER_32558
[03/10 11:35:38    441] <CMD> pan 10.574 6.596
[03/10 11:35:38    441] <CMD> pan 11.673 6.256
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 11:35:45    442] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 11:35:45    442] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 11:35:45    442] <CMD> routeDesign
[03/10 11:35:45    442] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.45 (MB), peak = 1266.54 (MB)
[03/10 11:35:45    442] #**INFO: setDesignMode -flowEffort standard
[03/10 11:35:45    442] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 11:35:45    442] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 11:35:45    442] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 11:35:45    442] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 11:35:45    442] #spOpts: N=65 
[03/10 11:35:46    442] Core basic site is core
[03/10 11:35:46    443] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 11:35:46    443] Begin checking placement ... (start mem=1440.0M, init mem=1440.0M)
[03/10 11:35:46    443] Overlapping with other instance:	34173
[03/10 11:35:46    443] Orientation Violation:	26079
[03/10 11:35:46    443] *info: Placed = 79475          (Fixed = 106)
[03/10 11:35:46    443] *info: Unplaced = 0           
[03/10 11:35:46    443] Placement Density:114.99%(188331/163780)
[03/10 11:35:46    443] Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.3; mem=1440.0M)
[03/10 11:35:46    443] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/10 11:35:46    443] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/10 11:35:46    443] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 11:35:46    443] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 11:35:46    443] 
[03/10 11:35:46    443] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 11:35:46    443] *** Changed status on (107) nets in Clock.
[03/10 11:35:46    443] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1440.0M) ***
[03/10 11:35:46    443] #Start route 107 clock nets...
[03/10 11:35:46    443] 
[03/10 11:35:46    443] globalDetailRoute
[03/10 11:35:46    443] 
[03/10 11:35:46    443] #setNanoRouteMode -drouteAutoStop true
[03/10 11:35:46    443] #setNanoRouteMode -drouteEndIteration 5
[03/10 11:35:46    443] #setNanoRouteMode -drouteFixAntenna true
[03/10 11:35:46    443] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 11:35:46    443] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 11:35:46    443] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 11:35:46    443] #setNanoRouteMode -routeWithEco true
[03/10 11:35:46    443] #setNanoRouteMode -routeWithSiDriven true
[03/10 11:35:46    443] #setNanoRouteMode -routeWithTimingDriven true
[03/10 11:35:46    443] #Start globalDetailRoute on Mon Mar 10 11:35:46 2025
[03/10 11:35:46    443] #
[03/10 11:35:46    443] Initializing multi-corner capacitance tables ... 
[03/10 11:35:46    443] Initializing multi-corner resistance tables ...
[03/10 11:35:47    444] ### Net info: total nets: 17664
[03/10 11:35:47    444] ### Net info: dirty nets: 15
[03/10 11:35:47    444] ### Net info: marked as disconnected nets: 0
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q9_reg_14_ connects to NET CTS_262 at location ( 106.100 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q0_reg_16_ connects to NET CTS_262 at location ( 103.900 289.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q2_reg_14_ connects to NET CTS_262 at location ( 103.700 279.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q9_reg_16_ connects to NET CTS_262 at location ( 103.500 279.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q9_reg_6_ connects to NET CTS_262 at location ( 103.300 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q1_reg_6_ connects to NET CTS_262 at location ( 104.700 264.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q2_reg_4_ connects to NET CTS_262 at location ( 103.700 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q2_reg_6_ connects to NET CTS_262 at location ( 101.900 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_10__fifo_instance/q7_reg_21_ connects to NET CTS_262 at location ( 97.500 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_10__fifo_instance/q6_reg_21_ connects to NET CTS_262 at location ( 97.700 266.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_10__fifo_instance/q1_reg_18_ connects to NET CTS_262 at location ( 92.300 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q11_reg_6_ connects to NET CTS_262 at location ( 93.700 275.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q13_reg_6_ connects to NET CTS_262 at location ( 90.300 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q14_reg_6_ connects to NET CTS_262 at location ( 86.100 277.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_10__fifo_instance/q6_reg_17_ connects to NET CTS_262 at location ( 85.100 281.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q15_reg_14_ connects to NET CTS_262 at location ( 86.700 289.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q14_reg_16_ connects to NET CTS_262 at location ( 86.900 288.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/q15_reg_16_ connects to NET CTS_262 at location ( 84.700 284.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_10__fifo_instance/q7_reg_17_ connects to NET CTS_262 at location ( 81.500 286.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST col_idx_12__fifo_instance/wr_ptr_reg_2_ connects to NET CTS_262 at location ( 80.900 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 11:35:47    444] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 11:35:47    444] #To increase the message display limit, refer to the product command reference manual.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_262 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_10__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_261 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_10__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_10__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_260 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_259 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_258 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_8__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_257 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_256 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_254 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_253 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_252 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_15__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_15__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_14__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET col_idx_15__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (NRIG-44) Imported NET CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 11:35:47    444] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 11:35:47    444] #To increase the message display limit, refer to the product command reference manual.
[03/10 11:35:47    444] ### Net info: fully routed nets: 10
[03/10 11:35:47    444] ### Net info: trivial (single pin) nets: 0
[03/10 11:35:47    444] ### Net info: unrouted nets: 17557
[03/10 11:35:47    444] ### Net info: re-extraction nets: 97
[03/10 11:35:47    444] ### Net info: ignored nets: 0
[03/10 11:35:47    444] ### Net info: skip routing nets: 17557
[03/10 11:35:47    444] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 11:35:47    444] #Start routing data preparation.
[03/10 11:35:47    444] #Minimum voltage of a net in the design = 0.000.
[03/10 11:35:47    444] #Maximum voltage of a net in the design = 1.100.
[03/10 11:35:47    444] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 11:35:47    444] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 11:35:47    444] #Voltage range [0.000 - 1.100] has 17662 nets.
[03/10 11:35:49    446] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 11:35:49    446] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:35:49    446] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:35:49    446] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:35:49    446] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:35:49    446] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:35:49    446] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:35:49    446] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 col_idx_4__fifo_instance/U31. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FILLER_7308. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FILLER_6657. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 col_idx_2__fifo_instance/q3_reg_23_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U21. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FILLER_22654. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 col_idx_13__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_6 FILLER_28488. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_8 col_idx_14__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 FILLER_8717. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 FILLER_8883. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_12 FILLER_7109. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_15 col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_15 FILLER_6810. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_16 FILLER_8358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_16 FILLER_10613. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_19 col_idx_4__fifo_instance/U161. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_19 FILLER_7281. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_20 col_idx_11__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_21 FILLER_23284. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 11:35:50    447] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 11:35:50    447] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 11:35:50    447] #To increase the message display limit, refer to the product command reference manual.
[03/10 11:35:50    447] #WARNING (NRDB-2110) Found 22606 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 11:35:50    447] #Regenerating Ggrids automatically.
[03/10 11:35:50    447] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 11:35:50    447] #Using automatically generated G-grids.
[03/10 11:35:50    447] #Done routing data preparation.
[03/10 11:35:50    447] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1206.10 (MB), peak = 1266.54 (MB)
[03/10 11:35:50    447] #Merging special wires...
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 320.120 61.290 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 319.320 52.290 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 318.320 36.090 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 318.920 30.690 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 318.720 39.690 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 319.120 43.290 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 323.320 30.690 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 318.920 54.090 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 320.120 59.490 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 322.720 50.490 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 322.920 36.090 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 321.520 28.890 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 323.120 39.690 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 322.520 45.090 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 325.720 28.890 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 322.920 52.290 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 324.120 61.290 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 310.920 59.490 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 309.920 50.490 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 310.720 37.890 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 11:35:50    447] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 11:35:50    447] #To increase the message display limit, refer to the product command reference manual.
[03/10 11:35:50    447] #
[03/10 11:35:50    447] #Connectivity extraction summary:
[03/10 11:35:50    447] #97 routed nets are extracted.
[03/10 11:35:50    447] #    96 (0.54%) extracted nets are partially routed.
[03/10 11:35:50    447] #10 routed nets are imported.
[03/10 11:35:50    447] #17557 nets are fixed|skipped|trivial (not extracted).
[03/10 11:35:50    447] #Total number of nets = 17664.
[03/10 11:35:50    447] #
[03/10 11:35:50    447] #Number of eco nets is 96
[03/10 11:35:50    447] #
[03/10 11:35:50    447] #Start data preparation...
[03/10 11:35:50    447] #
[03/10 11:35:50    447] #Data preparation is done on Mon Mar 10 11:35:50 2025
[03/10 11:35:50    447] #
[03/10 11:35:50    447] #Analyzing routing resource...
[03/10 11:35:51    448] #Routing resource analysis is done on Mon Mar 10 11:35:51 2025
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #  Resource Analysis:
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 11:35:51    448] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 11:35:51    448] #  --------------------------------------------------------------
[03/10 11:35:51    448] #  Metal 1        H        2035          80       20022    91.73%
[03/10 11:35:51    448] #  Metal 2        V        2047          84       20022     1.41%
[03/10 11:35:51    448] #  Metal 3        H        2115           0       20022     0.16%
[03/10 11:35:51    448] #  Metal 4        V        1815         316       20022     0.00%
[03/10 11:35:51    448] #  Metal 5        H        2115           0       20022     0.00%
[03/10 11:35:51    448] #  Metal 6        V        2131           0       20022     0.00%
[03/10 11:35:51    448] #  Metal 7        H         529           0       20022     0.00%
[03/10 11:35:51    448] #  Metal 8        V         533           0       20022     0.00%
[03/10 11:35:51    448] #  --------------------------------------------------------------
[03/10 11:35:51    448] #  Total                  13321       2.81%  160176    11.66%
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #  107 nets (0.61%) with 1 preferred extra spacing.
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1209.61 (MB), peak = 1266.54 (MB)
[03/10 11:35:51    448] #
[03/10 11:35:51    448] #start global routing iteration 1...
[03/10 11:35:52    449] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1242.65 (MB), peak = 1266.54 (MB)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #start global routing iteration 2...
[03/10 11:35:52    449] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.25 (MB), peak = 1266.54 (MB)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #Total number of trivial nets (e.g. < 2 pins) = 32 (skipped).
[03/10 11:35:52    449] #Total number of nets with skipped attribute = 17525 (skipped).
[03/10 11:35:52    449] #Total number of routable nets = 107.
[03/10 11:35:52    449] #Total number of nets in the design = 17664.
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #96 routable nets have only global wires.
[03/10 11:35:52    449] #11 routable nets have only detail routed wires.
[03/10 11:35:52    449] #17525 skipped nets have only detail routed wires.
[03/10 11:35:52    449] #96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 11:35:52    449] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #Routed net constraints summary:
[03/10 11:35:52    449] #------------------------------------------------
[03/10 11:35:52    449] #        Rules   Pref Extra Space   Unconstrained  
[03/10 11:35:52    449] #------------------------------------------------
[03/10 11:35:52    449] #      Default                 96               0  
[03/10 11:35:52    449] #------------------------------------------------
[03/10 11:35:52    449] #        Total                 96               0  
[03/10 11:35:52    449] #------------------------------------------------
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #Routing constraints summary of the whole design:
[03/10 11:35:52    449] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 11:35:52    449] #-------------------------------------------------------------------
[03/10 11:35:52    449] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 11:35:52    449] #-------------------------------------------------------------------
[03/10 11:35:52    449] #      Default                107                 57           17468  
[03/10 11:35:52    449] #-------------------------------------------------------------------
[03/10 11:35:52    449] #        Total                107                 57           17468  
[03/10 11:35:52    449] #-------------------------------------------------------------------
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #                 OverCon          
[03/10 11:35:52    449] #                  #Gcell    %Gcell
[03/10 11:35:52    449] #     Layer           (1)   OverCon
[03/10 11:35:52    449] #  --------------------------------
[03/10 11:35:52    449] #   Metal 1      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 2      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 3      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 4      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 5      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 6      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 7      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #   Metal 8      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #  --------------------------------
[03/10 11:35:52    449] #     Total      0(0.00%)   (0.00%)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 11:35:52    449] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #Complete Global Routing.
[03/10 11:35:52    449] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:35:52    449] #Total wire length = 39358 um.
[03/10 11:35:52    449] #Total half perimeter of net bounding box = 9776 um.
[03/10 11:35:52    449] #Total wire length on LAYER M1 = 3 um.
[03/10 11:35:52    449] #Total wire length on LAYER M2 = 760 um.
[03/10 11:35:52    449] #Total wire length on LAYER M3 = 22792 um.
[03/10 11:35:52    449] #Total wire length on LAYER M4 = 15656 um.
[03/10 11:35:52    449] #Total wire length on LAYER M5 = 147 um.
[03/10 11:35:52    449] #Total wire length on LAYER M6 = 0 um.
[03/10 11:35:52    449] #Total wire length on LAYER M7 = 0 um.
[03/10 11:35:52    449] #Total wire length on LAYER M8 = 0 um.
[03/10 11:35:52    449] #Total number of vias = 18159
[03/10 11:35:52    449] #Total number of multi-cut vias = 106 (  0.6%)
[03/10 11:35:52    449] #Total number of single cut vias = 18053 ( 99.4%)
[03/10 11:35:52    449] #Up-Via Summary (total 18159):
[03/10 11:35:52    449] #                   single-cut          multi-cut      Total
[03/10 11:35:52    449] #-----------------------------------------------------------
[03/10 11:35:52    449] #  Metal 1        6369 ( 98.4%)       106 (  1.6%)       6475
[03/10 11:35:52    449] #  Metal 2        5619 (100.0%)         0 (  0.0%)       5619
[03/10 11:35:52    449] #  Metal 3        5973 (100.0%)         0 (  0.0%)       5973
[03/10 11:35:52    449] #  Metal 4          92 (100.0%)         0 (  0.0%)         92
[03/10 11:35:52    449] #-----------------------------------------------------------
[03/10 11:35:52    449] #                18053 ( 99.4%)       106 (  0.6%)      18159 
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #Total number of involved priority nets 96
[03/10 11:35:52    449] #Maximum src to sink distance for priority net 142.2
[03/10 11:35:52    449] #Average of max src_to_sink distance for priority net 95.8
[03/10 11:35:52    449] #Average of ave src_to_sink distance for priority net 51.2
[03/10 11:35:52    449] #Max overcon = 0 track.
[03/10 11:35:52    449] #Total overcon = 0.00%.
[03/10 11:35:52    449] #Worst layer Gcell overcon rate = 0.00%.
[03/10 11:35:52    449] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1240.25 (MB), peak = 1266.54 (MB)
[03/10 11:35:52    449] #
[03/10 11:35:52    449] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.21 (MB), peak = 1266.54 (MB)
[03/10 11:35:52    449] #Start Track Assignment.
[03/10 11:35:52    449] #Done with 1413 horizontal wires in 2 hboxes and 662 vertical wires in 2 hboxes.
[03/10 11:35:53    450] #Done with 24 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[03/10 11:35:53    450] #Complete Track Assignment.
[03/10 11:35:53    450] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:35:53    450] #Total wire length = 40382 um.
[03/10 11:35:53    450] #Total half perimeter of net bounding box = 9776 um.
[03/10 11:35:53    450] #Total wire length on LAYER M1 = 1076 um.
[03/10 11:35:53    450] #Total wire length on LAYER M2 = 759 um.
[03/10 11:35:53    450] #Total wire length on LAYER M3 = 22714 um.
[03/10 11:35:53    450] #Total wire length on LAYER M4 = 15662 um.
[03/10 11:35:53    450] #Total wire length on LAYER M5 = 171 um.
[03/10 11:35:53    450] #Total wire length on LAYER M6 = 0 um.
[03/10 11:35:53    450] #Total wire length on LAYER M7 = 0 um.
[03/10 11:35:53    450] #Total wire length on LAYER M8 = 0 um.
[03/10 11:35:53    450] #Total number of vias = 17913
[03/10 11:35:53    450] #Total number of multi-cut vias = 106 (  0.6%)
[03/10 11:35:53    450] #Total number of single cut vias = 17807 ( 99.4%)
[03/10 11:35:53    450] #Up-Via Summary (total 17913):
[03/10 11:35:53    450] #                   single-cut          multi-cut      Total
[03/10 11:35:53    450] #-----------------------------------------------------------
[03/10 11:35:53    450] #  Metal 1        6258 ( 98.3%)       106 (  1.7%)       6364
[03/10 11:35:53    450] #  Metal 2        5504 (100.0%)         0 (  0.0%)       5504
[03/10 11:35:53    450] #  Metal 3        5955 (100.0%)         0 (  0.0%)       5955
[03/10 11:35:53    450] #  Metal 4          90 (100.0%)         0 (  0.0%)         90
[03/10 11:35:53    450] #-----------------------------------------------------------
[03/10 11:35:53    450] #                17807 ( 99.4%)       106 (  0.6%)      17913 
[03/10 11:35:53    450] #
[03/10 11:35:53    450] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1242.42 (MB), peak = 1266.54 (MB)
[03/10 11:35:53    450] #
[03/10 11:35:53    450] #Cpu time = 00:00:06
[03/10 11:35:53    450] #Elapsed time = 00:00:06
[03/10 11:35:53    450] #Increased memory = 43.71 (MB)
[03/10 11:35:53    450] #Total memory = 1242.42 (MB)
[03/10 11:35:53    450] #Peak memory = 1266.54 (MB)
[03/10 11:35:53    450] #
[03/10 11:35:53    450] #Start Detail Routing..
[03/10 11:35:53    450] #start initial detail routing ...
[03/10 11:36:42    499] # ECO: 3.6% of the total area was rechecked for DRC, and 83.3% required routing.
[03/10 11:36:42    499] #    number of violations = 16
[03/10 11:36:42    499] #
[03/10 11:36:42    499] #    By Layer and Type :
[03/10 11:36:42    499] #	         MetSpc    Short   CutSpc   Totals
[03/10 11:36:42    499] #	M1            1       12        2       15
[03/10 11:36:42    499] #	M2            1        0        0        1
[03/10 11:36:42    499] #	Totals        2       12        2       16
[03/10 11:36:42    500] #29118 out of 79475 instances need to be verified(marked ipoed).
[03/10 11:36:51    508] #    number of violations = 20
[03/10 11:36:51    508] #
[03/10 11:36:51    508] #    By Layer and Type :
[03/10 11:36:51    508] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/10 11:36:51    508] #	M1            3        1       13        2       19
[03/10 11:36:51    508] #	M2            1        0        0        0        1
[03/10 11:36:51    508] #	Totals        4        1       13        2       20
[03/10 11:36:51    508] #cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1264.73 (MB), peak = 1271.12 (MB)
[03/10 11:36:51    508] #start 1st optimization iteration ...
[03/10 11:36:51    508] #    number of violations = 6
[03/10 11:36:51    508] #
[03/10 11:36:51    508] #    By Layer and Type :
[03/10 11:36:51    508] #	         MetSpc    Short   CShort   Totals
[03/10 11:36:51    508] #	M1            2        2        1        5
[03/10 11:36:51    508] #	M2            0        1        0        1
[03/10 11:36:51    508] #	Totals        2        3        1        6
[03/10 11:36:51    508] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.78 (MB), peak = 1271.12 (MB)
[03/10 11:36:51    508] #start 2nd optimization iteration ...
[03/10 11:36:51    508] #    number of violations = 2
[03/10 11:36:51    508] #
[03/10 11:36:51    508] #    By Layer and Type :
[03/10 11:36:51    508] #	          Short   Totals
[03/10 11:36:51    508] #	M1            2        2
[03/10 11:36:51    508] #	Totals        2        2
[03/10 11:36:51    508] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.11 (MB), peak = 1271.12 (MB)
[03/10 11:36:51    508] #start 3rd optimization iteration ...
[03/10 11:36:51    508] #    number of violations = 3
[03/10 11:36:51    508] #
[03/10 11:36:51    508] #    By Layer and Type :
[03/10 11:36:51    508] #	         MetSpc    Short   Totals
[03/10 11:36:51    508] #	M1            0        2        2
[03/10 11:36:51    508] #	M2            1        0        1
[03/10 11:36:51    508] #	Totals        1        2        3
[03/10 11:36:51    508] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.36 (MB), peak = 1271.12 (MB)
[03/10 11:36:51    508] #start 4th optimization iteration ...
[03/10 11:36:52    509] #    number of violations = 3
[03/10 11:36:52    509] #
[03/10 11:36:52    509] #    By Layer and Type :
[03/10 11:36:52    509] #	          Short   Totals
[03/10 11:36:52    509] #	M1            3        3
[03/10 11:36:52    509] #	Totals        3        3
[03/10 11:36:52    509] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.39 (MB), peak = 1271.12 (MB)
[03/10 11:36:52    509] #start 5th optimization iteration ...
[03/10 11:36:52    509] #    number of violations = 3
[03/10 11:36:52    509] #
[03/10 11:36:52    509] #    By Layer and Type :
[03/10 11:36:52    509] #	         MetSpc    Short   Totals
[03/10 11:36:52    509] #	M1            0        2        2
[03/10 11:36:52    509] #	M2            1        0        1
[03/10 11:36:52    509] #	Totals        1        2        3
[03/10 11:36:52    509] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.39 (MB), peak = 1271.12 (MB)
[03/10 11:36:52    509] #Complete Detail Routing.
[03/10 11:36:52    509] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:36:52    509] #Total wire length = 32631 um.
[03/10 11:36:52    509] #Total half perimeter of net bounding box = 9776 um.
[03/10 11:36:52    509] #Total wire length on LAYER M1 = 22 um.
[03/10 11:36:52    509] #Total wire length on LAYER M2 = 6489 um.
[03/10 11:36:52    509] #Total wire length on LAYER M3 = 16359 um.
[03/10 11:36:52    509] #Total wire length on LAYER M4 = 9758 um.
[03/10 11:36:52    509] #Total wire length on LAYER M5 = 3 um.
[03/10 11:36:52    509] #Total wire length on LAYER M6 = 0 um.
[03/10 11:36:52    509] #Total wire length on LAYER M7 = 0 um.
[03/10 11:36:52    509] #Total wire length on LAYER M8 = 0 um.
[03/10 11:36:52    509] #Total number of vias = 14784
[03/10 11:36:52    509] #Total number of multi-cut vias = 106 (  0.7%)
[03/10 11:36:52    509] #Total number of single cut vias = 14678 ( 99.3%)
[03/10 11:36:52    509] #Up-Via Summary (total 14784):
[03/10 11:36:52    509] #                   single-cut          multi-cut      Total
[03/10 11:36:52    509] #-----------------------------------------------------------
[03/10 11:36:52    509] #  Metal 1        6410 ( 98.4%)       106 (  1.6%)       6516
[03/10 11:36:52    509] #  Metal 2        4989 (100.0%)         0 (  0.0%)       4989
[03/10 11:36:52    509] #  Metal 3        3277 (100.0%)         0 (  0.0%)       3277
[03/10 11:36:52    509] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[03/10 11:36:52    509] #-----------------------------------------------------------
[03/10 11:36:52    509] #                14678 ( 99.3%)       106 (  0.7%)      14784 
[03/10 11:36:52    509] #
[03/10 11:36:52    509] #Total number of DRC violations = 3
[03/10 11:36:52    509] #Total number of overlapping instance violations = 1
[03/10 11:36:52    509] #Total number of violations on LAYER M1 = 2
[03/10 11:36:52    509] #Total number of violations on LAYER M2 = 1
[03/10 11:36:52    509] #Total number of violations on LAYER M3 = 0
[03/10 11:36:52    509] #Total number of violations on LAYER M4 = 0
[03/10 11:36:52    509] #Total number of violations on LAYER M5 = 0
[03/10 11:36:52    509] #Total number of violations on LAYER M6 = 0
[03/10 11:36:52    509] #Total number of violations on LAYER M7 = 0
[03/10 11:36:52    509] #Total number of violations on LAYER M8 = 0
[03/10 11:36:52    509] #Cpu time = 00:00:59
[03/10 11:36:52    509] #Elapsed time = 00:00:59
[03/10 11:36:52    509] #Increased memory = -15.41 (MB)
[03/10 11:36:52    509] #Total memory = 1227.01 (MB)
[03/10 11:36:52    509] #Peak memory = 1271.12 (MB)
[03/10 11:36:52    509] #detailRoute Statistics:
[03/10 11:36:52    509] #Cpu time = 00:00:59
[03/10 11:36:52    509] #Elapsed time = 00:00:59
[03/10 11:36:52    509] #Increased memory = -15.41 (MB)
[03/10 11:36:52    509] #Total memory = 1227.01 (MB)
[03/10 11:36:52    509] #Peak memory = 1271.12 (MB)
[03/10 11:36:52    509] #
[03/10 11:36:52    509] #globalDetailRoute statistics:
[03/10 11:36:52    509] #Cpu time = 00:01:06
[03/10 11:36:52    509] #Elapsed time = 00:01:06
[03/10 11:36:52    509] #Increased memory = -3.95 (MB)
[03/10 11:36:52    509] #Total memory = 1185.25 (MB)
[03/10 11:36:52    509] #Peak memory = 1271.12 (MB)
[03/10 11:36:52    509] #Number of warnings = 85
[03/10 11:36:52    509] #Total number of warnings = 137
[03/10 11:36:52    509] #Number of fails = 0
[03/10 11:36:52    509] #Total number of fails = 0
[03/10 11:36:52    509] #Complete globalDetailRoute on Mon Mar 10 11:36:52 2025
[03/10 11:36:52    509] #
[03/10 11:36:52    509] 
[03/10 11:36:52    509] globalDetailRoute
[03/10 11:36:52    509] 
[03/10 11:36:52    509] #setNanoRouteMode -drouteAutoStop true
[03/10 11:36:52    509] #setNanoRouteMode -drouteFixAntenna true
[03/10 11:36:52    509] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 11:36:52    509] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 11:36:52    509] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 11:36:52    509] #setNanoRouteMode -routeWithSiDriven true
[03/10 11:36:52    509] #setNanoRouteMode -routeWithTimingDriven true
[03/10 11:36:52    509] #Start globalDetailRoute on Mon Mar 10 11:36:52 2025
[03/10 11:36:52    509] #
[03/10 11:36:52    509] #Generating timing data, please wait...
[03/10 11:36:52    509] #17632 total nets, 107 already routed, 107 will ignore in trialRoute
[03/10 11:36:52    509] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 11:36:53    510] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 11:36:53    510] #Dump tif for version 2.1
[03/10 11:36:56    513] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/10 11:36:56    513] End delay calculation. (MEM=1543.68 CPU=0:00:02.1 REAL=0:00:02.0)
[03/10 11:36:58    515] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 11:36:58    515] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1173.55 (MB), peak = 1271.12 (MB)
[03/10 11:36:58    515] #Done generating timing data.
[03/10 11:36:58    515] ### Net info: total nets: 17664
[03/10 11:36:58    515] ### Net info: dirty nets: 0
[03/10 11:36:58    515] ### Net info: marked as disconnected nets: 0
[03/10 11:36:58    515] ### Net info: fully routed nets: 107
[03/10 11:36:58    515] ### Net info: trivial (single pin) nets: 0
[03/10 11:36:58    515] ### Net info: unrouted nets: 17557
[03/10 11:36:58    515] ### Net info: re-extraction nets: 0
[03/10 11:36:58    515] ### Net info: ignored nets: 0
[03/10 11:36:58    515] ### Net info: skip routing nets: 0
[03/10 11:36:59    515] #Start reading timing information from file .timing_file_6327.tif.gz ...
[03/10 11:36:59    516] #Read in timing information for 789 ports, 17151 instances from timing file .timing_file_6327.tif.gz.
[03/10 11:36:59    516] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 11:36:59    516] #Start routing data preparation.
[03/10 11:36:59    516] #Minimum voltage of a net in the design = 0.000.
[03/10 11:36:59    516] #Maximum voltage of a net in the design = 1.100.
[03/10 11:36:59    516] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 11:36:59    516] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 11:36:59    516] #Voltage range [0.000 - 1.100] has 17662 nets.
[03/10 11:36:59    516] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 11:36:59    516] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:36:59    516] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:36:59    516] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:36:59    516] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:36:59    516] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 11:36:59    516] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:36:59    516] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 11:37:00    517] #WARNING (NRDB-2110) Found 22606 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 11:37:00    517] #57/17632 = 0% of signal nets have been set as priority nets
[03/10 11:37:00    517] #Regenerating Ggrids automatically.
[03/10 11:37:00    517] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 11:37:00    517] #Using automatically generated G-grids.
[03/10 11:37:00    517] #Done routing data preparation.
[03/10 11:37:00    517] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1169.96 (MB), peak = 1271.12 (MB)
[03/10 11:37:00    517] #Merging special wires...
[03/10 11:37:00    517] #Number of eco nets is 190
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #Start data preparation...
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #Data preparation is done on Mon Mar 10 11:37:00 2025
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #Analyzing routing resource...
[03/10 11:37:00    517] #Routing resource analysis is done on Mon Mar 10 11:37:00 2025
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #  Resource Analysis:
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 11:37:00    517] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 11:37:00    517] #  --------------------------------------------------------------
[03/10 11:37:00    517] #  Metal 1        H        2035          80       20022    91.73%
[03/10 11:37:00    517] #  Metal 2        V        2047          84       20022     1.41%
[03/10 11:37:00    517] #  Metal 3        H        2115           0       20022     0.16%
[03/10 11:37:00    517] #  Metal 4        V        1815         316       20022     0.00%
[03/10 11:37:00    517] #  Metal 5        H        2115           0       20022     0.00%
[03/10 11:37:00    517] #  Metal 6        V        2131           0       20022     0.00%
[03/10 11:37:00    517] #  Metal 7        H         529           0       20022     0.00%
[03/10 11:37:00    517] #  Metal 8        V         533           0       20022     0.00%
[03/10 11:37:00    517] #  --------------------------------------------------------------
[03/10 11:37:00    517] #  Total                  13321       2.81%  160176    11.66%
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #  107 nets (0.61%) with 1 preferred extra spacing.
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1172.83 (MB), peak = 1271.12 (MB)
[03/10 11:37:00    517] #
[03/10 11:37:00    517] #start global routing iteration 1...
[03/10 11:37:01    518] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.89 (MB), peak = 1271.12 (MB)
[03/10 11:37:01    518] #
[03/10 11:37:01    518] #start global routing iteration 2...
[03/10 11:37:07    524] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1245.11 (MB), peak = 1271.12 (MB)
[03/10 11:37:07    524] #
[03/10 11:37:07    524] #start global routing iteration 3...
[03/10 11:37:10    527] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1248.96 (MB), peak = 1271.12 (MB)
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #Total number of trivial nets (e.g. < 2 pins) = 32 (skipped).
[03/10 11:37:10    527] #Total number of routable nets = 17632.
[03/10 11:37:10    527] #Total number of nets in the design = 17664.
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #17464 routable nets have only global wires.
[03/10 11:37:10    527] #168 routable nets have only detail routed wires.
[03/10 11:37:10    527] #57 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 11:37:10    527] #107 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #Routed nets constraints summary:
[03/10 11:37:10    527] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 11:37:10    527] #------------------------------------------------
[03/10 11:37:10    527] #        Rules   Misc Constraints   Unconstrained  
[03/10 11:37:10    527] #------------------------------------------------
[03/10 11:37:10    527] #      Default                 57           17407  
[03/10 11:37:10    527] #------------------------------------------------
[03/10 11:37:10    527] #        Total                 57           17407  
[03/10 11:37:10    527] #------------------------------------------------
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #Routing constraints summary of the whole design:
[03/10 11:37:10    527] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 11:37:10    527] #-------------------------------------------------------------------
[03/10 11:37:10    527] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 11:37:10    527] #-------------------------------------------------------------------
[03/10 11:37:10    527] #      Default                107                 57           17468  
[03/10 11:37:10    527] #-------------------------------------------------------------------
[03/10 11:37:10    527] #        Total                107                 57           17468  
[03/10 11:37:10    527] #-------------------------------------------------------------------
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #                 OverCon       OverCon       OverCon       OverCon          
[03/10 11:37:10    527] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/10 11:37:10    527] #     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon
[03/10 11:37:10    527] #  --------------------------------------------------------------------------
[03/10 11:37:10    527] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #   Metal 2    371(1.88%)     66(0.33%)      4(0.02%)      1(0.01%)   (2.24%)
[03/10 11:37:10    527] #   Metal 3      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[03/10 11:37:10    527] #   Metal 4      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 11:37:10    527] #  --------------------------------------------------------------------------
[03/10 11:37:10    527] #     Total    374(0.26%)     66(0.05%)      4(0.00%)      1(0.00%)   (0.31%)
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
[03/10 11:37:10    527] #  Overflow after GR: 0.00% H + 0.56% V
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #Complete Global Routing.
[03/10 11:37:10    527] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:37:10    527] #Total wire length = 439295 um.
[03/10 11:37:10    527] #Total half perimeter of net bounding box = 368294 um.
[03/10 11:37:10    527] #Total wire length on LAYER M1 = 22 um.
[03/10 11:37:10    527] #Total wire length on LAYER M2 = 100773 um.
[03/10 11:37:10    527] #Total wire length on LAYER M3 = 154876 um.
[03/10 11:37:10    527] #Total wire length on LAYER M4 = 48500 um.
[03/10 11:37:10    527] #Total wire length on LAYER M5 = 120907 um.
[03/10 11:37:10    527] #Total wire length on LAYER M6 = 3 um.
[03/10 11:37:10    527] #Total wire length on LAYER M7 = 10356 um.
[03/10 11:37:10    527] #Total wire length on LAYER M8 = 3858 um.
[03/10 11:37:10    527] #Total number of vias = 119366
[03/10 11:37:10    527] #Total number of multi-cut vias = 106 (  0.1%)
[03/10 11:37:10    527] #Total number of single cut vias = 119260 ( 99.9%)
[03/10 11:37:10    527] #Up-Via Summary (total 119366):
[03/10 11:37:10    527] #                   single-cut          multi-cut      Total
[03/10 11:37:10    527] #-----------------------------------------------------------
[03/10 11:37:10    527] #  Metal 1       63016 ( 99.8%)       106 (  0.2%)      63122
[03/10 11:37:10    527] #  Metal 2       42645 (100.0%)         0 (  0.0%)      42645
[03/10 11:37:10    527] #  Metal 3        8317 (100.0%)         0 (  0.0%)       8317
[03/10 11:37:10    527] #  Metal 4        2377 (100.0%)         0 (  0.0%)       2377
[03/10 11:37:10    527] #  Metal 5        1104 (100.0%)         0 (  0.0%)       1104
[03/10 11:37:10    527] #  Metal 6        1104 (100.0%)         0 (  0.0%)       1104
[03/10 11:37:10    527] #  Metal 7         697 (100.0%)         0 (  0.0%)        697
[03/10 11:37:10    527] #-----------------------------------------------------------
[03/10 11:37:10    527] #               119260 ( 99.9%)       106 (  0.1%)     119366 
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #Max overcon = 15 tracks.
[03/10 11:37:10    527] #Total overcon = 0.31%.
[03/10 11:37:10    527] #Worst layer Gcell overcon rate = 0.01%.
[03/10 11:37:10    527] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1248.99 (MB), peak = 1271.12 (MB)
[03/10 11:37:10    527] #
[03/10 11:37:10    527] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.11 (MB), peak = 1271.12 (MB)
[03/10 11:37:10    527] #Start Track Assignment.
[03/10 11:37:12    529] #Done with 26413 horizontal wires in 2 hboxes and 24603 vertical wires in 2 hboxes.
[03/10 11:37:15    532] #Done with 5090 horizontal wires in 2 hboxes and 4694 vertical wires in 2 hboxes.
[03/10 11:37:15    532] #Complete Track Assignment.
[03/10 11:37:15    532] #Total number of nets with non-default rule or having extra spacing = 107
[03/10 11:37:15    532] #Total wire length = 457382 um.
[03/10 11:37:15    532] #Total half perimeter of net bounding box = 368294 um.
[03/10 11:37:15    532] #Total wire length on LAYER M1 = 13459 um.
[03/10 11:37:15    532] #Total wire length on LAYER M2 = 99774 um.
[03/10 11:37:15    532] #Total wire length on LAYER M3 = 159957 um.
[03/10 11:37:15    532] #Total wire length on LAYER M4 = 48708 um.
[03/10 11:37:15    532] #Total wire length on LAYER M5 = 121130 um.
[03/10 11:37:15    532] #Total wire length on LAYER M6 = 2 um.
[03/10 11:37:15    532] #Total wire length on LAYER M7 = 10424 um.
[03/10 11:37:15    532] #Total wire length on LAYER M8 = 3930 um.
[03/10 11:37:15    532] #Total number of vias = 119366
[03/10 11:37:15    532] #Total number of multi-cut vias = 106 (  0.1%)
[03/10 11:37:15    532] #Total number of single cut vias = 119260 ( 99.9%)
[03/10 11:37:15    532] #Up-Via Summary (total 119366):
[03/10 11:37:15    532] #                   single-cut          multi-cut      Total
[03/10 11:37:15    532] #-----------------------------------------------------------
[03/10 11:37:15    532] #  Metal 1       63016 ( 99.8%)       106 (  0.2%)      63122
[03/10 11:37:15    532] #  Metal 2       42645 (100.0%)         0 (  0.0%)      42645
[03/10 11:37:15    532] #  Metal 3        8317 (100.0%)         0 (  0.0%)       8317
[03/10 11:37:15    532] #  Metal 4        2377 (100.0%)         0 (  0.0%)       2377
[03/10 11:37:15    532] #  Metal 5        1104 (100.0%)         0 (  0.0%)       1104
[03/10 11:37:15    532] #  Metal 6        1104 (100.0%)         0 (  0.0%)       1104
[03/10 11:37:15    532] #  Metal 7         697 (100.0%)         0 (  0.0%)        697
[03/10 11:37:15    532] #-----------------------------------------------------------
[03/10 11:37:15    532] #               119260 ( 99.9%)       106 (  0.1%)     119366 
[03/10 11:37:15    532] #
[03/10 11:37:15    532] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1223.22 (MB), peak = 1271.12 (MB)
[03/10 11:37:15    532] #
[03/10 11:37:15    532] #Cpu time = 00:00:16
[03/10 11:37:15    532] #Elapsed time = 00:00:16
[03/10 11:37:15    532] #Increased memory = 58.73 (MB)
[03/10 11:37:15    532] #Total memory = 1223.22 (MB)
[03/10 11:37:15    532] #Peak memory = 1271.12 (MB)
[03/10 11:37:16    533] #routeSiEffort set to medium
[03/10 11:37:16    533] #
[03/10 11:37:16    533] #Start Detail Routing..
[03/10 11:37:16    533] #start initial detail routing ...
