Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ctnguyen/Works/pipelineCPU/tb_MEM_data_isim_beh.exe -prj /home/ctnguyen/Works/pipelineCPU/tb_MEM_data_beh.prj work.tb_MEM_data 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/globalConst.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/MEM_data.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/tb/tb_MEM_data.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37776 KB
Fuse CPU Usage: 1430 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package globalconst
Compiling architecture behavioral of entity MEM_data [\MEM_data(512,16)\]
Compiling architecture behavior of entity tb_mem_data
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ctnguyen/Works/pipelineCPU/tb_MEM_data_isim_beh.exe
Fuse Memory Usage: 52348 KB
Fuse CPU Usage: 1530 ms
GCC CPU Usage: 250 ms
