
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.068872                       # Number of seconds simulated
sim_ticks                                1068871591500                       # Number of ticks simulated
final_tick                               1068871591500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84883                       # Simulator instruction rate (inst/s)
host_op_rate                                   124005                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181457612                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825984                       # Number of bytes of host memory used
host_seconds                                  5890.48                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        94478848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           94550784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54012928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54012928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           738116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              738678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        421976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             421976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              67301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           88391205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88458506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         67301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            67301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50532663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50532663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50532663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             67301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          88391205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138991169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      738678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     421976                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1477356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   843952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               94443008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  107776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54011264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                94550784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54012928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1684                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       311941                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             90146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             86537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            91948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             52830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             50466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             50249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             52756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54618                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1068838997500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1477356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               843952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  735945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  735975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  47854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       741709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.151639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.182750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.573982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32994      4.45%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       540172     72.83%     77.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92715     12.50%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24838      3.35%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10040      1.35%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5778      0.78%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4342      0.59%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4138      0.56%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26692      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       741709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.864427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    171.058868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47738     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           44      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.656464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.618318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.164274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12177     25.48%     25.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1412      2.95%     28.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29210     61.11%     89.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1372      2.87%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3211      6.72%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              176      0.37%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              196      0.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47797                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  28880308000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             56549158000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7378360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19570.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38320.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1031436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  546453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     920893.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2752732080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1501986750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5734287000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2675579040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69813082560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         236206072260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         434120991750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           752804731440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.302581                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 720753839250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35691760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  312419915750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2854587960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1557562875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5775954600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2793061440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69813082560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         238403158065                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         432193723500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           753391131000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            704.851200                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 717523723250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35691760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  315650031750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2137743183                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2137743183                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2246632                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.788262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293733397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2247144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.714096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3669867500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.788262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186188900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186188900                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224304243                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224304243                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69425861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69425861                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         3293                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3293                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     293730104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293730104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293733397                       # number of overall hits
system.cpu.dcache.overall_hits::total       293733397                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1626109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1626109                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       612842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       612842                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        13091                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13091                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2238951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2238951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2252042                       # number of overall misses
system.cpu.dcache.overall_misses::total       2252042                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  51486736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51486736000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  36164192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36164192000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87650928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87650928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87650928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87650928000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007197                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008750                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.799011                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.799011                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007609                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31662.536767                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31662.536767                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59010.629167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59010.629167                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39148.211819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39148.211819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38920.645352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38920.645352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        56622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.368679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1005004                       # number of writebacks
system.cpu.dcache.writebacks::total           1005004                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1626109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1626109                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       612842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       612842                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2238951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2238951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2247144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2247144                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  49860627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49860627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35551350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35551350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    797597500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    797597500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  85411977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85411977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  86209574500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86209574500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007592                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30662.536767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30662.536767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58010.629167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58010.629167                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 97351.092396                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97351.092396                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38148.211819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38148.211819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38364.063229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38364.063229                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                99                       # number of replacements
system.cpu.icache.tags.tagsinuse           371.781255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1220954.346359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   371.781255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.726135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.726135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592003                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397297                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397297                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397297                       # number of overall hits
system.cpu.icache.overall_hits::total       687397297                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49165500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49165500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49165500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49165500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49165500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87327.708703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87327.708703                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87327.708703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87327.708703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87327.708703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87327.708703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           99                       # number of writebacks
system.cpu.icache.writebacks::total                99                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48602500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48602500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48602500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48602500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86327.708703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86327.708703                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86327.708703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86327.708703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86327.708703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86327.708703                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    734730                       # number of replacements
system.l2.tags.tagsinuse                  4094.619883                       # Cycle average of tags in use
system.l2.tags.total_refs                     3142722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    738826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.253670                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 470738000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1435.279802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.818760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2653.521320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.350410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.647832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999663                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3366                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               18410565620                       # Number of tag accesses
system.l2.tags.data_accesses              18410565620                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1005004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1005004                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           99                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               99                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             269538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                269538                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1239490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1239490                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1509028                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1509029                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1509028                       # number of overall hits
system.l2.overall_hits::total                 1509029                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           343304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343304                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              562                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       394812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          394812                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 562                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              738116                       # number of demand (read+write) misses
system.l2.demand_misses::total                 738678                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                562                       # number of overall misses
system.l2.overall_misses::cpu.data             738116                       # number of overall misses
system.l2.overall_misses::total                738678                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  31801936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31801936000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     47744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47744500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  35192085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35192085500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   66994021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67041766000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47744500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  66994021500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67041766000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1005004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1005004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           99                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           99                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         612842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            612842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1634302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1634302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2247144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2247707                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2247144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2247707                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.560184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560184                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998224                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.241578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.241578                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.328468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328636                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.328468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328636                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92634.912497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92634.912497                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84954.626335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84954.626335                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89136.311713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89136.311713                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84954.626335                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90763.540555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90759.121024                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84954.626335                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90763.540555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90759.121024                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               421976                       # number of writebacks
system.l2.writebacks::total                    421976                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            47                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       343304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343304                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          562                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       394812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       394812                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         738116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            738678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        738116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           738678                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  28368896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28368896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     42124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31243965500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31243965500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     42124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  59612861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59654986000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     42124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  59612861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59654986000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.560184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.241578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.241578                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.328468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.328468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328636                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82634.912497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82634.912497                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74954.626335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74954.626335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79136.311713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79136.311713                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74954.626335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80763.540555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80759.121024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74954.626335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80763.540555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80759.121024                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             395374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       421976                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311941                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        395374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2211273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2211273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2211273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148563712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    148563712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148563712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1472595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1472595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1472595                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4852276500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6979241250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4494438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2246731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            860                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1634865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1426980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           99                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1554381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           612842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          612842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1634302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6740919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6742144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    416274944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              416359680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          734730                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2982437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2981576     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    860      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2982437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4257425000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1407500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5617860000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
