#command
comm,confmode
task,clear_chip
comm,wrRegister,StopModeCnfg,0
comm,wrRegister,StopClkPulse,0
comm,wrRegister,DIGHITIN_SEL,1
comm,wrRegister,Colpr_Mode,0
comm,wrRegister,Colpr_addr,30
comm,wrFE,000000010000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
comm,wrRegister,PixelStrobes,0
comm,wrRegister,PxStr_OE,1
comm,wrRegister,LatchEn,1
comm,glbpulse,5
comm,wrRegister,LatchEn,0
comm,wrRegister,PixelStrobes,0
comm,clearSRAM
comm,wrRegister,LatCnfg,230
comm,wrRegister,Trigger_Count,1
comm,wrRegister,StopModeCnfg,1
comm,wrRegister,StopClkPulse,1
comm,wrRegister,DINJ_OVERRIDE,1
comm,glbpulse,10
comm,wrRegister,DINJ_OVERRIDE,0
comm,glbpulse,2
comm,wrRegister,DINJ_OVERRIDE,1
comm,glbpulse,2
comm,wrRegister,DINJ_OVERRIDE,0
comm,runmode
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData
comm,clearSRAM
comm,glbpulse,1
comm,LV1
comm,rdData

