// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_from_precomputed_conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        h0,
        w0,
        th_eff,
        tw_eff,
        conv3_weights_address0,
        conv3_weights_ce0,
        conv3_weights_q0,
        conv3_b_0_0_val,
        conv2_buf_address0,
        conv2_buf_ce0,
        conv2_buf_q0,
        output_ftmap_address0,
        output_ftmap_ce0,
        output_ftmap_we0,
        output_ftmap_d0,
        grp_fu_293_p_din0,
        grp_fu_293_p_din1,
        grp_fu_293_p_opcode,
        grp_fu_293_p_dout0,
        grp_fu_293_p_ce,
        grp_fu_297_p_din0,
        grp_fu_297_p_din1,
        grp_fu_297_p_dout0,
        grp_fu_297_p_ce
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] h0;
input  [7:0] w0;
input  [7:0] th_eff;
input  [7:0] tw_eff;
output  [9:0] conv3_weights_address0;
output   conv3_weights_ce0;
input  [31:0] conv3_weights_q0;
input  [31:0] conv3_b_0_0_val;
output  [17:0] conv2_buf_address0;
output   conv2_buf_ce0;
input  [31:0] conv2_buf_q0;
output  [15:0] output_ftmap_address0;
output   output_ftmap_ce0;
output   output_ftmap_we0;
output  [31:0] output_ftmap_d0;
output  [31:0] grp_fu_293_p_din0;
output  [31:0] grp_fu_293_p_din1;
output  [1:0] grp_fu_293_p_opcode;
input  [31:0] grp_fu_293_p_dout0;
output   grp_fu_293_p_ce;
output  [31:0] grp_fu_297_p_din0;
output  [31:0] grp_fu_297_p_din1;
input  [31:0] grp_fu_297_p_dout0;
output   grp_fu_297_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_ftmap_ce0;
reg output_ftmap_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] w0_cast4_fu_336_p1;
reg   [8:0] w0_cast4_reg_884;
wire   [8:0] C2H_fu_348_p2;
reg   [8:0] C2H_reg_889;
wire   [8:0] C2W_fu_354_p2;
reg   [8:0] C2W_reg_894;
wire   [8:0] sub60_fu_360_p2;
reg   [8:0] sub60_reg_899;
wire   [8:0] sub67_fu_366_p2;
reg   [8:0] sub67_reg_904;
wire   [15:0] bound29_fu_380_p2;
reg   [15:0] bound29_reg_909;
wire   [15:0] add_ln176_2_fu_409_p2;
reg   [15:0] add_ln176_2_reg_917;
wire    ap_CS_fsm_state2;
wire   [7:0] select_ln176_fu_432_p3;
reg   [7:0] select_ln176_reg_922;
wire   [0:0] icmp_ln176_fu_404_p2;
wire   [7:0] select_ln176_1_fu_440_p3;
reg   [7:0] select_ln176_1_reg_927;
wire   [8:0] add_ln176_1_fu_452_p2;
reg   [8:0] add_ln176_1_reg_932;
wire   [8:0] empty_fu_483_p2;
reg   [8:0] empty_reg_937;
reg   [15:0] output_ftmap_addr_reg_942;
wire   [5:0] add_ln182_fu_509_p2;
reg   [5:0] add_ln182_reg_950;
wire    ap_CS_fsm_state3;
wire   [8:0] add_ln189_fu_535_p2;
reg   [8:0] add_ln189_reg_955;
wire   [0:0] icmp_ln182_fu_503_p2;
wire   [12:0] add_ln204_fu_554_p2;
reg   [12:0] add_ln204_reg_960;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_idle;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready;
wire   [9:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out_ap_vld;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_idle;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready;
wire   [17:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out_ap_vld;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1;
wire   [1:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_opcode;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0;
wire   [31:0] grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1;
wire    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce;
reg   [5:0] n2_reg_240;
wire    ap_CS_fsm_state7;
reg   [31:0] acc3_reg_251;
reg    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln210_2_fu_498_p1;
reg   [7:0] ox_fu_82;
wire   [7:0] add_ln177_fu_565_p2;
reg   [7:0] oy_fu_86;
reg   [15:0] indvar_flatten34_fu_90;
wire   [8:0] th_eff_cast_fu_344_p1;
wire   [8:0] tw_eff_cast_fu_340_p1;
wire   [7:0] bound29_fu_380_p0;
wire   [7:0] bound29_fu_380_p1;
wire   [0:0] icmp_ln177_fu_427_p2;
wire   [7:0] add_ln176_fu_421_p2;
wire   [8:0] zext_ln176_fu_448_p1;
wire   [7:0] trunc_ln176_fu_457_p1;
wire   [15:0] tmp_8_fu_465_p3;
wire   [15:0] zext_ln210_fu_461_p1;
wire   [8:0] zext_ln177_fu_479_p1;
wire   [15:0] sub_ln210_fu_473_p2;
wire   [15:0] zext_ln210_1_fu_488_p1;
wire   [15:0] add_ln210_fu_492_p2;
wire   [7:0] tmp_9_fu_519_p3;
wire   [8:0] zext_ln189_5_fu_531_p1;
wire   [8:0] zext_ln189_fu_515_p1;
wire   [11:0] tmp_s_fu_542_p3;
wire   [12:0] zext_ln204_fu_550_p1;
wire   [12:0] zext_ln189_4_fu_527_p1;
reg    grp_fu_1043_ce;
reg    grp_fu_1047_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire   [15:0] bound29_fu_380_p00;
wire   [15:0] bound29_fu_380_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg = 1'b0;
#0 grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg = 1'b0;
end

srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6 grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start),
    .ap_done(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done),
    .ap_idle(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_idle),
    .ap_ready(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready),
    .add_ln189(add_ln189_reg_955),
    .conv3_weights_address0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0),
    .conv3_weights_ce0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0),
    .conv3_weights_q0(conv3_weights_q0),
    .mux_case_487236_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out),
    .mux_case_487236_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out_ap_vld),
    .mux_case_385230_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out),
    .mux_case_385230_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out_ap_vld),
    .mux_case_283224_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out),
    .mux_case_283224_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out_ap_vld),
    .mux_case_181218_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out),
    .mux_case_181218_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out_ap_vld),
    .mux_case_079212_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out),
    .mux_case_079212_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out_ap_vld),
    .mux_case_476206_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out),
    .mux_case_476206_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out_ap_vld),
    .mux_case_374200_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out),
    .mux_case_374200_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out_ap_vld),
    .mux_case_272194_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out),
    .mux_case_272194_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out_ap_vld),
    .mux_case_170188_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out),
    .mux_case_170188_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out_ap_vld),
    .mux_case_068182_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out),
    .mux_case_068182_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out_ap_vld),
    .mux_case_465176_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out),
    .mux_case_465176_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out_ap_vld),
    .mux_case_363170_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out),
    .mux_case_363170_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out_ap_vld),
    .mux_case_261164_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out),
    .mux_case_261164_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out_ap_vld),
    .mux_case_159158_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out),
    .mux_case_159158_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out_ap_vld),
    .mux_case_057152_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out),
    .mux_case_057152_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out_ap_vld),
    .mux_case_454146_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out),
    .mux_case_454146_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out_ap_vld),
    .mux_case_352140_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out),
    .mux_case_352140_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out_ap_vld),
    .mux_case_250134_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out),
    .mux_case_250134_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out_ap_vld),
    .mux_case_148128_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out),
    .mux_case_148128_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out_ap_vld),
    .mux_case_046122_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out),
    .mux_case_046122_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out_ap_vld),
    .mux_case_4115_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out),
    .mux_case_4115_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out_ap_vld),
    .mux_case_3109_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out),
    .mux_case_3109_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out_ap_vld),
    .mux_case_2103_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out),
    .mux_case_2103_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out_ap_vld),
    .mux_case_197_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out),
    .mux_case_197_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out_ap_vld),
    .mux_case_091_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out),
    .mux_case_091_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out_ap_vld)
);

srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start),
    .ap_done(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done),
    .ap_idle(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_idle),
    .ap_ready(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready),
    .acc3(acc3_reg_251),
    .zext_ln176_3(add_ln176_1_reg_932),
    .h0_cast(h0),
    .zext_ln173(C2H_reg_889),
    .sub60_cast(sub60_reg_899),
    .add_ln204(add_ln204_reg_960),
    .zext_ln180_1(empty_reg_937),
    .w0_cast5(w0),
    .zext_ln174(C2W_reg_894),
    .zext_ln176(sub67_reg_904),
    .conv2_buf_address0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0),
    .conv2_buf_ce0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0),
    .conv2_buf_q0(conv2_buf_q0),
    .mux_case_091_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out),
    .mux_case_197_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out),
    .mux_case_2103_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out),
    .mux_case_3109_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out),
    .mux_case_4115_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out),
    .mux_case_046122_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out),
    .mux_case_148128_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out),
    .mux_case_250134_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out),
    .mux_case_352140_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out),
    .mux_case_454146_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out),
    .mux_case_057152_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out),
    .mux_case_159158_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out),
    .mux_case_261164_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out),
    .mux_case_363170_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out),
    .mux_case_465176_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out),
    .mux_case_068182_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out),
    .mux_case_170188_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out),
    .mux_case_272194_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out),
    .mux_case_374200_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out),
    .mux_case_476206_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out),
    .mux_case_079212_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out),
    .mux_case_181218_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out),
    .mux_case_283224_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out),
    .mux_case_385230_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out),
    .mux_case_487236_reload(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out),
    .acc3_2_out(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out),
    .acc3_2_out_ap_vld(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out_ap_vld),
    .grp_fu_1043_p_din0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0),
    .grp_fu_1043_p_din1(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1),
    .grp_fu_1043_p_opcode(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_opcode),
    .grp_fu_1043_p_dout0(grp_fu_293_p_dout0),
    .grp_fu_1043_p_ce(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce),
    .grp_fu_1047_p_din0(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0),
    .grp_fu_1047_p_din1(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1),
    .grp_fu_1047_p_dout0(grp_fu_297_p_dout0),
    .grp_fu_1047_p_ce(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce)
);

srcnn_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U265(
    .din0(bound29_fu_380_p0),
    .din1(bound29_fu_380_p1),
    .dout(bound29_fu_380_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd0))) begin
            grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready == 1'b1)) begin
            grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready == 1'b1)) begin
            grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        acc3_reg_251 <= conv3_b_0_0_val;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc3_reg_251 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten34_fu_90 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd1))) begin
        indvar_flatten34_fu_90 <= add_ln176_2_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        n2_reg_240 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        n2_reg_240 <= add_ln182_reg_950;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ox_fu_82 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd1))) begin
        ox_fu_82 <= add_ln177_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        oy_fu_86 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd1))) begin
        oy_fu_86 <= select_ln176_1_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        C2H_reg_889 <= C2H_fu_348_p2;
        C2W_reg_894 <= C2W_fu_354_p2;
        bound29_reg_909 <= bound29_fu_380_p2;
        sub60_reg_899 <= sub60_fu_360_p2;
        sub67_reg_904 <= sub67_fu_366_p2;
        w0_cast4_reg_884[7 : 0] <= w0_cast4_fu_336_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln176_1_reg_932 <= add_ln176_1_fu_452_p2;
        empty_reg_937 <= empty_fu_483_p2;
        output_ftmap_addr_reg_942 <= zext_ln210_2_fu_498_p1;
        select_ln176_1_reg_927 <= select_ln176_1_fu_440_p3;
        select_ln176_reg_922 <= select_ln176_fu_432_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln176_2_reg_917 <= add_ln176_2_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln182_reg_950 <= add_ln182_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd0))) begin
        add_ln189_reg_955 <= add_ln189_fu_535_p2;
        add_ln204_reg_960[12 : 2] <= add_ln204_fu_554_p2[12 : 2];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln176_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1043_ce = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce;
    end else begin
        grp_fu_1043_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1047_ce = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce;
    end else begin
        grp_fu_1047_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_ftmap_ce0 = 1'b1;
    end else begin
        output_ftmap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd1))) begin
        output_ftmap_we0 = 1'b1;
    end else begin
        output_ftmap_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln176_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln182_fu_503_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C2H_fu_348_p2 = (th_eff_cast_fu_344_p1 + 9'd4);

assign C2W_fu_354_p2 = (tw_eff_cast_fu_340_p1 + 9'd4);

assign add_ln176_1_fu_452_p2 = (zext_ln176_fu_448_p1 + h0);

assign add_ln176_2_fu_409_p2 = (indvar_flatten34_fu_90 + 16'd1);

assign add_ln176_fu_421_p2 = (oy_fu_86 + 8'd1);

assign add_ln177_fu_565_p2 = (select_ln176_reg_922 + 8'd1);

assign add_ln182_fu_509_p2 = (n2_reg_240 + 6'd1);

assign add_ln189_fu_535_p2 = (zext_ln189_5_fu_531_p1 + zext_ln189_fu_515_p1);

assign add_ln204_fu_554_p2 = (zext_ln204_fu_550_p1 + zext_ln189_4_fu_527_p1);

assign add_ln210_fu_492_p2 = (sub_ln210_fu_473_p2 + zext_ln210_1_fu_488_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign bound29_fu_380_p0 = bound29_fu_380_p00;

assign bound29_fu_380_p00 = th_eff;

assign bound29_fu_380_p1 = bound29_fu_380_p10;

assign bound29_fu_380_p10 = tw_eff;

assign conv2_buf_address0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0;

assign conv2_buf_ce0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0;

assign conv3_weights_address0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0;

assign conv3_weights_ce0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0;

assign empty_fu_483_p2 = (zext_ln177_fu_479_p1 + w0_cast4_reg_884);

assign grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg;

assign grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg;

assign grp_fu_293_p_ce = grp_fu_1043_ce;

assign grp_fu_293_p_din0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0;

assign grp_fu_293_p_din1 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1;

assign grp_fu_293_p_opcode = 2'd0;

assign grp_fu_297_p_ce = grp_fu_1047_ce;

assign grp_fu_297_p_din0 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0;

assign grp_fu_297_p_din1 = grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1;

assign icmp_ln176_fu_404_p2 = ((indvar_flatten34_fu_90 == bound29_reg_909) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_427_p2 = ((ox_fu_82 == tw_eff) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_503_p2 = ((n2_reg_240 == 6'd32) ? 1'b1 : 1'b0);

assign output_ftmap_address0 = output_ftmap_addr_reg_942;

assign output_ftmap_d0 = acc3_reg_251;

assign select_ln176_1_fu_440_p3 = ((icmp_ln177_fu_427_p2[0:0] == 1'b1) ? add_ln176_fu_421_p2 : oy_fu_86);

assign select_ln176_fu_432_p3 = ((icmp_ln177_fu_427_p2[0:0] == 1'b1) ? 8'd0 : ox_fu_82);

assign sub60_fu_360_p2 = (th_eff_cast_fu_344_p1 + 9'd3);

assign sub67_fu_366_p2 = (tw_eff_cast_fu_340_p1 + 9'd3);

assign sub_ln210_fu_473_p2 = (tmp_8_fu_465_p3 - zext_ln210_fu_461_p1);

assign th_eff_cast_fu_344_p1 = th_eff;

assign tmp_8_fu_465_p3 = {{trunc_ln176_fu_457_p1}, {8'd0}};

assign tmp_9_fu_519_p3 = {{n2_reg_240}, {2'd0}};

assign tmp_s_fu_542_p3 = {{n2_reg_240}, {6'd0}};

assign trunc_ln176_fu_457_p1 = add_ln176_1_fu_452_p2[7:0];

assign tw_eff_cast_fu_340_p1 = tw_eff;

assign w0_cast4_fu_336_p1 = w0;

assign zext_ln176_fu_448_p1 = select_ln176_1_fu_440_p3;

assign zext_ln177_fu_479_p1 = select_ln176_fu_432_p3;

assign zext_ln189_4_fu_527_p1 = tmp_9_fu_519_p3;

assign zext_ln189_5_fu_531_p1 = tmp_9_fu_519_p3;

assign zext_ln189_fu_515_p1 = n2_reg_240;

assign zext_ln204_fu_550_p1 = tmp_s_fu_542_p3;

assign zext_ln210_1_fu_488_p1 = empty_fu_483_p2;

assign zext_ln210_2_fu_498_p1 = add_ln210_fu_492_p2;

assign zext_ln210_fu_461_p1 = add_ln176_1_fu_452_p2;

always @ (posedge ap_clk) begin
    w0_cast4_reg_884[8] <= 1'b0;
    add_ln204_reg_960[1:0] <= 2'b00;
end

endmodule //srcnn_conv3_from_precomputed_conv2
