# Finite Element Modelling of Chip Scale Packages

## Project Overview
Final-year project investigating the thermo-mechanical reliability of chip scale
packages (CSPs) with and without internal voids.

## Analysis Performed
- 3D finite element model development
- Thermal loading and cycling simulations
- Stress distribution comparison between voided and non-voided CSPs

## Key Findings
- Internal voids significantly influence stress distribution
- Thermo-mechanical loading increases reliability concerns in voided CSPs
- Numerical results from thermal analysis aligned with theoretical expectations

## Tools Used
- ANSYS
- Finite Element Analysis
- Thermo-mechanical modelling
  
## Ansys Thermal Analysis Models

### CSP with voids
![with voids](https://github.com/milanroy4509/Finite-Element-Modelling-of-Chip-Scale-Packages/blob/c94105f6178d375b8eb954fb24c9a507f7be345d/images/CSPs%20with%20voids.png)

### CSP without voids
![without voids](https://github.com/milanroy4509/Finite-Element-Modelling-of-Chip-Scale-Packages/blob/fff676475c3efaf471f85f33cc4b9f61449a2928/images/CSPs%20without%20voids.png)
