[submodule "project1/projects/32-Verilog-Mini-Projects"]
	path = project1/projects/32-Verilog-Mini-Projects
	url = https://github.com/sudhamshu091/32-Verilog-Mini-Projects.git
