; vr5/1 char

>BRK_WRITEC
	STA	HW_ENABLE_ADDR HW_RAM1 HW_VIA
	LDA.I	VIA_IER_ENABLE VIA_IB_CB1
	STA	VIA_IER
	STA	HW_ENABLE_ADDR HW_RAM1
	
	LDA.I	TRUE
	STA	IO_WRITE_STATUS

	LDA	IO_WRITE_BUFFER_HEAD
	INC
	CMP	IO_WRITE_BUFFER_TAIL
	BEQ	_BRK_WRITEC_FAIL

	DEC
	TAY
	LDA.Z	VR5
	STA.Y	IO_WRITE_BUFFER
	INC	IO_WRITE_BUFFER_HEAD
	LDA.I	TRUE
	STA.Z	VR11
	JMP	PROC_UNPAUSE
>_BRK_WRITEC_FAIL
	LDA.I	FALSE
	STA.Z	VR11
	JMP	PROC_UNPAUSE
