// Seed: 3526357642
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    output wor id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input supply0 id_7
);
endmodule
module module_1 (
    output wor  id_0,
    input  wor  id_1,
    output tri0 id_2,
    input  tri  id_3
    , id_5
);
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd26
) (
    output tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wire  id_4
);
  logic [1 : -1] _id_6;
  ;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = 1;
  logic id_7;
  assign id_7[id_6-(-1)] = 1;
endmodule
