verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/fa_7.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/shift_5.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/eightbitfa_4.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/comp_3.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/boolean_6.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/alu_2.v"
verilog work "C:/Users/Tze/Documents/GitHub/8bitALUgame/8bitALU2/work/planAhead/8bitALU2/8bitALU2.srcs/sources_1/imports/verilog/mojo_top_0.v"
