CLOCK_CNTL_INDEX,VAR_0
CRTC_EXT_CNTL,VAR_1
CRTC_GEN_CNTL,VAR_2
CRTC_H_SYNC_STRT_WID,VAR_3
CRTC_H_TOTAL_DISP,VAR_4
CRTC_MORE_CNTL,VAR_5
CRTC_PITCH,VAR_6
CRTC_V_SYNC_STRT_WID,VAR_7
CRTC_V_TOTAL_DISP,VAR_8
DAC_CNTL,VAR_9
FP_CRTC_H_TOTAL_DISP,VAR_10
FP_CRTC_V_TOTAL_DISP,VAR_11
FP_GEN_CNTL,VAR_12
FP_HORZ_STRETCH,VAR_13
FP_H_SYNC_STRT_WID,VAR_14
FP_VERT_STRETCH,VAR_15
FP_V_SYNC_STRT_WID,VAR_16
INPLL,FUNC_0
INREG,FUNC_1
LVDS_GEN_CNTL,VAR_17
LVDS_PLL_CNTL,VAR_18
PPLL_DIV_3,VAR_19
PPLL_REF_DIV,VAR_20
SURFACE_CNTL,VAR_21
TMDS_CRC,VAR_22
TMDS_TRANSMITTER_CNTL,VAR_23
VCLK_ECP_CNTL,VAR_24
radeon_pll_errata_after_index,FUNC_2
radeon_save_state,FUNC_3
rinfo,VAR_25
save,VAR_26
