<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGWCR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DBGWCR&lt;n&gt;_EL1, Debug Watchpoint Control Registers, n =
      0 - 15</h1><p>The DBGWCR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Holds control information for a watchpoint. Forms watchpoint n together with value register <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>.</p>
      <h2>Configuration</h2><p>External register DBGWCR&lt;n&gt;_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1[31:0]
            </a>.
          </p><p>External register DBGWCR&lt;n&gt;_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;[31:0]
            </a>.
          </p><p>DBGWCR&lt;n&gt;_EL1 is in the Core power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p>
        <p>If watchpoint n is not implemented then accesses to this register are:</p>

      
        <ul>
<li>When IsCorePowered() &amp;&amp; !DoubleLockStatus() &amp;&amp; !OSLockStatus() &amp;&amp; AllowExternalDebugAccess(), <span class="arm-defined-word">RES0</span>.
</li><li>Otherwise, a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> choice of <span class="arm-defined-word">RES0</span> or ERROR.
</li></ul>
      <h2>Attributes</h2>
            <p>DBGWCR&lt;n&gt;_EL1 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The DBGWCR&lt;n&gt;_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#0_31">RES0</a></td><td class="lr" colspan="5"><a href="#MASK_28">MASK</a></td><td class="lr" colspan="3"><a href="#0_23">RES0</a></td><td class="lr" colspan="1"><a href="#WT_20">WT</a></td><td class="lr" colspan="4"><a href="#LBN_19">LBN</a></td><td class="lr" colspan="2"><a href="#SSC_15">SSC</a></td><td class="lr" colspan="1"><a href="#HMC_13">HMC</a></td><td class="lr" colspan="8"><a href="#BAS_12">BAS</a></td><td class="lr" colspan="2"><a href="#LSC_4">LSC</a></td><td class="lr" colspan="2"><a href="#PAC_2">PAC</a></td><td class="lr" colspan="1"><a href="#E_0">E</a></td></tr></tbody></table><div class="text_before_fields">
      
  <p>When the E field is zero, all the other fields in the register are ignored.</p>

    </div><h4 id="0_31">
                Bits [31:29]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="MASK_28">MASK, bits [28:24]
                  </h4>
          
  <p>Address mask. Only objects up to 2GB can be watched using a single mask.</p>

        <table class="valuetable"><tr><th>MASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
  <p>No mask.</p>
</td></tr><tr><td class="bitfield">0b00001</td><td>
  <p>Reserved.</p>
</td></tr><tr><td class="bitfield">0b00010</td><td>
  <p>Reserved.</p>
</td></tr></table>
              
  <p>If programmed with a reserved value, a watchpoint must behave as if either:</p>
<ul>
<li>MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCRn_EL1.
</li><li>The watchpoint is disabled.
</li></ul>
<p>Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.</p>
<p>Other values mask the corresponding number of address bits, from <span class="binarynumber">0b00011</span> masking 3 address bits (<span class="hexnumber">0x00000007</span> mask for address) to <span class="binarynumber">0b11111</span> masking 31 address bits (<span class="hexnumber">0x7FFFFFFF</span> mask for address).</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_23">
                Bits [23:21]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WT_20">WT, bit [20]
              </h4>
          
  <p>Watchpoint type. Possible values are:</p>

        <table class="valuetable"><tr><th>WT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Unlinked data address match.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Linked data address match.</p>
</td></tr></table><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="LBN_19">LBN, bits [19:16]
                  </h4>
          
  <p>Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SSC_15">SSC, bits [15:14]
                  </h4>
          
  <p>Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D2 (AArch64 Self-hosted Debug)</span>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="HMC_13">HMC, bit [13]
              </h4>
          
  <p>Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D2 (AArch64 Self-hosted Debug)</span>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="BAS_12">BAS, bits [12:5]
                  </h4>
          
  <p>Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> is being watched.</p>
<table class="valuetable"><thead><tr><th>BAS</th><th>Description</th></tr></thead><tbody><tr><td>xxxxxxx1</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a></td></tr><tr><td>xxxxxx1x</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 1</td></tr><tr><td>xxxxx1xx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 2</td></tr><tr><td>xxxx1xxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 3</td></tr></tbody></table>
<p>In cases where <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> addresses a double-word:</p>
<table class="valuetable"><thead><tr><th>BAS</th><th>Description, if <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 0</th></tr></thead><tbody><tr><td>xxx1xxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 4</td></tr><tr><td>xx1xxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 5</td></tr><tr><td>x1xxxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 6</td></tr><tr><td>1xxxxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 7</td></tr></tbody></table>
<p>If <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 1, only BAS[3:0] is used. Arm deprecates setting <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 1.</p>
<p>The valid values for BAS are non-zero binary number all of whose set bits are contiguous. All other values are reserved and must not be used by software. See <span class="xref">'Reserved DBGWCR&lt;n&gt;.BAS values' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section G2 (AArch32 Self-hosted Debug)</span>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="LSC_4">LSC, bits [4:3]
                  </h4>
          
  <p>Load/store control. This field enables watchpoint matching on the type of access being made. Possible values of this field are:</p>

        <table class="valuetable"><tr><th>LSC</th><th>Meaning</th></tr><tr><td class="bitfield">0b01</td><td>
  <p>Match instructions that load from a watchpointed address.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Match instructions that store to a watchpointed address.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Match instructions that load from or store to a watchpointed address.</p>
</td></tr></table>
              
  <p>All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PAC_2">PAC, bits [2:1]
                  </h4>
          
  <p>Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D2 (AArch64 Self-hosted Debug)</span>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="E_0">E, bit [0]
              </h4>
          
  <p>Enable watchpoint n. Possible values are:</p>

        <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Watchpoint disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Watchpoint enabled.</p>
</td></tr></table><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the DBGWCR&lt;n&gt;_EL1</h2>
        <div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalDebugAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <h4>DBGWCR&lt;n&gt;_EL1 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x808</span> + 16n</td><td>DBGWCR&lt;n&gt;_EL1</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
