

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:53:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.820 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = sext i10 %p_Val2_s to i11" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%ret_V = add nsw i11 %lhs_V, -15" [firmware/myproject.cpp:50]   --->   Operation 7 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln1118 = sext i11 %ret_V to i20" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln703 = mul i20 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 9 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_1 = sub i20 1536, %mul_ln703" [firmware/myproject.cpp:50]   --->   Operation 10 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i10 %p_Val2_3 to i11" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 15 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %shl_ln1118_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 16 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%r_V = sub i13 0, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 17 'sub' 'r_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_3, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 18 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%ret_V_4 = add i11 %rhs_V_1, -15" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i13 %r_V_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 20 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%sext_ln1192_2 = sext i11 %ret_V_4 to i22" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 22 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %r_V, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 23 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i21 %lhs_V_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i22 %sext_ln1192_3, %mul_ln1192" [firmware/myproject.cpp:52]   --->   Operation 25 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %p_Val2_s, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 26 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %rhs_V to i22" [firmware/myproject.cpp:52]   --->   Operation 27 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i22 %sub_ln1192, %sext_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 28 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_11 = add i22 %add_ln1192_3, -106496" [firmware/myproject.cpp:52]   --->   Operation 29 'add' 'ret_V_11' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_11, i32 12, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 30 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i10 %p_Val2_1 to i11" [firmware/myproject.cpp:53]   --->   Operation 31 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.72ns)   --->   "%ret_V_12 = add nsw i11 %lhs_V_2, %rhs_V_1" [firmware/myproject.cpp:53]   --->   Operation 32 'add' 'ret_V_12' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %ret_V_12, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 33 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %lhs_V_3 to i16" [firmware/myproject.cpp:53]   --->   Operation 34 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%ret_V_7 = add i16 %sext_ln728, -975" [firmware/myproject.cpp:53]   --->   Operation 35 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%sext_ln1192_5 = sext i16 %ret_V_7 to i22" [firmware/myproject.cpp:53]   --->   Operation 36 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.49ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_5, -76" [firmware/myproject.cpp:53]   --->   Operation 37 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_13 = add i22 %mul_ln1192_1, -65536" [firmware/myproject.cpp:53]   --->   Operation 38 'add' 'ret_V_13' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_13, i32 12, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 39 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %ret_V_1 to i29" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i29 %sext_ln700, 177" [firmware/myproject.cpp:50]   --->   Operation 41 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i11 -15, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 43 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i11 %ret_V_9, 62" [firmware/myproject.cpp:50]   --->   Operation 44 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !268"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !274"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !280"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !286"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !292"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !298"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 54 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i29 %mul_ln700 to i30" [firmware/myproject.cpp:50]   --->   Operation 55 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i11 %add_ln1192 to i30" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.95ns)   --->   "%mul_ln700_1 = mul i30 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 57 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.95> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.86ns)   --->   "%ret_V_10 = add i30 %mul_ln700_1, 15728640" [firmware/myproject.cpp:50]   --->   Operation 58 'add' 'ret_V_10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_10, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 59 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 60 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 9)" [firmware/myproject.cpp:51]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 63 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 -20)" [firmware/myproject.cpp:54]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000]
p_Val2_s           (partselect    ) [ 0000]
lhs_V              (sext          ) [ 0000]
ret_V              (add           ) [ 0000]
sext_ln1118        (sext          ) [ 0000]
mul_ln703          (mul           ) [ 0000]
ret_V_1            (sub           ) [ 0110]
p_Val2_1           (partselect    ) [ 0000]
p_Val2_2           (partselect    ) [ 0110]
p_Val2_3           (partselect    ) [ 0000]
rhs_V_1            (sext          ) [ 0000]
shl_ln1118_7       (bitconcatenate) [ 0000]
sext_ln1118_2      (sext          ) [ 0000]
r_V                (sub           ) [ 0000]
r_V_1              (bitconcatenate) [ 0000]
ret_V_4            (add           ) [ 0000]
sext_ln1192_1      (sext          ) [ 0000]
sext_ln1192_2      (sext          ) [ 0000]
mul_ln1192         (mul           ) [ 0000]
lhs_V_1            (bitconcatenate) [ 0000]
sext_ln1192_3      (sext          ) [ 0000]
sub_ln1192         (sub           ) [ 0000]
rhs_V              (bitconcatenate) [ 0000]
sext_ln1192_4      (sext          ) [ 0000]
add_ln1192_3       (add           ) [ 0000]
ret_V_11           (add           ) [ 0000]
trunc_ln708_9      (partselect    ) [ 0111]
lhs_V_2            (sext          ) [ 0000]
ret_V_12           (add           ) [ 0000]
lhs_V_3            (bitconcatenate) [ 0000]
sext_ln728         (sext          ) [ 0000]
ret_V_7            (add           ) [ 0000]
sext_ln1192_5      (sext          ) [ 0000]
mul_ln1192_1       (mul           ) [ 0000]
ret_V_13           (add           ) [ 0000]
trunc_ln708_s      (partselect    ) [ 0111]
sext_ln700         (sext          ) [ 0000]
mul_ln700          (mul           ) [ 0101]
sext_ln1192        (sext          ) [ 0000]
ret_V_9            (sub           ) [ 0000]
add_ln1192         (add           ) [ 0101]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln32 (specinterface ) [ 0000]
specpipeline_ln33  (specpipeline  ) [ 0000]
sext_ln700_1       (sext          ) [ 0000]
sext_ln700_2       (sext          ) [ 0000]
mul_ln700_1        (mul           ) [ 0000]
ret_V_10           (add           ) [ 0000]
trunc_ln708_3      (partselect    ) [ 0000]
write_ln50         (write         ) [ 0000]
write_ln51         (write         ) [ 0000]
write_ln52         (write         ) [ 0000]
write_ln53         (write         ) [ 0000]
write_ln54         (write         ) [ 0000]
ret_ln56           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i10.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="160" slack="0"/>
<pin id="108" dir="0" index="1" bw="160" slack="0"/>
<pin id="109" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln50_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln51_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln52_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="2"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln53_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="2"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln54_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="160" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="lhs_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Val2_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="160" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="0" index="3" bw="9" slack="0"/>
<pin id="168" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="160" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Val2_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="160" slack="0"/>
<pin id="186" dir="0" index="2" bw="9" slack="0"/>
<pin id="187" dir="0" index="3" bw="9" slack="0"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="rhs_V_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln1118_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln1118_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="r_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="r_V_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln1192_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="0"/>
<pin id="225" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="lhs_V_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="21" slack="0"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln1192_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="21" slack="0"/>
<pin id="237" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="rhs_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="21" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln1192_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="21" slack="0"/>
<pin id="249" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln1192_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="21" slack="0"/>
<pin id="254" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ret_V_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="0"/>
<pin id="259" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln708_9_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lhs_V_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ret_V_12_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lhs_V_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln728_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln708_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="22" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln700_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="20" slack="1"/>
<pin id="305" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1192_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="1"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_V_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln1192_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln700_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="29" slack="1"/>
<pin id="323" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln700_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="1"/>
<pin id="326" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mul_ln700_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="29" slack="0"/>
<pin id="330" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ret_V_10_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="30" slack="0"/>
<pin id="335" dir="0" index="1" bw="25" slack="0"/>
<pin id="336" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln708_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="30" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="350" class="1007" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="11" slack="0"/>
<pin id="353" dir="0" index="2" bw="20" slack="0"/>
<pin id="354" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V/1 sext_ln1118/1 mul_ln703/1 ret_V_1/1 "/>
</bind>
</comp>

<comp id="358" class="1007" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="13" slack="0"/>
<pin id="362" dir="0" index="3" bw="21" slack="0"/>
<pin id="363" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V_4/1 sext_ln1192_2/1 mul_ln1192/1 sub_ln1192/1 "/>
</bind>
</comp>

<comp id="369" class="1007" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="0" index="2" bw="22" slack="0"/>
<pin id="373" dir="0" index="3" bw="22" slack="0"/>
<pin id="374" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_7/1 sext_ln1192_5/1 mul_ln1192_1/1 ret_V_13/1 "/>
</bind>
</comp>

<comp id="380" class="1007" name="mul_ln700_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="20" slack="0"/>
<pin id="382" dir="0" index="1" bw="29" slack="0"/>
<pin id="383" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="ret_V_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="20" slack="1"/>
<pin id="388" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_Val2_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="1"/>
<pin id="393" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln708_9_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="2"/>
<pin id="398" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln708_s_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="2"/>
<pin id="403" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="406" class="1005" name="mul_ln700_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="29" slack="1"/>
<pin id="408" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="411" class="1005" name="add_ln1192_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="1"/>
<pin id="413" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="100" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="100" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="102" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="100" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="100" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="106" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="149" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="106" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="106" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="163" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="183" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="209" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="149" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="163" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="193" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="98" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="349"><net_src comp="339" pin="4"/><net_sink comp="112" pin=2"/></net>

<net id="355"><net_src comp="159" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="364"><net_src comp="193" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="223" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="235" pin="1"/><net_sink comp="358" pin=3"/></net>

<net id="368"><net_src comp="358" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="375"><net_src comp="290" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="379"><net_src comp="369" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="384"><net_src comp="303" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="350" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="394"><net_src comp="173" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="399"><net_src comp="262" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="404"><net_src comp="294" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="409"><net_src comp="380" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="414"><net_src comp="315" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {3 }
	Port: y_1_V | {3 }
	Port: y_2_V | {3 }
	Port: y_3_V | {3 }
	Port: y_4_V | {3 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		lhs_V : 1
		ret_V : 2
		sext_ln1118 : 3
		mul_ln703 : 4
		ret_V_1 : 5
		rhs_V_1 : 1
		shl_ln1118_7 : 1
		sext_ln1118_2 : 2
		r_V : 3
		r_V_1 : 1
		ret_V_4 : 2
		sext_ln1192_1 : 2
		sext_ln1192_2 : 3
		mul_ln1192 : 4
		lhs_V_1 : 4
		sext_ln1192_3 : 5
		sub_ln1192 : 6
		rhs_V : 1
		sext_ln1192_4 : 2
		add_ln1192_3 : 7
		ret_V_11 : 8
		trunc_ln708_9 : 9
		lhs_V_2 : 1
		ret_V_12 : 2
		lhs_V_3 : 3
		sext_ln728 : 4
		ret_V_7 : 5
		sext_ln1192_5 : 6
		mul_ln1192_1 : 7
		ret_V_13 : 8
		trunc_ln708_s : 9
	State 2
		mul_ln700 : 1
		ret_V_9 : 1
		add_ln1192 : 2
	State 3
		mul_ln700_1 : 1
		ret_V_10 : 2
		trunc_ln708_3 : 3
		write_ln50 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |   add_ln1192_3_fu_251   |    0    |    0    |    22   |
|          |     ret_V_11_fu_256     |    0    |    0    |    22   |
|    add   |     ret_V_12_fu_276     |    0    |    0    |    17   |
|          |    add_ln1192_fu_315    |    0    |    0    |    22   |
|          |     ret_V_10_fu_333     |    0    |    0    |    37   |
|----------|-------------------------|---------|---------|---------|
|    sub   |        r_V_fu_209       |    0    |    0    |    19   |
|          |      ret_V_9_fu_309     |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln700_1_fu_327   |    2    |    0    |    35   |
|          |     mul_ln700_fu_380    |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| addmulsub|        grp_fu_350       |    1    |    0    |    0    |
|          |        grp_fu_358       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| addmuladd|        grp_fu_369       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_106  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_112 |    0    |    0    |    0    |
|          | write_ln51_write_fu_119 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_127 |    0    |    0    |    0    |
|          | write_ln53_write_fu_134 |    0    |    0    |    0    |
|          | write_ln54_write_fu_141 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_s_fu_149     |    0    |    0    |    0    |
|          |     p_Val2_1_fu_163     |    0    |    0    |    0    |
|          |     p_Val2_2_fu_173     |    0    |    0    |    0    |
|partselect|     p_Val2_3_fu_183     |    0    |    0    |    0    |
|          |   trunc_ln708_9_fu_262  |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_294  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_339  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       lhs_V_fu_159      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_193     |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_205  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_223  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_235  |    0    |    0    |    0    |
|   sext   |   sext_ln1192_4_fu_247  |    0    |    0    |    0    |
|          |      lhs_V_2_fu_272     |    0    |    0    |    0    |
|          |    sext_ln728_fu_290    |    0    |    0    |    0    |
|          |    sext_ln700_fu_303    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_306   |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_321   |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_324   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   shl_ln1118_7_fu_197   |    0    |    0    |    0    |
|          |       r_V_1_fu_215      |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_1_fu_227     |    0    |    0    |    0    |
|          |       rhs_V_fu_239      |    0    |    0    |    0    |
|          |      lhs_V_3_fu_282     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |   196   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln1192_reg_411 |   11   |
|  mul_ln700_reg_406  |   29   |
|   p_Val2_2_reg_391  |   10   |
|   ret_V_1_reg_386   |   20   |
|trunc_ln708_9_reg_396|   10   |
|trunc_ln708_s_reg_401|   10   |
+---------------------+--------+
|        Total        |   90   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   196  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   90   |   196  |
+-----------+--------+--------+--------+
