#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000234772b20f0 .scope module, "uart_full_duplex_tb" "uart_full_duplex_tb" 2 6;
 .timescale -9 -12;
P_00000234772bdd70 .param/l "BIT_PERIOD" 0 2 11, +C4<00000000000000000001000011110100>;
P_00000234772bdda8 .param/l "CLKS_PER_BIT" 0 2 10, +C4<00000000000000000000000011011001>;
P_00000234772bdde0 .param/l "CLOCK_PERIOD_NS" 0 2 9, +C4<00000000000000000000000000010100>;
v0000023477327c30_0 .var "clk", 0 0;
v0000023477328770_0 .var "rst", 0 0;
v00000234773279b0_0 .net "rx_byte", 7 0, v0000023477283080_0;  1 drivers
v0000023477328630_0 .net "rx_done", 0 0, v0000023477283120_0;  1 drivers
v0000023477327d70_0 .var "rx_serial", 0 0;
v00000234773283b0_0 .net "tx_busy", 0 0, v00000234773286d0_0;  1 drivers
v0000023477328810_0 .var "tx_byte", 7 0;
v0000023477327af0_0 .net "tx_out", 0 0, v0000023477327f50_0;  1 drivers
v0000023477328450_0 .var "tx_start", 0 0;
E_00000234772ab170 .event negedge, v00000234773286d0_0;
S_00000234772bde20 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 44, 2 44 0, S_00000234772b20f0;
 .timescale -9 -12;
v00000234772832f0_0 .var "data", 7 0;
v0000023477283710_0 .var/i "i", 31 0;
TD_uart_full_duplex_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023477327d70_0, 0, 1;
    %delay 4340000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023477283710_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000023477283710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000234772832f0_0;
    %load/vec4 v0000023477283710_0;
    %part/s 1;
    %store/vec4 v0000023477327d70_0, 0, 1;
    %delay 4340000, 0;
    %load/vec4 v0000023477283710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023477283710_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023477327d70_0, 0, 1;
    %delay 4340000, 0;
    %end;
S_00000234772bdfb0 .scope module, "uart_rx_inst" "uart_rx" 2 32, 3 3 0, S_00000234772b20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /OUTPUT 1 "rx_done";
    .port_info 4 /OUTPUT 8 "rx_byte";
P_0000023477282d40 .param/l "CLEANUP" 0 3 17, C4<100>;
P_0000023477282d78 .param/l "CLKS_PER_BIT" 0 3 4, +C4<00000000000000000000000011011001>;
P_0000023477282db0 .param/l "DATA" 0 3 15, C4<010>;
P_0000023477282de8 .param/l "IDLE" 0 3 13, C4<000>;
P_0000023477282e20 .param/l "START" 0 3 14, C4<001>;
P_0000023477282e58 .param/l "STOP" 0 3 16, C4<011>;
v00000234772be140_0 .var "baud_counter", 7 0;
v0000023477282ea0_0 .var "bit_index", 2 0;
v0000023477282f40_0 .net "clk", 0 0, v0000023477327c30_0;  1 drivers
v0000023477282fe0_0 .net "rst", 0 0, v0000023477328770_0;  1 drivers
v0000023477283080_0 .var "rx_byte", 7 0;
v0000023477283120_0 .var "rx_done", 0 0;
v00000234772b4b40_0 .net "rx_serial", 0 0, v0000023477327d70_0;  1 drivers
v00000234772b4be0_0 .var "shift_reg", 7 0;
v00000234772b4c80_0 .var "state", 2 0;
E_00000234772ab330 .event posedge, v0000023477282fe0_0, v0000023477282f40_0;
S_00000234772b4d20 .scope module, "uart_tx_inst" "uart_tx" 2 23, 4 3 0, S_00000234772b20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_byte";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_00000234772b3580 .param/l "CLEANUP" 0 4 18, C4<100>;
P_00000234772b35b8 .param/l "CLKS_PER_BIT" 0 4 4, +C4<00000000000000000000000011011001>;
P_00000234772b35f0 .param/l "DATA" 0 4 16, C4<010>;
P_00000234772b3628 .param/l "IDLE" 0 4 14, C4<000>;
P_00000234772b3660 .param/l "START" 0 4 15, C4<001>;
P_00000234772b3698 .param/l "STOP" 0 4 17, C4<011>;
v00000234772b4eb0_0 .var "baud_counter", 7 0;
v00000234772b4f50_0 .var "bit_index", 2 0;
v00000234772b36e0_0 .net "clk", 0 0, v0000023477327c30_0;  alias, 1 drivers
v0000023477328590_0 .net "rst", 0 0, v0000023477328770_0;  alias, 1 drivers
v0000023477327910_0 .var "shift_reg", 7 0;
v0000023477327a50_0 .var "state", 2 0;
v00000234773286d0_0 .var "tx_busy", 0 0;
v0000023477327b90_0 .net "tx_byte", 7 0, v0000023477328810_0;  1 drivers
v0000023477327f50_0 .var "tx_out", 0 0;
v0000023477328130_0 .net "tx_start", 0 0, v0000023477328450_0;  1 drivers
    .scope S_00000234772b4d20;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023477327a50_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234772b4eb0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000234772b4f50_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023477327910_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_00000234772b4d20;
T_2 ;
    %wait E_00000234772ab330;
    %load/vec4 v0000023477328590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023477327f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234773286d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023477327910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4f50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023477327a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023477327f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234773286d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4f50_0, 0;
    %load/vec4 v0000023477328130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0000023477327b90_0;
    %assign/vec4 v0000023477327910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234773286d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023477327f50_0, 0;
    %load/vec4 v00000234772b4eb0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v00000234772b4eb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000023477327910_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000023477327f50_0, 0;
    %load/vec4 v00000234772b4eb0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v00000234772b4eb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %load/vec4 v0000023477327910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023477327910_0, 0;
    %load/vec4 v00000234772b4f50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v00000234772b4f50_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000234772b4f50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4f50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023477327f50_0, 0;
    %load/vec4 v00000234772b4eb0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v00000234772b4eb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234773286d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4eb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
T_2.18 ;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477327a50_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000234772bdfb0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000234772b4c80_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234772be140_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023477282ea0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234772b4be0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_00000234772bdfb0;
T_4 ;
    %wait E_00000234772ab330;
    %load/vec4 v0000023477282fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023477283120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023477283080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772b4be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477282ea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000234772b4c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023477283120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477282ea0_0, 0;
    %load/vec4 v00000234772b4b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v00000234772be140_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v00000234772b4b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
T_4.14 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000234772be140_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000234772be140_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v00000234772be140_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %load/vec4 v00000234772b4b40_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000023477282ea0_0;
    %assign/vec4/off/d v00000234772b4be0_0, 4, 5;
    %load/vec4 v0000023477282ea0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.17, 5;
    %load/vec4 v0000023477282ea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023477282ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023477282ea0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
T_4.18 ;
T_4.16 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000234772be140_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_4.19, 5;
    %load/vec4 v00000234772be140_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023477283120_0, 0;
    %load/vec4 v00000234772b4be0_0;
    %assign/vec4 v0000023477283080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000234772be140_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
T_4.20 ;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023477283120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234772b4c80_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000234772b20f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023477327c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023477328770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023477328450_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023477328810_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_00000234772b20f0;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0000023477327c30_0;
    %inv;
    %store/vec4 v0000023477327c30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000234772b20f0;
T_7 ;
    %vpi_call 2 63 "$dumpfile", "uart_full_duplex.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000234772b20f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023477327d70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023477328770_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000023477328810_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023477328450_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023477328450_0, 0, 1;
    %wait E_00000234772ab170;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v00000234772832f0_0, 0, 8;
    %fork TD_uart_full_duplex_tb.UART_WRITE_BYTE, S_00000234772bde20;
    %join;
    %delay 20000000, 0;
    %load/vec4 v00000234773279b0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 85 "$display", "Test Passed: RX Received Correct Byte 0xA5" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 87 "$display", "Test Failed: RX Received Incorrect Byte 0x%h", v00000234773279b0_0 {0 0 0};
T_7.1 ;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart_rx.v";
    "./uart_tx.v";
