// Seed: 3226241751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2.id_5 = -1'b0, id_1 = id_5 & id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter \id_8 = 32'd6,
    parameter id_7  = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_6
  );
  assign id_1 = (-1);
  defparam id_7 = -1, \id_8 = id_7; id_9(
      -1, -1, id_6 ? -1 : id_1, id_3, (-1)
  );
  wire id_10;
endmodule
