vendor_name = ModelSim
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Multiplier.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ALU.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF8.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF8.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX4TO1.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX4TO1.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREG8.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREG8.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SHIFTREGS.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF1.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ControlUnit.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/arithmetic_processor.sdc
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_Multiplication.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/RegisterFile8x8.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/RegisterFile8x8.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.qip
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.qip
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT6T08.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ROUTER.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ROUTER.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/PCREG.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/tst.bdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CONCANITATING.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_SLT.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_MUL.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_BREQ.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_BRNE.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DFF2.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath_DMADDR.vwf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/arithmetic_processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/instructions.hex
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf
source_file = 1, C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/data.hex
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = CPU
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, CPU, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, CPU, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, CPU, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \clock~I , clock, CPU, 1
instance = comp, \clock~clkctrl , clock~clkctrl, CPU, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, CPU, 1
instance = comp, \~GND , ~GND, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CPU, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CPU, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, CPU, 1
