<profile>

<section name = "Vitis HLS Report for 'case_3_Pipeline_L_s2_1'" level="0">
<item name = "Date">Tue Jan 20 09:52:12 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">project_tmp</item>
<item name = "Solution">solution_tmp (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.00 ns, 6.062 ns, 3.24 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.132 us, 0.132 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_s2_1">9, 9, 3, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 33, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_7s_4s_7_1_1_U56">mul_7s_4s_7_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln183_fu_107_p2">+, 0, 0, 13, 4, 1</column>
<column name="m27_1_fu_138_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln183_fu_101_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_s2_0_1">9, 2, 4, 8</column>
<column name="i_s2_0_fu_48">9, 2, 4, 8</column>
<column name="m27_fu_44">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_s2_0_fu_48">4, 0, 4, 0</column>
<column name="icmp_ln183_reg_173">1, 0, 1, 0</column>
<column name="m27_fu_44">16, 0, 16, 0</column>
<column name="m81_reg_182">7, 0, 7, 0</column>
<column name="sext_ln184_cast_reg_168">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, case_3_Pipeline_L_s2_1, return value</column>
<column name="m27_6">in, 16, ap_none, m27_6, scalar</column>
<column name="in_data_8_address0">out, 4, ap_memory, in_data_8, array</column>
<column name="in_data_8_ce0">out, 1, ap_memory, in_data_8, array</column>
<column name="in_data_8_q0">in, 8, ap_memory, in_data_8, array</column>
<column name="sext_ln184">in, 4, ap_none, sext_ln184, scalar</column>
<column name="m27_10_out">out, 16, ap_vld, m27_10_out, pointer</column>
<column name="m27_10_out_ap_vld">out, 1, ap_vld, m27_10_out, pointer</column>
</table>
</item>
</section>
</profile>
