# VLSI_Lab

This repository includes all the VLSI circuit design experiments conducted in the 7th semester VLSI lab in Questa Verilog Simulator
