Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto --output-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\simulation --file-set=SIM_VHDL --report-file=html:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.html --report-file=sopcinfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.sopcinfo --report-file=csv:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.csv --report-file=spd:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.spd --report-file=cmp:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.cmp --report-file=sip:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\simulation\crypto_test.sip --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.qsys --remove-qsys-generate-warning
Progress: Loading Crypto/crypto_test.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding crypto_module [ted_crypto 2.0]
Progress: Parameterizing module crypto_module
Progress: Adding incoming_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module incoming_memory
Progress: Adding instruction_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module instruction_memory
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding outgoing_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module outgoing_memory
Progress: Adding stack_heap [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module stack_heap
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Adding timestamp_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module timestamp_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: crypto_test.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: crypto_test.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_test.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: crypto_test: Generating crypto_test "crypto_test" for SIM_VHDL
Info: crypto_module: "crypto_test" instantiated ted_crypto "crypto_module"
Info: incoming_memory: Starting RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_incoming_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0002_incoming_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0002_incoming_memory_gen//crypto_test_incoming_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0002_incoming_memory_gen/  ]
Info: incoming_memory: Done RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "incoming_memory"
Info: instruction_memory: Starting RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_instruction_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0003_instruction_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0003_instruction_memory_gen//crypto_test_instruction_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0003_instruction_memory_gen/  ]
Info: instruction_memory: Done RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "instruction_memory"
Info: jtag_uart_0: Starting RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=crypto_test_jtag_uart_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0004_jtag_uart_0_gen//crypto_test_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0004_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0: "crypto_test" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=crypto_test_nios2_qsys_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0005_nios2_qsys_0_gen//crypto_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0005_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2015.03.23 23:29:53 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.23 23:29:53 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.23 23:29:55 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.23 23:29:56 (*)   Creating 'C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0005_nios2_qsys_0_gen//crypto_test_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2015.03.23 23:29:56 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.23 23:29:56 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.03.23 23:29:59 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0: "crypto_test" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: outgoing_memory: Starting RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_outgoing_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0006_outgoing_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0006_outgoing_memory_gen//crypto_test_outgoing_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0006_outgoing_memory_gen/  ]
Info: outgoing_memory: Done RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "outgoing_memory"
Info: stack_heap: Starting RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_stack_heap --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0007_stack_heap_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0007_stack_heap_gen//crypto_test_stack_heap_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0007_stack_heap_gen/  ]
Info: stack_heap: Done RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap: "crypto_test" instantiated altera_avalon_onchip_memory2 "stack_heap"
Info: sysid_qsys_0: Generating VHDL simulation model
Info: sysid_qsys_0: Generated simulation model crypto_test_sysid_qsys_0.vho
Info: sysid_qsys_0: "crypto_test" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'crypto_test_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timer_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0011_timer_0_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0011_timer_0_gen//crypto_test_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0011_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'crypto_test_timer_0'
Info: timer_0: "crypto_test" instantiated altera_avalon_timer "timer_0"
Info: timestamp_timer: Starting RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timestamp_timer --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0012_timestamp_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --vhdl --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0012_timestamp_timer_gen//crypto_test_timestamp_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0012_timestamp_timer_gen/  ]
Info: timestamp_timer: Done RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer: "crypto_test" instantiated altera_avalon_timer "timestamp_timer"
Info: mm_interconnect_0: "crypto_test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model crypto_test_irq_mapper.vho
Info: irq_mapper: "crypto_test" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "crypto_test" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: Generating VHDL simulation model
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: Generated simulation model crypto_test_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.vho
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: cmd_demux: Generating VHDL simulation model
Info: cmd_demux: Generated simulation model crypto_test_mm_interconnect_0_cmd_demux.vho
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: Generating VHDL simulation model
Info: cmd_demux_001: Generated simulation model crypto_test_mm_interconnect_0_cmd_demux_001.vho
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: Generating VHDL simulation model
Info: cmd_mux: Generated simulation model crypto_test_mm_interconnect_0_cmd_mux.vho
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: Generating VHDL simulation model
Info: cmd_mux_003: Generated simulation model crypto_test_mm_interconnect_0_cmd_mux_003.vho
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: cmd_mux_007: Generating VHDL simulation model
Info: cmd_mux_007: Generated simulation model crypto_test_mm_interconnect_0_cmd_mux_007.vho
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: rsp_demux: Generating VHDL simulation model
Info: rsp_demux: Generated simulation model crypto_test_mm_interconnect_0_rsp_demux.vho
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: Generating VHDL simulation model
Info: rsp_demux_007: Generated simulation model crypto_test_mm_interconnect_0_rsp_demux_007.vho
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: Generating VHDL simulation model
Info: rsp_mux: Generated simulation model crypto_test_mm_interconnect_0_rsp_mux.vho
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: rsp_mux_001: Generating VHDL simulation model
Info: rsp_mux_001: Generated simulation model crypto_test_mm_interconnect_0_rsp_mux_001.vho
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: crypto_test: Done "crypto_test" with 34 modules, 75 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.spd --output-directory=C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.spd --output-directory=C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto --output-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.html --report-file=sopcinfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.sopcinfo --report-file=cmp:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.cmp --report-file=qip:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\synthesis\crypto_test.qip --report-file=svd:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\synthesis\crypto_test.svd --report-file=regmap:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\synthesis\crypto_test.regmap --report-file=xml:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\crypto_test.xml --report-file=debuginfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\synthesis\crypto_test.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading Crypto/crypto_test.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding crypto_module [ted_crypto 2.0]
Progress: Parameterizing module crypto_module
Progress: Adding incoming_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module incoming_memory
Progress: Adding instruction_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module instruction_memory
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding outgoing_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module outgoing_memory
Progress: Adding stack_heap [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module stack_heap
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Adding timestamp_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module timestamp_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: crypto_test.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: crypto_test.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_test.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: crypto_test: Generating crypto_test "crypto_test" for QUARTUS_SYNTH
Info: crypto_module: "crypto_test" instantiated ted_crypto "crypto_module"
Info: incoming_memory: Starting RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_incoming_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0071_incoming_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0071_incoming_memory_gen//crypto_test_incoming_memory_component_configuration.pl  --do_build_sim=0  ]
Info: incoming_memory: Done RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "incoming_memory"
Info: instruction_memory: Starting RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_instruction_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0072_instruction_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0072_instruction_memory_gen//crypto_test_instruction_memory_component_configuration.pl  --do_build_sim=0  ]
Info: instruction_memory: Done RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "instruction_memory"
Info: jtag_uart_0: Starting RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=crypto_test_jtag_uart_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0073_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0073_jtag_uart_0_gen//crypto_test_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0: "crypto_test" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=crypto_test_nios2_qsys_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0074_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0074_nios2_qsys_0_gen//crypto_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.03.23 23:34:01 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.23 23:34:01 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.23 23:34:03 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.23 23:34:04 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.23 23:34:04 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.03.23 23:34:05 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0: "crypto_test" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: outgoing_memory: Starting RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_outgoing_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0075_outgoing_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0075_outgoing_memory_gen//crypto_test_outgoing_memory_component_configuration.pl  --do_build_sim=0  ]
Info: outgoing_memory: Done RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory: "crypto_test" instantiated altera_avalon_onchip_memory2 "outgoing_memory"
Info: stack_heap: Starting RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_stack_heap --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0076_stack_heap_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0076_stack_heap_gen//crypto_test_stack_heap_component_configuration.pl  --do_build_sim=0  ]
Info: stack_heap: Done RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap: "crypto_test" instantiated altera_avalon_onchip_memory2 "stack_heap"
Info: sysid_qsys_0: "crypto_test" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'crypto_test_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timer_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0078_timer_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0078_timer_0_gen//crypto_test_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'crypto_test_timer_0'
Info: timer_0: "crypto_test" instantiated altera_avalon_timer "timer_0"
Info: timestamp_timer: Starting RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timestamp_timer --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0079_timestamp_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0079_timestamp_timer_gen//crypto_test_timestamp_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timestamp_timer: Done RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer: "crypto_test" instantiated altera_avalon_timer "timestamp_timer"
Info: mm_interconnect_0: "crypto_test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "crypto_test" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "crypto_test" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crypto_test: Done "crypto_test" with 34 modules, 52 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
