{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 22:09:47 2017 " "Info: Processing started: Sat May 13 22:09:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off curs -c curs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off curs -c curs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] register cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\] 85.46 MHz 11.702 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.46 MHz between source register \"cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]\" and destination register \"cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (period= 11.702 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.673 ns + Longest register register " "Info: + Longest register to register delay is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X22_Y12_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.378 ns) 0.656 ns cpu:inst1\|instr_decode:inst1\|lpm_decode:lpm_decode_component\|decode_j9f:auto_generated\|w_anode38w\[3\] 2 COMB LCCOMB_X22_Y12_N22 10 " "Info: 2: + IC(0.278 ns) + CELL(0.378 ns) = 0.656 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 10; COMB Node = 'cpu:inst1\|instr_decode:inst1\|lpm_decode:lpm_decode_component\|decode_j9f:auto_generated\|w_anode38w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] } "NODE_NAME" } } { "db/decode_j9f.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/decode_j9f.tdf" 59 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.346 ns) 1.323 ns cpu:inst1\|registers:inst9\|inst31~0 3 COMB LCCOMB_X22_Y12_N2 15 " "Info: 3: + IC(0.321 ns) + CELL(0.346 ns) = 1.323 ns; Loc. = LCCOMB_X22_Y12_N2; Fanout = 15; COMB Node = 'cpu:inst1\|registers:inst9\|inst31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] cpu:inst1|registers:inst9|inst31~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/registers.bdf" { { -296 1200 1264 -248 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.746 ns) 2.673 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\] 4 REG LCFF_X22_Y11_N21 2 " "Info: 4: + IC(0.604 ns) + CELL(0.746 ns) = 2.673 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 54.99 % ) " "Info: Total cell delay = 1.470 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.203 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.203 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] {} cpu:inst1|registers:inst9|inst31~0 {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.278ns 0.321ns 0.604ns } { 0.000ns 0.378ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.994 ns - Smallest " "Info: - Smallest clock skew is -2.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 978 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 978; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X22_Y11_N21 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.712 ns) 2.816 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y13_N29 2 " "Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.192 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.376 ns) + CELL(0.000 ns) = 4.192 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 5.476 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X22_Y12_N27 5 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 5.476 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.88 % ) " "Info: Total cell delay = 2.184 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.292 ns ( 60.12 % ) " "Info: Total interconnect delay = 3.292 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|instr_decode:inst1|lpm_decode:lpm_decode_component|decode_j9f:auto_generated|w_anode38w[3] {} cpu:inst1|registers:inst9|inst31~0 {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.278ns 0.321ns 0.604ns } { 0.000ns 0.378ns 0.346ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 80 " "Warning: Circuit may not operate. Detected 80 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\] clk 1.501 ns " "Info: Found hold time violation between source  pin or register \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\]\" for clock \"clk\" (Hold time is 1.501 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.000 ns + Largest " "Info: + Largest clock skew is 3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.712 ns) 2.816 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y13_N29 2 " "Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.192 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.376 ns) + CELL(0.000 ns) = 4.192 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 5.483 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X26_Y13_N17 1 " "Info: 4: + IC(0.673 ns) + CELL(0.618 ns) = 5.483 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.83 % ) " "Info: Total cell delay = 2.184 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.299 ns ( 60.17 % ) " "Info: Total interconnect delay = 3.299 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.673ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 978 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 978; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 3 REG LCFF_X21_Y13_N15 40 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y13_N15; Fanout = 40; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.673ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.554 ns - Shortest register register " "Info: - Shortest register to register delay is 1.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 1 REG LCFF_X21_Y13_N15 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N15; Fanout = 40; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.357 ns) 0.666 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[13\]~1 2 COMB LCCOMB_X21_Y13_N20 12 " "Info: 2: + IC(0.309 ns) + CELL(0.357 ns) = 0.666 ns; Loc. = LCCOMB_X21_Y13_N20; Fanout = 12; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[13\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.053 ns) 1.399 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\]~feeder 3 COMB LCCOMB_X26_Y13_N16 1 " "Info: 3: + IC(0.680 ns) + CELL(0.053 ns) = 1.399 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.554 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X26_Y13_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.554 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.565 ns ( 36.36 % ) " "Info: Total cell delay = 0.565 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 63.64 % ) " "Info: Total interconnect delay = 0.989 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.554 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.309ns 0.680ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.673ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.554 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[13]~1 {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.309ns 0.680ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\] write clk 5.766 ns register " "Info: tsu for register \"cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"write\", clock pin = \"clk\") is 5.766 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.144 ns + Longest pin register " "Info: + Longest pin to register delay is 8.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write 1 PIN PIN_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 4; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 648 160 328 664 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.248 ns) + CELL(0.346 ns) 5.448 ns memory:inst\|lpm_rom:inst\|otri\[14\]~0 2 COMB LCCOMB_X21_Y13_N2 23 " "Info: 2: + IC(4.248 ns) + CELL(0.346 ns) = 5.448 ns; Loc. = LCCOMB_X21_Y13_N2; Fanout = 23; COMB Node = 'memory:inst\|lpm_rom:inst\|otri\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 } "NODE_NAME" } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.272 ns) 6.838 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\]~13 3 COMB LCCOMB_X23_Y11_N28 12 " "Info: 3: + IC(1.118 ns) + CELL(0.272 ns) = 6.838 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 12; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.309 ns) 8.144 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X18_Y12_N13 2 " "Info: 4: + IC(0.997 ns) + CELL(0.309 ns) = 8.144 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.781 ns ( 21.87 % ) " "Info: Total cell delay = 1.781 ns ( 21.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 78.13 % ) " "Info: Total interconnect delay = 6.363 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 {} cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.248ns 1.118ns 0.997ns } { 0.000ns 0.854ns 0.346ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.468 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 978 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 978; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X18_Y12_N13 2 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst59\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.144 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.144 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[1]~13 {} cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.248ns 1.118ns 0.997ns } { 0.000ns 0.854ns 0.346ns 0.272ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst59|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[8\] cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 14.369 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[8\]\" through register \"cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is 14.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.712 ns) 2.816 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y13_N29 2 " "Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.192 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.376 ns) + CELL(0.000 ns) = 4.192 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 5.476 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X22_Y12_N27 5 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 5.476 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.88 % ) " "Info: Total cell delay = 2.184 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.292 ns ( 60.12 % ) " "Info: Total interconnect delay = 3.292 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.799 ns + Longest register pin " "Info: + Longest register to pin delay is 8.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X22_Y12_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N27; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.378 ns) 0.948 ns cpu:inst1\|registers:inst9\|inst47~0 2 COMB LCCOMB_X22_Y12_N18 30 " "Info: 2: + IC(0.570 ns) + CELL(0.378 ns) = 0.948 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 30; COMB Node = 'cpu:inst1\|registers:inst9\|inst47~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst47~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/registers.bdf" { { -8 1312 1376 40 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.366 ns) 2.877 ns cpu:inst1\|registers:inst9\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56 3 COMB LCCOMB_X22_Y11_N8 1 " "Info: 3: + IC(1.563 ns) + CELL(0.366 ns) = 2.877 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; COMB Node = 'cpu:inst1\|registers:inst9\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { cpu:inst1|registers:inst9|inst47~0 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.357 ns) 4.368 ns cpu:inst1\|registers:inst9\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~57 4 COMB LCCOMB_X21_Y14_N30 1 " "Info: 4: + IC(1.134 ns) + CELL(0.357 ns) = 4.368 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 1; COMB Node = 'cpu:inst1\|registers:inst9\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(2.154 ns) 8.799 ns out\[8\] 5 PIN PIN_E21 0 " "Info: 5: + IC(2.277 ns) + CELL(2.154 ns) = 8.799 ns; Loc. = PIN_E21; Fanout = 0; PIN Node = 'out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 out[8] } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 336 624 800 352 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.255 ns ( 36.99 % ) " "Info: Total cell delay = 3.255 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.544 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.799 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst47~0 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.799 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|registers:inst9|inst47~0 {} cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 {} cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 {} out[8] {} } { 0.000ns 0.570ns 1.563ns 1.134ns 2.277ns } { 0.000ns 0.378ns 0.366ns 0.357ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.799 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst47~0 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.799 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|registers:inst9|inst47~0 {} cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~56 {} cpu:inst1|registers:inst9|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[8]~57 {} out[8] {} } { 0.000ns 0.570ns 1.563ns 1.134ns 2.277ns } { 0.000ns 0.378ns 0.366ns 0.357ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] write clk -1.378 ns register " "Info: th for register \"cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]\" (data pin = \"write\", clock pin = \"clk\") is -1.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.712 ns) 2.816 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y13_N29 2 " "Info: 2: + IC(1.250 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.000 ns) 4.192 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.376 ns) + CELL(0.000 ns) = 4.192 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 5.476 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] 4 REG LCFF_X22_Y12_N31 5 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 5.476 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.88 % ) " "Info: Total cell delay = 2.184 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.292 ns ( 60.12 % ) " "Info: Total interconnect delay = 3.292 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.003 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write 1 PIN PIN_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 4; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 648 160 328 664 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.248 ns) + CELL(0.346 ns) 5.448 ns memory:inst\|inst2 2 COMB LCCOMB_X21_Y13_N0 23 " "Info: 2: + IC(4.248 ns) + CELL(0.346 ns) = 5.448 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 23; COMB Node = 'memory:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { write memory:inst|inst2 } "NODE_NAME" } } { "memory.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/memory.bdf" { { 184 168 232 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.154 ns) 6.393 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[11\]~3 3 COMB LCCOMB_X21_Y12_N12 2 " "Info: 3: + IC(0.791 ns) + CELL(0.154 ns) = 6.393 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[11\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { memory:inst|inst2 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.309 ns) 7.003 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] 4 REG LCFF_X22_Y12_N31 5 " "Info: 4: + IC(0.301 ns) + CELL(0.309 ns) = 7.003 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 5; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.663 ns ( 23.75 % ) " "Info: Total cell delay = 1.663 ns ( 23.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.340 ns ( 76.25 % ) " "Info: Total interconnect delay = 5.340 ns ( 76.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { write memory:inst|inst2 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { write {} write~combout {} memory:inst|inst2 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 4.248ns 0.791ns 0.301ns } { 0.000ns 0.854ns 0.346ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 1.250ns 1.376ns 0.666ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.003 ns" { write memory:inst|inst2 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.003 ns" { write {} write~combout {} memory:inst|inst2 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[11]~3 {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 4.248ns 0.791ns 0.301ns } { 0.000ns 0.854ns 0.346ns 0.154ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 22:09:47 2017 " "Info: Processing ended: Sat May 13 22:09:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
