DDI_BUF_CTL,FUNC_0
DDI_BUF_CTL_ENABLE,VAR_0
DP_LANE_COUNT_ENHANCED_FRAME_EN,VAR_1
DP_TP_CTL,FUNC_1
DP_TP_CTL_ENABLE,VAR_2
DP_TP_CTL_ENHANCED_FRAME_ENABLE,VAR_3
DP_TP_CTL_LINK_TRAIN_MASK,VAR_4
DP_TP_CTL_LINK_TRAIN_PAT1,VAR_5
DP_TP_CTL_MODE_SST,VAR_6
DP_TP_CTL_SCRAMBLE_DISABLE,VAR_7
I915_READ,FUNC_2
I915_WRITE,FUNC_3
POSTING_READ,FUNC_4
enc_to_dig_port,FUNC_5
intel_wait_ddi_buf_idle,FUNC_6
udelay,FUNC_7
intel_ddi_prepare_link_retrain,FUNC_8
encoder,VAR_8
intel_dig_port,VAR_9
intel_dp,VAR_10
dev_priv,VAR_11
port,VAR_12
val,VAR_13
wait,VAR_14
