// Seed: 1874575846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply0 id_4
    , id_15,
    output wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input uwire id_12,
    input tri id_13
);
  wire id_16;
  assign id_5 = 1;
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16,
      id_15,
      id_17,
      id_16,
      id_17,
      id_15,
      id_16,
      id_16
  );
  uwire id_18, id_19, id_20 = 1, id_21, id_22, id_23, id_24, id_25;
endmodule
