Analysis & Synthesis report for Processor_Image
Thu Jun 15 00:10:34 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 15 00:10:34 2023           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Processor_Image                             ;
; Top-level Entity Name       ; ARMV4_Processor                             ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ARMV4_Processor    ; Processor_Image    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |ARMV4_Processor|Processor_RAM:ram ; Processor_RAM.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |ARMV4_Processor|Processor_ROM:rom ; Processor_ROM.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 15 00:10:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file xor_module.sv
    Info (12023): Found entity 1: xor_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv Line: 1
    Info (12023): Found entity 2: xor_gate_single File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file substractor_nbits.sv
    Info (12023): Found entity 1: substractor_nbits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_nbits.sv
    Info (12023): Found entity 1: shifter_nbits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file or_module.sv
    Info (12023): Found entity 1: or_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv Line: 1
    Info (12023): Found entity 2: or_gate_single File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file not_module.sv
    Info (12023): Found entity 1: not_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv Line: 1
    Info (12023): Found entity 2: not_gate_single File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file mux_10to1.sv
    Info (12023): Found entity 1: mux_12to1 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_10to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_substractor.sv
    Info (12023): Found entity 1: full_substractor File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_converter.sv
    Info (12023): Found entity 1: display_converter File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/display_converter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco_2_4.sv
    Info (12023): Found entity 1: deco_2_3 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/deco_2_4.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file and_module.sv
    Info (12023): Found entity 1: and_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv Line: 1
    Info (12023): Found entity 2: and_gate_single File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_nbits.sv
    Info (12023): Found entity 1: adder_nbits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.sv
    Info (12023): Found entity 1: mux_2_1 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: mux_4_1 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add4bit.sv
    Info (12023): Found entity 1: Add4Bit File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Add4Bit.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cond_logic.sv
    Info (12023): Found entity 1: cond_logic File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv Line: 1
    Info (12023): Found entity 2: flip_flop_reset File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cond_check.sv
    Info (12023): Found entity 1: cond_check File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_module.sv
    Info (12023): Found entity 1: mult_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_module.sv
    Info (12023): Found entity 1: div_module File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_module_tb.sv
    Info (12023): Found entity 1: div_module_tb File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_module_tb.sv
    Info (12023): Found entity 1: mult_module_tb File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_decoder.sv
    Info (12023): Found entity 1: Control_Unit_Decoder File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_image.sv
    Info (12023): Found entity 1: Processor_Image File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_Image.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_logic.sv
    Info (12023): Found entity 1: PC_Logic File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/PC_Logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.sv
    Info (12023): Found entity 1: Main_Decoder File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ALU_Decoder.sv(17): truncated literal to match 2 bits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 17
Warning (10229): Verilog HDL Expression warning at ALU_Decoder.sv(50): truncated literal to match 2 bits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 50
Warning (10229): Verilog HDL Expression warning at ALU_Decoder.sv(61): truncated literal to match 2 bits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 61
Warning (10229): Verilog HDL Expression warning at ALU_Decoder.sv(72): truncated literal to match 2 bits File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.sv
    Info (12023): Found entity 1: ALU_Decoder File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.sv
    Info (12023): Found entity 1: control_unit_tb File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: Register_File File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_rom.v
    Info (12023): Found entity 1: Processor_ROM File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor_ram.v
    Info (12023): Found entity 1: Processor_RAM File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file armv4_processor.sv
    Info (12023): Found entity 1: ARMV4_Processor File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_ff.sv
    Info (12023): Found entity 1: simple_ff File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/simple_ff.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_24_to_32.sv
    Info (12023): Found entity 1: Extend File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cond_logic.sv(20): created implicit net for "RegWrite" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at cond_logic.sv(21): created implicit net for "MemWrite" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at cond_logic.sv(22): created implicit net for "PCSrc" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv Line: 22
Warning (10236): Verilog HDL Implicit Net warning at cond_check.sv(7): created implicit net for "overflow" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at ARMV4_Processor.sv(43): created implicit net for "imm_src" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 43
Info (12127): Elaborating entity "ARMV4_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:rf" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 17
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 19
Info (12128): Elaborating entity "display_converter" for hierarchy "ALU:alu|display_converter:hex_converter" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 25
Info (12128): Elaborating entity "mux_12to1" for hierarchy "ALU:alu|mux_12to1:muxresult" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 27
Info (12128): Elaborating entity "adder_nbits" for hierarchy "ALU:alu|adder_nbits:adder" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 32
Warning (10230): Verilog HDL assignment warning at adder_nbits.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv Line: 28
Warning (10230): Verilog HDL assignment warning at adder_nbits.sv(31): truncated value with size 32 to match size of target (1) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv Line: 31
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU:alu|adder_nbits:adder|full_adder:generate_N_bit_Adder[0].f" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv Line: 23
Info (12128): Elaborating entity "substractor_nbits" for hierarchy "ALU:alu|substractor_nbits:substractor" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 33
Warning (10230): Verilog HDL assignment warning at substractor_nbits.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv Line: 28
Warning (10230): Verilog HDL assignment warning at substractor_nbits.sv(31): truncated value with size 32 to match size of target (1) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv Line: 31
Info (12128): Elaborating entity "full_substractor" for hierarchy "ALU:alu|substractor_nbits:substractor|full_substractor:generate_N_bit_Adder[0].f" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv Line: 23
Info (12128): Elaborating entity "not_module" for hierarchy "ALU:alu|not_module:notmodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 34
Info (12128): Elaborating entity "not_gate_single" for hierarchy "ALU:alu|not_module:notmodule|not_gate_single:generate_bit_to_bit[0].notgate" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv Line: 11
Info (12128): Elaborating entity "and_module" for hierarchy "ALU:alu|and_module:andmodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 35
Info (12128): Elaborating entity "and_gate_single" for hierarchy "ALU:alu|and_module:andmodule|and_gate_single:generate_bit_to_bit[0].gateand" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv Line: 11
Info (12128): Elaborating entity "or_module" for hierarchy "ALU:alu|or_module:ormodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 36
Info (12128): Elaborating entity "or_gate_single" for hierarchy "ALU:alu|or_module:ormodule|or_gate_single:generate_bit_to_bit[0].gateor" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv Line: 11
Info (12128): Elaborating entity "xor_module" for hierarchy "ALU:alu|xor_module:xormodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 37
Info (12128): Elaborating entity "xor_gate_single" for hierarchy "ALU:alu|xor_module:xormodule|xor_gate_single:generate_bit_to_bit[0].gatexor" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv Line: 11
Info (12128): Elaborating entity "mult_module" for hierarchy "ALU:alu|mult_module:multmodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 38
Info (12128): Elaborating entity "div_module" for hierarchy "ALU:alu|div_module:divmodule" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 39
Info (12128): Elaborating entity "shifter_nbits" for hierarchy "ALU:alu|shifter_nbits:shifter" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv Line: 41
Warning (10230): Verilog HDL assignment warning at shifter_nbits.sv(52): truncated value with size 32 to match size of target (1) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv Line: 52
Info (12128): Elaborating entity "deco_2_3" for hierarchy "ALU:alu|shifter_nbits:shifter|deco_2_3:deco" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv Line: 24
Info (12128): Elaborating entity "Processor_RAM" for hierarchy "Processor_RAM:ram" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor_RAM:ram|altsyncram:altsyncram_component" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "Processor_RAM:ram|altsyncram:altsyncram_component" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v Line: 98
Info (12133): Instantiated megafunction "Processor_RAM:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM_contents.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90000"
    Info (12134): Parameter "numwords_b" = "90000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3p2.tdf
    Info (12023): Found entity 1: altsyncram_i3p2 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_i3p2" for hierarchy "Processor_RAM:ram|altsyncram:altsyncram_component|altsyncram_i3p2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_oma.tdf
    Info (12023): Found entity 1: decode_oma File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/decode_oma.tdf Line: 23
Info (12128): Elaborating entity "decode_oma" for hierarchy "Processor_RAM:ram|altsyncram:altsyncram_component|altsyncram_i3p2:auto_generated|decode_oma:decode2" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/mux_lib.tdf Line: 23
Info (12128): Elaborating entity "mux_lib" for hierarchy "Processor_RAM:ram|altsyncram:altsyncram_component|altsyncram_i3p2:auto_generated|mux_lib:mux4" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf Line: 51
Info (12128): Elaborating entity "Processor_ROM" for hierarchy "Processor_ROM:rom" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "Processor_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v Line: 82
Info (12133): Instantiated megafunction "Processor_ROM:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_contents.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf
    Info (12023): Found entity 1: altsyncram_k4g1 File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_k4g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k4g1" for hierarchy "Processor_ROM:rom|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Add4Bit" for hierarchy "Add4Bit:FirstAdd4" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 25
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:muxPCSrc" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 29
Info (12128): Elaborating entity "simple_ff" for hierarchy "simple_ff:ff" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 39
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:CU" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv Line: 43
Warning (10034): Output port "PCSrc" at Control_Unit.sv(9) has no driver File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv Line: 9
Warning (10034): Output port "RegWrite" at Control_Unit.sv(9) has no driver File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv Line: 9
Warning (10034): Output port "MemWrite" at Control_Unit.sv(9) has no driver File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv Line: 9
Info (12128): Elaborating entity "Control_Unit_Decoder" for hierarchy "Control_Unit:CU|Control_Unit_Decoder:cud" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv Line: 16
Info (12128): Elaborating entity "PC_Logic" for hierarchy "Control_Unit:CU|Control_Unit_Decoder:cud|PC_Logic:pc_logic" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv Line: 16
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "Control_Unit:CU|Control_Unit_Decoder:cud|Main_Decoder:main_decoder" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv Line: 18
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv Line: 20
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(41): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 41
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(45): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 45
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(52): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 52
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(56): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 56
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(63): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 63
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(67): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 67
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(74): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 74
Warning (10230): Verilog HDL assignment warning at ALU_Decoder.sv(78): truncated value with size 32 to match size of target (2) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 78
Warning (10272): Verilog HDL Case Statement warning at ALU_Decoder.sv(39): case item expression covers a value already covered by a previous case item File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 39
Warning (10272): Verilog HDL Case Statement warning at ALU_Decoder.sv(50): case item expression covers a value already covered by a previous case item File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 50
Warning (10272): Verilog HDL Case Statement warning at ALU_Decoder.sv(61): case item expression covers a value already covered by a previous case item File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 61
Warning (10240): Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable "alu_control", which holds its previous value in one or more paths through the always construct File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Warning (10240): Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable "flag_w", which holds its previous value in one or more paths through the always construct File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Error (10166): SystemVerilog RTL Coding error at ALU_Decoder.sv(13): always_comb construct does not infer purely combinational logic. File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Info (10041): Inferred latch for "flag_w[0]" at ALU_Decoder.sv(13) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Info (10041): Inferred latch for "flag_w[1]" at ALU_Decoder.sv(13) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Info (10041): Inferred latch for "alu_control[0]" at ALU_Decoder.sv(13) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Info (10041): Inferred latch for "alu_control[1]" at ALU_Decoder.sv(13) File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv Line: 13
Error (12152): Can't elaborate user hierarchy "Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv Line: 20
Info (144001): Generated suppressed messages file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings
    Error: Peak virtual memory: 4816 megabytes
    Error: Processing ended: Thu Jun 15 00:10:34 2023
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg.


