$comment
	File created using the following command:
		vcd file SRFLIPFLOPUSINGCASE.msim.vcd -direction
$end
$date
	Wed Jan 24 15:44:38 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SRFLIPFLOPUSINGCASE_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " r $end
$var reg 1 # reset $end
$var reg 1 $ s $end
$var wire 1 % q $end
$var wire 1 & q_bar $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . s~combout $end
$var wire 1 / clk~combout $end
$var wire 1 0 reset~combout $end
$var wire 1 1 r~combout $end
$var wire 1 2 q~0_combout $end
$var wire 1 3 q~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
$end
#10000
1!
1/
0'
#20000
1#
1"
0!
10
11
0/
1'
#30000
1!
1/
0'
#40000
1$
0"
0!
1.
01
0/
1'
12
#50000
1!
1/
0'
13
1%
0&
#60000
1"
0!
11
0/
1'
02
#70000
1!
1/
0'
03
0%
1&
#80000
0$
0"
0!
0.
01
0/
1'
#90000
1!
1/
0'
#100000
0#
0!
00
0/
1'
#200000
