
---------- Begin Simulation Statistics ----------
final_tick                                97408635500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179777                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653580                       # Number of bytes of host memory used
host_op_rate                                   180130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   556.25                       # Real time elapsed on the host
host_tick_rate                              175117962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.097409                       # Number of seconds simulated
sim_ticks                                 97408635500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.948173                       # CPI: cycles per instruction
system.cpu.discardedOps                        190172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        60553153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.513302                       # IPC: instructions per cycle
system.cpu.numCycles                        194817271                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134264118                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4874                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1619997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          845                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3240628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            845                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486255                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735748                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104062                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102045                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904138                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50388729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50388729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50388848                       # number of overall hits
system.cpu.dcache.overall_hits::total        50388848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1695251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1695251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1703547                       # number of overall misses
system.cpu.dcache.overall_misses::total       1703547                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45549626977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45549626977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45549626977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45549626977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52083980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52083980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52092395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52092395                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26868.957445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26868.957445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26738.109942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26738.109942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.565963                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1453640                       # number of writebacks
system.cpu.dcache.writebacks::total           1453640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        83649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        83649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1611602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1611602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1619893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1619893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41997902988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41997902988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42641058931                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42641058931                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26059.723795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26059.723795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26323.379958                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26323.379958                       # average overall mshr miss latency
system.cpu.dcache.replacements                1619766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40072090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40072090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1062808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1062808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22128805997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22128805997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41134898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41134898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20821.075864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20821.075864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1051002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1051002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20833511997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20833511997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19822.523646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19822.523646                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10316639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10316639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       632443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       632443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23420820980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23420820980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37032.303275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37032.303275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        71843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        71843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       560600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       560600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21164390991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21164390991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37753.105585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37753.105585                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8296                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8296                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8291                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8291                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    643155943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    643155943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985264                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985264                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77572.782897                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77572.782897                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.363746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52008817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1619894                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.106309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.363746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53712365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53712365                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42687943                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477002                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025743                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10280347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10280347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10280347                       # number of overall hits
system.cpu.icache.overall_hits::total        10280347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54360000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10281084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10281084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10281084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10281084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73758.480326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73758.480326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73758.480326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73758.480326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53623000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72758.480326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72758.480326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72758.480326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72758.480326                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10280347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10280347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10281084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10281084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73758.480326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73758.480326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72758.480326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72758.480326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.247355                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10281084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13949.910448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.247355                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.401609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.401609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10281821                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10281821                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  97408635500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1333107                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1333178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data             1333107                       # number of overall hits
system.l2.overall_hits::total                 1333178                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286787                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            286787                       # number of overall misses
system.l2.overall_misses::total                287453                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25081215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25132965500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51750000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25081215500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25132965500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1619894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1620631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1619894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1620631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.903664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177371                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.903664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177371                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77702.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87455.901069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87433.303879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77702.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87455.901069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87433.303879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199949                       # number of writebacks
system.l2.writebacks::total                    199949                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287447                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22213028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22258118500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22213028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22258118500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.177037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177367                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.177037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177367                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67702.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77456.416220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77433.817365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67702.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77456.416220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77433.817365                       # average overall mshr miss latency
system.l2.replacements                         279569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1453640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1453640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1453640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1453640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            385070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                385070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176943                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15901006500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15901006500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        562013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            562013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.314838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89865.134535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89865.134535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14131576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14131576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.314838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79865.134535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79865.134535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51750000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51750000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.903664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.903664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77702.702703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77702.702703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67702.702703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67702.702703                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        948037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            948037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9180209000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9180209000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1057881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1057881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83574.969957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83574.969957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8081452000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8081452000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73576.102988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73576.102988                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8055.778576                       # Cycle average of tags in use
system.l2.tags.total_refs                     3235730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.244505                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.262458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.577969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8028.938149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6759269                       # Number of tag accesses
system.l2.tags.data_accesses                  6759269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003990704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              782702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287447                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199949                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287447                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199949                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    954                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287447                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199949                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.200203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.806216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.675829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11613     98.10%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          167      1.41%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           16      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.886298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.853223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6838     57.76%     57.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.22%     58.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4236     35.78%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              606      5.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   61056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18396608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12796736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    188.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   97401446000                       # Total gap between requests
system.mem_ctrls.avgGap                     199840.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18292928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12793600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 437579.273964883760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 187795752.461803048849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 131339484.783153548837                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286781                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199949                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17801500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10397731750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2312341300750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26728.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36256.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11564655.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18353984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18396608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12796736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12796736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286781                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199949                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199949                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       437579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    188422555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        188860134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       437579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       437579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    131371679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       131371679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    131371679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       437579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    188422555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       320231814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286493                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199900                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12589                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5043789500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10415533250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17605.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36355.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              152624                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102727                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       231042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.733737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.927136                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.535616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       174222     75.41%     75.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31939     13.82%     89.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4203      1.82%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2582      1.12%     92.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9434      4.08%     96.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          673      0.29%     96.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          541      0.23%     96.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          815      0.35%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6633      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       231042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18335552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12793600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              188.233332                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              131.339485                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       808376520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       429662310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014665400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     515052180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7689146400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29240563380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12781284000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52478750190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.748438                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32928284750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3252600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  61227750750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       841263360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       447142080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030894620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528425820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7689146400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28824974100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13131253920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52493100300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.895756                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33841888500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3252600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  60314147000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199949                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78793                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176943                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176943                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110504                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853636                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853636                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31193344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31193344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287447                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1420376500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561702250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1058618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1653589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          245746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           562013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          562013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1057881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4859554                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4861259                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    196706176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              196768128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          279569                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12796736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1900200                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1894481     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5719      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1900200                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  97408635500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3074185000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2429843994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
