{
  "comments": [
    {
      "key": {
        "uuid": "97a0cdbe_cc88f22a",
        "filename": "simd/arm/common/jidctfst-neon.c",
        "patchSetId": 1
      },
      "lineNbr": 85,
      "author": {
        "id": 1189229
      },
      "writtenOn": "2019-12-14T01:04:30Z",
      "side": 1,
      "message": "This is probably an extremely silly micro-optimization, but wouldn\u0027t this create a data dependency and prevent the CPU from reordering and pipelining?\n\nint16x8_t bitmap1 \u003d vorrq_s16(row1, row2);\nint16x8_t bitmap2 \u003d vorrq_s16(row3, row4);\nint16x8_t bitmap3 \u003d vorrq_s16(row5, row6);\nbitmap1 \u003d vorrq_s16(bitmap1, row7);\nbitmap2 \u003d vorrq_s16(bitmap2, bitmap3);\nbitmap1 \u003d vorrq_s16(bitmap1, bitmap2);\n\nIt might make no difference. And your way is certainly more readable so I prefer it if there is no difference. (I kinda doubt this area is a hot spot.)",
      "range": {
        "startLine": 80,
        "startChar": 2,
        "endLine": 85,
        "endChar": 35
      },
      "revId": "ce0e57e8e636f5132fe6f0590a4dba91f92fd935",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "d353afe9_8f5f84b9",
        "filename": "simd/arm/common/jidctfst-neon.c",
        "patchSetId": 1
      },
      "lineNbr": 122,
      "author": {
        "id": 1189229
      },
      "writtenOn": "2019-12-14T01:04:30Z",
      "side": 1,
      "message": "I took a look at jidctfst.c and wasn\u0027t able to find what these phases meant.",
      "range": {
        "startLine": 122,
        "startChar": 46,
        "endLine": 122,
        "endChar": 59
      },
      "revId": "ce0e57e8e636f5132fe6f0590a4dba91f92fd935",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba",
      "unresolved": true
    }
  ]
}