Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9bbdf8799a3d4248bec30a51b387f965 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CE_N_Hz_tb_behav xil_defaultlib.CE_N_Hz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CE_N_Hz [ce_n_hz_default]
Compiling architecture bench of entity xil_defaultlib.ce_n_hz_tb
Built simulation snapshot CE_N_Hz_tb_behav
