
smart-watch_20_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2f4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  0800f58c  0800f58c  0001058c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f934  0800f934  00011014  2**0
                  CONTENTS
  4 .ARM          00000008  0800f934  0800f934  00010934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f93c  0800f93c  00011014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f93c  0800f93c  0001093c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f940  0800f940  00010940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  24000000  0800f944  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004800  24000014  0800f958  00011014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004814  0800f958  00011814  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00011014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000237f8  00000000  00000000  00011042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004723  00000000  00000000  0003483a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e0  00000000  00000000  00038f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f0  00000000  00000000  0003a940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004482a  00000000  00000000  0003bd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028f2a  00000000  00000000  0008055a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a6679  00000000  00000000  000a9484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0024fafd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bd8  00000000  00000000  0024fb40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00256718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800f574 	.word	0x0800f574

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	0800f574 	.word	0x0800f574

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005cc:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <SystemInit+0xfc>)
 80005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d2:	4a3c      	ldr	r2, [pc, #240]	@ (80006c4 <SystemInit+0xfc>)
 80005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <SystemInit+0xfc>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	4a38      	ldr	r2, [pc, #224]	@ (80006c4 <SystemInit+0xfc>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005e8:	4b37      	ldr	r3, [pc, #220]	@ (80006c8 <SystemInit+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f003 030f 	and.w	r3, r3, #15
 80005f0:	2b06      	cmp	r3, #6
 80005f2:	d807      	bhi.n	8000604 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005f4:	4b34      	ldr	r3, [pc, #208]	@ (80006c8 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f023 030f 	bic.w	r3, r3, #15
 80005fc:	4a32      	ldr	r2, [pc, #200]	@ (80006c8 <SystemInit+0x100>)
 80005fe:	f043 0307 	orr.w	r3, r3, #7
 8000602:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000604:	4b31      	ldr	r3, [pc, #196]	@ (80006cc <SystemInit+0x104>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a30      	ldr	r2, [pc, #192]	@ (80006cc <SystemInit+0x104>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000610:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <SystemInit+0x104>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000616:	4b2d      	ldr	r3, [pc, #180]	@ (80006cc <SystemInit+0x104>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	492c      	ldr	r1, [pc, #176]	@ (80006cc <SystemInit+0x104>)
 800061c:	4b2c      	ldr	r3, [pc, #176]	@ (80006d0 <SystemInit+0x108>)
 800061e:	4013      	ands	r3, r2
 8000620:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000622:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <SystemInit+0x100>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d007      	beq.n	800063e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800062e:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f023 030f 	bic.w	r3, r3, #15
 8000636:	4a24      	ldr	r2, [pc, #144]	@ (80006c8 <SystemInit+0x100>)
 8000638:	f043 0307 	orr.w	r3, r3, #7
 800063c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800063e:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <SystemInit+0x104>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <SystemInit+0x104>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800064a:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <SystemInit+0x104>)
 8000652:	4a20      	ldr	r2, [pc, #128]	@ (80006d4 <SystemInit+0x10c>)
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <SystemInit+0x104>)
 8000658:	4a1f      	ldr	r2, [pc, #124]	@ (80006d8 <SystemInit+0x110>)
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <SystemInit+0x104>)
 800065e:	4a1f      	ldr	r2, [pc, #124]	@ (80006dc <SystemInit+0x114>)
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <SystemInit+0x104>)
 8000664:	2200      	movs	r2, #0
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <SystemInit+0x104>)
 800066a:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <SystemInit+0x114>)
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <SystemInit+0x104>)
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <SystemInit+0x114>)
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <SystemInit+0x104>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <SystemInit+0x104>)
 8000686:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800068a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <SystemInit+0x104>)
 800068e:	2200      	movs	r2, #0
 8000690:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <SystemInit+0x118>)
 8000694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <SystemInit+0x118>)
 8000698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069c:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <SystemInit+0x11c>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <SystemInit+0x120>)
 80006a4:	4013      	ands	r3, r2
 80006a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006aa:	d202      	bcs.n	80006b2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <SystemInit+0x124>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <SystemInit+0x128>)
 80006b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80006b8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	52002000 	.word	0x52002000
 80006cc:	58024400 	.word	0x58024400
 80006d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006d4:	02020200 	.word	0x02020200
 80006d8:	01ff0000 	.word	0x01ff0000
 80006dc:	01010280 	.word	0x01010280
 80006e0:	580000c0 	.word	0x580000c0
 80006e4:	5c001000 	.word	0x5c001000
 80006e8:	ffff0000 	.word	0xffff0000
 80006ec:	51008108 	.word	0x51008108
 80006f0:	52004000 	.word	0x52004000

080006f4 <__AVI_SearchID>:
  * @param  size:
  * @param  id:
  * @retval ID
  */
uint32_t __AVI_SearchID(uint8_t* buf,  uint32_t size, uint8_t *id)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
 uint16_t i;
  size-=4;
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	3b04      	subs	r3, #4
 8000704:	60bb      	str	r3, [r7, #8]
  for(i=0;i<size;i++)
 8000706:	2300      	movs	r3, #0
 8000708:	82fb      	strh	r3, [r7, #22]
 800070a:	e02a      	b.n	8000762 <__AVI_SearchID+0x6e>
  {
    if(buf[i] == id[0])
 800070c:	8afb      	ldrh	r3, [r7, #22]
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	4413      	add	r3, r2
 8000712:	781a      	ldrb	r2, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	429a      	cmp	r2, r3
 800071a:	d11f      	bne.n	800075c <__AVI_SearchID+0x68>
      if(buf[i+1] == id[1])
 800071c:	8afb      	ldrh	r3, [r7, #22]
 800071e:	3301      	adds	r3, #1
 8000720:	68fa      	ldr	r2, [r7, #12]
 8000722:	4413      	add	r3, r2
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	3301      	adds	r3, #1
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	429a      	cmp	r2, r3
 800072e:	d115      	bne.n	800075c <__AVI_SearchID+0x68>
        if(buf[i+2] == id[2])  
 8000730:	8afb      	ldrh	r3, [r7, #22]
 8000732:	3302      	adds	r3, #2
 8000734:	68fa      	ldr	r2, [r7, #12]
 8000736:	4413      	add	r3, r2
 8000738:	781a      	ldrb	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	3302      	adds	r3, #2
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	429a      	cmp	r2, r3
 8000742:	d10b      	bne.n	800075c <__AVI_SearchID+0x68>
          if(buf[i+3] == id[3])
 8000744:	8afb      	ldrh	r3, [r7, #22]
 8000746:	3303      	adds	r3, #3
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	4413      	add	r3, r2
 800074c:	781a      	ldrb	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	3303      	adds	r3, #3
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	429a      	cmp	r2, r3
 8000756:	d101      	bne.n	800075c <__AVI_SearchID+0x68>
            return i;  
 8000758:	8afb      	ldrh	r3, [r7, #22]
 800075a:	e007      	b.n	800076c <__AVI_SearchID+0x78>
  for(i=0;i<size;i++)
 800075c:	8afb      	ldrh	r3, [r7, #22]
 800075e:	3301      	adds	r3, #1
 8000760:	82fb      	strh	r3, [r7, #22]
 8000762:	8afb      	ldrh	r3, [r7, #22]
 8000764:	68ba      	ldr	r2, [r7, #8]
 8000766:	429a      	cmp	r2, r3
 8000768:	d8d0      	bhi.n	800070c <__AVI_SearchID+0x18>
  }
  return 0;    
 800076a:	2300      	movs	r3, #0
}
 800076c:	4618      	mov	r0, r3
 800076e:	371c      	adds	r7, #28
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr

08000778 <__AVI_GetStreamInfo>:
  * @param  havi: AVI handle
  * @param  buf:   
  * @retval AVI status
  */
AVISTATUS __AVI_GetStreamInfo( AVI_CONTEXT * pavi, uint8_t* buf)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	3302      	adds	r3, #2
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	021b      	lsls	r3, r3, #8
 800078a:	b21a      	sxth	r2, r3
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	3303      	adds	r3, #3
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b21b      	sxth	r3, r3
 8000794:	4313      	orrs	r3, r2
 8000796:	b21b      	sxth	r3, r3
 8000798:	b29a      	uxth	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	83da      	strh	r2, [r3, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	3304      	adds	r3, #4
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	3305      	adds	r3, #5
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	021b      	lsls	r3, r3, #8
 80007ae:	431a      	orrs	r2, r3
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	3306      	adds	r3, #6
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	041b      	lsls	r3, r3, #16
 80007b8:	431a      	orrs	r2, r3
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	3307      	adds	r3, #7
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	061b      	lsls	r3, r3, #24
 80007c2:	4313      	orrs	r3, r2
 80007c4:	461a      	mov	r2, r3
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	621a      	str	r2, [r3, #32]
  
  if(pavi->aviInfo.StreamSize%2)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	6a1b      	ldr	r3, [r3, #32]
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d004      	beq.n	80007e0 <__AVI_GetStreamInfo+0x68>
    pavi->aviInfo.StreamSize++;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6a1b      	ldr	r3, [r3, #32]
 80007da:	1c5a      	adds	r2, r3, #1
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	621a      	str	r2, [r3, #32]
  
  if((pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG) || (pavi->aviInfo.StreamID  ==  AVI_AUDS_FLAG))
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	8bdb      	ldrh	r3, [r3, #30]
 80007e4:	f246 4263 	movw	r2, #25699	@ 0x6463
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d005      	beq.n	80007f8 <__AVI_GetStreamInfo+0x80>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	8bdb      	ldrh	r3, [r3, #30]
 80007f0:	f247 7262 	movw	r2, #30562	@ 0x7762
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d101      	bne.n	80007fc <__AVI_GetStreamInfo+0x84>
  {
    return AVI_OK;
 80007f8:	2300      	movs	r3, #0
 80007fa:	e000      	b.n	80007fe <__AVI_GetStreamInfo+0x86>
  }
  
  return AVI_STREAM_ERR;  
 80007fc:	230b      	movs	r3, #11
}
 80007fe:	4618      	mov	r0, r3
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
	...

0800080c <__AVI_Init>:
  * @param  buf:
  * @param  size: AVI file size     
  * @retval AVI status
  */
AVISTATUS __AVI_Init( AVI_CONTEXT * pavi, uint8_t *buf, uint32_t size)     
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08e      	sub	sp, #56	@ 0x38
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
  uint16_t offset;
  uint8_t *tbuf;
  AVISTATUS   res = AVI_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  STRH_HEADER *strhheader; 
  
  STRF_BMPHEADER *bmpheader; 
  STRF_WAVHEADER *wavheader; 
  
  tbuf=buf;
 800081e:	68bb      	ldr	r3, [r7, #8]
 8000820:	633b      	str	r3, [r7, #48]	@ 0x30
  aviheader=(AVI_HEADER*)buf; 
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if(aviheader->RiffID != AVI_RIFF_ID)
 8000826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a87      	ldr	r2, [pc, #540]	@ (8000a48 <__AVI_Init+0x23c>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d001      	beq.n	8000834 <__AVI_Init+0x28>
  {
    return AVI_RIFF_ERR;
 8000830:	2301      	movs	r3, #1
 8000832:	e170      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  if(aviheader->AviID != AVI_AVI_ID)
 8000834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	4a84      	ldr	r2, [pc, #528]	@ (8000a4c <__AVI_Init+0x240>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d001      	beq.n	8000842 <__AVI_Init+0x36>
  {
    return AVI_AVI_ERR;  
 800083e:	2302      	movs	r3, #2
 8000840:	e169      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  buf+=sizeof(AVI_HEADER);            
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	330c      	adds	r3, #12
 8000846:	60bb      	str	r3, [r7, #8]
  listheader=(LIST_HEADER*)(buf);
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  if(listheader->ListID != AVI_LIST_ID)
 800084c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a7f      	ldr	r2, [pc, #508]	@ (8000a50 <__AVI_Init+0x244>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d001      	beq.n	800085a <__AVI_Init+0x4e>
  {
    return AVI_LIST_ERR;
 8000856:	2303      	movs	r3, #3
 8000858:	e15d      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  if(listheader->ListType != AVI_HDRL_ID)
 800085a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800085c:	689b      	ldr	r3, [r3, #8]
 800085e:	4a7d      	ldr	r2, [pc, #500]	@ (8000a54 <__AVI_Init+0x248>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d001      	beq.n	8000868 <__AVI_Init+0x5c>
  {
    return AVI_HDRL_ERR;
 8000864:	2304      	movs	r3, #4
 8000866:	e156      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  buf+=sizeof(LIST_HEADER);            
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	330c      	adds	r3, #12
 800086c:	60bb      	str	r3, [r7, #8]
  avihheader=(AVIH_HEADER*)(buf);                                   
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	627b      	str	r3, [r7, #36]	@ 0x24
  if(avihheader->BlockID != AVI_AVIH_ID)
 8000872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a78      	ldr	r2, [pc, #480]	@ (8000a58 <__AVI_Init+0x24c>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d001      	beq.n	8000880 <__AVI_Init+0x74>
  {
    return AVI_AVIH_ERR;
 800087c:	2305      	movs	r3, #5
 800087e:	e14a      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  pavi->aviInfo.SecPerFrame=avihheader->SecPerFrame;        
 8000880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	601a      	str	r2, [r3, #0]
  pavi->aviInfo.TotalFrame=avihheader->TotalFrame;          
 8000888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088a:	699a      	ldr	r2, [r3, #24]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	605a      	str	r2, [r3, #4]
  buf+=avihheader->BlockSize+8;            
 8000890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	3308      	adds	r3, #8
 8000896:	68ba      	ldr	r2, [r7, #8]
 8000898:	4413      	add	r3, r2
 800089a:	60bb      	str	r3, [r7, #8]
  listheader=(LIST_HEADER*)(buf); 
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  if(listheader->ListID != AVI_LIST_ID)
 80008a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a6a      	ldr	r2, [pc, #424]	@ (8000a50 <__AVI_Init+0x244>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d001      	beq.n	80008ae <__AVI_Init+0xa2>
  {
    return AVI_LIST_ERR;
 80008aa:	2303      	movs	r3, #3
 80008ac:	e133      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  if(listheader->ListType != AVI_STRL_ID)
 80008ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b0:	689b      	ldr	r3, [r3, #8]
 80008b2:	4a6a      	ldr	r2, [pc, #424]	@ (8000a5c <__AVI_Init+0x250>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d001      	beq.n	80008bc <__AVI_Init+0xb0>
  {
    return AVI_STRL_ERR;
 80008b8:	2306      	movs	r3, #6
 80008ba:	e12c      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  strhheader=(STRH_HEADER*)(buf+12);                                
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	330c      	adds	r3, #12
 80008c0:	623b      	str	r3, [r7, #32]
  if(strhheader->BlockID != AVI_STRH_ID)
 80008c2:	6a3b      	ldr	r3, [r7, #32]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a66      	ldr	r2, [pc, #408]	@ (8000a60 <__AVI_Init+0x254>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d001      	beq.n	80008d0 <__AVI_Init+0xc4>
  {
    return AVI_STRH_ERR;
 80008cc:	2307      	movs	r3, #7
 80008ce:	e122      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  if(strhheader->StreamType == AVI_VIDS_STREAM)        
 80008d0:	6a3b      	ldr	r3, [r7, #32]
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a63      	ldr	r2, [pc, #396]	@ (8000a64 <__AVI_Init+0x258>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d16a      	bne.n	80009b0 <__AVI_Init+0x1a4>
  {
    if(strhheader->Handler != AVI_FORMAT_MJPG)
 80008da:	6a3b      	ldr	r3, [r7, #32]
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	4a62      	ldr	r2, [pc, #392]	@ (8000a68 <__AVI_Init+0x25c>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d001      	beq.n	80008e8 <__AVI_Init+0xdc>
    {
      return AVI_FORMAT_ERR;
 80008e4:	230a      	movs	r3, #10
 80008e6:	e116      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[0];      
 80008e8:	4a60      	ldr	r2, [pc, #384]	@ (8000a6c <__AVI_Init+0x260>)
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[1];      
 80008ee:	4a60      	ldr	r2, [pc, #384]	@ (8000a70 <__AVI_Init+0x264>)
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	629a      	str	r2, [r3, #40]	@ 0x28
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 80008f4:	6a3b      	ldr	r3, [r7, #32]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	3314      	adds	r3, #20
 80008fa:	68ba      	ldr	r2, [r7, #8]
 80008fc:	4413      	add	r3, r2
 80008fe:	61bb      	str	r3, [r7, #24]
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a5b      	ldr	r2, [pc, #364]	@ (8000a74 <__AVI_Init+0x268>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d001      	beq.n	800090e <__AVI_Init+0x102>
    {
      return AVI_STRF_ERR;
 800090a:	2308      	movs	r3, #8
 800090c:	e103      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	68da      	ldr	r2, [r3, #12]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	60da      	str	r2, [r3, #12]
    pavi->aviInfo.Height=bmpheader->bmiHeader.Height; 
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	691a      	ldr	r2, [r3, #16]
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	611a      	str	r2, [r3, #16]
    buf+=listheader->BlockSize+8;          
 800091e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	3308      	adds	r3, #8
 8000924:	68ba      	ldr	r2, [r7, #8]
 8000926:	4413      	add	r3, r2
 8000928:	60bb      	str	r3, [r7, #8]
    listheader=(LIST_HEADER*)(buf);
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if(listheader->ListID != AVI_LIST_ID)
 800092e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a47      	ldr	r2, [pc, #284]	@ (8000a50 <__AVI_Init+0x244>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d009      	beq.n	800094c <__AVI_Init+0x140>
    {
      pavi->aviInfo.SampleRate=0;          
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	2200      	movs	r2, #0
 800093c:	615a      	str	r2, [r3, #20]
      pavi->aviInfo.Channels=0;          
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	2200      	movs	r2, #0
 8000942:	831a      	strh	r2, [r3, #24]
      pavi->aviInfo.AudioType=0;          
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2200      	movs	r2, #0
 8000948:	839a      	strh	r2, [r3, #28]
 800094a:	e0b7      	b.n	8000abc <__AVI_Init+0x2b0>
      
    }else
    {      
      if(listheader->ListType != AVI_STRL_ID)
 800094c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	4a42      	ldr	r2, [pc, #264]	@ (8000a5c <__AVI_Init+0x250>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d001      	beq.n	800095a <__AVI_Init+0x14e>
      {
        return AVI_STRL_ERR;    
 8000956:	2306      	movs	r3, #6
 8000958:	e0dd      	b.n	8000b16 <__AVI_Init+0x30a>
      }
      
      strhheader=(STRH_HEADER*)(buf+12);
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	330c      	adds	r3, #12
 800095e:	623b      	str	r3, [r7, #32]
      if(strhheader->BlockID != AVI_STRH_ID)
 8000960:	6a3b      	ldr	r3, [r7, #32]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a3e      	ldr	r2, [pc, #248]	@ (8000a60 <__AVI_Init+0x254>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d001      	beq.n	800096e <__AVI_Init+0x162>
      {
        return AVI_STRH_ERR;
 800096a:	2307      	movs	r3, #7
 800096c:	e0d3      	b.n	8000b16 <__AVI_Init+0x30a>
      }
      
      if(strhheader->StreamType != AVI_AUDS_STREAM)
 800096e:	6a3b      	ldr	r3, [r7, #32]
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	4a41      	ldr	r2, [pc, #260]	@ (8000a78 <__AVI_Init+0x26c>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d001      	beq.n	800097c <__AVI_Init+0x170>
      {
        return AVI_FORMAT_ERR;
 8000978:	230a      	movs	r3, #10
 800097a:	e0cc      	b.n	8000b16 <__AVI_Init+0x30a>
      }
      
      wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 800097c:	6a3b      	ldr	r3, [r7, #32]
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	3314      	adds	r3, #20
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	4413      	add	r3, r2
 8000986:	61fb      	str	r3, [r7, #28]
      if(wavheader->BlockID != AVI_STRF_ID)
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a39      	ldr	r2, [pc, #228]	@ (8000a74 <__AVI_Init+0x268>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d001      	beq.n	8000996 <__AVI_Init+0x18a>
      {
        return AVI_STRF_ERR;
 8000992:	2308      	movs	r3, #8
 8000994:	e0bf      	b.n	8000b16 <__AVI_Init+0x30a>
      }
      
      pavi->aviInfo.SampleRate=wavheader->SampleRate;      
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	68da      	ldr	r2, [r3, #12]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	615a      	str	r2, [r3, #20]
      pavi->aviInfo.Channels=wavheader->Channels;  
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	895a      	ldrh	r2, [r3, #10]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	831a      	strh	r2, [r3, #24]
      pavi->aviInfo.AudioType=wavheader->FormatTag;    
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	891a      	ldrh	r2, [r3, #8]
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	839a      	strh	r2, [r3, #28]
 80009ae:	e085      	b.n	8000abc <__AVI_Init+0x2b0>
    }
  }else if(strhheader->StreamType == AVI_AUDS_STREAM)         
 80009b0:	6a3b      	ldr	r3, [r7, #32]
 80009b2:	689b      	ldr	r3, [r3, #8]
 80009b4:	4a30      	ldr	r2, [pc, #192]	@ (8000a78 <__AVI_Init+0x26c>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	f040 8080 	bne.w	8000abc <__AVI_Init+0x2b0>
  { 
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[1];          
 80009bc:	4a2f      	ldr	r2, [pc, #188]	@ (8000a7c <__AVI_Init+0x270>)
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[0];          
 80009c2:	4a2f      	ldr	r2, [pc, #188]	@ (8000a80 <__AVI_Init+0x274>)
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80009c8:	6a3b      	ldr	r3, [r7, #32]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	3314      	adds	r3, #20
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	4413      	add	r3, r2
 80009d2:	61fb      	str	r3, [r7, #28]
    if(wavheader->BlockID != AVI_STRF_ID)
 80009d4:	69fb      	ldr	r3, [r7, #28]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a26      	ldr	r2, [pc, #152]	@ (8000a74 <__AVI_Init+0x268>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d001      	beq.n	80009e2 <__AVI_Init+0x1d6>
    {
      return AVI_STRF_ERR;
 80009de:	2308      	movs	r3, #8
 80009e0:	e099      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    pavi->aviInfo.SampleRate=wavheader->SampleRate;        
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	68da      	ldr	r2, [r3, #12]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	615a      	str	r2, [r3, #20]
    pavi->aviInfo.Channels=wavheader->Channels;        
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	895a      	ldrh	r2, [r3, #10]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	831a      	strh	r2, [r3, #24]
    pavi->aviInfo.AudioType=wavheader->FormatTag;        
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	891a      	ldrh	r2, [r3, #8]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	839a      	strh	r2, [r3, #28]
    buf+=listheader->BlockSize+8;          
 80009fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	3308      	adds	r3, #8
 8000a00:	68ba      	ldr	r2, [r7, #8]
 8000a02:	4413      	add	r3, r2
 8000a04:	60bb      	str	r3, [r7, #8]
    listheader=(LIST_HEADER*)(buf);
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	62bb      	str	r3, [r7, #40]	@ 0x28
    if(listheader->ListID != AVI_LIST_ID)
 8000a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a10      	ldr	r2, [pc, #64]	@ (8000a50 <__AVI_Init+0x244>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d001      	beq.n	8000a18 <__AVI_Init+0x20c>
    {
      return AVI_LIST_ERR;  
 8000a14:	2303      	movs	r3, #3
 8000a16:	e07e      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    if(listheader->ListType != AVI_STRL_ID)
 8000a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	4a0f      	ldr	r2, [pc, #60]	@ (8000a5c <__AVI_Init+0x250>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d001      	beq.n	8000a26 <__AVI_Init+0x21a>
    {
      return AVI_STRL_ERR;  
 8000a22:	2306      	movs	r3, #6
 8000a24:	e077      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    strhheader=(STRH_HEADER*)(buf+12);
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	330c      	adds	r3, #12
 8000a2a:	623b      	str	r3, [r7, #32]
    if(strhheader->BlockID != AVI_STRH_ID)
 8000a2c:	6a3b      	ldr	r3, [r7, #32]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a0b      	ldr	r2, [pc, #44]	@ (8000a60 <__AVI_Init+0x254>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d001      	beq.n	8000a3a <__AVI_Init+0x22e>
    {
      return AVI_STRH_ERR;
 8000a36:	2307      	movs	r3, #7
 8000a38:	e06d      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    if(strhheader->StreamType != AVI_VIDS_STREAM)
 8000a3a:	6a3b      	ldr	r3, [r7, #32]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	4a09      	ldr	r2, [pc, #36]	@ (8000a64 <__AVI_Init+0x258>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d01f      	beq.n	8000a84 <__AVI_Init+0x278>
    {
      return AVI_FORMAT_ERR;
 8000a44:	230a      	movs	r3, #10
 8000a46:	e066      	b.n	8000b16 <__AVI_Init+0x30a>
 8000a48:	46464952 	.word	0x46464952
 8000a4c:	20495641 	.word	0x20495641
 8000a50:	5453494c 	.word	0x5453494c
 8000a54:	6c726468 	.word	0x6c726468
 8000a58:	68697661 	.word	0x68697661
 8000a5c:	6c727473 	.word	0x6c727473
 8000a60:	68727473 	.word	0x68727473
 8000a64:	73646976 	.word	0x73646976
 8000a68:	47504a4d 	.word	0x47504a4d
 8000a6c:	0800f58c 	.word	0x0800f58c
 8000a70:	0800f5a4 	.word	0x0800f5a4
 8000a74:	66727473 	.word	0x66727473
 8000a78:	73647561 	.word	0x73647561
 8000a7c:	0800f594 	.word	0x0800f594
 8000a80:	0800f59c 	.word	0x0800f59c
    }
    
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 8000a84:	6a3b      	ldr	r3, [r7, #32]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	3314      	adds	r3, #20
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	61bb      	str	r3, [r7, #24]
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a22      	ldr	r2, [pc, #136]	@ (8000b20 <__AVI_Init+0x314>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d001      	beq.n	8000a9e <__AVI_Init+0x292>
    {
      return AVI_STRF_ERR;  
 8000a9a:	2308      	movs	r3, #8
 8000a9c:	e03b      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    if(bmpheader->bmiHeader.Compression != AVI_FORMAT_MJPG)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	4a20      	ldr	r2, [pc, #128]	@ (8000b24 <__AVI_Init+0x318>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d001      	beq.n	8000aac <__AVI_Init+0x2a0>
    {
      return AVI_FORMAT_ERR;
 8000aa8:	230a      	movs	r3, #10
 8000aaa:	e034      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	60da      	str	r2, [r3, #12]
    pavi->aviInfo.Height=bmpheader->bmiHeader.Height;   
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	691a      	ldr	r2, [r3, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  }
  offset= __AVI_SearchID(tbuf,size,(uint8_t*)"movi");
 8000abc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b28 <__AVI_Init+0x31c>)
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000ac2:	f7ff fe17 	bl	80006f4 <__AVI_SearchID>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	82fb      	strh	r3, [r7, #22]
  if(offset == 0)
 8000aca:	8afb      	ldrh	r3, [r7, #22]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d101      	bne.n	8000ad4 <__AVI_Init+0x2c8>
  {
    return AVI_MOVI_ERR;
 8000ad0:	2309      	movs	r3, #9
 8000ad2:	e020      	b.n	8000b16 <__AVI_Init+0x30a>
  }
  
  if(pavi->aviInfo.SampleRate)
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	695b      	ldr	r3, [r3, #20]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d01a      	beq.n	8000b12 <__AVI_Init+0x306>
  {
    tbuf+=offset;
 8000adc:	8afb      	ldrh	r3, [r7, #22]
 8000ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ae0:	4413      	add	r3, r2
 8000ae2:	633b      	str	r3, [r7, #48]	@ 0x30
    offset= __AVI_SearchID(tbuf,size,pavi->aviInfo.AudioFLAG);      
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ae8:	461a      	mov	r2, r3
 8000aea:	6879      	ldr	r1, [r7, #4]
 8000aec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000aee:	f7ff fe01 	bl	80006f4 <__AVI_SearchID>
 8000af2:	4603      	mov	r3, r0
 8000af4:	82fb      	strh	r3, [r7, #22]
    if(offset == 0)
 8000af6:	8afb      	ldrh	r3, [r7, #22]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d101      	bne.n	8000b00 <__AVI_Init+0x2f4>
    {
      return AVI_STREAM_ERR;
 8000afc:	230b      	movs	r3, #11
 8000afe:	e00a      	b.n	8000b16 <__AVI_Init+0x30a>
    }
    
    tbuf+=offset+4;
 8000b00:	8afb      	ldrh	r3, [r7, #22]
 8000b02:	3304      	adds	r3, #4
 8000b04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b06:	4413      	add	r3, r2
 8000b08:	633b      	str	r3, [r7, #48]	@ 0x30
    pavi->aviInfo.AudioBufSize=*((uint16_t*)tbuf);            
 8000b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b0c:	881a      	ldrh	r2, [r3, #0]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	835a      	strh	r2, [r3, #26]
  }
  
  return res;
 8000b12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3738      	adds	r7, #56	@ 0x38
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	66727473 	.word	0x66727473
 8000b24:	47504a4d 	.word	0x47504a4d
 8000b28:	0800f5ac 	.word	0x0800f5ac

08000b2c <AVI_ParserInit>:
  * @param  pAudioBuffer   : audio buffer
  * @param  AudioBufferSize: audio buffer size
* @retval AVI status (0 : no Error, 1: Error occurred)
  */
uint32_t AVI_ParserInit(AVI_CONTEXT * pavi, FIL *file, uint8_t *pVideoBuffer, uint32_t VideoBufferSize, uint8_t *pAudioBuffer, uint32_t AudioBufferSize)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
 8000b38:	603b      	str	r3, [r7, #0]
  uint32_t readSize= 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
  
  pavi->pVideoBuffer = pVideoBuffer;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34
  pavi->VideoBufferSize = VideoBufferSize;
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	683a      	ldr	r2, [r7, #0]
 8000b48:	639a      	str	r2, [r3, #56]	@ 0x38

  pavi->pAudioBuffer = pAudioBuffer;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6a3a      	ldr	r2, [r7, #32]
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  pavi->AudioBufferSize = AudioBufferSize;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40
  
  f_lseek(file, 0 );
 8000b56:	2100      	movs	r1, #0
 8000b58:	68b8      	ldr	r0, [r7, #8]
 8000b5a:	f00e f894 	bl	800ec86 <f_lseek>
  
  f_read(file, pavi->pVideoBuffer, VideoBufferSize,(UINT*) &readSize );
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	683a      	ldr	r2, [r7, #0]
 8000b68:	68b8      	ldr	r0, [r7, #8]
 8000b6a:	f00d fea5 	bl	800e8b8 <f_read>
  if(readSize != VideoBufferSize)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	683a      	ldr	r2, [r7, #0]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d001      	beq.n	8000b7a <AVI_ParserInit+0x4e>
  {
    return 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e013      	b.n	8000ba2 <AVI_ParserInit+0x76>
  }
  else if(__AVI_Init(pavi, pavi->pVideoBuffer, VideoBufferSize) != AVI_OK)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b7e:	683a      	ldr	r2, [r7, #0]
 8000b80:	4619      	mov	r1, r3
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f7ff fe42 	bl	800080c <__AVI_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <AVI_ParserInit+0x66>
  {
    return 1;    
 8000b8e:	2301      	movs	r3, #1
 8000b90:	e007      	b.n	8000ba2 <AVI_ParserInit+0x76>
  }

  pavi->FileSize= f_size(file);
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	68da      	ldr	r2, [r3, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	645a      	str	r2, [r3, #68]	@ 0x44
  pavi->CurrentImage=0;  
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  return  0;
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <AVI_GetFrame>:
  * @param  pavi: AVI context
  * @param  file:   AVI file
  * @retval type of frame  (audio frame or video frame )
  */
uint32_t AVI_GetFrame(AVI_CONTEXT * pavi, FIL *file)  
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
  uint32_t  offset ;
  uint32_t readSize = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60bb      	str	r3, [r7, #8]
  
  if(pavi->CurrentImage== 0 )
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d124      	bne.n	8000c0c <AVI_GetFrame+0x60>
  {
    
    f_lseek(file, 0 ); /* Go to the file start */
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	6838      	ldr	r0, [r7, #0]
 8000bc6:	f00e f85e 	bl	800ec86 <f_lseek>
    /* Read data*/
    f_read(file, pavi->pVideoBuffer, pavi->VideoBufferSize, (UINT*)&readSize );
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	6838      	ldr	r0, [r7, #0]
 8000bd8:	f00d fe6e 	bl	800e8b8 <f_read>
    
    /* Check for "movi" tag */
    offset = __AVI_SearchID(pavi->pVideoBuffer,pavi->VideoBufferSize,(uint8_t*)"movi");
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000be4:	4a2a      	ldr	r2, [pc, #168]	@ (8000c90 <AVI_GetFrame+0xe4>)
 8000be6:	4619      	mov	r1, r3
 8000be8:	f7ff fd84 	bl	80006f4 <__AVI_SearchID>
 8000bec:	60f8      	str	r0, [r7, #12]
    /* Read first Frame info*/
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset +4);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	4413      	add	r3, r2
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff fdbc 	bl	8000778 <__AVI_GetStreamInfo>
    /* go to the first frame offset in the avi file*/
    f_lseek(file, offset + 12 );
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	330c      	adds	r3, #12
 8000c04:	4619      	mov	r1, r3
 8000c06:	6838      	ldr	r0, [r7, #0]
 8000c08:	f00e f83d 	bl	800ec86 <f_lseek>
    
  }

  /* Get the current frame size */
  pavi->FrameSize = pavi->aviInfo.StreamSize; 
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6a1a      	ldr	r2, [r3, #32]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	631a      	str	r2, [r3, #48]	@ 0x30
  
  if(pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	8bdb      	ldrh	r3, [r3, #30]
 8000c18:	f246 4263 	movw	r2, #25699	@ 0x6463
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d115      	bne.n	8000c4c <AVI_GetFrame+0xa0>
  {
    /* the Frame is a Video Frame */
       
    /* Read The current frame + the header of the next frame (8 bytes) */
    f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8 , (UINT*)&readSize );
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c28:	f103 0208 	add.w	r2, r3, #8
 8000c2c:	f107 0308 	add.w	r3, r7, #8
 8000c30:	6838      	ldr	r0, [r7, #0]
 8000c32:	f00d fe41 	bl	800e8b8 <f_read>
    
    /* Get the info of the next frame */
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + pavi->aviInfo.StreamSize );
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6a1b      	ldr	r3, [r3, #32]
 8000c3e:	4413      	add	r3, r2
 8000c40:	4619      	mov	r1, r3
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff fd98 	bl	8000778 <__AVI_GetStreamInfo>
    /* Return VIDEO frame */
    return AVI_VIDEO_FRAME;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e01c      	b.n	8000c86 <AVI_GetFrame+0xda>
  }
  if (pavi->aviInfo.StreamID  ==  AVI_AUDS_FLAG)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	8bdb      	ldrh	r3, [r3, #30]
 8000c50:	f247 7262 	movw	r2, #30562	@ 0x7762
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d115      	bne.n	8000c84 <AVI_GetFrame+0xd8>
  { /* the Frame is an Audio Frame */
    
    /* Read The current frame + the header of the next frame (8 bytes) */
    f_read(file, pavi->pAudioBuffer, pavi->FrameSize + 8, (UINT*)&readSize );
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c60:	f103 0208 	add.w	r2, r3, #8
 8000c64:	f107 0308 	add.w	r3, r7, #8
 8000c68:	6838      	ldr	r0, [r7, #0]
 8000c6a:	f00d fe25 	bl	800e8b8 <f_read>

    /* Get the info of the next frame */
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize );
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a1b      	ldr	r3, [r3, #32]
 8000c76:	4413      	add	r3, r2
 8000c78:	4619      	mov	r1, r3
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff fd7c 	bl	8000778 <__AVI_GetStreamInfo>
    /* Return VIDEO frame */
    return AVI_AUDIO_FRAME;
 8000c80:	2302      	movs	r3, #2
 8000c82:	e000      	b.n	8000c86 <AVI_GetFrame+0xda>
    
  }
  
  return 0;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	0800f5ac 	.word	0x0800f5ac

08000c94 <GC9A01_set_reset>:


//////////////////////////////////////////////// GLOBAL FUNCTIONS


void GC9A01_set_reset(uint8_t val) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d105      	bne.n	8000cb0 <GC9A01_set_reset+0x1c>
    	HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2120      	movs	r1, #32
 8000ca8:	4806      	ldr	r0, [pc, #24]	@ (8000cc4 <GC9A01_set_reset+0x30>)
 8000caa:	f002 fb67 	bl	800337c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
    }
}
 8000cae:	e004      	b.n	8000cba <GC9A01_set_reset+0x26>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	2120      	movs	r1, #32
 8000cb4:	4803      	ldr	r0, [pc, #12]	@ (8000cc4 <GC9A01_set_reset+0x30>)
 8000cb6:	f002 fb61 	bl	800337c <HAL_GPIO_WritePin>
}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	58022400 	.word	0x58022400

08000cc8 <GC9A01_set_data_command>:

void GC9A01_set_data_command(uint8_t val) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d105      	bne.n	8000ce4 <GC9A01_set_data_command+0x1c>
    	HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2140      	movs	r1, #64	@ 0x40
 8000cdc:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <GC9A01_set_data_command+0x30>)
 8000cde:	f002 fb4d 	bl	800337c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
    }
}
 8000ce2:	e004      	b.n	8000cee <GC9A01_set_data_command+0x26>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2140      	movs	r1, #64	@ 0x40
 8000ce8:	4803      	ldr	r0, [pc, #12]	@ (8000cf8 <GC9A01_set_data_command+0x30>)
 8000cea:	f002 fb47 	bl	800337c <HAL_GPIO_WritePin>
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	58022400 	.word	0x58022400

08000cfc <GC9A01_set_chip_select>:

void GC9A01_set_chip_select(uint8_t val) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d105      	bne.n	8000d18 <GC9A01_set_chip_select+0x1c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2102      	movs	r1, #2
 8000d10:	4806      	ldr	r0, [pc, #24]	@ (8000d2c <GC9A01_set_chip_select+0x30>)
 8000d12:	f002 fb33 	bl	800337c <HAL_GPIO_WritePin>
    } else {
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
    }
}
 8000d16:	e004      	b.n	8000d22 <GC9A01_set_chip_select+0x26>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2102      	movs	r1, #2
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <GC9A01_set_chip_select+0x30>)
 8000d1e:	f002 fb2d 	bl	800337c <HAL_GPIO_WritePin>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	58022800 	.word	0x58022800

08000d30 <GC9A01_write_command>:

void GC9A01_write_command(uint8_t cmd) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
    GC9A01_set_data_command(OFF);
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff ffc4 	bl	8000cc8 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff ffdb 	bl	8000cfc <GC9A01_set_chip_select>
    GC9A01_spi_tx(&cmd, sizeof(cmd));
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 fa92 	bl	8001274 <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 8000d50:	2001      	movs	r0, #1
 8000d52:	f7ff ffd3 	bl	8000cfc <GC9A01_set_chip_select>
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <GC9A01_write_data>:

void GC9A01_write_data(uint8_t *data, size_t len) {
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
    GC9A01_set_data_command(ON);
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f7ff ffad 	bl	8000cc8 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 8000d6e:	2000      	movs	r0, #0
 8000d70:	f7ff ffc4 	bl	8000cfc <GC9A01_set_chip_select>
    GC9A01_spi_tx(data, len);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	4619      	mov	r1, r3
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f000 fa7a 	bl	8001274 <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 8000d80:	2001      	movs	r0, #1
 8000d82:	f7ff ffbb 	bl	8000cfc <GC9A01_set_chip_select>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <GC9A01_write_byte>:

static inline void GC9A01_write_byte(uint8_t val) {
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	4603      	mov	r3, r0
 8000d96:	71fb      	strb	r3, [r7, #7]
    GC9A01_write_data(&val, sizeof(val));
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ffde 	bl	8000d5e <GC9A01_write_data>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <GC9A01_write>:

void GC9A01_write(uint8_t *data, size_t len) {
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b082      	sub	sp, #8
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR);
 8000db4:	202c      	movs	r0, #44	@ 0x2c
 8000db6:	f7ff ffbb 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 8000dba:	6839      	ldr	r1, [r7, #0]
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ffce 	bl	8000d5e <GC9A01_write_data>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <GC9A01_write_continue>:

void GC9A01_write_continue(uint8_t *data, size_t len) {
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
 8000dd2:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR_CONT);
 8000dd4:	203c      	movs	r0, #60	@ 0x3c
 8000dd6:	f7ff ffab 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 8000dda:	6839      	ldr	r1, [r7, #0]
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff ffbe 	bl	8000d5e <GC9A01_write_data>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <GC9A01_init>:

void GC9A01_init(void) {
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
    
    GC9A01_set_chip_select(ON);
 8000dee:	2001      	movs	r0, #1
 8000df0:	f7ff ff84 	bl	8000cfc <GC9A01_set_chip_select>
    HAL_Delay(5);
 8000df4:	2005      	movs	r0, #5
 8000df6:	f001 fbdd 	bl	80025b4 <HAL_Delay>
    GC9A01_set_reset(OFF);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f7ff ff4a 	bl	8000c94 <GC9A01_set_reset>
    HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f001 fbd7 	bl	80025b4 <HAL_Delay>
    GC9A01_set_reset(ON);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f7ff ff44 	bl	8000c94 <GC9A01_set_reset>
    HAL_Delay(120);
 8000e0c:	2078      	movs	r0, #120	@ 0x78
 8000e0e:	f001 fbd1 	bl	80025b4 <HAL_Delay>
    
    /* Initial Sequence */ 
    
    GC9A01_write_command(0xEF);
 8000e12:	20ef      	movs	r0, #239	@ 0xef
 8000e14:	f7ff ff8c 	bl	8000d30 <GC9A01_write_command>
    
    GC9A01_write_command(0xEB);
 8000e18:	20eb      	movs	r0, #235	@ 0xeb
 8000e1a:	f7ff ff89 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 8000e1e:	2014      	movs	r0, #20
 8000e20:	f7ff ffb5 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xFE);
 8000e24:	20fe      	movs	r0, #254	@ 0xfe
 8000e26:	f7ff ff83 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 8000e2a:	20ef      	movs	r0, #239	@ 0xef
 8000e2c:	f7ff ff80 	bl	8000d30 <GC9A01_write_command>
    
    GC9A01_write_command(0xEB);
 8000e30:	20eb      	movs	r0, #235	@ 0xeb
 8000e32:	f7ff ff7d 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 8000e36:	2014      	movs	r0, #20
 8000e38:	f7ff ffa9 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x84);
 8000e3c:	2084      	movs	r0, #132	@ 0x84
 8000e3e:	f7ff ff77 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 8000e42:	2040      	movs	r0, #64	@ 0x40
 8000e44:	f7ff ffa3 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x85);
 8000e48:	2085      	movs	r0, #133	@ 0x85
 8000e4a:	f7ff ff71 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000e4e:	20ff      	movs	r0, #255	@ 0xff
 8000e50:	f7ff ff9d 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x86);
 8000e54:	2086      	movs	r0, #134	@ 0x86
 8000e56:	f7ff ff6b 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000e5a:	20ff      	movs	r0, #255	@ 0xff
 8000e5c:	f7ff ff97 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x87);
 8000e60:	2087      	movs	r0, #135	@ 0x87
 8000e62:	f7ff ff65 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000e66:	20ff      	movs	r0, #255	@ 0xff
 8000e68:	f7ff ff91 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x88);
 8000e6c:	2088      	movs	r0, #136	@ 0x88
 8000e6e:	f7ff ff5f 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 8000e72:	200a      	movs	r0, #10
 8000e74:	f7ff ff8b 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x89);
 8000e78:	2089      	movs	r0, #137	@ 0x89
 8000e7a:	f7ff ff59 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 8000e7e:	2021      	movs	r0, #33	@ 0x21
 8000e80:	f7ff ff85 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8A);
 8000e84:	208a      	movs	r0, #138	@ 0x8a
 8000e86:	f7ff ff53 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff ff7f 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8B);
 8000e90:	208b      	movs	r0, #139	@ 0x8b
 8000e92:	f7ff ff4d 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8000e96:	2080      	movs	r0, #128	@ 0x80
 8000e98:	f7ff ff79 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8C);
 8000e9c:	208c      	movs	r0, #140	@ 0x8c
 8000e9e:	f7ff ff47 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f7ff ff73 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8D);
 8000ea8:	208d      	movs	r0, #141	@ 0x8d
 8000eaa:	f7ff ff41 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f7ff ff6d 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8E);
 8000eb4:	208e      	movs	r0, #142	@ 0x8e
 8000eb6:	f7ff ff3b 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000eba:	20ff      	movs	r0, #255	@ 0xff
 8000ebc:	f7ff ff67 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x8F);
 8000ec0:	208f      	movs	r0, #143	@ 0x8f
 8000ec2:	f7ff ff35 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000ec6:	20ff      	movs	r0, #255	@ 0xff
 8000ec8:	f7ff ff61 	bl	8000d8e <GC9A01_write_byte>
    
    
    GC9A01_write_command(0xB6);
 8000ecc:	20b6      	movs	r0, #182	@ 0xb6
 8000ece:	f7ff ff2f 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f7ff ff5b 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f7ff ff58 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x36);
 8000ede:	2036      	movs	r0, #54	@ 0x36
 8000ee0:	f7ff ff26 	bl	8000d30 <GC9A01_write_command>
#if ORIENTATION == 0
    GC9A01_write_byte(0x18);
#elif ORIENTATION == 1
    GC9A01_write_byte(0x28);
#elif ORIENTATION == 2
    GC9A01_write_byte(0x48);
 8000ee4:	2048      	movs	r0, #72	@ 0x48
 8000ee6:	f7ff ff52 	bl	8000d8e <GC9A01_write_byte>
#else
    GC9A01_write_byte(0x88);
#endif
    
    GC9A01_write_command(COLOR_MODE);
 8000eea:	203a      	movs	r0, #58	@ 0x3a
 8000eec:	f7ff ff20 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__16_BIT);
 8000ef0:	2005      	movs	r0, #5
 8000ef2:	f7ff ff4c 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x90);
 8000ef6:	2090      	movs	r0, #144	@ 0x90
 8000ef8:	f7ff ff1a 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x08);
 8000efc:	2008      	movs	r0, #8
 8000efe:	f7ff ff46 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000f02:	2008      	movs	r0, #8
 8000f04:	f7ff ff43 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000f08:	2008      	movs	r0, #8
 8000f0a:	f7ff ff40 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000f0e:	2008      	movs	r0, #8
 8000f10:	f7ff ff3d 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xBD);
 8000f14:	20bd      	movs	r0, #189	@ 0xbd
 8000f16:	f7ff ff0b 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 8000f1a:	2006      	movs	r0, #6
 8000f1c:	f7ff ff37 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xBC);
 8000f20:	20bc      	movs	r0, #188	@ 0xbc
 8000f22:	f7ff ff05 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff ff31 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xFF);
 8000f2c:	20ff      	movs	r0, #255	@ 0xff
 8000f2e:	f7ff feff 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 8000f32:	2060      	movs	r0, #96	@ 0x60
 8000f34:	f7ff ff2b 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f7ff ff28 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 8000f3e:	2004      	movs	r0, #4
 8000f40:	f7ff ff25 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xC3);
 8000f44:	20c3      	movs	r0, #195	@ 0xc3
 8000f46:	f7ff fef3 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000f4a:	2013      	movs	r0, #19
 8000f4c:	f7ff ff1f 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_command(0xC4);
 8000f50:	20c4      	movs	r0, #196	@ 0xc4
 8000f52:	f7ff feed 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000f56:	2013      	movs	r0, #19
 8000f58:	f7ff ff19 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xC9);
 8000f5c:	20c9      	movs	r0, #201	@ 0xc9
 8000f5e:	f7ff fee7 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 8000f62:	2022      	movs	r0, #34	@ 0x22
 8000f64:	f7ff ff13 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xBE);
 8000f68:	20be      	movs	r0, #190	@ 0xbe
 8000f6a:	f7ff fee1 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 8000f6e:	2011      	movs	r0, #17
 8000f70:	f7ff ff0d 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xE1);
 8000f74:	20e1      	movs	r0, #225	@ 0xe1
 8000f76:	f7ff fedb 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 8000f7a:	2010      	movs	r0, #16
 8000f7c:	f7ff ff07 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 8000f80:	200e      	movs	r0, #14
 8000f82:	f7ff ff04 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xDF);
 8000f86:	20df      	movs	r0, #223	@ 0xdf
 8000f88:	f7ff fed2 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 8000f8c:	2021      	movs	r0, #33	@ 0x21
 8000f8e:	f7ff fefe 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0c);
 8000f92:	200c      	movs	r0, #12
 8000f94:	f7ff fefb 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x02);
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f7ff fef8 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xF0);
 8000f9e:	20f0      	movs	r0, #240	@ 0xf0
 8000fa0:	f7ff fec6 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000fa4:	2045      	movs	r0, #69	@ 0x45
 8000fa6:	f7ff fef2 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000faa:	2009      	movs	r0, #9
 8000fac:	f7ff feef 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000fb0:	2008      	movs	r0, #8
 8000fb2:	f7ff feec 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000fb6:	2008      	movs	r0, #8
 8000fb8:	f7ff fee9 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8000fbc:	2026      	movs	r0, #38	@ 0x26
 8000fbe:	f7ff fee6 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8000fc2:	202a      	movs	r0, #42	@ 0x2a
 8000fc4:	f7ff fee3 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xF1);
 8000fc8:	20f1      	movs	r0, #241	@ 0xf1
 8000fca:	f7ff feb1 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000fce:	2043      	movs	r0, #67	@ 0x43
 8000fd0:	f7ff fedd 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000fd4:	2070      	movs	r0, #112	@ 0x70
 8000fd6:	f7ff feda 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 8000fda:	2072      	movs	r0, #114	@ 0x72
 8000fdc:	f7ff fed7 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8000fe0:	2036      	movs	r0, #54	@ 0x36
 8000fe2:	f7ff fed4 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8000fe6:	2037      	movs	r0, #55	@ 0x37
 8000fe8:	f7ff fed1 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 8000fec:	206f      	movs	r0, #111	@ 0x6f
 8000fee:	f7ff fece 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xF2);
 8000ff2:	20f2      	movs	r0, #242	@ 0xf2
 8000ff4:	f7ff fe9c 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000ff8:	2045      	movs	r0, #69	@ 0x45
 8000ffa:	f7ff fec8 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000ffe:	2009      	movs	r0, #9
 8001000:	f7ff fec5 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8001004:	2008      	movs	r0, #8
 8001006:	f7ff fec2 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800100a:	2008      	movs	r0, #8
 800100c:	f7ff febf 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8001010:	2026      	movs	r0, #38	@ 0x26
 8001012:	f7ff febc 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8001016:	202a      	movs	r0, #42	@ 0x2a
 8001018:	f7ff feb9 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xF3);
 800101c:	20f3      	movs	r0, #243	@ 0xf3
 800101e:	f7ff fe87 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8001022:	2043      	movs	r0, #67	@ 0x43
 8001024:	f7ff feb3 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001028:	2070      	movs	r0, #112	@ 0x70
 800102a:	f7ff feb0 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 800102e:	2072      	movs	r0, #114	@ 0x72
 8001030:	f7ff fead 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8001034:	2036      	movs	r0, #54	@ 0x36
 8001036:	f7ff feaa 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 800103a:	2037      	movs	r0, #55	@ 0x37
 800103c:	f7ff fea7 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 8001040:	206f      	movs	r0, #111	@ 0x6f
 8001042:	f7ff fea4 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xED);
 8001046:	20ed      	movs	r0, #237	@ 0xed
 8001048:	f7ff fe72 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 800104c:	201b      	movs	r0, #27
 800104e:	f7ff fe9e 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0B);
 8001052:	200b      	movs	r0, #11
 8001054:	f7ff fe9b 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xAE);
 8001058:	20ae      	movs	r0, #174	@ 0xae
 800105a:	f7ff fe69 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 800105e:	2077      	movs	r0, #119	@ 0x77
 8001060:	f7ff fe95 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xCD);
 8001064:	20cd      	movs	r0, #205	@ 0xcd
 8001066:	f7ff fe63 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x63);
 800106a:	2063      	movs	r0, #99	@ 0x63
 800106c:	f7ff fe8f 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x70);
 8001070:	2070      	movs	r0, #112	@ 0x70
 8001072:	f7ff fe5d 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x07);
 8001076:	2007      	movs	r0, #7
 8001078:	f7ff fe89 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800107c:	2007      	movs	r0, #7
 800107e:	f7ff fe86 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 8001082:	2004      	movs	r0, #4
 8001084:	f7ff fe83 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 8001088:	200e      	movs	r0, #14
 800108a:	f7ff fe80 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 800108e:	200f      	movs	r0, #15
 8001090:	f7ff fe7d 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8001094:	2009      	movs	r0, #9
 8001096:	f7ff fe7a 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800109a:	2007      	movs	r0, #7
 800109c:	f7ff fe77 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80010a0:	2008      	movs	r0, #8
 80010a2:	f7ff fe74 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x03);
 80010a6:	2003      	movs	r0, #3
 80010a8:	f7ff fe71 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0xE8);
 80010ac:	20e8      	movs	r0, #232	@ 0xe8
 80010ae:	f7ff fe3f 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 80010b2:	2034      	movs	r0, #52	@ 0x34
 80010b4:	f7ff fe6b 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x62);
 80010b8:	2062      	movs	r0, #98	@ 0x62
 80010ba:	f7ff fe39 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 80010be:	2018      	movs	r0, #24
 80010c0:	f7ff fe65 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0D);
 80010c4:	200d      	movs	r0, #13
 80010c6:	f7ff fe62 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 80010ca:	2071      	movs	r0, #113	@ 0x71
 80010cc:	f7ff fe5f 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xED);
 80010d0:	20ed      	movs	r0, #237	@ 0xed
 80010d2:	f7ff fe5c 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80010d6:	2070      	movs	r0, #112	@ 0x70
 80010d8:	f7ff fe59 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80010dc:	2070      	movs	r0, #112	@ 0x70
 80010de:	f7ff fe56 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 80010e2:	2018      	movs	r0, #24
 80010e4:	f7ff fe53 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 80010e8:	200f      	movs	r0, #15
 80010ea:	f7ff fe50 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 80010ee:	2071      	movs	r0, #113	@ 0x71
 80010f0:	f7ff fe4d 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xEF);
 80010f4:	20ef      	movs	r0, #239	@ 0xef
 80010f6:	f7ff fe4a 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80010fa:	2070      	movs	r0, #112	@ 0x70
 80010fc:	f7ff fe47 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001100:	2070      	movs	r0, #112	@ 0x70
 8001102:	f7ff fe44 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x63);
 8001106:	2063      	movs	r0, #99	@ 0x63
 8001108:	f7ff fe12 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 800110c:	2018      	movs	r0, #24
 800110e:	f7ff fe3e 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x11);
 8001112:	2011      	movs	r0, #17
 8001114:	f7ff fe3b 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8001118:	2071      	movs	r0, #113	@ 0x71
 800111a:	f7ff fe38 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 800111e:	20f1      	movs	r0, #241	@ 0xf1
 8001120:	f7ff fe35 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001124:	2070      	movs	r0, #112	@ 0x70
 8001126:	f7ff fe32 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800112a:	2070      	movs	r0, #112	@ 0x70
 800112c:	f7ff fe2f 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 8001130:	2018      	movs	r0, #24
 8001132:	f7ff fe2c 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x13);
 8001136:	2013      	movs	r0, #19
 8001138:	f7ff fe29 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 800113c:	2071      	movs	r0, #113	@ 0x71
 800113e:	f7ff fe26 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xF3);
 8001142:	20f3      	movs	r0, #243	@ 0xf3
 8001144:	f7ff fe23 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001148:	2070      	movs	r0, #112	@ 0x70
 800114a:	f7ff fe20 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800114e:	2070      	movs	r0, #112	@ 0x70
 8001150:	f7ff fe1d 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x64);
 8001154:	2064      	movs	r0, #100	@ 0x64
 8001156:	f7ff fdeb 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 800115a:	2028      	movs	r0, #40	@ 0x28
 800115c:	f7ff fe17 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x29);
 8001160:	2029      	movs	r0, #41	@ 0x29
 8001162:	f7ff fe14 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8001166:	20f1      	movs	r0, #241	@ 0xf1
 8001168:	f7ff fe11 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 800116c:	2001      	movs	r0, #1
 800116e:	f7ff fe0e 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8001172:	20f1      	movs	r0, #241	@ 0xf1
 8001174:	f7ff fe0b 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001178:	2000      	movs	r0, #0
 800117a:	f7ff fe08 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800117e:	2007      	movs	r0, #7
 8001180:	f7ff fe05 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x66);
 8001184:	2066      	movs	r0, #102	@ 0x66
 8001186:	f7ff fdd3 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 800118a:	203c      	movs	r0, #60	@ 0x3c
 800118c:	f7ff fdff 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001190:	2000      	movs	r0, #0
 8001192:	f7ff fdfc 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0xCD);
 8001196:	20cd      	movs	r0, #205	@ 0xcd
 8001198:	f7ff fdf9 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x67);
 800119c:	2067      	movs	r0, #103	@ 0x67
 800119e:	f7ff fdf6 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 80011a2:	2045      	movs	r0, #69	@ 0x45
 80011a4:	f7ff fdf3 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 80011a8:	2045      	movs	r0, #69	@ 0x45
 80011aa:	f7ff fdf0 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 80011ae:	2010      	movs	r0, #16
 80011b0:	f7ff fded 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011b4:	2000      	movs	r0, #0
 80011b6:	f7ff fdea 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f7ff fde7 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011c0:	2000      	movs	r0, #0
 80011c2:	f7ff fde4 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x67);
 80011c6:	2067      	movs	r0, #103	@ 0x67
 80011c8:	f7ff fdb2 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff fdde 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x3C);
 80011d2:	203c      	movs	r0, #60	@ 0x3c
 80011d4:	f7ff fddb 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff fdd8 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff fdd5 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fdd2 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 80011ea:	2001      	movs	r0, #1
 80011ec:	f7ff fdcf 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x54);
 80011f0:	2054      	movs	r0, #84	@ 0x54
 80011f2:	f7ff fdcc 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 80011f6:	2010      	movs	r0, #16
 80011f8:	f7ff fdc9 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x32);
 80011fc:	2032      	movs	r0, #50	@ 0x32
 80011fe:	f7ff fdc6 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x98);
 8001202:	2098      	movs	r0, #152	@ 0x98
 8001204:	f7ff fdc3 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x74);
 8001208:	2074      	movs	r0, #116	@ 0x74
 800120a:	f7ff fd91 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 800120e:	2010      	movs	r0, #16
 8001210:	f7ff fdbd 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x85);
 8001214:	2085      	movs	r0, #133	@ 0x85
 8001216:	f7ff fdba 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x80);
 800121a:	2080      	movs	r0, #128	@ 0x80
 800121c:	f7ff fdb7 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff fdb4 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001226:	2000      	movs	r0, #0
 8001228:	f7ff fdb1 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x4E);
 800122c:	204e      	movs	r0, #78	@ 0x4e
 800122e:	f7ff fdae 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001232:	2000      	movs	r0, #0
 8001234:	f7ff fdab 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x98);
 8001238:	2098      	movs	r0, #152	@ 0x98
 800123a:	f7ff fd79 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 800123e:	203e      	movs	r0, #62	@ 0x3e
 8001240:	f7ff fda5 	bl	8000d8e <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8001244:	2007      	movs	r0, #7
 8001246:	f7ff fda2 	bl	8000d8e <GC9A01_write_byte>
    
    GC9A01_write_command(0x35);
 800124a:	2035      	movs	r0, #53	@ 0x35
 800124c:	f7ff fd70 	bl	8000d30 <GC9A01_write_command>
    GC9A01_write_command(0x21);
 8001250:	2021      	movs	r0, #33	@ 0x21
 8001252:	f7ff fd6d 	bl	8000d30 <GC9A01_write_command>
    
    GC9A01_write_command(0x11);
 8001256:	2011      	movs	r0, #17
 8001258:	f7ff fd6a 	bl	8000d30 <GC9A01_write_command>
    HAL_Delay(120);
 800125c:	2078      	movs	r0, #120	@ 0x78
 800125e:	f001 f9a9 	bl	80025b4 <HAL_Delay>
    GC9A01_write_command(0x29);
 8001262:	2029      	movs	r0, #41	@ 0x29
 8001264:	f7ff fd64 	bl	8000d30 <GC9A01_write_command>
    HAL_Delay(20);
 8001268:	2014      	movs	r0, #20
 800126a:	f001 f9a3 	bl	80025b4 <HAL_Delay>
    
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <GC9A01_spi_tx>:

//////////////////////////////////////////////// PRIVATE FUNCTIONS

HAL_StatusTypeDef ret;
static void GC9A01_spi_tx(uint8_t *data, uint16_t size)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]


	ret = HAL_SPI_Transmit(&hspi5, data, size, HAL_MAX_DELAY);
 8001280:	887a      	ldrh	r2, [r7, #2]
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	4806      	ldr	r0, [pc, #24]	@ (80012a4 <GC9A01_spi_tx+0x30>)
 800128a:	f009 f803 	bl	800a294 <HAL_SPI_Transmit>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <GC9A01_spi_tx+0x34>)
 8001294:	701a      	strb	r2, [r3, #0]

	if(ret != HAL_OK)
 8001296:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <GC9A01_spi_tx+0x34>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
		return;

}
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	240006b0 	.word	0x240006b0
 80012a8:	24000030 	.word	0x24000030

080012ac <JPEG_Decode_DMA>:
  * @param  FrameSourceAddress    : video buffer address.
  * @param  DestAddress : YCbCr destination Frame Buffer Address.
  * @retval None
  */
uint32_t JPEG_Decode_DMA(JPEG_HandleTypeDef *hjpeg, uint32_t FrameSourceAddress ,uint32_t FrameSize, uint32_t DestAddress)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	603b      	str	r3, [r7, #0]
  JPEGSourceAddress =  FrameSourceAddress ;
 80012ba:	4a11      	ldr	r2, [pc, #68]	@ (8001300 <JPEG_Decode_DMA+0x54>)
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	6013      	str	r3, [r2, #0]
  FrameBufferAddress = DestAddress;
 80012c0:	4a10      	ldr	r2, [pc, #64]	@ (8001304 <JPEG_Decode_DMA+0x58>)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	6013      	str	r3, [r2, #0]
  Input_frameIndex=0;
 80012c6:	4b10      	ldr	r3, [pc, #64]	@ (8001308 <JPEG_Decode_DMA+0x5c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
  Input_frameSize = FrameSize;
 80012cc:	4a0f      	ldr	r2, [pc, #60]	@ (800130c <JPEG_Decode_DMA+0x60>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6013      	str	r3, [r2, #0]
  
  Jpeg_HWDecodingEnd = 0;
 80012d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <JPEG_Decode_DMA+0x64>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
  
  /* Start JPEG decoding with DMA method */
  HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT);
 80012d8:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <JPEG_Decode_DMA+0x54>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <JPEG_Decode_DMA+0x58>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	4613      	mov	r3, r2
 80012ec:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f002 f9a2 	bl	800363a <HAL_JPEG_Decode_DMA>
  
  return 0;
 80012f6:	2300      	movs	r3, #0
  
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2400003c 	.word	0x2400003c
 8001304:	24000038 	.word	0x24000038
 8001308:	24000044 	.word	0x24000044
 800130c:	24000040 	.word	0x24000040
 8001310:	24000034 	.word	0x24000034

08001314 <HAL_JPEG_GetDataCallback>:
  * @param hjpeg: JPEG handle pointer
  * @param NbDecodedData: Number of decoded (consumed) bytes from input buffer
  * @retval None
  */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbDecodedData)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  uint32_t inDataLength; 
  Input_frameIndex += NbDecodedData;
 800131e:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_JPEG_GetDataCallback+0x70>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	4413      	add	r3, r2
 8001326:	4a17      	ldr	r2, [pc, #92]	@ (8001384 <HAL_JPEG_GetDataCallback+0x70>)
 8001328:	6013      	str	r3, [r2, #0]
  if( Input_frameIndex < Input_frameSize)
 800132a:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <HAL_JPEG_GetDataCallback+0x70>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <HAL_JPEG_GetDataCallback+0x74>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	d218      	bcs.n	8001368 <HAL_JPEG_GetDataCallback+0x54>
  {
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 8001336:	4b15      	ldr	r3, [pc, #84]	@ (800138c <HAL_JPEG_GetDataCallback+0x78>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	4413      	add	r3, r2
 800133e:	4a13      	ldr	r2, [pc, #76]	@ (800138c <HAL_JPEG_GetDataCallback+0x78>)
 8001340:	6013      	str	r3, [r2, #0]
    
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <HAL_JPEG_GetDataCallback+0x74>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <HAL_JPEG_GetDataCallback+0x70>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001350:	d303      	bcc.n	800135a <HAL_JPEG_GetDataCallback+0x46>
    {
      inDataLength = CHUNK_SIZE_IN;
 8001352:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	e008      	b.n	800136c <HAL_JPEG_GetDataCallback+0x58>
    }
    else
    {
      inDataLength = Input_frameSize - Input_frameIndex;
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <HAL_JPEG_GetDataCallback+0x74>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_JPEG_GetDataCallback+0x70>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	e001      	b.n	800136c <HAL_JPEG_GetDataCallback+0x58>
    }    
  }
  else
  {
    inDataLength = 0; 
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  }
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <HAL_JPEG_GetDataCallback+0x78>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4619      	mov	r1, r3
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f002 f9c3 	bl	8003700 <HAL_JPEG_ConfigInputBuffer>
  
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	24000044 	.word	0x24000044
 8001388:	24000040 	.word	0x24000040
 800138c:	2400003c 	.word	0x2400003c

08001390 <HAL_JPEG_DataReadyCallback>:
  * @param pDataOut: pointer to the output data buffer
  * @param OutDataLength: length of output buffer in bytes
  * @retval None
  */
void HAL_JPEG_DataReadyCallback (JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  /* Update JPEG encoder output buffer address*/  
  FrameBufferAddress += OutDataLength;
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <HAL_JPEG_DataReadyCallback+0x30>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	4a06      	ldr	r2, [pc, #24]	@ (80013c0 <HAL_JPEG_DataReadyCallback+0x30>)
 80013a6:	6013      	str	r3, [r2, #0]

  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT); 
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_JPEG_DataReadyCallback+0x30>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013b0:	4619      	mov	r1, r3
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f002 f9b6 	bl	8003724 <HAL_JPEG_ConfigOutputBuffer>
}
 80013b8:	bf00      	nop
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	24000038 	.word	0x24000038

080013c4 <HAL_JPEG_ErrorCallback>:
  * @brief  JPEG Error callback
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  Error_Handler();
 80013cc:	f000 fdf8 	bl	8001fc0 <Error_Handler>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_JPEG_DecodeCpltCallback>:
  * @brief  JPEG Decode complete callback
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{    
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  Jpeg_HWDecodingEnd = 1; 
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <HAL_JPEG_DecodeCpltCallback+0x1c>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	24000034 	.word	0x24000034

080013f8 <lcd_init>:
// lcd
uint8_t color[3];


void lcd_init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0

	// SD card initialization
	sd_init();
 80013fc:	f000 f9b8 	bl	8001770 <sd_init>

	// Initialize the YCbCr to RGB color conversion tables.
	JPEG_InitColorTables();
 8001400:	f00d fef2 	bl	800f1e8 <JPEG_InitColorTables>

	// Display driver initialization
	GC9A01_init();
 8001404:	f7ff fcf1 	bl	8000dea <GC9A01_init>

}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}

0800140c <lcd_process>:


void lcd_process(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

	// sd_image_demo();
	// lcd_demo();
	//jpeg_demo();

	mjpeg_demo();
 8001410:	f000 f842 	bl	8001498 <mjpeg_demo>

}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}

08001418 <lcd_draw>:


void lcd_draw(uint16_t sx, uint16_t sy, uint16_t wd, uint16_t ht, uint8_t *data)
{
 8001418:	b590      	push	{r4, r7, lr}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	4604      	mov	r4, r0
 8001420:	4608      	mov	r0, r1
 8001422:	4611      	mov	r1, r2
 8001424:	461a      	mov	r2, r3
 8001426:	4623      	mov	r3, r4
 8001428:	80fb      	strh	r3, [r7, #6]
 800142a:	4603      	mov	r3, r0
 800142c:	80bb      	strh	r3, [r7, #4]
 800142e:	460b      	mov	r3, r1
 8001430:	807b      	strh	r3, [r7, #2]
 8001432:	4613      	mov	r3, r2
 8001434:	803b      	strh	r3, [r7, #0]

	for(int x = sx; x < ( wd + sx ) ; x++)
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	e022      	b.n	8001482 <lcd_draw+0x6a>
	{

		for(int y = sy; y < ( ht + sy ) ; y++)
 800143c:	88bb      	ldrh	r3, [r7, #4]
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	e016      	b.n	8001470 <lcd_draw+0x58>
		{

			if (x == sx && y == sy)
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	429a      	cmp	r2, r3
 8001448:	d108      	bne.n	800145c <lcd_draw+0x44>
 800144a:	88bb      	ldrh	r3, [r7, #4]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	429a      	cmp	r2, r3
 8001450:	d104      	bne.n	800145c <lcd_draw+0x44>
			{

				GC9A01_write(data, 2);
 8001452:	2102      	movs	r1, #2
 8001454:	6a38      	ldr	r0, [r7, #32]
 8001456:	f7ff fca8 	bl	8000daa <GC9A01_write>
 800145a:	e003      	b.n	8001464 <lcd_draw+0x4c>

			}
			else
			{

				GC9A01_write_continue(data, 2);
 800145c:	2102      	movs	r1, #2
 800145e:	6a38      	ldr	r0, [r7, #32]
 8001460:	f7ff fcb3 	bl	8000dca <GC9A01_write_continue>

			}

			data += 2;
 8001464:	6a3b      	ldr	r3, [r7, #32]
 8001466:	3302      	adds	r3, #2
 8001468:	623b      	str	r3, [r7, #32]
		for(int y = sy; y < ( ht + sy ) ; y++)
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	3301      	adds	r3, #1
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	883a      	ldrh	r2, [r7, #0]
 8001472:	88bb      	ldrh	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	429a      	cmp	r2, r3
 800147a:	dbe2      	blt.n	8001442 <lcd_draw+0x2a>
	for(int x = sx; x < ( wd + sx ) ; x++)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	3301      	adds	r3, #1
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	887a      	ldrh	r2, [r7, #2]
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	4413      	add	r3, r2
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	429a      	cmp	r2, r3
 800148c:	dbd6      	blt.n	800143c <lcd_draw+0x24>

		}

	}

}
 800148e:	bf00      	nop
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	bd90      	pop	{r4, r7, pc}

08001498 <mjpeg_demo>:
uint32_t startTime = 0;

#ifdef MJPEG_ON

void mjpeg_demo(void)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	f5ad 2d1a 	sub.w	sp, sp, #630784	@ 0x9a000
 800149e:	f6ad 1d24 	subw	sp, sp, #2340	@ 0x924
 80014a2:	af02      	add	r7, sp, #8

	uint8_t JPEG_OutputBuffer_0[MAX_BUFFER_SIZE]; 					// RAW buffer 0
	uint8_t JPEG_OutputBuffer_1[MAX_BUFFER_SIZE]; 					// RAW buffer 1
	uint8_t DECODED_OutputBuffer[MAX_BUFFER_SIZE];					// Decoded buffer

	uint32_t jpegOutDataAdreess = (uint32_t)JPEG_OutputBuffer_0;
 80014a4:	4b9a      	ldr	r3, [pc, #616]	@ (8001710 <mjpeg_demo+0x278>)
 80014a6:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 80014aa:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 80014ae:	443b      	add	r3, r7
 80014b0:	4a98      	ldr	r2, [pc, #608]	@ (8001714 <mjpeg_demo+0x27c>)
 80014b2:	443a      	add	r2, r7
 80014b4:	6013      	str	r3, [r2, #0]
	uint32_t FrameType = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	4a97      	ldr	r2, [pc, #604]	@ (8001718 <mjpeg_demo+0x280>)
 80014ba:	443a      	add	r2, r7
 80014bc:	6013      	str	r3, [r2, #0]

	// Open the MJPEG avi file with read access
    if(f_open(&file, FILE_NAME, FA_READ) == FR_OK)
 80014be:	2201      	movs	r2, #1
 80014c0:	4996      	ldr	r1, [pc, #600]	@ (800171c <mjpeg_demo+0x284>)
 80014c2:	4897      	ldr	r0, [pc, #604]	@ (8001720 <mjpeg_demo+0x288>)
 80014c4:	f00d f83e 	bl	800e544 <f_open>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f040 8119 	bne.w	8001702 <mjpeg_demo+0x26a>
    {

    	isfirstFrame = 1; // First frame flag
 80014d0:	4b94      	ldr	r3, [pc, #592]	@ (8001724 <mjpeg_demo+0x28c>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	701a      	strb	r2, [r3, #0]
    	FrameRate = 0;
 80014d6:	4b94      	ldr	r3, [pc, #592]	@ (8001728 <mjpeg_demo+0x290>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]

    	// Parse the AVI file Header
    	if(AVI_ParserInit(&AVI_Handel, &file, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 80014dc:	4a93      	ldr	r2, [pc, #588]	@ (800172c <mjpeg_demo+0x294>)
 80014de:	4b94      	ldr	r3, [pc, #592]	@ (8001730 <mjpeg_demo+0x298>)
 80014e0:	4413      	add	r3, r2
 80014e2:	19da      	adds	r2, r3, r7
 80014e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	4b92      	ldr	r3, [pc, #584]	@ (8001734 <mjpeg_demo+0x29c>)
 80014ec:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 80014f0:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 80014f4:	443b      	add	r3, r7
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 80014fc:	4988      	ldr	r1, [pc, #544]	@ (8001720 <mjpeg_demo+0x288>)
 80014fe:	488e      	ldr	r0, [pc, #568]	@ (8001738 <mjpeg_demo+0x2a0>)
 8001500:	f7ff fb14 	bl	8000b2c <AVI_ParserInit>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <mjpeg_demo+0x76>
    		while(1);
 800150a:	bf00      	nop
 800150c:	e7fd      	b.n	800150a <mjpeg_demo+0x72>

    	startTime = HAL_GetTick();
 800150e:	f001 f845 	bl	800259c <HAL_GetTick>
 8001512:	4603      	mov	r3, r0
 8001514:	4a89      	ldr	r2, [pc, #548]	@ (800173c <mjpeg_demo+0x2a4>)
 8001516:	6013      	str	r3, [r2, #0]

    	do
    	{

    		FrameType = AVI_GetFrame(&AVI_Handel, &file);
 8001518:	4981      	ldr	r1, [pc, #516]	@ (8001720 <mjpeg_demo+0x288>)
 800151a:	4887      	ldr	r0, [pc, #540]	@ (8001738 <mjpeg_demo+0x2a0>)
 800151c:	f7ff fb46 	bl	8000bac <AVI_GetFrame>
 8001520:	4b7d      	ldr	r3, [pc, #500]	@ (8001718 <mjpeg_demo+0x280>)
 8001522:	443b      	add	r3, r7
 8001524:	6018      	str	r0, [r3, #0]

    		if(FrameType == AVI_VIDEO_FRAME)
 8001526:	4b7c      	ldr	r3, [pc, #496]	@ (8001718 <mjpeg_demo+0x280>)
 8001528:	443b      	add	r3, r7
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	f040 80ad 	bne.w	800168c <mjpeg_demo+0x1f4>
    		{

    			AVI_Handel.CurrentImage ++;
 8001532:	4b81      	ldr	r3, [pc, #516]	@ (8001738 <mjpeg_demo+0x2a0>)
 8001534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001536:	3301      	adds	r3, #1
 8001538:	4a7f      	ldr	r2, [pc, #508]	@ (8001738 <mjpeg_demo+0x2a0>)
 800153a:	62d3      	str	r3, [r2, #44]	@ 0x2c

    			// Start decoding the current JPEG frame with DMA (Not Blocking ) Method
    			JPEG_Decode_DMA(&hjpeg,(uint32_t) MJPEG_VideoBuffer ,AVI_Handel.FrameSize, jpegOutDataAdreess );
 800153c:	497b      	ldr	r1, [pc, #492]	@ (800172c <mjpeg_demo+0x294>)
 800153e:	4b7c      	ldr	r3, [pc, #496]	@ (8001730 <mjpeg_demo+0x298>)
 8001540:	440b      	add	r3, r1
 8001542:	19d9      	adds	r1, r3, r7
 8001544:	4b7c      	ldr	r3, [pc, #496]	@ (8001738 <mjpeg_demo+0x2a0>)
 8001546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001548:	4b72      	ldr	r3, [pc, #456]	@ (8001714 <mjpeg_demo+0x27c>)
 800154a:	443b      	add	r3, r7
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	487c      	ldr	r0, [pc, #496]	@ (8001740 <mjpeg_demo+0x2a8>)
 8001550:	f7ff feac 	bl	80012ac <JPEG_Decode_DMA>

    			// Wait till end of JPEG decoding
    			while(Jpeg_HWDecodingEnd == 0);
 8001554:	bf00      	nop
 8001556:	4b7b      	ldr	r3, [pc, #492]	@ (8001744 <mjpeg_demo+0x2ac>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0fb      	beq.n	8001556 <mjpeg_demo+0xbe>

    			if(isfirstFrame == 1)
 800155e:	4b71      	ldr	r3, [pc, #452]	@ (8001724 <mjpeg_demo+0x28c>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d111      	bne.n	800158a <mjpeg_demo+0xf2>
    			{

    				// First time

    				isfirstFrame = 0;
 8001566:	4b6f      	ldr	r3, [pc, #444]	@ (8001724 <mjpeg_demo+0x28c>)
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]

    				// Get JPEG Info
    				HAL_JPEG_GetInfo(&hjpeg, &JPEG_Info);
 800156c:	4976      	ldr	r1, [pc, #472]	@ (8001748 <mjpeg_demo+0x2b0>)
 800156e:	4874      	ldr	r0, [pc, #464]	@ (8001740 <mjpeg_demo+0x2a8>)
 8001570:	f001 ffce 	bl	8003510 <HAL_JPEG_GetInfo>

    				// Initialize the DMA2D
    				DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8001574:	4b74      	ldr	r3, [pc, #464]	@ (8001748 <mjpeg_demo+0x2b0>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	b29b      	uxth	r3, r3
 800157a:	4a73      	ldr	r2, [pc, #460]	@ (8001748 <mjpeg_demo+0x2b0>)
 800157c:	6892      	ldr	r2, [r2, #8]
 800157e:	b291      	uxth	r1, r2
 8001580:	4a71      	ldr	r2, [pc, #452]	@ (8001748 <mjpeg_demo+0x2b0>)
 8001582:	6852      	ldr	r2, [r2, #4]
 8001584:	4618      	mov	r0, r3
 8001586:	f000 f977 	bl	8001878 <DMA2D_Init>

    			}


    			// Copy the Decoded frame to the display frame buffer using the DMA2D
    			DMA2D_CopyBuffer((uint32_t *)jpegOutDataAdreess, (uint32_t *)DECODED_OutputBuffer, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 800158a:	4b62      	ldr	r3, [pc, #392]	@ (8001714 <mjpeg_demo+0x27c>)
 800158c:	443b      	add	r3, r7
 800158e:	6818      	ldr	r0, [r3, #0]
 8001590:	4b6d      	ldr	r3, [pc, #436]	@ (8001748 <mjpeg_demo+0x2b0>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	b29a      	uxth	r2, r3
 8001596:	4b6c      	ldr	r3, [pc, #432]	@ (8001748 <mjpeg_demo+0x2b0>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	b29b      	uxth	r3, r3
 800159c:	496b      	ldr	r1, [pc, #428]	@ (800174c <mjpeg_demo+0x2b4>)
 800159e:	f501 211a 	add.w	r1, r1, #630784	@ 0x9a000
 80015a2:	f601 1118 	addw	r1, r1, #2328	@ 0x918
 80015a6:	4439      	add	r1, r7
 80015a8:	f000 f9e2 	bl	8001970 <DMA2D_CopyBuffer>

    			// Change frame buffer
    			jpegOutDataAdreess = (jpegOutDataAdreess == (uint32_t)JPEG_OutputBuffer_0) ? (uint32_t)JPEG_OutputBuffer_1 : (uint32_t)JPEG_OutputBuffer_0;
 80015ac:	4b58      	ldr	r3, [pc, #352]	@ (8001710 <mjpeg_demo+0x278>)
 80015ae:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 80015b2:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 80015b6:	443b      	add	r3, r7
 80015b8:	4a56      	ldr	r2, [pc, #344]	@ (8001714 <mjpeg_demo+0x27c>)
 80015ba:	443a      	add	r2, r7
 80015bc:	6812      	ldr	r2, [r2, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d106      	bne.n	80015d0 <mjpeg_demo+0x138>
 80015c2:	4b63      	ldr	r3, [pc, #396]	@ (8001750 <mjpeg_demo+0x2b8>)
 80015c4:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 80015c8:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 80015cc:	443b      	add	r3, r7
 80015ce:	e005      	b.n	80015dc <mjpeg_demo+0x144>
 80015d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001710 <mjpeg_demo+0x278>)
 80015d2:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 80015d6:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 80015da:	443b      	add	r3, r7
 80015dc:	4a4d      	ldr	r2, [pc, #308]	@ (8001714 <mjpeg_demo+0x27c>)
 80015de:	443a      	add	r2, r7
 80015e0:	6013      	str	r3, [r2, #0]
//
    		    uint16_t width = JPEG_Info.ImageWidth;
 80015e2:	4b59      	ldr	r3, [pc, #356]	@ (8001748 <mjpeg_demo+0x2b0>)
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001754 <mjpeg_demo+0x2bc>)
 80015e8:	443a      	add	r2, r7
 80015ea:	8013      	strh	r3, [r2, #0]
    			uint16_t height = JPEG_Info.ImageHeight;
 80015ec:	4b56      	ldr	r3, [pc, #344]	@ (8001748 <mjpeg_demo+0x2b0>)
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	4a59      	ldr	r2, [pc, #356]	@ (8001758 <mjpeg_demo+0x2c0>)
 80015f2:	443a      	add	r2, r7
 80015f4:	8013      	strh	r3, [r2, #0]

    		    uint16_t xPos = (LCD_WIDTH - width)/2;					// Center the image in x
 80015f6:	4b57      	ldr	r3, [pc, #348]	@ (8001754 <mjpeg_demo+0x2bc>)
 80015f8:	443b      	add	r3, r7
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001600:	2b00      	cmp	r3, #0
 8001602:	da00      	bge.n	8001606 <mjpeg_demo+0x16e>
 8001604:	3301      	adds	r3, #1
 8001606:	105b      	asrs	r3, r3, #1
 8001608:	4a54      	ldr	r2, [pc, #336]	@ (800175c <mjpeg_demo+0x2c4>)
 800160a:	443a      	add	r2, r7
 800160c:	8013      	strh	r3, [r2, #0]
    		    uint16_t yPos = (LCD_WIDTH - height)/2;					// Center the image in y
 800160e:	4b52      	ldr	r3, [pc, #328]	@ (8001758 <mjpeg_demo+0x2c0>)
 8001610:	443b      	add	r3, r7
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001618:	2b00      	cmp	r3, #0
 800161a:	da00      	bge.n	800161e <mjpeg_demo+0x186>
 800161c:	3301      	adds	r3, #1
 800161e:	105b      	asrs	r3, r3, #1
 8001620:	4a4f      	ldr	r2, [pc, #316]	@ (8001760 <mjpeg_demo+0x2c8>)
 8001622:	443a      	add	r2, r7
 8001624:	8013      	strh	r3, [r2, #0]

    		    doubleFormat pOut;
    		    pOut.u8Arr = DECODED_OutputBuffer;
 8001626:	f607 1318 	addw	r3, r7, #2328	@ 0x918
 800162a:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 800162e:	4b47      	ldr	r3, [pc, #284]	@ (800174c <mjpeg_demo+0x2b4>)
 8001630:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 8001634:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 8001638:	443b      	add	r3, r7
 800163a:	6013      	str	r3, [r2, #0]

    		    depth24To16(&pOut, width*height, 3);
 800163c:	4b45      	ldr	r3, [pc, #276]	@ (8001754 <mjpeg_demo+0x2bc>)
 800163e:	443b      	add	r3, r7
 8001640:	881a      	ldrh	r2, [r3, #0]
 8001642:	4b45      	ldr	r3, [pc, #276]	@ (8001758 <mjpeg_demo+0x2c0>)
 8001644:	443b      	add	r3, r7
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	fb12 f303 	smulbb	r3, r2, r3
 800164c:	b299      	uxth	r1, r3
 800164e:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <mjpeg_demo+0x2cc>)
 8001650:	f503 231a 	add.w	r3, r3, #630784	@ 0x9a000
 8001654:	f603 1318 	addw	r3, r3, #2328	@ 0x918
 8001658:	443b      	add	r3, r7
 800165a:	2203      	movs	r2, #3
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f89d 	bl	800179c <depth24To16>

    		    // Display the image
    		    lcd_draw(xPos, yPos, width, height, pOut.u8Arr);
 8001662:	f607 1318 	addw	r3, r7, #2328	@ 0x918
 8001666:	f6a3 1314 	subw	r3, r3, #2324	@ 0x914
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a3a      	ldr	r2, [pc, #232]	@ (8001758 <mjpeg_demo+0x2c0>)
 800166e:	443a      	add	r2, r7
 8001670:	8814      	ldrh	r4, [r2, #0]
 8001672:	4a38      	ldr	r2, [pc, #224]	@ (8001754 <mjpeg_demo+0x2bc>)
 8001674:	443a      	add	r2, r7
 8001676:	8812      	ldrh	r2, [r2, #0]
 8001678:	4939      	ldr	r1, [pc, #228]	@ (8001760 <mjpeg_demo+0x2c8>)
 800167a:	4439      	add	r1, r7
 800167c:	8809      	ldrh	r1, [r1, #0]
 800167e:	4837      	ldr	r0, [pc, #220]	@ (800175c <mjpeg_demo+0x2c4>)
 8001680:	4438      	add	r0, r7
 8001682:	8800      	ldrh	r0, [r0, #0]
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	4623      	mov	r3, r4
 8001688:	f7ff fec6 	bl	8001418 <lcd_draw>
    		}

#ifdef USE_FRAMERATE_REGULATION

              // Regulate the frame rate to the video native frame rate by inserting delays
              FrameRate =  (HAL_GetTick() - startTime) + 1;
 800168c:	f000 ff86 	bl	800259c <HAL_GetTick>
 8001690:	4603      	mov	r3, r0
 8001692:	b2da      	uxtb	r2, r3
 8001694:	4b29      	ldr	r3, [pc, #164]	@ (800173c <mjpeg_demo+0x2a4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	b2db      	uxtb	r3, r3
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	b2db      	uxtb	r3, r3
 800169e:	3301      	adds	r3, #1
 80016a0:	b2da      	uxtb	r2, r3
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <mjpeg_demo+0x290>)
 80016a4:	701a      	strb	r2, [r3, #0]

              if(FrameRate < ((AVI_Handel.aviInfo.SecPerFrame/1000) * AVI_Handel.CurrentImage))
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <mjpeg_demo+0x290>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	4619      	mov	r1, r3
 80016ac:	4b22      	ldr	r3, [pc, #136]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001768 <mjpeg_demo+0x2d0>)
 80016b2:	fba2 2303 	umull	r2, r3, r2, r3
 80016b6:	099b      	lsrs	r3, r3, #6
 80016b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016ba:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80016bc:	fb02 f303 	mul.w	r3, r2, r3
 80016c0:	4299      	cmp	r1, r3
 80016c2:	d20f      	bcs.n	80016e4 <mjpeg_demo+0x24c>
                HAL_Delay(((AVI_Handel.aviInfo.SecPerFrame /1000) * AVI_Handel.CurrentImage) - FrameRate);
 80016c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a27      	ldr	r2, [pc, #156]	@ (8001768 <mjpeg_demo+0x2d0>)
 80016ca:	fba2 2303 	umull	r2, r3, r2, r3
 80016ce:	099b      	lsrs	r3, r3, #6
 80016d0:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80016d4:	fb02 f303 	mul.w	r3, r2, r3
 80016d8:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <mjpeg_demo+0x290>)
 80016da:	7812      	ldrb	r2, [r2, #0]
 80016dc:	1a9b      	subs	r3, r3, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f000 ff68 	bl	80025b4 <HAL_Delay>

#endif /* USE_FRAMERATE_REGULATION */

    	}while(AVI_Handel.CurrentImage  <  AVI_Handel.aviInfo.TotalFrame);
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <mjpeg_demo+0x2a0>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	f4ff af13 	bcc.w	8001518 <mjpeg_demo+0x80>

    	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 80016f2:	2132      	movs	r1, #50	@ 0x32
 80016f4:	481d      	ldr	r0, [pc, #116]	@ (800176c <mjpeg_demo+0x2d4>)
 80016f6:	f001 f92c 	bl	8002952 <HAL_DMA2D_PollForTransfer>


      f_close(&file);
 80016fa:	4809      	ldr	r0, [pc, #36]	@ (8001720 <mjpeg_demo+0x288>)
 80016fc:	f00d fa99 	bl	800ec32 <f_close>

      while(1);

    }

}
 8001700:	e000      	b.n	8001704 <mjpeg_demo+0x26c>
      while(1);
 8001702:	e7fe      	b.n	8001702 <mjpeg_demo+0x26a>
}
 8001704:	f507 271a 	add.w	r7, r7, #630784	@ 0x9a000
 8001708:	f607 171c 	addw	r7, r7, #2332	@ 0x91c
 800170c:	46bd      	mov	sp, r7
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	fffb9cf0 	.word	0xfffb9cf0
 8001714:	0009a914 	.word	0x0009a914
 8001718:	0009a910 	.word	0x0009a910
 800171c:	0800f5b4 	.word	0x0800f5b4
 8001720:	24000278 	.word	0x24000278
 8001724:	24000008 	.word	0x24000008
 8001728:	2400056c 	.word	0x2400056c
 800172c:	fffe7ff0 	.word	0xfffe7ff0
 8001730:	0009a918 	.word	0x0009a918
 8001734:	fffe3ff0 	.word	0xfffe3ff0
 8001738:	24000524 	.word	0x24000524
 800173c:	24000570 	.word	0x24000570
 8001740:	240005dc 	.word	0x240005dc
 8001744:	24000034 	.word	0x24000034
 8001748:	24000510 	.word	0x24000510
 800174c:	fff656f0 	.word	0xfff656f0
 8001750:	fff8f9f0 	.word	0xfff8f9f0
 8001754:	0009a90e 	.word	0x0009a90e
 8001758:	0009a90c 	.word	0x0009a90c
 800175c:	0009a90a 	.word	0x0009a90a
 8001760:	0009a908 	.word	0x0009a908
 8001764:	fff656ec 	.word	0xfff656ec
 8001768:	10624dd3 	.word	0x10624dd3
 800176c:	240004a8 	.word	0x240004a8

08001770 <sd_init>:


// SD

static void sd_init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0

    if(f_mount(&SDFatFs, "", 1) != FR_OK)
 8001774:	2201      	movs	r2, #1
 8001776:	4905      	ldr	r1, [pc, #20]	@ (800178c <sd_init+0x1c>)
 8001778:	4805      	ldr	r0, [pc, #20]	@ (8001790 <sd_init+0x20>)
 800177a:	f00c fe9d 	bl	800e4b8 <f_mount>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <sd_init+0x18>
    	sd_error_handler();
 8001784:	f000 f806 	bl	8001794 <sd_error_handler>

    //if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
		//sd_error_handler();

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	0800f5c0 	.word	0x0800f5c0
 8001790:	24000048 	.word	0x24000048

08001794 <sd_error_handler>:


static void sd_error_handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

	while(1);
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <sd_error_handler+0x4>

0800179c <depth24To16>:

}


static void depth24To16(doubleFormat *pxArr, uint16_t length, uint8_t bpx)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
 80017a8:	4613      	mov	r3, r2
 80017aa:	707b      	strb	r3, [r7, #1]
	uint8_t b;
	uint8_t g;
	uint8_t r;


	for(int i = 0 ; i < length ; i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e054      	b.n	800185c <depth24To16+0xc0>
	{

		b = pxArr->u8Arr[i*bpx];
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	787a      	ldrb	r2, [r7, #1]
 80017b8:	68f9      	ldr	r1, [r7, #12]
 80017ba:	fb01 f202 	mul.w	r2, r1, r2
 80017be:	4413      	add	r3, r2
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	72fb      	strb	r3, [r7, #11]
		g = pxArr->u8Arr[i*bpx+1];
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	787b      	ldrb	r3, [r7, #1]
 80017ca:	68f9      	ldr	r1, [r7, #12]
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	3301      	adds	r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	72bb      	strb	r3, [r7, #10]
		r = pxArr->u8Arr[i*bpx+2];
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	68f9      	ldr	r1, [r7, #12]
 80017e0:	fb01 f303 	mul.w	r3, r1, r3
 80017e4:	3302      	adds	r3, #2
 80017e6:	4413      	add	r3, r2
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	727b      	strb	r3, [r7, #9]

		pxArr->u16Arr[i] = color565(r, g, b);
 80017ec:	7a7b      	ldrb	r3, [r7, #9]
 80017ee:	021b      	lsls	r3, r3, #8
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <depth24To16+0xd8>)
 80017f4:	4013      	ands	r3, r2
 80017f6:	b21a      	sxth	r2, r3
 80017f8:	7abb      	ldrb	r3, [r7, #10]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001802:	b21b      	sxth	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b21a      	sxth	r2, r3
 8001808:	7afb      	ldrb	r3, [r7, #11]
 800180a:	08db      	lsrs	r3, r3, #3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	b21b      	sxth	r3, r3
 8001810:	4313      	orrs	r3, r2
 8001812:	b219      	sxth	r1, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	4413      	add	r3, r2
 800181e:	b28a      	uxth	r2, r1
 8001820:	801a      	strh	r2, [r3, #0]
		pxArr->u16Arr[i] = ( ( ( pxArr->u16Arr[i] & 0x00ff ) << 8 ) | (( pxArr->u16Arr[i] & 0xff00 ) >> 8) );
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	021b      	lsls	r3, r3, #8
 8001830:	b21a      	sxth	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6819      	ldr	r1, [r3, #0]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	440b      	add	r3, r1
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	0a1b      	lsrs	r3, r3, #8
 8001840:	b29b      	uxth	r3, r3
 8001842:	b21b      	sxth	r3, r3
 8001844:	4313      	orrs	r3, r2
 8001846:	b219      	sxth	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	b28a      	uxth	r2, r1
 8001854:	801a      	strh	r2, [r3, #0]
	for(int i = 0 ; i < length ; i++)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	3301      	adds	r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	887b      	ldrh	r3, [r7, #2]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	429a      	cmp	r2, r3
 8001862:	dba6      	blt.n	80017b2 <depth24To16+0x16>

	}

}
 8001864:	bf00      	nop
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	fffff800 	.word	0xfffff800

08001878 <DMA2D_Init>:
  * @param  xSize: image width
  * @param  ysize: image Height
  * @retval None
  */
static void DMA2D_Init(uint16_t xsize, uint16_t ysize, uint32_t ChromaSampling)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	603a      	str	r2, [r7, #0]
 8001882:	80fb      	strh	r3, [r7, #6]
 8001884:	460b      	mov	r3, r1
 8001886:	80bb      	strh	r3, [r7, #4]

  uint32_t cssMode = DMA2D_CSS_420, inputLineOffset = 0;
 8001888:	2302      	movs	r3, #2
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]


  if(ChromaSampling == JPEG_420_SUBSAMPLING)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d10d      	bne.n	80018b2 <DMA2D_Init+0x3a>
  {
    cssMode = DMA2D_CSS_420;
 8001896:	2302      	movs	r3, #2
 8001898:	60fb      	str	r3, [r7, #12]

    inputLineOffset = xsize % 16;
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	f003 030f 	and.w	r3, r3, #15
 80018a0:	60bb      	str	r3, [r7, #8]
    if(inputLineOffset != 0)
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d025      	beq.n	80018f4 <DMA2D_Init+0x7c>
    {
      inputLineOffset = 16 - inputLineOffset;
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	f1c3 0310 	rsb	r3, r3, #16
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	e020      	b.n	80018f4 <DMA2D_Init+0x7c>
    }
  }
  else if(ChromaSampling == JPEG_444_SUBSAMPLING)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10d      	bne.n	80018d4 <DMA2D_Init+0x5c>
  {
    cssMode = DMA2D_NO_CSS;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]

    inputLineOffset = xsize % 8;
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	60bb      	str	r3, [r7, #8]
    if(inputLineOffset != 0)
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d014      	beq.n	80018f4 <DMA2D_Init+0x7c>
    {
      inputLineOffset = 8 - inputLineOffset;
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	f1c3 0308 	rsb	r3, r3, #8
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	e00f      	b.n	80018f4 <DMA2D_Init+0x7c>
    }
  }
  else if(ChromaSampling == JPEG_422_SUBSAMPLING)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d10c      	bne.n	80018f4 <DMA2D_Init+0x7c>
  {
    cssMode = DMA2D_CSS_422;
 80018da:	2301      	movs	r3, #1
 80018dc:	60fb      	str	r3, [r7, #12]

    inputLineOffset = xsize % 16;
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	f003 030f 	and.w	r3, r3, #15
 80018e4:	60bb      	str	r3, [r7, #8]
    if(inputLineOffset != 0)
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <DMA2D_Init+0x7c>
    {
      inputLineOffset = 16 - inputLineOffset;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	f1c3 0310 	rsb	r3, r3, #16
 80018f2:	60bb      	str	r3, [r7, #8]
    }
  }

  /*##-1- Configure the DMA2D Mode, Color Mode and output offset #############*/
  DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 80018f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <DMA2D_Init+0xf0>)
 80018f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018fa:	605a      	str	r2, [r3, #4]
  DMA2D_Handle.Init.ColorMode    = DMA2D_OUTPUT_RGB888;
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <DMA2D_Init+0xf0>)
 80018fe:	2201      	movs	r2, #1
 8001900:	609a      	str	r2, [r3, #8]
  DMA2D_Handle.Init.OutputOffset = LCD_WIDTH - xsize;
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001908:	461a      	mov	r2, r3
 800190a:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <DMA2D_Init+0xf0>)
 800190c:	60da      	str	r2, [r3, #12]
  DMA2D_Handle.Init.AlphaInverted = DMA2D_REGULAR_ALPHA;  /* No Output Alpha Inversion*/
 800190e:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <DMA2D_Init+0xf0>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  DMA2D_Handle.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     /* No Output Red & Blue swap */
 8001914:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <DMA2D_Init+0xf0>)
 8001916:	2200      	movs	r2, #0
 8001918:	615a      	str	r2, [r3, #20]

  /*##-2- DMA2D Callbacks Configuration ######################################*/
  DMA2D_Handle.XferCpltCallback  = NULL;
 800191a:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <DMA2D_Init+0xf0>)
 800191c:	2200      	movs	r2, #0
 800191e:	621a      	str	r2, [r3, #32]

  /*##-3- Foreground Configuration ###########################################*/
  DMA2D_Handle.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <DMA2D_Init+0xf0>)
 8001922:	2200      	movs	r2, #0
 8001924:	64da      	str	r2, [r3, #76]	@ 0x4c
  DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8001926:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <DMA2D_Init+0xf0>)
 8001928:	22ff      	movs	r2, #255	@ 0xff
 800192a:	651a      	str	r2, [r3, #80]	@ 0x50
  DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 800192c:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <DMA2D_Init+0xf0>)
 800192e:	220b      	movs	r2, #11
 8001930:	649a      	str	r2, [r3, #72]	@ 0x48
  DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
 8001932:	4a0d      	ldr	r2, [pc, #52]	@ (8001968 <DMA2D_Init+0xf0>)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	65d3      	str	r3, [r2, #92]	@ 0x5c
  DMA2D_Handle.LayerCfg[1].InputOffset = inputLineOffset;
 8001938:	4a0b      	ldr	r2, [pc, #44]	@ (8001968 <DMA2D_Init+0xf0>)
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	6453      	str	r3, [r2, #68]	@ 0x44
  DMA2D_Handle.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; /* No ForeGround Red/Blue swap */
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <DMA2D_Init+0xf0>)
 8001940:	2200      	movs	r2, #0
 8001942:	659a      	str	r2, [r3, #88]	@ 0x58
  DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <DMA2D_Init+0xf0>)
 8001946:	2200      	movs	r2, #0
 8001948:	655a      	str	r2, [r3, #84]	@ 0x54

  DMA2D_Handle.Instance          = DMA2D;
 800194a:	4b07      	ldr	r3, [pc, #28]	@ (8001968 <DMA2D_Init+0xf0>)
 800194c:	4a07      	ldr	r2, [pc, #28]	@ (800196c <DMA2D_Init+0xf4>)
 800194e:	601a      	str	r2, [r3, #0]

  /*##-4- DMA2D Initialization     ###########################################*/
  HAL_DMA2D_Init(&DMA2D_Handle);
 8001950:	4805      	ldr	r0, [pc, #20]	@ (8001968 <DMA2D_Init+0xf0>)
 8001952:	f000 ff6f 	bl	8002834 <HAL_DMA2D_Init>
  HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8001956:	2101      	movs	r1, #1
 8001958:	4803      	ldr	r0, [pc, #12]	@ (8001968 <DMA2D_Init+0xf0>)
 800195a:	f001 f9f3 	bl	8002d44 <HAL_DMA2D_ConfigLayer>

}
 800195e:	bf00      	nop
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	240004a8 	.word	0x240004a8
 800196c:	52001000 	.word	0x52001000

08001970 <DMA2D_CopyBuffer>:


static void DMA2D_CopyBuffer(uint32_t *pSrc, uint32_t *pDst, uint16_t xsize, uint16_t ysize)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af02      	add	r7, sp, #8
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	4611      	mov	r1, r2
 800197c:	461a      	mov	r2, r3
 800197e:	460b      	mov	r3, r1
 8001980:	80fb      	strh	r3, [r7, #6]
 8001982:	4613      	mov	r3, r2
 8001984:	80bb      	strh	r3, [r7, #4]

  uint32_t destination = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]


  uint16_t x = (LCD_WIDTH - xsize)/2;
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001990:	2b00      	cmp	r3, #0
 8001992:	da00      	bge.n	8001996 <DMA2D_CopyBuffer+0x26>
 8001994:	3301      	adds	r3, #1
 8001996:	105b      	asrs	r3, r3, #1
 8001998:	827b      	strh	r3, [r7, #18]
  uint16_t y = (LCD_HEIGHT - ysize)/2;
 800199a:	88bb      	ldrh	r3, [r7, #4]
 800199c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	da00      	bge.n	80019a6 <DMA2D_CopyBuffer+0x36>
 80019a4:	3301      	adds	r3, #1
 80019a6:	105b      	asrs	r3, r3, #1
 80019a8:	823b      	strh	r3, [r7, #16]

  /*##-5-  copy the new decoded frame to the LCD Frame buffer ################*/
  destination = (uint32_t)pDst + ((y * LCD_WIDTH) + x) * 4;
 80019aa:	8a3a      	ldrh	r2, [r7, #16]
 80019ac:	4613      	mov	r3, r2
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	1a9b      	subs	r3, r3, r2
 80019b2:	011b      	lsls	r3, r3, #4
 80019b4:	461a      	mov	r2, r3
 80019b6:	8a7b      	ldrh	r3, [r7, #18]
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	461a      	mov	r2, r3
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	4413      	add	r3, r2
 80019c2:	617b      	str	r3, [r7, #20]

  HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, xsize, ysize);
 80019c4:	68f9      	ldr	r1, [r7, #12]
 80019c6:	88fa      	ldrh	r2, [r7, #6]
 80019c8:	88bb      	ldrh	r3, [r7, #4]
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	4613      	mov	r3, r2
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <DMA2D_CopyBuffer+0x78>)
 80019d2:	f000 ff93 	bl	80028fc <HAL_DMA2D_Start>
  HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 25);  /* wait for the previous DMA2D transfer to ends */
 80019d6:	2119      	movs	r1, #25
 80019d8:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <DMA2D_CopyBuffer+0x78>)
 80019da:	f000 ffba 	bl	8002952 <HAL_DMA2D_PollForTransfer>

}
 80019de:	bf00      	nop
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	240004a8 	.word	0x240004a8

080019ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80019f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019f6:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80019f8:	bf00      	nop
 80019fa:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa4 <main+0xb8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d004      	beq.n	8001a10 <main+0x24>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	1e5a      	subs	r2, r3, #1
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	dcf4      	bgt.n	80019fa <main+0xe>
  if ( timeout < 0 )
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	da01      	bge.n	8001a1a <main+0x2e>
  {
  Error_Handler();
 8001a16:	f000 fad3 	bl	8001fc0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a1a:	f000 fd39 	bl	8002490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a1e:	f000 f843 	bl	8001aa8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001a22:	f000 f8c5 	bl	8001bb0 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001a26:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa4 <main+0xb8>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa4 <main+0xb8>)
 8001a2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a36:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa4 <main+0xb8>)
 8001a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001a44:	2000      	movs	r0, #0
 8001a46:	f001 fcb3 	bl	80033b0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f001 fcc9 	bl	80033e4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001a52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a56:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001a58:	bf00      	nop
 8001a5a:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <main+0xb8>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d104      	bne.n	8001a70 <main+0x84>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	1e5a      	subs	r2, r3, #1
 8001a6a:	607a      	str	r2, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	dcf4      	bgt.n	8001a5a <main+0x6e>
if ( timeout < 0 )
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	da01      	bge.n	8001a7a <main+0x8e>
{
Error_Handler();
 8001a76:	f000 faa3 	bl	8001fc0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7a:	f000 f9db 	bl	8001e34 <MX_GPIO_Init>
  MX_DMA2D_Init();
 8001a7e:	f000 f8c7 	bl	8001c10 <MX_DMA2D_Init>
  MX_SDMMC1_SD_Init();
 8001a82:	f000 f913 	bl	8001cac <MX_SDMMC1_SD_Init>
  MX_SPI5_Init();
 8001a86:	f000 f935 	bl	8001cf4 <MX_SPI5_Init>
  MX_USART1_UART_Init();
 8001a8a:	f000 f987 	bl	8001d9c <MX_USART1_UART_Init>
  MX_JPEG_Init();
 8001a8e:	f000 f8f9 	bl	8001c84 <MX_JPEG_Init>
  MX_FATFS_Init();
 8001a92:	f00a fd7d 	bl	800c590 <MX_FATFS_Init>
  MX_LIBJPEG_Init();
 8001a96:	f00a ffcb 	bl	800ca30 <MX_LIBJPEG_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001a9a:	f7ff fcad 	bl	80013f8 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lcd_process();
 8001a9e:	f7ff fcb5 	bl	800140c <lcd_process>
 8001aa2:	e7fc      	b.n	8001a9e <main+0xb2>
 8001aa4:	58024400 	.word	0x58024400

08001aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b09c      	sub	sp, #112	@ 0x70
 8001aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab2:	224c      	movs	r2, #76	@ 0x4c
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f00d fd30 	bl	800f51c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001abc:	1d3b      	adds	r3, r7, #4
 8001abe:	2220      	movs	r2, #32
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f00d fd2a 	bl	800f51c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001ac8:	2004      	movs	r0, #4
 8001aca:	f003 f873 	bl	8004bb4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ace:	2300      	movs	r3, #0
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	4b35      	ldr	r3, [pc, #212]	@ (8001ba8 <SystemClock_Config+0x100>)
 8001ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad6:	4a34      	ldr	r2, [pc, #208]	@ (8001ba8 <SystemClock_Config+0x100>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001ade:	4b32      	ldr	r3, [pc, #200]	@ (8001ba8 <SystemClock_Config+0x100>)
 8001ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	4b30      	ldr	r3, [pc, #192]	@ (8001bac <SystemClock_Config+0x104>)
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	4a2f      	ldr	r2, [pc, #188]	@ (8001bac <SystemClock_Config+0x104>)
 8001aee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001af2:	6193      	str	r3, [r2, #24]
 8001af4:	4b2d      	ldr	r3, [pc, #180]	@ (8001bac <SystemClock_Config+0x104>)
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001b00:	bf00      	nop
 8001b02:	4b2a      	ldr	r3, [pc, #168]	@ (8001bac <SystemClock_Config+0x104>)
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b0e:	d1f8      	bne.n	8001b02 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b10:	230a      	movs	r3, #10
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001b14:	2301      	movs	r3, #1
 8001b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b18:	2340      	movs	r3, #64	@ 0x40
 8001b1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b20:	2302      	movs	r3, #2
 8001b22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b24:	2300      	movs	r3, #0
 8001b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001b2c:	230c      	movs	r3, #12
 8001b2e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001b30:	2302      	movs	r3, #2
 8001b32:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 1;
 8001b34:	2301      	movs	r3, #1
 8001b36:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001b3c:	230c      	movs	r3, #12
 8001b3e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8001b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b48:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f003 f88a 	bl	8004c68 <HAL_RCC_OscConfig>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001b5a:	f000 fa31 	bl	8001fc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b5e:	233f      	movs	r3, #63	@ 0x3f
 8001b60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b62:	2303      	movs	r3, #3
 8001b64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b6e:	2340      	movs	r3, #64	@ 0x40
 8001b70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b72:	2340      	movs	r3, #64	@ 0x40
 8001b74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b7a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b7c:	2340      	movs	r3, #64	@ 0x40
 8001b7e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2101      	movs	r1, #1
 8001b84:	4618      	mov	r0, r3
 8001b86:	f003 fcc9 	bl	800551c <HAL_RCC_ClockConfig>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8001b90:	f000 fa16 	bl	8001fc0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001b94:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b98:	2100      	movs	r1, #0
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f003 fe74 	bl	8005888 <HAL_RCC_MCOConfig>
}
 8001ba0:	bf00      	nop
 8001ba2:	3770      	adds	r7, #112	@ 0x70
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	58000400 	.word	0x58000400
 8001bac:	58024800 	.word	0x58024800

08001bb0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b0b2      	sub	sp, #200	@ 0xc8
 8001bb4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	22c8      	movs	r2, #200	@ 0xc8
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f00d fcad 	bl	800f51c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bc2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8001bd2:	2309      	movs	r3, #9
 8001bd4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001bde:	2302      	movs	r3, #2
 8001be0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001be2:	23c0      	movs	r3, #192	@ 0xc0
 8001be4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001be6:	2320      	movs	r3, #32
 8001be8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8001bea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bee:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 f885 	bl	8005d08 <HAL_RCCEx_PeriphCLKConfig>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8001c04:	f000 f9dc 	bl	8001fc0 <Error_Handler>
  }
}
 8001c08:	bf00      	nop
 8001c0a:	37c8      	adds	r7, #200	@ 0xc8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001c14:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c16:	4a1a      	ldr	r2, [pc, #104]	@ (8001c80 <MX_DMA2D_Init+0x70>)
 8001c18:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001c20:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c22:	2202      	movs	r2, #2
 8001c24:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001c2c:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001c32:	4b12      	ldr	r3, [pc, #72]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c34:	2202      	movs	r2, #2
 8001c36:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001c38:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8001c44:	4b0d      	ldr	r3, [pc, #52]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8001c50:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	65da      	str	r2, [r3, #92]	@ 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001c56:	4809      	ldr	r0, [pc, #36]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c58:	f000 fdec 	bl	8002834 <HAL_DMA2D_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001c62:	f000 f9ad 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001c66:	2101      	movs	r1, #1
 8001c68:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <MX_DMA2D_Init+0x6c>)
 8001c6a:	f001 f86b 	bl	8002d44 <HAL_DMA2D_ConfigLayer>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_DMA2D_Init+0x68>
  {
    Error_Handler();
 8001c74:	f000 f9a4 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	24000574 	.word	0x24000574
 8001c80:	52001000 	.word	0x52001000

08001c84 <MX_JPEG_Init>:
  * @brief JPEG Initialization Function
  * @param None
  * @retval None
  */
static void MX_JPEG_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END JPEG_Init 0 */

  /* USER CODE BEGIN JPEG_Init 1 */

  /* USER CODE END JPEG_Init 1 */
  hjpeg.Instance = JPEG;
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <MX_JPEG_Init+0x20>)
 8001c8a:	4a07      	ldr	r2, [pc, #28]	@ (8001ca8 <MX_JPEG_Init+0x24>)
 8001c8c:	601a      	str	r2, [r3, #0]
  if (HAL_JPEG_Init(&hjpeg) != HAL_OK)
 8001c8e:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_JPEG_Init+0x20>)
 8001c90:	f001 fbbc 	bl	800340c <HAL_JPEG_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_JPEG_Init+0x1a>
  {
    Error_Handler();
 8001c9a:	f000 f991 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN JPEG_Init 2 */

  /* USER CODE END JPEG_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	240005dc 	.word	0x240005dc
 8001ca8:	52003000 	.word	0x52003000

08001cac <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf0 <MX_SDMMC1_SD_Init+0x44>)
 8001cb4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cc8:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001cd6:	4805      	ldr	r0, [pc, #20]	@ (8001cec <MX_SDMMC1_SD_Init+0x40>)
 8001cd8:	f006 fd54 	bl	8008784 <HAL_SD_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8001ce2:	f000 f96d 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	24000634 	.word	0x24000634
 8001cf0:	52007000 	.word	0x52007000

08001cf4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001cf8:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001cfa:	4a27      	ldr	r2, [pc, #156]	@ (8001d98 <MX_SPI5_Init+0xa4>)
 8001cfc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001cfe:	4b25      	ldr	r3, [pc, #148]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d00:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d06:	4b23      	ldr	r3, [pc, #140]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0c:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d0e:	2207      	movs	r2, #7
 8001d10:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d12:	4b20      	ldr	r3, [pc, #128]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d18:	4b1e      	ldr	r3, [pc, #120]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d20:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d24:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d26:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d2c:	4b19      	ldr	r3, [pc, #100]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d32:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001d44:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d4a:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d50:	4b10      	ldr	r3, [pc, #64]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d62:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d6e:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d74:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d80:	4804      	ldr	r0, [pc, #16]	@ (8001d94 <MX_SPI5_Init+0xa0>)
 8001d82:	f008 f963 	bl	800a04c <HAL_SPI_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8001d8c:	f000 f918 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	240006b0 	.word	0x240006b0
 8001d98:	40015000 	.word	0x40015000

08001d9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001da2:	4a23      	ldr	r2, [pc, #140]	@ (8001e30 <MX_USART1_UART_Init+0x94>)
 8001da4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001da6:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001da8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dae:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001db4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dc2:	220c      	movs	r2, #12
 8001dc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dcc:	4b17      	ldr	r3, [pc, #92]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dd2:	4b16      	ldr	r3, [pc, #88]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dde:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001de4:	4811      	ldr	r0, [pc, #68]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001de6:	f008 fd2c 	bl	800a842 <HAL_UART_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001df0:	f000 f8e6 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001df4:	2100      	movs	r1, #0
 8001df6:	480d      	ldr	r0, [pc, #52]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001df8:	f009 fd35 	bl	800b866 <HAL_UARTEx_SetTxFifoThreshold>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e02:	f000 f8dd 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e06:	2100      	movs	r1, #0
 8001e08:	4808      	ldr	r0, [pc, #32]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001e0a:	f009 fd6a 	bl	800b8e2 <HAL_UARTEx_SetRxFifoThreshold>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e14:	f000 f8d4 	bl	8001fc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e18:	4804      	ldr	r0, [pc, #16]	@ (8001e2c <MX_USART1_UART_Init+0x90>)
 8001e1a:	f009 fceb 	bl	800b7f4 <HAL_UARTEx_DisableFifoMode>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e24:	f000 f8cc 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	24000738 	.word	0x24000738
 8001e30:	40011000 	.word	0x40011000

08001e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08c      	sub	sp, #48	@ 0x30
 8001e38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3a:	f107 031c 	add.w	r3, r7, #28
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	60da      	str	r2, [r3, #12]
 8001e48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e4a:	4b58      	ldr	r3, [pc, #352]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e50:	4a56      	ldr	r2, [pc, #344]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e5a:	4b54      	ldr	r3, [pc, #336]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e68:	4b50      	ldr	r3, [pc, #320]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e6e:	4a4f      	ldr	r2, [pc, #316]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e70:	f043 0308 	orr.w	r3, r3, #8
 8001e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e78:	4b4c      	ldr	r3, [pc, #304]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	4b49      	ldr	r3, [pc, #292]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e8c:	4a47      	ldr	r2, [pc, #284]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e96:	4b45      	ldr	r3, [pc, #276]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001ea4:	4b41      	ldr	r3, [pc, #260]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eaa:	4a40      	ldr	r2, [pc, #256]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eb4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec8:	4a38      	ldr	r2, [pc, #224]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ece:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ed2:	4b36      	ldr	r3, [pc, #216]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001ee0:	4b32      	ldr	r3, [pc, #200]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee6:	4a31      	ldr	r2, [pc, #196]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ee8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001efa:	607b      	str	r3, [r7, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001efe:	4b2b      	ldr	r3, [pc, #172]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f04:	4a29      	ldr	r2, [pc, #164]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001f06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f0e:	4b27      	ldr	r3, [pc, #156]	@ (8001fac <MX_GPIO_Init+0x178>)
 8001f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, GPIO_PIN_RESET);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2102      	movs	r1, #2
 8001f20:	4823      	ldr	r0, [pc, #140]	@ (8001fb0 <MX_GPIO_Init+0x17c>)
 8001f22:	f001 fa2b 	bl	800337c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GC9A01_BL_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	2161      	movs	r1, #97	@ 0x61
 8001f2a:	4822      	ldr	r0, [pc, #136]	@ (8001fb4 <MX_GPIO_Init+0x180>)
 8001f2c:	f001 fa26 	bl	800337c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f36:	2300      	movs	r3, #0
 8001f38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	481c      	ldr	r0, [pc, #112]	@ (8001fb8 <MX_GPIO_Init+0x184>)
 8001f46:	f001 f851 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8001f4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8001f60:	f107 031c 	add.w	r3, r7, #28
 8001f64:	4619      	mov	r1, r3
 8001f66:	4815      	ldr	r0, [pc, #84]	@ (8001fbc <MX_GPIO_Init+0x188>)
 8001f68:	f001 f840 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : GC9A01_CS_Pin */
  GPIO_InitStruct.Pin = GC9A01_CS_Pin;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f70:	2301      	movs	r3, #1
 8001f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GC9A01_CS_GPIO_Port, &GPIO_InitStruct);
 8001f7c:	f107 031c 	add.w	r3, r7, #28
 8001f80:	4619      	mov	r1, r3
 8001f82:	480b      	ldr	r0, [pc, #44]	@ (8001fb0 <MX_GPIO_Init+0x17c>)
 8001f84:	f001 f832 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pins : GC9A01_BL_Pin GC9A01_DC_Pin GC9A01_RST_Pin */
  GPIO_InitStruct.Pin = GC9A01_BL_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin;
 8001f88:	2361      	movs	r3, #97	@ 0x61
 8001f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f94:	2300      	movs	r3, #0
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4805      	ldr	r0, [pc, #20]	@ (8001fb4 <MX_GPIO_Init+0x180>)
 8001fa0:	f001 f824 	bl	8002fec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3730      	adds	r7, #48	@ 0x30
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	58024400 	.word	0x58024400
 8001fb0:	58022800 	.word	0x58022800
 8001fb4:	58022400 	.word	0x58022400
 8001fb8:	58022000 	.word	0x58022000
 8001fbc:	58020000 	.word	0x58020000

08001fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc4:	b672      	cpsid	i
}
 8001fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <Error_Handler+0x8>

08001fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_MspInit+0x30>)
 8001fd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fd8:	4a08      	ldr	r2, [pc, #32]	@ (8001ffc <HAL_MspInit+0x30>)
 8001fda:	f043 0302 	orr.w	r3, r3, #2
 8001fde:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_MspInit+0x30>)
 8001fe4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	607b      	str	r3, [r7, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	58024400 	.word	0x58024400

08002000 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0e      	ldr	r2, [pc, #56]	@ (8002048 <HAL_DMA2D_MspInit+0x48>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d116      	bne.n	8002040 <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_DMA2D_MspInit+0x4c>)
 8002014:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002018:	4a0c      	ldr	r2, [pc, #48]	@ (800204c <HAL_DMA2D_MspInit+0x4c>)
 800201a:	f043 0310 	orr.w	r3, r3, #16
 800201e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_DMA2D_MspInit+0x4c>)
 8002024:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002028:	f003 0310 	and.w	r3, r3, #16
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	205a      	movs	r0, #90	@ 0x5a
 8002036:	f000 fbc8 	bl	80027ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800203a:	205a      	movs	r0, #90	@ 0x5a
 800203c:	f000 fbdf 	bl	80027fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8002040:	bf00      	nop
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	52001000 	.word	0x52001000
 800204c:	58024400 	.word	0x58024400

08002050 <HAL_JPEG_MspInit>:
* This function configures the hardware resources used in this example
* @param hjpeg: JPEG handle pointer
* @retval None
*/
void HAL_JPEG_MspInit(JPEG_HandleTypeDef* hjpeg)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  if(hjpeg->Instance==JPEG)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0b      	ldr	r2, [pc, #44]	@ (800208c <HAL_JPEG_MspInit+0x3c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d10e      	bne.n	8002080 <HAL_JPEG_MspInit+0x30>
  {
  /* USER CODE BEGIN JPEG_MspInit 0 */

  /* USER CODE END JPEG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_JPEG_CLK_ENABLE();
 8002062:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <HAL_JPEG_MspInit+0x40>)
 8002064:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002068:	4a09      	ldr	r2, [pc, #36]	@ (8002090 <HAL_JPEG_MspInit+0x40>)
 800206a:	f043 0320 	orr.w	r3, r3, #32
 800206e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002072:	4b07      	ldr	r3, [pc, #28]	@ (8002090 <HAL_JPEG_MspInit+0x40>)
 8002074:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002078:	f003 0320 	and.w	r3, r3, #32
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END JPEG_MspInit 1 */

  }

}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	52003000 	.word	0x52003000
 8002090:	58024400 	.word	0x58024400

08002094 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b0be      	sub	sp, #248	@ 0xf8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020ac:	f107 0318 	add.w	r3, r7, #24
 80020b0:	22c8      	movs	r2, #200	@ 0xc8
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f00d fa31 	bl	800f51c <memset>
  if(hsd->Instance==SDMMC1)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a3c      	ldr	r2, [pc, #240]	@ (80021b0 <HAL_SD_MspInit+0x11c>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d171      	bne.n	80021a8 <HAL_SD_MspInit+0x114>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80020c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020d4:	f107 0318 	add.w	r3, r7, #24
 80020d8:	4618      	mov	r0, r3
 80020da:	f003 fe15 	bl	8005d08 <HAL_RCCEx_PeriphCLKConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80020e4:	f7ff ff6c 	bl	8001fc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80020e8:	4b32      	ldr	r3, [pc, #200]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 80020ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020ee:	4a31      	ldr	r2, [pc, #196]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 80020f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80020f8:	4b2e      	ldr	r3, [pc, #184]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 80020fa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002106:	4b2b      	ldr	r3, [pc, #172]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 8002108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800210c:	4a29      	ldr	r2, [pc, #164]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002116:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 8002118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002124:	4b23      	ldr	r3, [pc, #140]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 8002126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800212a:	4a22      	ldr	r2, [pc, #136]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 800212c:	f043 0308 	orr.w	r3, r3, #8
 8002130:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002134:	4b1f      	ldr	r3, [pc, #124]	@ (80021b4 <HAL_SD_MspInit+0x120>)
 8002136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 8002142:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |SDIO1_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214a:	2302      	movs	r3, #2
 800214c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002156:	2303      	movs	r3, #3
 8002158:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800215c:	230c      	movs	r3, #12
 800215e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002162:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002166:	4619      	mov	r1, r3
 8002168:	4813      	ldr	r0, [pc, #76]	@ (80021b8 <HAL_SD_MspInit+0x124>)
 800216a:	f000 ff3f 	bl	8002fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 800216e:	2304      	movs	r3, #4
 8002170:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002186:	230c      	movs	r3, #12
 8002188:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 800218c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002190:	4619      	mov	r1, r3
 8002192:	480a      	ldr	r0, [pc, #40]	@ (80021bc <HAL_SD_MspInit+0x128>)
 8002194:	f000 ff2a 	bl	8002fec <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002198:	2200      	movs	r2, #0
 800219a:	2100      	movs	r1, #0
 800219c:	2031      	movs	r0, #49	@ 0x31
 800219e:	f000 fb14 	bl	80027ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80021a2:	2031      	movs	r0, #49	@ 0x31
 80021a4:	f000 fb2b 	bl	80027fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80021a8:	bf00      	nop
 80021aa:	37f8      	adds	r7, #248	@ 0xf8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	52007000 	.word	0x52007000
 80021b4:	58024400 	.word	0x58024400
 80021b8:	58020800 	.word	0x58020800
 80021bc:	58020c00 	.word	0x58020c00

080021c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b0be      	sub	sp, #248	@ 0xf8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021d8:	f107 0318 	add.w	r3, r7, #24
 80021dc:	22c8      	movs	r2, #200	@ 0xc8
 80021de:	2100      	movs	r1, #0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f00d f99b 	bl	800f51c <memset>
  if(hspi->Instance==SPI5)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a39      	ldr	r2, [pc, #228]	@ (80022d0 <HAL_SPI_MspInit+0x110>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d16a      	bne.n	80022c6 <HAL_SPI_MspInit+0x106>

  /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80021f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021f4:	f04f 0300 	mov.w	r3, #0
 80021f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80021fc:	2300      	movs	r3, #0
 80021fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002202:	f107 0318 	add.w	r3, r7, #24
 8002206:	4618      	mov	r0, r3
 8002208:	f003 fd7e 	bl	8005d08 <HAL_RCCEx_PeriphCLKConfig>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8002212:	f7ff fed5 	bl	8001fc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002216:	4b2f      	ldr	r3, [pc, #188]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002218:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800221c:	4a2d      	ldr	r2, [pc, #180]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 800221e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002222:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002226:	4b2b      	ldr	r3, [pc, #172]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800222c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002234:	4b27      	ldr	r3, [pc, #156]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002236:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800223a:	4a26      	ldr	r2, [pc, #152]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 800223c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002240:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002244:	4b23      	ldr	r3, [pc, #140]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002246:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800224a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002252:	4b20      	ldr	r3, [pc, #128]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002258:	4a1e      	ldr	r2, [pc, #120]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 800225a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800225e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002262:	4b1c      	ldr	r3, [pc, #112]	@ (80022d4 <HAL_SPI_MspInit+0x114>)
 8002264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PK0     ------> SPI5_SCK
    PJ11     ------> SPI5_MISO
    PJ10     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin;
 8002270:	2301      	movs	r3, #1
 8002272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002288:	2305      	movs	r3, #5
 800228a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 800228e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002292:	4619      	mov	r1, r3
 8002294:	4810      	ldr	r0, [pc, #64]	@ (80022d8 <HAL_SPI_MspInit+0x118>)
 8002296:	f000 fea9 	bl	8002fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 800229a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800229e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80022b4:	2305      	movs	r3, #5
 80022b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80022ba:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80022be:	4619      	mov	r1, r3
 80022c0:	4806      	ldr	r0, [pc, #24]	@ (80022dc <HAL_SPI_MspInit+0x11c>)
 80022c2:	f000 fe93 	bl	8002fec <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80022c6:	bf00      	nop
 80022c8:	37f8      	adds	r7, #248	@ 0xf8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40015000 	.word	0x40015000
 80022d4:	58024400 	.word	0x58024400
 80022d8:	58022800 	.word	0x58022800
 80022dc:	58022400 	.word	0x58022400

080022e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b0bc      	sub	sp, #240	@ 0xf0
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022f8:	f107 0310 	add.w	r3, r7, #16
 80022fc:	22c8      	movs	r2, #200	@ 0xc8
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f00d f90b 	bl	800f51c <memset>
  if(huart->Instance==USART1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a27      	ldr	r2, [pc, #156]	@ (80023a8 <HAL_UART_MspInit+0xc8>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d146      	bne.n	800239e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002310:	f04f 0201 	mov.w	r2, #1
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800231c:	2300      	movs	r3, #0
 800231e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002322:	f107 0310 	add.w	r3, r7, #16
 8002326:	4618      	mov	r0, r3
 8002328:	f003 fcee 	bl	8005d08 <HAL_RCCEx_PeriphCLKConfig>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002332:	f7ff fe45 	bl	8001fc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002336:	4b1d      	ldr	r3, [pc, #116]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 8002338:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800233c:	4a1b      	ldr	r2, [pc, #108]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002346:	4b19      	ldr	r3, [pc, #100]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 8002348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002354:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 8002356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800235a:	4a14      	ldr	r2, [pc, #80]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002364:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <HAL_UART_MspInit+0xcc>)
 8002366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8002372:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800238c:	2307      	movs	r3, #7
 800238e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002396:	4619      	mov	r1, r3
 8002398:	4805      	ldr	r0, [pc, #20]	@ (80023b0 <HAL_UART_MspInit+0xd0>)
 800239a:	f000 fe27 	bl	8002fec <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800239e:	bf00      	nop
 80023a0:	37f0      	adds	r7, #240	@ 0xf0
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40011000 	.word	0x40011000
 80023ac:	58024400 	.word	0x58024400
 80023b0:	58020000 	.word	0x58020000

080023b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <NMI_Handler+0x4>

080023bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <HardFault_Handler+0x4>

080023c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c8:	bf00      	nop
 80023ca:	e7fd      	b.n	80023c8 <MemManage_Handler+0x4>

080023cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <BusFault_Handler+0x4>

080023d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <UsageFault_Handler+0x4>

080023dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800240a:	f000 f8b3 	bl	8002574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002418:	4802      	ldr	r0, [pc, #8]	@ (8002424 <SDMMC1_IRQHandler+0x10>)
 800241a:	f006 fc23 	bl	8008c64 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	24000634 	.word	0x24000634

08002428 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800242c:	4802      	ldr	r0, [pc, #8]	@ (8002438 <DMA2D_IRQHandler+0x10>)
 800242e:	f000 fb79 	bl	8002b24 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	24000574 	.word	0x24000574

0800243c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800243c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002474 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002440:	f7fe f8c2 	bl	80005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002444:	480c      	ldr	r0, [pc, #48]	@ (8002478 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002446:	490d      	ldr	r1, [pc, #52]	@ (800247c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002448:	4a0d      	ldr	r2, [pc, #52]	@ (8002480 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800244c:	e002      	b.n	8002454 <LoopCopyDataInit>

0800244e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002452:	3304      	adds	r3, #4

08002454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002458:	d3f9      	bcc.n	800244e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245a:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800245c:	4c0a      	ldr	r4, [pc, #40]	@ (8002488 <LoopFillZerobss+0x22>)
  movs r3, #0
 800245e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002460:	e001      	b.n	8002466 <LoopFillZerobss>

08002462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002464:	3204      	adds	r2, #4

08002466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002468:	d3fb      	bcc.n	8002462 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800246a:	f00d f85f 	bl	800f52c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800246e:	f7ff fabd 	bl	80019ec <main>
  bx  lr
 8002472:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002474:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002478:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800247c:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8002480:	0800f944 	.word	0x0800f944
  ldr r2, =_sbss
 8002484:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8002488:	24004814 	.word	0x24004814

0800248c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800248c:	e7fe      	b.n	800248c <ADC3_IRQHandler>
	...

08002490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002496:	2003      	movs	r0, #3
 8002498:	f000 f98c 	bl	80027b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800249c:	f003 fa5e 	bl	800595c <HAL_RCC_GetSysClockFreq>
 80024a0:	4602      	mov	r2, r0
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <HAL_Init+0x68>)
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	f003 030f 	and.w	r3, r3, #15
 80024ac:	4913      	ldr	r1, [pc, #76]	@ (80024fc <HAL_Init+0x6c>)
 80024ae:	5ccb      	ldrb	r3, [r1, r3]
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	fa22 f303 	lsr.w	r3, r2, r3
 80024b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <HAL_Init+0x68>)
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	4a0e      	ldr	r2, [pc, #56]	@ (80024fc <HAL_Init+0x6c>)
 80024c4:	5cd3      	ldrb	r3, [r2, r3]
 80024c6:	f003 031f 	and.w	r3, r3, #31
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
 80024d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002500 <HAL_Init+0x70>)
 80024d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002504 <HAL_Init+0x74>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024da:	2000      	movs	r0, #0
 80024dc:	f000 f814 	bl	8002508 <HAL_InitTick>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e002      	b.n	80024f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024ea:	f7ff fd6f 	bl	8001fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	58024400 	.word	0x58024400
 80024fc:	0800f608 	.word	0x0800f608
 8002500:	24000004 	.word	0x24000004
 8002504:	24000000 	.word	0x24000000

08002508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002510:	4b15      	ldr	r3, [pc, #84]	@ (8002568 <HAL_InitTick+0x60>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e021      	b.n	8002560 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800251c:	4b13      	ldr	r3, [pc, #76]	@ (800256c <HAL_InitTick+0x64>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <HAL_InitTick+0x60>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	4619      	mov	r1, r3
 8002526:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800252a:	fbb3 f3f1 	udiv	r3, r3, r1
 800252e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002532:	4618      	mov	r0, r3
 8002534:	f000 f971 	bl	800281a <HAL_SYSTICK_Config>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e00e      	b.n	8002560 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b0f      	cmp	r3, #15
 8002546:	d80a      	bhi.n	800255e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002548:	2200      	movs	r2, #0
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	f000 f93b 	bl	80027ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002554:	4a06      	ldr	r2, [pc, #24]	@ (8002570 <HAL_InitTick+0x68>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800255a:	2300      	movs	r3, #0
 800255c:	e000      	b.n	8002560 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
}
 8002560:	4618      	mov	r0, r3
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	24000010 	.word	0x24000010
 800256c:	24000000 	.word	0x24000000
 8002570:	2400000c 	.word	0x2400000c

08002574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_IncTick+0x20>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	461a      	mov	r2, r3
 800257e:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x24>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4413      	add	r3, r2
 8002584:	4a04      	ldr	r2, [pc, #16]	@ (8002598 <HAL_IncTick+0x24>)
 8002586:	6013      	str	r3, [r2, #0]
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	24000010 	.word	0x24000010
 8002598:	240007cc 	.word	0x240007cc

0800259c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return uwTick;
 80025a0:	4b03      	ldr	r3, [pc, #12]	@ (80025b0 <HAL_GetTick+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	240007cc 	.word	0x240007cc

080025b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025bc:	f7ff ffee 	bl	800259c <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025cc:	d005      	beq.n	80025da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ce:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <HAL_Delay+0x44>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025da:	bf00      	nop
 80025dc:	f7ff ffde 	bl	800259c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d8f7      	bhi.n	80025dc <HAL_Delay+0x28>
  {
  }
}
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	24000010 	.word	0x24000010

080025fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002600:	4b03      	ldr	r3, [pc, #12]	@ (8002610 <HAL_GetREVID+0x14>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	0c1b      	lsrs	r3, r3, #16
}
 8002606:	4618      	mov	r0, r3
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	5c001000 	.word	0x5c001000

08002614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f003 0307 	and.w	r3, r3, #7
 8002622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002624:	4b0b      	ldr	r3, [pc, #44]	@ (8002654 <__NVIC_SetPriorityGrouping+0x40>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002630:	4013      	ands	r3, r2
 8002632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800263c:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <__NVIC_SetPriorityGrouping+0x44>)
 800263e:	4313      	orrs	r3, r2
 8002640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002642:	4a04      	ldr	r2, [pc, #16]	@ (8002654 <__NVIC_SetPriorityGrouping+0x40>)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	60d3      	str	r3, [r2, #12]
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000ed00 	.word	0xe000ed00
 8002658:	05fa0000 	.word	0x05fa0000

0800265c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002660:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <__NVIC_GetPriorityGrouping+0x18>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 0307 	and.w	r3, r3, #7
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002686:	2b00      	cmp	r3, #0
 8002688:	db0b      	blt.n	80026a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	f003 021f 	and.w	r2, r3, #31
 8002690:	4907      	ldr	r1, [pc, #28]	@ (80026b0 <__NVIC_EnableIRQ+0x38>)
 8002692:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	2001      	movs	r0, #1
 800269a:	fa00 f202 	lsl.w	r2, r0, r2
 800269e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000e100 	.word	0xe000e100

080026b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	6039      	str	r1, [r7, #0]
 80026be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80026c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	db0a      	blt.n	80026de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	490c      	ldr	r1, [pc, #48]	@ (8002700 <__NVIC_SetPriority+0x4c>)
 80026ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026d2:	0112      	lsls	r2, r2, #4
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	440b      	add	r3, r1
 80026d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026dc:	e00a      	b.n	80026f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	4908      	ldr	r1, [pc, #32]	@ (8002704 <__NVIC_SetPriority+0x50>)
 80026e4:	88fb      	ldrh	r3, [r7, #6]
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	3b04      	subs	r3, #4
 80026ec:	0112      	lsls	r2, r2, #4
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	440b      	add	r3, r1
 80026f2:	761a      	strb	r2, [r3, #24]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000e100 	.word	0xe000e100
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	@ 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f1c3 0307 	rsb	r3, r3, #7
 8002722:	2b04      	cmp	r3, #4
 8002724:	bf28      	it	cs
 8002726:	2304      	movcs	r3, #4
 8002728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3304      	adds	r3, #4
 800272e:	2b06      	cmp	r3, #6
 8002730:	d902      	bls.n	8002738 <NVIC_EncodePriority+0x30>
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3b03      	subs	r3, #3
 8002736:	e000      	b.n	800273a <NVIC_EncodePriority+0x32>
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	f04f 32ff 	mov.w	r2, #4294967295
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	401a      	ands	r2, r3
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002750:	f04f 31ff 	mov.w	r1, #4294967295
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	fa01 f303 	lsl.w	r3, r1, r3
 800275a:	43d9      	mvns	r1, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002760:	4313      	orrs	r3, r2
         );
}
 8002762:	4618      	mov	r0, r3
 8002764:	3724      	adds	r7, #36	@ 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3b01      	subs	r3, #1
 800277c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002780:	d301      	bcc.n	8002786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002782:	2301      	movs	r3, #1
 8002784:	e00f      	b.n	80027a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002786:	4a0a      	ldr	r2, [pc, #40]	@ (80027b0 <SysTick_Config+0x40>)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800278e:	210f      	movs	r1, #15
 8002790:	f04f 30ff 	mov.w	r0, #4294967295
 8002794:	f7ff ff8e 	bl	80026b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002798:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <SysTick_Config+0x40>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800279e:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <SysTick_Config+0x40>)
 80027a0:	2207      	movs	r2, #7
 80027a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	e000e010 	.word	0xe000e010

080027b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff ff29 	bl	8002614 <__NVIC_SetPriorityGrouping>
}
 80027c2:	bf00      	nop
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b086      	sub	sp, #24
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	4603      	mov	r3, r0
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
 80027d6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027d8:	f7ff ff40 	bl	800265c <__NVIC_GetPriorityGrouping>
 80027dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	68b9      	ldr	r1, [r7, #8]
 80027e2:	6978      	ldr	r0, [r7, #20]
 80027e4:	f7ff ff90 	bl	8002708 <NVIC_EncodePriority>
 80027e8:	4602      	mov	r2, r0
 80027ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff5f 	bl	80026b4 <__NVIC_SetPriority>
}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002808:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff33 	bl	8002678 <__NVIC_EnableIRQ>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7ff ffa4 	bl	8002770 <SysTick_Config>
 8002828:	4603      	mov	r3, r0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e04f      	b.n	80028e6 <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d106      	bne.n	8002860 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff fbd0 	bl	8002000 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_DMA2D_Init+0xbc>)
 8002870:	4013      	ands	r3, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6851      	ldr	r1, [r2, #4]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	69d2      	ldr	r2, [r2, #28]
 800287a:	4311      	orrs	r1, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	430b      	orrs	r3, r1
 8002882:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800288a:	4b1a      	ldr	r3, [pc, #104]	@ (80028f4 <HAL_DMA2D_Init+0xc0>)
 800288c:	4013      	ands	r3, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6891      	ldr	r1, [r2, #8]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6992      	ldr	r2, [r2, #24]
 8002896:	4311      	orrs	r1, r2
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	430b      	orrs	r3, r1
 800289e:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028a6:	4b14      	ldr	r3, [pc, #80]	@ (80028f8 <HAL_DMA2D_Init+0xc4>)
 80028a8:	4013      	ands	r3, r2
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	68d1      	ldr	r1, [r2, #12]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6812      	ldr	r2, [r2, #0]
 80028b2:	430b      	orrs	r3, r1
 80028b4:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028bc:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	051a      	lsls	r2, r3, #20
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	055b      	lsls	r3, r3, #21
 80028cc:	431a      	orrs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	fff8ffbf 	.word	0xfff8ffbf
 80028f4:	fffffef8 	.word	0xfffffef8
 80028f8:	ffff0000 	.word	0xffff0000

080028fc <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af02      	add	r7, sp, #8
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
 8002908:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_DMA2D_Start+0x1c>
 8002914:	2302      	movs	r3, #2
 8002916:	e018      	b.n	800294a <HAL_DMA2D_Start+0x4e>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68b9      	ldr	r1, [r7, #8]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 fab4 	bl	8002ea0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 0201 	orr.w	r2, r2, #1
 8002946:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d056      	beq.n	8002a1c <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800296e:	f7ff fe15 	bl	800259c <HAL_GetTick>
 8002972:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002974:	e04b      	b.n	8002a0e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002984:	2b00      	cmp	r3, #0
 8002986:	d023      	beq.n	80029d0 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f003 0320 	and.w	r3, r3, #32
 800298e:	2b00      	cmp	r3, #0
 8002990:	d005      	beq.n	800299e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029ac:	f043 0201 	orr.w	r2, r3, #1
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2221      	movs	r2, #33	@ 0x21
 80029ba:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2204      	movs	r2, #4
 80029c0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e0a5      	b.n	8002b1c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d6:	d01a      	beq.n	8002a0e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029d8:	f7ff fde0 	bl	800259c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d302      	bcc.n	80029ee <HAL_DMA2D_PollForTransfer+0x9c>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10f      	bne.n	8002a0e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029f2:	f043 0220 	orr.w	r2, r3, #32
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	665a      	str	r2, [r3, #100]	@ 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2203      	movs	r2, #3
 80029fe:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e086      	b.n	8002b1c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ac      	beq.n	8002976 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 0320 	and.w	r3, r3, #32
 8002a26:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2e:	f003 0320 	and.w	r3, r3, #32
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d061      	beq.n	8002b02 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a3e:	f7ff fdad 	bl	800259c <HAL_GetTick>
 8002a42:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002a44:	e056      	b.n	8002af4 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d02e      	beq.n	8002ab6 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d005      	beq.n	8002a6e <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a66:	f043 0204 	orr.w	r2, r3, #4
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0320 	and.w	r3, r3, #32
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a7c:	f043 0202 	orr.w	r2, r3, #2
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d005      	beq.n	8002a9a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a92:	f043 0201 	orr.w	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2229      	movs	r2, #41	@ 0x29
 8002aa0:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e032      	b.n	8002b1c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002abc:	d01a      	beq.n	8002af4 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002abe:	f7ff fd6d 	bl	800259c <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d302      	bcc.n	8002ad4 <HAL_DMA2D_PollForTransfer+0x182>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10f      	bne.n	8002af4 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ad8:	f043 0220 	orr.w	r2, r3, #32
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	665a      	str	r2, [r3, #100]	@ 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

          return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e013      	b.n	8002b1c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0a1      	beq.n	8002a46 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2212      	movs	r2, #18
 8002b08:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d026      	beq.n	8002b94 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d021      	beq.n	8002b94 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b5e:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b64:	f043 0201 	orr.w	r2, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2201      	movs	r2, #1
 8002b72:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2204      	movs	r2, #4
 8002b78:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 0320 	and.w	r3, r3, #32
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d026      	beq.n	8002bec <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d021      	beq.n	8002bec <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bb6:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bc4:	f043 0202 	orr.w	r2, r3, #2
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2204      	movs	r2, #4
 8002bd0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d026      	beq.n	8002c44 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d021      	beq.n	8002c44 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c0e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2208      	movs	r2, #8
 8002c16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c1c:	f043 0204 	orr.w	r2, r3, #4
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2204      	movs	r2, #4
 8002c28:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d003      	beq.n	8002c44 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d013      	beq.n	8002c76 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00e      	beq.n	8002c76 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c66:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f853 	bl	8002d1c <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d024      	beq.n	8002cca <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d01f      	beq.n	8002cca <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c98:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferCpltCallback != NULL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01f      	beq.n	8002d14 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d01a      	beq.n	8002d14 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cec:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2210      	movs	r2, #16
 8002cf4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f80e 	bl	8002d30 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002d14:	bf00      	nop
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_DMA2D_ConfigLayer+0x24>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e092      	b.n	8002e8e <HAL_DMA2D_ConfigLayer+0x14a>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2202      	movs	r2, #2
 8002d74:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	1a9b      	subs	r3, r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	3328      	adds	r3, #40	@ 0x28
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	4413      	add	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	041b      	lsls	r3, r3, #16
 8002d94:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002d9c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8002da8:	4b3c      	ldr	r3, [pc, #240]	@ (8002e9c <HAL_DMA2D_ConfigLayer+0x158>)
 8002daa:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b0a      	cmp	r3, #10
 8002db2:	d003      	beq.n	8002dbc <HAL_DMA2D_ConfigLayer+0x78>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b09      	cmp	r3, #9
 8002dba:	d107      	bne.n	8002dcc <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	e005      	b.n	8002dd8 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	061b      	lsls	r3, r3, #24
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d120      	bne.n	8002e20 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	43db      	mvns	r3, r3
 8002de8:	ea02 0103 	and.w	r1, r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b0a      	cmp	r3, #10
 8002e06:	d003      	beq.n	8002e10 <HAL_DMA2D_ConfigLayer+0xcc>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d135      	bne.n	8002e7c <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002e1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e1e:	e02d      	b.n	8002e7c <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b0b      	cmp	r3, #11
 8002e26:	d109      	bne.n	8002e3c <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	049b      	lsls	r3, r3, #18
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8002e3a:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	69da      	ldr	r2, [r3, #28]
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	43db      	mvns	r3, r3
 8002e46:	ea02 0103 	and.w	r1, r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b0a      	cmp	r3, #10
 8002e64:	d003      	beq.n	8002e6e <HAL_DMA2D_ConfigLayer+0x12a>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b09      	cmp	r3, #9
 8002e6c:	d106      	bne.n	8002e7c <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002e7a:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	371c      	adds	r7, #28
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	ff33000f 	.word	0xff33000f

08002ea0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b08b      	sub	sp, #44	@ 0x2c
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb4:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	041a      	lsls	r2, r3, #16
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ed8:	d174      	bne.n	8002fc4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002ee0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8002ee8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002ef0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d108      	bne.n	8002f12 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	6a3b      	ldr	r3, [r7, #32]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f10:	e053      	b.n	8002fba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d106      	bne.n	8002f28 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f26:	e048      	b.n	8002fba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d111      	bne.n	8002f54 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	0cdb      	lsrs	r3, r3, #19
 8002f34:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	0a9b      	lsrs	r3, r3, #10
 8002f3a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	08db      	lsrs	r3, r3, #3
 8002f40:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	015a      	lsls	r2, r3, #5
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	02db      	lsls	r3, r3, #11
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f52:	e032      	b.n	8002fba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d117      	bne.n	8002f8c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	0fdb      	lsrs	r3, r3, #31
 8002f60:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	0cdb      	lsrs	r3, r3, #19
 8002f66:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	0adb      	lsrs	r3, r3, #11
 8002f6c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	08db      	lsrs	r3, r3, #3
 8002f72:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	015a      	lsls	r2, r3, #5
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	029b      	lsls	r3, r3, #10
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	03db      	lsls	r3, r3, #15
 8002f82:	4313      	orrs	r3, r2
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f8a:	e016      	b.n	8002fba <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	0f1b      	lsrs	r3, r3, #28
 8002f90:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	0d1b      	lsrs	r3, r3, #20
 8002f96:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	0b1b      	lsrs	r3, r3, #12
 8002f9c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	011a      	lsls	r2, r3, #4
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	021b      	lsls	r3, r3, #8
 8002fac:	431a      	orrs	r2, r3
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	031b      	lsls	r3, r3, #12
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc0:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002fc2:	e00d      	b.n	8002fe0 <DMA2D_SetConfig+0x140>
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fcc:	d104      	bne.n	8002fd8 <DMA2D_SetConfig+0x138>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	615a      	str	r2, [r3, #20]
}
 8002fd6:	e003      	b.n	8002fe0 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	60da      	str	r2, [r3, #12]
}
 8002fe0:	bf00      	nop
 8002fe2:	372c      	adds	r7, #44	@ 0x2c
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b089      	sub	sp, #36	@ 0x24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002ffa:	4b89      	ldr	r3, [pc, #548]	@ (8003220 <HAL_GPIO_Init+0x234>)
 8002ffc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002ffe:	e194      	b.n	800332a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	2101      	movs	r1, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa01 f303 	lsl.w	r3, r1, r3
 800300c:	4013      	ands	r3, r2
 800300e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	2b00      	cmp	r3, #0
 8003014:	f000 8186 	beq.w	8003324 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	2b01      	cmp	r3, #1
 8003022:	d005      	beq.n	8003030 <HAL_GPIO_Init+0x44>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f003 0303 	and.w	r3, r3, #3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d130      	bne.n	8003092 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	2203      	movs	r2, #3
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003066:	2201      	movs	r2, #1
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4013      	ands	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	091b      	lsrs	r3, r3, #4
 800307c:	f003 0201 	and.w	r2, r3, #1
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	2b03      	cmp	r3, #3
 800309c:	d017      	beq.n	80030ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	2203      	movs	r2, #3
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d123      	bne.n	8003122 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	08da      	lsrs	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	3208      	adds	r2, #8
 80030e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	220f      	movs	r2, #15
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	691a      	ldr	r2, [r3, #16]
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	08da      	lsrs	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3208      	adds	r2, #8
 800311c:	69b9      	ldr	r1, [r7, #24]
 800311e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	2203      	movs	r2, #3
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43db      	mvns	r3, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4013      	ands	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0203 	and.w	r2, r3, #3
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 80e0 	beq.w	8003324 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003164:	4b2f      	ldr	r3, [pc, #188]	@ (8003224 <HAL_GPIO_Init+0x238>)
 8003166:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800316a:	4a2e      	ldr	r2, [pc, #184]	@ (8003224 <HAL_GPIO_Init+0x238>)
 800316c:	f043 0302 	orr.w	r3, r3, #2
 8003170:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003174:	4b2b      	ldr	r3, [pc, #172]	@ (8003224 <HAL_GPIO_Init+0x238>)
 8003176:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003182:	4a29      	ldr	r2, [pc, #164]	@ (8003228 <HAL_GPIO_Init+0x23c>)
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	3302      	adds	r3, #2
 800318a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	220f      	movs	r2, #15
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a20      	ldr	r2, [pc, #128]	@ (800322c <HAL_GPIO_Init+0x240>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d052      	beq.n	8003254 <HAL_GPIO_Init+0x268>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003230 <HAL_GPIO_Init+0x244>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d031      	beq.n	800321a <HAL_GPIO_Init+0x22e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003234 <HAL_GPIO_Init+0x248>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d02b      	beq.n	8003216 <HAL_GPIO_Init+0x22a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003238 <HAL_GPIO_Init+0x24c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d025      	beq.n	8003212 <HAL_GPIO_Init+0x226>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a1c      	ldr	r2, [pc, #112]	@ (800323c <HAL_GPIO_Init+0x250>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d01f      	beq.n	800320e <HAL_GPIO_Init+0x222>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003240 <HAL_GPIO_Init+0x254>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d019      	beq.n	800320a <HAL_GPIO_Init+0x21e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003244 <HAL_GPIO_Init+0x258>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d013      	beq.n	8003206 <HAL_GPIO_Init+0x21a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a19      	ldr	r2, [pc, #100]	@ (8003248 <HAL_GPIO_Init+0x25c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d00d      	beq.n	8003202 <HAL_GPIO_Init+0x216>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a18      	ldr	r2, [pc, #96]	@ (800324c <HAL_GPIO_Init+0x260>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d007      	beq.n	80031fe <HAL_GPIO_Init+0x212>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a17      	ldr	r2, [pc, #92]	@ (8003250 <HAL_GPIO_Init+0x264>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d101      	bne.n	80031fa <HAL_GPIO_Init+0x20e>
 80031f6:	2309      	movs	r3, #9
 80031f8:	e02d      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 80031fa:	230a      	movs	r3, #10
 80031fc:	e02b      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 80031fe:	2308      	movs	r3, #8
 8003200:	e029      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 8003202:	2307      	movs	r3, #7
 8003204:	e027      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 8003206:	2306      	movs	r3, #6
 8003208:	e025      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 800320a:	2305      	movs	r3, #5
 800320c:	e023      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 800320e:	2304      	movs	r3, #4
 8003210:	e021      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 8003212:	2303      	movs	r3, #3
 8003214:	e01f      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 8003216:	2302      	movs	r3, #2
 8003218:	e01d      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 800321a:	2301      	movs	r3, #1
 800321c:	e01b      	b.n	8003256 <HAL_GPIO_Init+0x26a>
 800321e:	bf00      	nop
 8003220:	58000080 	.word	0x58000080
 8003224:	58024400 	.word	0x58024400
 8003228:	58000400 	.word	0x58000400
 800322c:	58020000 	.word	0x58020000
 8003230:	58020400 	.word	0x58020400
 8003234:	58020800 	.word	0x58020800
 8003238:	58020c00 	.word	0x58020c00
 800323c:	58021000 	.word	0x58021000
 8003240:	58021400 	.word	0x58021400
 8003244:	58021800 	.word	0x58021800
 8003248:	58021c00 	.word	0x58021c00
 800324c:	58022000 	.word	0x58022000
 8003250:	58022400 	.word	0x58022400
 8003254:	2300      	movs	r3, #0
 8003256:	69fa      	ldr	r2, [r7, #28]
 8003258:	f002 0203 	and.w	r2, r2, #3
 800325c:	0092      	lsls	r2, r2, #2
 800325e:	4093      	lsls	r3, r2
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003266:	4938      	ldr	r1, [pc, #224]	@ (8003348 <HAL_GPIO_Init+0x35c>)
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	089b      	lsrs	r3, r3, #2
 800326c:	3302      	adds	r3, #2
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	43db      	mvns	r3, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4013      	ands	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800329a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80032a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	43db      	mvns	r3, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d003      	beq.n	80032c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80032c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	3301      	adds	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	f47f ae63 	bne.w	8003000 <HAL_GPIO_Init+0x14>
  }
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	3724      	adds	r7, #36	@ 0x24
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	58000400 	.word	0x58000400

0800334c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	887b      	ldrh	r3, [r7, #2]
 800335e:	4013      	ands	r3, r2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d002      	beq.n	800336a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
 8003368:	e001      	b.n	800336e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800336a:	2300      	movs	r3, #0
 800336c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800336e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3714      	adds	r7, #20
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	807b      	strh	r3, [r7, #2]
 8003388:	4613      	mov	r3, r2
 800338a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800338c:	787b      	ldrb	r3, [r7, #1]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003392:	887a      	ldrh	r2, [r7, #2]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003398:	e003      	b.n	80033a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800339a:	887b      	ldrh	r3, [r7, #2]
 800339c:	041a      	lsls	r2, r3, #16
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	619a      	str	r2, [r3, #24]
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80033b8:	4a08      	ldr	r2, [pc, #32]	@ (80033dc <HAL_HSEM_FastTake+0x2c>)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	3320      	adds	r3, #32
 80033be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c2:	4a07      	ldr	r2, [pc, #28]	@ (80033e0 <HAL_HSEM_FastTake+0x30>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80033c8:	2300      	movs	r3, #0
 80033ca:	e000      	b.n	80033ce <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	58026400 	.word	0x58026400
 80033e0:	80000300 	.word	0x80000300

080033e4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80033ee:	4906      	ldr	r1, [pc, #24]	@ (8003408 <HAL_HSEM_Release+0x24>)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	58026400 	.word	0x58026400

0800340c <HAL_JPEG_Init>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_Init(JPEG_HandleTypeDef *hjpeg)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    99,  99,  99,  99,  99,  99,  99,  99,
    99,  99,  99,  99,  99,  99,  99,  99
  };

  /* Check the JPEG handle allocation */
  if (hjpeg == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_JPEG_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e070      	b.n	8003500 <HAL_JPEG_Init+0xf4>

    /* Init the low level hardware */
    hjpeg->MspInitCallback(hjpeg);
  }
#else
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_JPEG_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hjpeg->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_JPEG_MspInit(hjpeg);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fe fe0c 	bl	8002050 <HAL_JPEG_MspInit>
  }
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Start the JPEG Core*/
  __HAL_JPEG_ENABLE(hjpeg);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0201 	orr.w	r2, r2, #1
 800344e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Stop the JPEG encoding/decoding process*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0201 	bic.w	r2, r2, #1
 800345e:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800346e:	631a      	str	r2, [r3, #48]	@ 0x30


  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800348e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800349e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* init default quantization tables*/
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a19      	ldr	r2, [pc, #100]	@ (8003508 <HAL_JPEG_Init+0xfc>)
 80034a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a18      	ldr	r2, [pc, #96]	@ (800350c <HAL_JPEG_Init+0x100>)
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hjpeg->QuantTable2 = NULL;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hjpeg->QuantTable3 = NULL;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* init the default Huffman tables*/
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 fc5d 	bl	8003d78 <JPEG_Set_HuffEnc_Mem>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d004      	beq.n	80034ce <HAL_JPEG_Init+0xc2>
  {
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	651a      	str	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e018      	b.n	8003500 <HAL_JPEG_Init+0xf4>
  }

  /* Enable header processing*/
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034dc:	605a      	str	r2, [r3, #4]

  /* Reset JpegInCount and JpegOutCount */
  hjpeg->JpegInCount = 0;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	621a      	str	r2, [r3, #32]
  hjpeg->JpegOutCount = 0;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Reset the JPEG ErrorCode */
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /*Clear the context filelds*/
  hjpeg->Context = 0;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	0800f7f8 	.word	0x0800f7f8
 800350c:	0800f838 	.word	0x0800f838

08003510 <HAL_JPEG_GetInfo>:
  * @param  pInfo pointer to a JPEG_ConfTypeDef structure that contains
  *         The JPEG decoded header information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t yblockNb;
  uint32_t cBblockNb;
  uint32_t cRblockNb;

  /* Check the JPEG handle allocation */
  if ((hjpeg == NULL) || (pInfo == NULL))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <HAL_JPEG_GetInfo+0x16>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_JPEG_GetInfo+0x1a>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e083      	b.n	8003632 <HAL_JPEG_GetInfo+0x122>
  }

  /*Read the conf parameters */
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d103      	bne.n	8003540 <HAL_JPEG_GetInfo+0x30>
  {
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	2210      	movs	r2, #16
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	e017      	b.n	8003570 <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d103      	bne.n	8003556 <HAL_JPEG_GetInfo+0x46>
  {
    pInfo->ColorSpace = JPEG_GRAYSCALE_COLORSPACE;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	e00c      	b.n	8003570 <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	2b03      	cmp	r3, #3
 8003562:	d103      	bne.n	800356c <HAL_JPEG_GetInfo+0x5c>
  {
    pInfo->ColorSpace = JPEG_CMYK_COLORSPACE;
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	2230      	movs	r2, #48	@ 0x30
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	e001      	b.n	8003570 <HAL_JPEG_GetInfo+0x60>
  }
  else
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e060      	b.n	8003632 <HAL_JPEG_GetInfo+0x122>
  }

  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	0c1b      	lsrs	r3, r3, #16
 8003578:	b29a      	uxth	r2, r3
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	609a      	str	r2, [r3, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	b29a      	uxth	r2, r3
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	60da      	str	r2, [r3, #12]

  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b10      	cmp	r3, #16
 8003592:	d003      	beq.n	800359c <HAL_JPEG_GetInfo+0x8c>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b30      	cmp	r3, #48	@ 0x30
 800359a:	d140      	bne.n	800361e <HAL_JPEG_GetInfo+0x10e>
  {
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	091b      	lsrs	r3, r3, #4
 80035a4:	f003 030f 	and.w	r3, r3, #15
 80035a8:	617b      	str	r3, [r7, #20]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	091b      	lsrs	r3, r3, #4
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	613b      	str	r3, [r7, #16]
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	091b      	lsrs	r3, r3, #4
 80035c0:	f003 030f 	and.w	r3, r3, #15
 80035c4:	60fb      	str	r3, [r7, #12]

    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d109      	bne.n	80035e0 <HAL_JPEG_GetInfo+0xd0>
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_JPEG_GetInfo+0xd0>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d103      	bne.n	80035e0 <HAL_JPEG_GetInfo+0xd0>
    {
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	2202      	movs	r2, #2
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	e01d      	b.n	800361c <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <HAL_JPEG_GetInfo+0xea>
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d106      	bne.n	80035fa <HAL_JPEG_GetInfo+0xea>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_JPEG_GetInfo+0xea>
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2200      	movs	r2, #0
 80035f6:	605a      	str	r2, [r3, #4]
 80035f8:	e010      	b.n	800361c <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d109      	bne.n	8003614 <HAL_JPEG_GetInfo+0x104>
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_JPEG_GetInfo+0x104>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d103      	bne.n	8003614 <HAL_JPEG_GetInfo+0x104>
    {
      pInfo->ChromaSubsampling = JPEG_420_SUBSAMPLING;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	2201      	movs	r2, #1
 8003610:	605a      	str	r2, [r3, #4]
 8003612:	e003      	b.n	800361c <HAL_JPEG_GetInfo+0x10c>
    }
    else /*Default is 4:4:4*/
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	2200      	movs	r2, #0
 8003618:	605a      	str	r2, [r3, #4]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800361a:	e003      	b.n	8003624 <HAL_JPEG_GetInfo+0x114>
 800361c:	e002      	b.n	8003624 <HAL_JPEG_GetInfo+0x114>
    }
  }
  else
  {
    pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
  }

  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f001 f975 	bl	8004914 <JPEG_GetQuality>
 800362a:	4602      	mov	r2, r0
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_JPEG_Decode_DMA>:
  * @param  OutDataLength size in bytes of the Output buffer
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_JPEG_Decode_DMA(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataIn, uint32_t InDataLength,
                                       uint8_t *pDataOutMCU, uint32_t OutDataLength)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param((InDataLength >= 4UL));
  assert_param((OutDataLength >= 4UL));

  /* Check In/out buffer allocation and size */
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_JPEG_Decode_DMA+0x20>
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d002      	beq.n	800365a <HAL_JPEG_Decode_DMA+0x20>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_JPEG_Decode_DMA+0x24>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e04c      	b.n	80036f8 <HAL_JPEG_Decode_DMA+0xbe>
  }

  /* Process Locked */
  __HAL_LOCK(hjpeg);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_JPEG_Decode_DMA+0x32>
 8003668:	2302      	movs	r3, #2
 800366a:	e045      	b.n	80036f8 <HAL_JPEG_Decode_DMA+0xbe>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  if (hjpeg->State == HAL_JPEG_STATE_READY)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b01      	cmp	r3, #1
 800367e:	d134      	bne.n	80036ea <HAL_JPEG_Decode_DMA+0xb0>
  {
    /*Change JPEG state*/
    hjpeg->State = HAL_JPEG_STATE_BUSY_DECODING;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2204      	movs	r2, #4
 8003684:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Set the Context to Decode with DMA*/
    hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368c:	f023 020f 	bic.w	r2, r3, #15
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	655a      	str	r2, [r3, #84]	@ 0x54
    hjpeg->Context |= (JPEG_CONTEXT_DECODE | JPEG_CONTEXT_DMA);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003698:	f043 020e 	orr.w	r2, r3, #14
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	655a      	str	r2, [r3, #84]	@ 0x54

    /*Store In/out buffers pointers and size*/
    hjpeg->pJpegInBuffPtr = pDataIn;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	619a      	str	r2, [r3, #24]
    hjpeg->pJpegOutBuffPtr = pDataOutMCU;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	61da      	str	r2, [r3, #28]
    hjpeg->InDataLength = InDataLength;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	629a      	str	r2, [r3, #40]	@ 0x28
    hjpeg->OutDataLength = OutDataLength;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /*Reset In/out data counter */
    hjpeg->JpegInCount = 0;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	621a      	str	r2, [r3, #32]
    hjpeg->JpegOutCount = 0;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /*Init decoding process*/
    JPEG_Init_Process(hjpeg);
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 fdd9 	bl	800427c <JPEG_Init_Process>

    /* JPEG decoding process using DMA */
    if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f000 fe4a 	bl	8004364 <JPEG_DMA_StartProcess>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00f      	beq.n	80036f6 <HAL_JPEG_Decode_DMA+0xbc>
    {
      /* Update State */
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2206      	movs	r2, #6
 80036da:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e006      	b.n	80036f8 <HAL_JPEG_Decode_DMA+0xbe>
    }
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_BUSY;
 80036f2:	2302      	movs	r3, #2
 80036f4:	e000      	b.n	80036f8 <HAL_JPEG_Decode_DMA+0xbe>
  }
  /* Return function status */
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_JPEG_ConfigInputBuffer>:
  * @param  pNewInputBuffer Pointer to the new input data buffer
  * @param  InDataLength Size in bytes of the new Input data buffer
  * @retval HAL status
  */
void HAL_JPEG_ConfigInputBuffer(JPEG_HandleTypeDef *hjpeg, uint8_t *pNewInputBuffer, uint32_t InDataLength)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	619a      	str	r2, [r3, #24]
  hjpeg->InDataLength = InDataLength;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_JPEG_ConfigOutputBuffer>:
  * @param  pNewOutputBuffer Pointer to the new output data buffer
  * @param  OutDataLength Size in bytes of the new Output data buffer
  * @retval HAL status
  */
void HAL_JPEG_ConfigOutputBuffer(JPEG_HandleTypeDef *hjpeg, uint8_t *pNewOutputBuffer, uint32_t OutDataLength)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  hjpeg->pJpegOutBuffPtr = pNewOutputBuffer;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	61da      	str	r2, [r3, #28]
  hjpeg->OutDataLength = OutDataLength;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800373c:	bf00      	nop
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_JPEG_EncodeCpltCallback>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
__weak void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  UNUSED(hjpeg);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_EncodeCpltCallback could be implemented in the user file
   */
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 800375c:	b480      	push	{r7}
 800375e:	b08b      	sub	sp, #44	@ 0x2c
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	603b      	str	r3, [r7, #0]
  uint32_t l;
  uint32_t code;
  uint32_t si;

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	623b      	str	r3, [r7, #32]
  for (l = 0; l < 16UL; l++)
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
 8003772:	e020      	b.n	80037b6 <JPEG_Bits_To_SizeCodes+0x5a>
  {
    i = (uint32_t)Bits[l];
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	4413      	add	r3, r2
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((p + i) > 256UL)
 800377e:	6a3a      	ldr	r2, [r7, #32]
 8003780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003782:	4413      	add	r3, r2
 8003784:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003788:	d90f      	bls.n	80037aa <JPEG_Bits_To_SizeCodes+0x4e>
    {
      /* check for table overflow */
      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e055      	b.n	800383a <JPEG_Bits_To_SizeCodes+0xde>
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	b2da      	uxtb	r2, r3
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	440b      	add	r3, r1
 8003798:	3201      	adds	r2, #1
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	701a      	strb	r2, [r3, #0]
      p++;
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	3301      	adds	r3, #1
 80037a2:	623b      	str	r3, [r7, #32]
      i--;
 80037a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a6:	3b01      	subs	r3, #1
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i != 0UL)
 80037aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1ee      	bne.n	800378e <JPEG_Bits_To_SizeCodes+0x32>
  for (l = 0; l < 16UL; l++)
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	3301      	adds	r3, #1
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	2b0f      	cmp	r3, #15
 80037ba:	d9db      	bls.n	8003774 <JPEG_Bits_To_SizeCodes+0x18>
    }
  }
  Huffsize[p] = 0;
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	4413      	add	r3, r2
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
  *LastK = p;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6a3a      	ldr	r2, [r7, #32]
 80037ca:	601a      	str	r2, [r3, #0]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61bb      	str	r3, [r7, #24]
  si = Huffsize[0];
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	617b      	str	r3, [r7, #20]
  p = 0;
 80037d6:	2300      	movs	r3, #0
 80037d8:	623b      	str	r3, [r7, #32]
  while (Huffsize[p] != 0U)
 80037da:	e027      	b.n	800382c <JPEG_Bits_To_SizeCodes+0xd0>
  {
    while (((uint32_t) Huffsize[p]) == si)
    {
      Huffcode[p] = code;
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	4413      	add	r3, r2
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	601a      	str	r2, [r3, #0]
      p++;
 80037e8:	6a3b      	ldr	r3, [r7, #32]
 80037ea:	3301      	adds	r3, #1
 80037ec:	623b      	str	r3, [r7, #32]
      code++;
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	3301      	adds	r3, #1
 80037f2:	61bb      	str	r3, [r7, #24]
    while (((uint32_t) Huffsize[p]) == si)
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	4413      	add	r3, r2
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	4293      	cmp	r3, r2
 8003802:	d0eb      	beq.n	80037dc <JPEG_Bits_To_SizeCodes+0x80>
    }
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b1f      	cmp	r3, #31
 8003808:	d901      	bls.n	800380e <JPEG_Bits_To_SizeCodes+0xb2>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e015      	b.n	800383a <JPEG_Bits_To_SizeCodes+0xde>
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 800380e:	2201      	movs	r2, #1
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	429a      	cmp	r2, r3
 800381a:	d301      	bcc.n	8003820 <JPEG_Bits_To_SizeCodes+0xc4>
    {
      return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e00c      	b.n	800383a <JPEG_Bits_To_SizeCodes+0xde>
    }
    code <<= 1;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	61bb      	str	r3, [r7, #24]
    si++;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	3301      	adds	r3, #1
 800382a:	617b      	str	r3, [r7, #20]
  while (Huffsize[p] != 0U)
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	4413      	add	r3, r2
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1dd      	bne.n	80037f4 <JPEG_Bits_To_SizeCodes+0x98>
  }
  /* Return function status */
  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	372c      	adds	r7, #44	@ 0x2c
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr

08003846 <JPEG_ACHuff_BitsVals_To_SizeCodes>:
  * @param  AC_SizeCodesTable pointer to AC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_ACHuff_BitsVals_To_SizeCodes(JPEG_ACHuffTableTypeDef *AC_BitsValsTable,
                                                           JPEG_AC_HuffCodeTableTypeDef *AC_SizeCodesTable)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	f5ad 6da5 	sub.w	sp, sp, #1320	@ 0x528
 800384c:	af00      	add	r7, sp, #0
 800384e:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8003852:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8003856:	6018      	str	r0, [r3, #0]
 8003858:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 800385c:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8003860:	6019      	str	r1, [r3, #0]
  uint32_t huffcode[257];
  uint32_t k;
  uint32_t l, lsb, msb;
  uint32_t lastK;

  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8003862:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8003866:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 800386a:	6818      	ldr	r0, [r3, #0]
 800386c:	f107 0308 	add.w	r3, r7, #8
 8003870:	f107 020c 	add.w	r2, r7, #12
 8003874:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 8003878:	f7ff ff70 	bl	800375c <JPEG_Bits_To_SizeCodes>
 800387c:	4603      	mov	r3, r0
 800387e:	f887 351f 	strb.w	r3, [r7, #1311]	@ 0x51f
  if (error != HAL_OK)
 8003882:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 8003886:	2b00      	cmp	r3, #0
 8003888:	d002      	beq.n	8003890 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 800388a:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 800388e:	e075      	b.n	800397c <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
  }

  /* Figure C.3: Ordering procedure for encoding procedure code tables */
  k = 0;
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524

  while (k < lastK)
 8003896:	e067      	b.n	8003968 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x122>
  {
    l = AC_BitsValsTable->HuffVal[k];
 8003898:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 800389c:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 80038a6:	4413      	add	r3, r2
 80038a8:	3310      	adds	r3, #16
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    if (l == 0UL)
 80038b0:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d103      	bne.n	80038c0 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x7a>
    {
      l = 160; /*l = 0x00 EOB code*/
 80038b8:	23a0      	movs	r3, #160	@ 0xa0
 80038ba:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 80038be:	e021      	b.n	8003904 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 80038c0:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 80038c4:	2bf0      	cmp	r3, #240	@ 0xf0
 80038c6:	d103      	bne.n	80038d0 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x8a>
    {
      l = 161;
 80038c8:	23a1      	movs	r3, #161	@ 0xa1
 80038ca:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 80038ce:	e019      	b.n	8003904 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else
    {
      msb = (l & 0xF0UL) >> 4;
 80038d0:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	f8c7 3518 	str.w	r3, [r7, #1304]	@ 0x518
      lsb = (l & 0x0FUL);
 80038de:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
      l = (msb * 10UL) + lsb - 1UL;
 80038ea:	f8d7 2518 	ldr.w	r2, [r7, #1304]	@ 0x518
 80038ee:	4613      	mov	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	461a      	mov	r2, r3
 80038f8:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 80038fc:	4413      	add	r3, r2
 80038fe:	3b01      	subs	r3, #1
 8003900:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    }
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8003904:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8003908:	2ba1      	cmp	r3, #161	@ 0xa1
 800390a:	d901      	bls.n	8003910 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xca>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 800390c:	2301      	movs	r3, #1
 800390e:	e035      	b.n	800397c <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
    }
    else
    {
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8003910:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8003914:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8003918:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 800391c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003920:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8003924:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8003928:	6819      	ldr	r1, [r3, #0]
 800392a:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 800392e:	3328      	adds	r3, #40	@ 0x28
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	440b      	add	r3, r1
 8003934:	605a      	str	r2, [r3, #4]
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8003936:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 800393a:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 800393e:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8003942:	4413      	add	r3, r2
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	3b01      	subs	r3, #1
 8003948:	b2d9      	uxtb	r1, r3
 800394a:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 800394e:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8003958:	4413      	add	r3, r2
 800395a:	460a      	mov	r2, r1
 800395c:	701a      	strb	r2, [r3, #0]
      k++;
 800395e:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8003962:	3301      	adds	r3, #1
 8003964:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524
  while (k < lastK)
 8003968:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 800396c:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 8003976:	429a      	cmp	r2, r3
 8003978:	d38e      	bcc.n	8003898 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	f507 67a5 	add.w	r7, r7, #1320	@ 0x528
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	f5ad 6da4 	sub.w	sp, sp, #1312	@ 0x520
 800398c:	af00      	add	r7, sp, #0
 800398e:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8003992:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8003996:	6018      	str	r0, [r3, #0]
 8003998:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 800399c:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 80039a0:	6019      	str	r1, [r3, #0]
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 80039a2:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 80039a6:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 80039aa:	6818      	ldr	r0, [r3, #0]
 80039ac:	f507 63a2 	add.w	r3, r7, #1296	@ 0x510
 80039b0:	f107 0208 	add.w	r2, r7, #8
 80039b4:	f207 410c 	addw	r1, r7, #1036	@ 0x40c
 80039b8:	f7ff fed0 	bl	800375c <JPEG_Bits_To_SizeCodes>
 80039bc:	4603      	mov	r3, r0
 80039be:	f887 351b 	strb.w	r3, [r7, #1307]	@ 0x51b
  if (error != HAL_OK)
 80039c2:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 80039ca:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 80039ce:	e048      	b.n	8003a62 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c

  while (k < lastK)
 80039d6:	e03d      	b.n	8003a54 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xce>
  {
    l = DC_BitsValsTable->HuffVal[k];
 80039d8:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 80039dc:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 80039e6:	4413      	add	r3, r2
 80039e8:	3310      	adds	r3, #16
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 80039f0:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 80039f4:	2b0b      	cmp	r3, #11
 80039f6:	d901      	bls.n	80039fc <JPEG_DCHuff_BitsVals_To_SizeCodes+0x76>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 80039f8:	2301      	movs	r3, #1
 80039fa:	e032      	b.n	8003a62 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 80039fc:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8003a00:	f5a3 63a3 	sub.w	r3, r3, #1304	@ 0x518
 8003a04:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8003a08:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003a0c:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8003a10:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8003a14:	6819      	ldr	r1, [r3, #0]
 8003a16:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8003a1a:	3302      	adds	r3, #2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	440b      	add	r3, r1
 8003a20:	605a      	str	r2, [r3, #4]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8003a22:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8003a26:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8003a2a:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8003a2e:	4413      	add	r3, r2
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b2d9      	uxtb	r1, r3
 8003a36:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8003a3a:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8003a44:	4413      	add	r3, r2
 8003a46:	460a      	mov	r2, r1
 8003a48:	701a      	strb	r2, [r3, #0]
      k++;
 8003a4a:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c
  while (k < lastK)
 8003a54:	f8d7 3510 	ldr.w	r3, [r7, #1296]	@ 0x510
 8003a58:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d3bb      	bcc.n	80039d8 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	f507 67a4 	add.w	r7, r7, #1312	@ 0x520
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b09a      	sub	sp, #104	@ 0x68
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d106      	bne.n	8003a94 <JPEG_Set_HuffDC_Mem+0x28>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8003a8e:	3318      	adds	r3, #24
 8003a90:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a92:	e00f      	b.n	8003ab4 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d106      	bne.n	8003ab0 <JPEG_Set_HuffDC_Mem+0x44>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8003aaa:	3318      	adds	r3, #24
 8003aac:	663b      	str	r3, [r7, #96]	@ 0x60
 8003aae:	e001      	b.n	8003ab4 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e059      	b.n	8003b68 <JPEG_Set_HuffDC_Mem+0xfc>
  }

  if (HuffTableDC != NULL)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d055      	beq.n	8003b66 <JPEG_Set_HuffDC_Mem+0xfa>
  {
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 8003aba:	f107 0314 	add.w	r3, r7, #20
 8003abe:	4619      	mov	r1, r3
 8003ac0:	68b8      	ldr	r0, [r7, #8]
 8003ac2:	f7ff ff60 	bl	8003986 <JPEG_DCHuff_BitsVals_To_SizeCodes>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (error != HAL_OK)
 8003acc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <JPEG_Set_HuffDC_Mem+0x6e>
    {
      return  error;
 8003ad4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ad8:	e046      	b.n	8003b68 <JPEG_Set_HuffDC_Mem+0xfc>
    }
    addressDef = address;
 8003ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003adc:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8003ade:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ae0:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8003ae4:	601a      	str	r2, [r3, #0]
    addressDef++;
 8003ae6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ae8:	3304      	adds	r3, #4
 8003aea:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8003aec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003aee:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8003af2:	601a      	str	r2, [r3, #0]

    i = JPEG_DC_HUFF_TABLE_SIZE;
 8003af4:	230c      	movs	r3, #12
 8003af6:	667b      	str	r3, [r7, #100]	@ 0x64
    while (i > 1UL)
 8003af8:	e032      	b.n	8003b60 <JPEG_Set_HuffDC_Mem+0xf4>
    {
      i--;
 8003afa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003afc:	3b01      	subs	r3, #1
 8003afe:	667b      	str	r3, [r7, #100]	@ 0x64
      address --;
 8003b00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b02:	3b04      	subs	r3, #4
 8003b04:	663b      	str	r3, [r7, #96]	@ 0x60
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8003b06:	f107 0214 	add.w	r2, r7, #20
 8003b0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b0c:	4413      	add	r3, r2
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	021b      	lsls	r3, r3, #8
 8003b12:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003b16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b18:	3302      	adds	r3, #2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	3368      	adds	r3, #104	@ 0x68
 8003b1e:	443b      	add	r3, r7
 8003b20:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	4313      	orrs	r3, r2
 8003b28:	657b      	str	r3, [r7, #84]	@ 0x54
                                                                                   0xFFUL);
      i--;
 8003b2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	667b      	str	r3, [r7, #100]	@ 0x64
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8003b30:	f107 0214 	add.w	r2, r7, #20
 8003b34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b36:	4413      	add	r3, r2
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	021b      	lsls	r3, r3, #8
 8003b3c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003b40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b42:	3302      	adds	r3, #2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	3368      	adds	r3, #104	@ 0x68
 8003b48:	443b      	add	r3, r7
 8003b4a:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	4313      	orrs	r3, r2
 8003b52:	653b      	str	r3, [r7, #80]	@ 0x50
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8003b54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b56:	041a      	lsls	r2, r3, #16
 8003b58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b5e:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8003b60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d8c9      	bhi.n	8003afa <JPEG_Set_HuffDC_Mem+0x8e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3768      	adds	r7, #104	@ 0x68
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	f5ad 7d56 	sub.w	sp, sp, #856	@ 0x358
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003b7c:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8003b80:	6018      	str	r0, [r3, #0]
 8003b82:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003b86:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8003b8a:	6019      	str	r1, [r3, #0]
 8003b8c:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003b90:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8003b94:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8003b96:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003b9a:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ba6:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8003baa:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d10c      	bne.n	8003bce <JPEG_Set_HuffAC_Mem+0x5e>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8003bb4:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003bb8:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bc4:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8003bc8:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8003bcc:	e01d      	b.n	8003c0a <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 8003bce:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003bd2:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8003bde:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8003be2:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d10c      	bne.n	8003c06 <JPEG_Set_HuffAC_Mem+0x96>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8003bec:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003bf0:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8003bfc:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8003c00:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8003c04:	e001      	b.n	8003c0a <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e0a8      	b.n	8003d5c <JPEG_Set_HuffAC_Mem+0x1ec>
  }

  if (HuffTableAC != NULL)
 8003c0a:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003c0e:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 80a0 	beq.w	8003d5a <JPEG_Set_HuffAC_Mem+0x1ea>
  {
    error = JPEG_ACHuff_BitsVals_To_SizeCodes(HuffTableAC, &acSizeCodesTable);
 8003c1a:	f107 0214 	add.w	r2, r7, #20
 8003c1e:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003c22:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8003c26:	4611      	mov	r1, r2
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	f7ff fe0c 	bl	8003846 <JPEG_ACHuff_BitsVals_To_SizeCodes>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	f887 334b 	strb.w	r3, [r7, #843]	@ 0x34b
    if (error != HAL_OK)
 8003c34:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <JPEG_Set_HuffAC_Mem+0xd2>
    {
      return  error;
 8003c3c:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8003c40:	e08c      	b.n	8003d5c <JPEG_Set_HuffAC_Mem+0x1ec>
    }
    /* Default values settings: 162:167 FFFh , 168:175 FD0h_FD7h */
    /* Locations 162:175 of each AC table contain information used internally by the core */

    addressDef = address;
 8003c42:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8003c46:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8003c50:	e00e      	b.n	8003c70 <JPEG_Set_HuffAC_Mem+0x100>
    {
      *addressDef = 0x0FFF0FFF;
 8003c52:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c56:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8003c5a:	601a      	str	r2, [r3, #0]
      addressDef++;
 8003c5c:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c60:	3304      	adds	r3, #4
 8003c62:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8003c66:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8003c70:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d9ec      	bls.n	8003c52 <JPEG_Set_HuffAC_Mem+0xe2>
    }
    *addressDef = 0x0FD10FD0;
 8003c78:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c7c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d68 <JPEG_Set_HuffAC_Mem+0x1f8>)
 8003c7e:	601a      	str	r2, [r3, #0]
    addressDef++;
 8003c80:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c84:	3304      	adds	r3, #4
 8003c86:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD30FD2;
 8003c8a:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c8e:	4a37      	ldr	r2, [pc, #220]	@ (8003d6c <JPEG_Set_HuffAC_Mem+0x1fc>)
 8003c90:	601a      	str	r2, [r3, #0]
    addressDef++;
 8003c92:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003c96:	3304      	adds	r3, #4
 8003c98:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD50FD4;
 8003c9c:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003ca0:	4a33      	ldr	r2, [pc, #204]	@ (8003d70 <JPEG_Set_HuffAC_Mem+0x200>)
 8003ca2:	601a      	str	r2, [r3, #0]
    addressDef++;
 8003ca4:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003ca8:	3304      	adds	r3, #4
 8003caa:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD70FD6;
 8003cae:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8003cb2:	4a30      	ldr	r2, [pc, #192]	@ (8003d74 <JPEG_Set_HuffAC_Mem+0x204>)
 8003cb4:	601a      	str	r2, [r3, #0]
    /* end of Locations 162:175  */


    i = JPEG_AC_HUFF_TABLE_SIZE;
 8003cb6:	23a2      	movs	r3, #162	@ 0xa2
 8003cb8:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
    while (i > 1UL)
 8003cbc:	e049      	b.n	8003d52 <JPEG_Set_HuffAC_Mem+0x1e2>
    {
      i--;
 8003cbe:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      address--;
 8003cc8:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8003ccc:	3b04      	subs	r3, #4
 8003cce:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8003cd2:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003cd6:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8003cda:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003cde:	4413      	add	r3, r2
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003ce8:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003cec:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8003cf0:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003cf4:	3328      	adds	r3, #40	@ 0x28
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
                                                                                   0xFFUL);
      i--;
 8003d04:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8003d0e:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003d12:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8003d16:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003d1a:	4413      	add	r3, r2
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	021b      	lsls	r3, r3, #8
 8003d20:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003d24:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8003d28:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8003d2c:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003d30:	3328      	adds	r3, #40	@ 0x28
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8003d40:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003d44:	041a      	lsls	r2, r3, #16
 8003d46:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8003d50:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8003d52:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d8b1      	bhi.n	8003cbe <JPEG_Set_HuffAC_Mem+0x14e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	0fd10fd0 	.word	0x0fd10fd0
 8003d6c:	0fd30fd2 	.word	0x0fd30fd2
 8003d70:	0fd50fd4 	.word	0x0fd50fd4
 8003d74:	0fd70fd6 	.word	0x0fd70fd6

08003d78 <JPEG_Set_HuffEnc_Mem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static HAL_StatusTypeDef JPEG_Set_HuffEnc_Mem(JPEG_HandleTypeDef *hjpeg)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef error;

  JPEG_Set_Huff_DHTMem(hjpeg);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 f84d 	bl	8003e20 <JPEG_Set_Huff_DHTMem>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC0));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8003d8e:	461a      	mov	r2, r3
 8003d90:	491f      	ldr	r1, [pc, #124]	@ (8003e10 <JPEG_Set_HuffEnc_Mem+0x98>)
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7ff feec 	bl	8003b70 <JPEG_Set_HuffAC_Mem>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <JPEG_Set_HuffEnc_Mem+0x2e>
  {
    return  error;
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	e030      	b.n	8003e08 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC1));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8003dae:	461a      	mov	r2, r3
 8003db0:	4918      	ldr	r1, [pc, #96]	@ (8003e14 <JPEG_Set_HuffEnc_Mem+0x9c>)
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff fedc 	bl	8003b70 <JPEG_Set_HuffAC_Mem>
 8003db8:	4603      	mov	r3, r0
 8003dba:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <JPEG_Set_HuffEnc_Mem+0x4e>
  {
    return  error;
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	e020      	b.n	8003e08 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC0);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 8003dce:	461a      	mov	r2, r3
 8003dd0:	4911      	ldr	r1, [pc, #68]	@ (8003e18 <JPEG_Set_HuffEnc_Mem+0xa0>)
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff fe4a 	bl	8003a6c <JPEG_Set_HuffDC_Mem>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <JPEG_Set_HuffEnc_Mem+0x6e>
  {
    return  error;
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	e010      	b.n	8003e08 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC1);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 8003dee:	461a      	mov	r2, r3
 8003df0:	490a      	ldr	r1, [pc, #40]	@ (8003e1c <JPEG_Set_HuffEnc_Mem+0xa4>)
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff fe3a 	bl	8003a6c <JPEG_Set_HuffDC_Mem>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <JPEG_Set_HuffEnc_Mem+0x8e>
  {
    return  error;
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	e000      	b.n	8003e08 <JPEG_Set_HuffEnc_Mem+0x90>
  }
  /* Return function status */
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	0800f650 	.word	0x0800f650
 8003e14:	0800f704 	.word	0x0800f704
 8003e18:	0800f618 	.word	0x0800f618
 8003e1c:	0800f634 	.word	0x0800f634

08003e20 <JPEG_Set_Huff_DHTMem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Set_Huff_DHTMem(JPEG_HandleTypeDef *hjpeg)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b08b      	sub	sp, #44	@ 0x2c
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  JPEG_ACHuffTableTypeDef *HuffTableAC0 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable;
 8003e28:	4b80      	ldr	r3, [pc, #512]	@ (800402c <JPEG_Set_Huff_DHTMem+0x20c>)
 8003e2a:	61fb      	str	r3, [r7, #28]
  JPEG_ACHuffTableTypeDef *HuffTableAC1 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable;
 8003e2c:	4b80      	ldr	r3, [pc, #512]	@ (8004030 <JPEG_Set_Huff_DHTMem+0x210>)
 8003e2e:	61bb      	str	r3, [r7, #24]
  JPEG_DCHuffTableTypeDef *HuffTableDC0 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable;
 8003e30:	4b80      	ldr	r3, [pc, #512]	@ (8004034 <JPEG_Set_Huff_DHTMem+0x214>)
 8003e32:	617b      	str	r3, [r7, #20]
  JPEG_DCHuffTableTypeDef *HuffTableDC1 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable;
 8003e34:	4b80      	ldr	r3, [pc, #512]	@ (8004038 <JPEG_Set_Huff_DHTMem+0x218>)
 8003e36:	613b      	str	r3, [r7, #16]
  uint32_t value, index;
  __IO uint32_t *address;

  /* DC0 Huffman Table : BITS*/
  /* DC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address to DHTMEM + 3*/
  address = (hjpeg->Instance->DHTMEM + 3);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003e40:	330c      	adds	r3, #12
 8003e42:	623b      	str	r3, [r7, #32]
  index = 16;
 8003e44:	2310      	movs	r3, #16
 8003e46:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003e48:	e01d      	b.n	8003e86 <JPEG_Set_Huff_DHTMem+0x66>
  {

    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	5cd3      	ldrb	r3, [r2, r3]
 8003e52:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8003e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e56:	3b02      	subs	r3, #2
 8003e58:	6979      	ldr	r1, [r7, #20]
 8003e5a:	5ccb      	ldrb	r3, [r1, r3]
 8003e5c:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003e5e:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8003e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e62:	3b03      	subs	r3, #3
 8003e64:	6979      	ldr	r1, [r7, #20]
 8003e66:	5ccb      	ldrb	r3, [r1, r3]
 8003e68:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8003e6a:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->Bits[index - 4UL] & 0xFFUL);
 8003e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6e:	3a04      	subs	r2, #4
 8003e70:	6979      	ldr	r1, [r7, #20]
 8003e72:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8003e74:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003e76:	6a3b      	ldr	r3, [r7, #32]
 8003e78:	601a      	str	r2, [r3, #0]
    address--;
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	3b04      	subs	r3, #4
 8003e7e:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	3b04      	subs	r3, #4
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d8de      	bhi.n	8003e4a <JPEG_Set_Huff_DHTMem+0x2a>

  }
  /* DC0 Huffman Table : Val*/
  /* DC0 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +4 to DHTMEM + 6 */
  address = (hjpeg->Instance->DHTMEM + 6);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003e94:	3318      	adds	r3, #24
 8003e96:	623b      	str	r3, [r7, #32]
  index = 12;
 8003e98:	230c      	movs	r3, #12
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003e9c:	e021      	b.n	8003ee2 <JPEG_Set_Huff_DHTMem+0xc2>
  {
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	7c1b      	ldrb	r3, [r3, #16]
 8003ea8:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eac:	3b02      	subs	r3, #2
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	440b      	add	r3, r1
 8003eb2:	7c1b      	ldrb	r3, [r3, #16]
 8003eb4:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003eb6:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eba:	3b03      	subs	r3, #3
 8003ebc:	6979      	ldr	r1, [r7, #20]
 8003ebe:	440b      	add	r3, r1
 8003ec0:	7c1b      	ldrb	r3, [r3, #16]
 8003ec2:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8003ec4:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->HuffVal[index - 4UL] & 0xFFUL);
 8003ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec8:	3a04      	subs	r2, #4
 8003eca:	6979      	ldr	r1, [r7, #20]
 8003ecc:	440a      	add	r2, r1
 8003ece:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8003ed0:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003ed2:	6a3b      	ldr	r3, [r7, #32]
 8003ed4:	601a      	str	r2, [r3, #0]
    address--;
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	3b04      	subs	r3, #4
 8003eda:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8003edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ede:	3b04      	subs	r3, #4
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d8da      	bhi.n	8003e9e <JPEG_Set_Huff_DHTMem+0x7e>
  }

  /* AC0 Huffman Table : BITS*/
  /* AC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 7 to DHTMEM + 10*/
  address = (hjpeg->Instance->DHTMEM + 10UL);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003ef0:	3328      	adds	r3, #40	@ 0x28
 8003ef2:	623b      	str	r3, [r7, #32]
  index = 16;
 8003ef4:	2310      	movs	r3, #16
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003ef8:	e01d      	b.n	8003f36 <JPEG_Set_Huff_DHTMem+0x116>
  {

    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	3b01      	subs	r3, #1
 8003efe:	69fa      	ldr	r2, [r7, #28]
 8003f00:	5cd3      	ldrb	r3, [r2, r3]
 8003f02:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	3b02      	subs	r3, #2
 8003f08:	69f9      	ldr	r1, [r7, #28]
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003f0e:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8003f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f12:	3b03      	subs	r3, #3
 8003f14:	69f9      	ldr	r1, [r7, #28]
 8003f16:	5ccb      	ldrb	r3, [r1, r3]
 8003f18:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8003f1a:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->Bits[index - 4UL] & 0xFFUL);
 8003f1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f1e:	3a04      	subs	r2, #4
 8003f20:	69f9      	ldr	r1, [r7, #28]
 8003f22:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8003f24:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	601a      	str	r2, [r3, #0]
    address--;
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	3b04      	subs	r3, #4
 8003f2e:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8003f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f32:	3b04      	subs	r3, #4
 8003f34:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f38:	2b03      	cmp	r3, #3
 8003f3a:	d8de      	bhi.n	8003efa <JPEG_Set_Huff_DHTMem+0xda>

  }
  /* AC0 Huffman Table : Val*/
  /* AC0 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 11 to DHTMEM + 51 */
  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 51) belong to AC0 VALS table */
  address = (hjpeg->Instance->DHTMEM + 51);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003f44:	33cc      	adds	r3, #204	@ 0xcc
 8003f46:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800403c <JPEG_Set_Huff_DHTMem+0x21c>)
 8003f4e:	4013      	ands	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8003f58:	021a      	lsls	r2, r3, #8
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	69fa      	ldr	r2, [r7, #28]
 8003f60:	f892 20b0 	ldrb.w	r2, [r2, #176]	@ 0xb0
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
  *address = value;
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC0 huffman values */
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	3b04      	subs	r3, #4
 8003f72:	623b      	str	r3, [r7, #32]
  index = 160;
 8003f74:	23a0      	movs	r3, #160	@ 0xa0
 8003f76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003f78:	e021      	b.n	8003fbe <JPEG_Set_Huff_DHTMem+0x19e>
  {
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	69fa      	ldr	r2, [r7, #28]
 8003f80:	4413      	add	r3, r2
 8003f82:	7c1b      	ldrb	r3, [r3, #16]
 8003f84:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8003f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f88:	3b02      	subs	r3, #2
 8003f8a:	69f9      	ldr	r1, [r7, #28]
 8003f8c:	440b      	add	r3, r1
 8003f8e:	7c1b      	ldrb	r3, [r3, #16]
 8003f90:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003f92:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8003f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f96:	3b03      	subs	r3, #3
 8003f98:	69f9      	ldr	r1, [r7, #28]
 8003f9a:	440b      	add	r3, r1
 8003f9c:	7c1b      	ldrb	r3, [r3, #16]
 8003f9e:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8003fa0:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa4:	3a04      	subs	r2, #4
 8003fa6:	69f9      	ldr	r1, [r7, #28]
 8003fa8:	440a      	add	r2, r1
 8003faa:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8003fac:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8003fae:	6a3b      	ldr	r3, [r7, #32]
 8003fb0:	601a      	str	r2, [r3, #0]
    address--;
 8003fb2:	6a3b      	ldr	r3, [r7, #32]
 8003fb4:	3b04      	subs	r3, #4
 8003fb6:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fba:	3b04      	subs	r3, #4
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d8da      	bhi.n	8003f7a <JPEG_Set_Huff_DHTMem+0x15a>
  }

  /* DC1 Huffman Table : BITS*/
  /* DC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM + 51 base address to DHTMEM + 55*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 51) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 51);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003fcc:	33cc      	adds	r3, #204	@ 0xcc
 8003fce:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	785b      	ldrb	r3, [r3, #1]
 8003fdc:	061a      	lsls	r2, r3, #24
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	041b      	lsls	r3, r3, #16
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
  *address = value;
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 55) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 55);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8003ffa:	33dc      	adds	r3, #220	@ 0xdc
 8003ffc:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	4b0e      	ldr	r3, [pc, #56]	@ (800403c <JPEG_Set_Huff_DHTMem+0x21c>)
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->Bits[14] & 0xFFUL);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	7bdb      	ldrb	r3, [r3, #15]
 800400c:	021a      	lsls	r2, r3, #8
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4313      	orrs	r3, r2
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	7b92      	ldrb	r2, [r2, #14]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
  *address = value;
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	601a      	str	r2, [r3, #0]

  /*continue setting 12 DC1 huffman Bits from DHTMEM + 54 down to DHTMEM + 52*/
  address--;
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	3b04      	subs	r3, #4
 8004024:	623b      	str	r3, [r7, #32]
  index = 12;
 8004026:	230c      	movs	r3, #12
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800402a:	e027      	b.n	800407c <JPEG_Set_Huff_DHTMem+0x25c>
 800402c:	0800f650 	.word	0x0800f650
 8004030:	0800f704 	.word	0x0800f704
 8004034:	0800f618 	.word	0x0800f618
 8004038:	0800f634 	.word	0x0800f634
 800403c:	ffff0000 	.word	0xffff0000
  {

    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	3301      	adds	r3, #1
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	5cd3      	ldrb	r3, [r2, r3]
 8004048:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800404a:	6939      	ldr	r1, [r7, #16]
 800404c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404e:	440b      	add	r3, r1
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8004054:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	3b01      	subs	r3, #1
 800405a:	6939      	ldr	r1, [r7, #16]
 800405c:	5ccb      	ldrb	r3, [r1, r3]
 800405e:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 8004060:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->Bits[index - 2UL] & 0xFFUL);
 8004062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004064:	3a02      	subs	r2, #2
 8004066:	6939      	ldr	r1, [r7, #16]
 8004068:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800406a:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800406c:	6a3b      	ldr	r3, [r7, #32]
 800406e:	601a      	str	r2, [r3, #0]
    address--;
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	3b04      	subs	r3, #4
 8004074:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	3b04      	subs	r3, #4
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	2b03      	cmp	r3, #3
 8004080:	d8de      	bhi.n	8004040 <JPEG_Set_Huff_DHTMem+0x220>

  }
  /* DC1 Huffman Table : Val*/
  /* DC1 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +55 to DHTMEM + 58 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 55) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 55);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800408a:	33dc      	adds	r3, #220	@ 0xdc
 800408c:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	b29b      	uxth	r3, r3
 8004094:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	7c5b      	ldrb	r3, [r3, #17]
 800409a:	061a      	lsls	r2, r3, #24
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	431a      	orrs	r2, r3
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	7c1b      	ldrb	r3, [r3, #16]
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 58) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 58);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80040b8:	33e8      	adds	r3, #232	@ 0xe8
 80040ba:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000UL;
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b6d      	ldr	r3, [pc, #436]	@ (8004278 <JPEG_Set_Huff_DHTMem+0x458>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	7edb      	ldrb	r3, [r3, #27]
 80040ca:	021a      	lsls	r2, r3, #8
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	7e92      	ldrb	r2, [r2, #26]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	60fb      	str	r3, [r7, #12]
  *address = value;
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	601a      	str	r2, [r3, #0]

  /*continue setting 8 DC1 huffman val from DHTMEM + 57 down to DHTMEM + 56*/
  address--;
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	3b04      	subs	r3, #4
 80040e2:	623b      	str	r3, [r7, #32]
  index = 8;
 80040e4:	2308      	movs	r3, #8
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 80040e8:	e021      	b.n	800412e <JPEG_Set_Huff_DHTMem+0x30e>
  {
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	3301      	adds	r3, #1
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	7c1b      	ldrb	r3, [r3, #16]
 80040f4:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 80040f6:	6939      	ldr	r1, [r7, #16]
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	440b      	add	r3, r1
 80040fc:	3310      	adds	r3, #16
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8004102:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8004104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004106:	3b01      	subs	r3, #1
 8004108:	6939      	ldr	r1, [r7, #16]
 800410a:	440b      	add	r3, r1
 800410c:	7c1b      	ldrb	r3, [r3, #16]
 800410e:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 8004110:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->HuffVal[index - 2UL] & 0xFFUL);
 8004112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004114:	3a02      	subs	r2, #2
 8004116:	6939      	ldr	r1, [r7, #16]
 8004118:	440a      	add	r2, r1
 800411a:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800411c:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	601a      	str	r2, [r3, #0]
    address--;
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	3b04      	subs	r3, #4
 8004126:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	3b04      	subs	r3, #4
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	2b03      	cmp	r3, #3
 8004132:	d8da      	bhi.n	80040ea <JPEG_Set_Huff_DHTMem+0x2ca>
  }

  /* AC1 Huffman Table : BITS*/
  /* AC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 58 to DHTMEM + 62*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 58) belong to AC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 58);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800413c:	33e8      	adds	r3, #232	@ 0xe8
 800413e:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b29b      	uxth	r3, r3
 8004146:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	785b      	ldrb	r3, [r3, #1]
 800414c:	061a      	lsls	r2, r3, #24
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	431a      	orrs	r2, r3
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	041b      	lsls	r3, r3, #16
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  *address = value;
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 62) belong to Bits Val table */
  address = (hjpeg->Instance->DHTMEM + 62);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800416a:	33f8      	adds	r3, #248	@ 0xf8
 800416c:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	4b41      	ldr	r3, [pc, #260]	@ (8004278 <JPEG_Set_Huff_DHTMem+0x458>)
 8004174:	4013      	ands	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	7bdb      	ldrb	r3, [r3, #15]
 800417c:	021a      	lsls	r2, r3, #8
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	7b92      	ldrb	r2, [r2, #14]
 8004186:	4313      	orrs	r3, r2
 8004188:	60fb      	str	r3, [r7, #12]
  *address = value;
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	601a      	str	r2, [r3, #0]

  /*continue setting 12 AC1 huffman Bits from DHTMEM + 61 down to DHTMEM + 59*/
  address--;
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	3b04      	subs	r3, #4
 8004194:	623b      	str	r3, [r7, #32]
  index = 12;
 8004196:	230c      	movs	r3, #12
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800419a:	e01d      	b.n	80041d8 <JPEG_Set_Huff_DHTMem+0x3b8>
  {

    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	3301      	adds	r3, #1
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	5cd3      	ldrb	r3, [r2, r3]
 80041a4:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 80041a6:	69b9      	ldr	r1, [r7, #24]
 80041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041aa:	440b      	add	r3, r1
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80041b0:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	3b01      	subs	r3, #1
 80041b6:	69b9      	ldr	r1, [r7, #24]
 80041b8:	5ccb      	ldrb	r3, [r1, r3]
 80041ba:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 80041bc:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->Bits[index - 2UL] & 0xFFUL);
 80041be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c0:	3a02      	subs	r2, #2
 80041c2:	69b9      	ldr	r1, [r7, #24]
 80041c4:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80041c6:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	601a      	str	r2, [r3, #0]
    address--;
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	3b04      	subs	r3, #4
 80041d0:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	3b04      	subs	r3, #4
 80041d6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 80041d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041da:	2b03      	cmp	r3, #3
 80041dc:	d8de      	bhi.n	800419c <JPEG_Set_Huff_DHTMem+0x37c>

  }
  /* AC1 Huffman Table : Val*/
  /* AC1 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 62 to DHTMEM + 102 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 62) belong to AC1 VALS table */
  address = (hjpeg->Instance->DHTMEM + 62);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80041e6:	33f8      	adds	r3, #248	@ 0xf8
 80041e8:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	7c5b      	ldrb	r3, [r3, #17]
 80041f6:	061a      	lsls	r2, r3, #24
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	431a      	orrs	r2, r3
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	7c1b      	ldrb	r3, [r3, #16]
 8004200:	041b      	lsls	r3, r3, #16
 8004202:	4313      	orrs	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC1 huffman values from DHTMEM + 63 to DHTMEM+102 */
  address = (hjpeg->Instance->DHTMEM + 102);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8004214:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 8004218:	623b      	str	r3, [r7, #32]
  index = 160;
 800421a:	23a0      	movs	r3, #160	@ 0xa0
 800421c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800421e:	e021      	b.n	8004264 <JPEG_Set_Huff_DHTMem+0x444>
  {
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8004220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004222:	3301      	adds	r3, #1
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4413      	add	r3, r2
 8004228:	7c1b      	ldrb	r3, [r3, #16]
 800422a:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800422c:	69b9      	ldr	r1, [r7, #24]
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	440b      	add	r3, r1
 8004232:	3310      	adds	r3, #16
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8004238:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423c:	3b01      	subs	r3, #1
 800423e:	69b9      	ldr	r1, [r7, #24]
 8004240:	440b      	add	r3, r1
 8004242:	7c1b      	ldrb	r3, [r3, #16]
 8004244:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8004246:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 8004248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800424a:	3a02      	subs	r2, #2
 800424c:	69b9      	ldr	r1, [r7, #24]
 800424e:	440a      	add	r2, r1
 8004250:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8004252:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8004254:	6a3b      	ldr	r3, [r7, #32]
 8004256:	601a      	str	r2, [r3, #0]
    address--;
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	3b04      	subs	r3, #4
 800425c:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	3b04      	subs	r3, #4
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 8004264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004266:	2b03      	cmp	r3, #3
 8004268:	d8da      	bhi.n	8004220 <JPEG_Set_Huff_DHTMem+0x400>
  }

}
 800426a:	bf00      	nop
 800426c:	bf00      	nop
 800426e:	372c      	adds	r7, #44	@ 0x2c
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	ffff0000 	.word	0xffff0000

0800427c <JPEG_Init_Process>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004288:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	655a      	str	r2, [r3, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004294:	f003 0303 	and.w	r3, r3, #3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d108      	bne.n	80042ae <JPEG_Init_Process+0x32>
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0208 	orr.w	r2, r2, #8
 80042aa:	605a      	str	r2, [r3, #4]
 80042ac:	e007      	b.n	80042be <JPEG_Init_Process+0x42>
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 0208 	bic.w	r2, r2, #8
 80042bc:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0201 	bic.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80042dc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042fc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0201 	orr.w	r2, r2, #1
 800431c:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004322:	f003 030c 	and.w	r3, r3, #12
 8004326:	2b08      	cmp	r3, #8
 8004328:	d108      	bne.n	800433c <JPEG_Init_Process+0xc0>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 8004338:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  else
  {
    /* Nothing to do */
  }
}
 800433a:	e00d      	b.n	8004358 <JPEG_Init_Process+0xdc>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b0c      	cmp	r3, #12
 8004346:	d107      	bne.n	8004358 <JPEG_Init_Process+0xdc>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8004356:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <JPEG_DMA_StartProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if process ends else JPEG_PROCESS_ONGOING
  */
static HAL_StatusTypeDef JPEG_DMA_StartProcess(JPEG_HandleTypeDef *hjpeg)
{
 8004364:	b590      	push	{r4, r7, lr}
 8004366:	b087      	sub	sp, #28
 8004368:	af02      	add	r7, sp, #8
 800436a:	6078      	str	r0, [r7, #4]
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004372:	60fb      	str	r3, [r7, #12]
  /*if the MDMA Out is triggred with JPEG Out FIFO Threshold flag
      then MDMA out buffer size is 32 bytes
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437a:	60bb      	str	r3, [r7, #8]

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	429a      	cmp	r2, r3
 8004384:	d804      	bhi.n	8004390 <JPEG_DMA_StartProcess+0x2c>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	429a      	cmp	r2, r3
 800438e:	d901      	bls.n	8004394 <JPEG_DMA_StartProcess+0x30>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e074      	b.n	800447e <JPEG_DMA_StartProcess+0x11a>
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004398:	4a3b      	ldr	r2, [pc, #236]	@ (8004488 <JPEG_DMA_StartProcess+0x124>)
 800439a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a0:	4a3a      	ldr	r2, [pc, #232]	@ (800448c <JPEG_DMA_StartProcess+0x128>)
 80043a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a8:	4a39      	ldr	r2, [pc, #228]	@ (8004490 <JPEG_DMA_StartProcess+0x12c>)
 80043aa:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b0:	4a36      	ldr	r2, [pc, #216]	@ (800448c <JPEG_DMA_StartProcess+0x128>)
 80043b2:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b8:	4a36      	ldr	r2, [pc, #216]	@ (8004494 <JPEG_DMA_StartProcess+0x130>)
 80043ba:	659a      	str	r2, [r3, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <JPEG_DMA_StartProcess+0x64>
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d107      	bne.n	80043d8 <JPEG_DMA_StartProcess+0x74>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043cc:	f043 0204 	orr.w	r2, r3, #4
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e052      	b.n	800447e <JPEG_DMA_StartProcess+0x11a>
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	68f9      	ldr	r1, [r7, #12]
 80043e2:	fbb3 f1f1 	udiv	r1, r3, r1
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	fb00 f101 	mul.w	r1, r0, r1
 80043ec:	1a5b      	subs	r3, r3, r1
 80043ee:	1ad2      	subs	r2, r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	629a      	str	r2, [r3, #40]	@ 0x28

  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fc:	68b9      	ldr	r1, [r7, #8]
 80043fe:	fbb3 f1f1 	udiv	r1, r3, r1
 8004402:	68b8      	ldr	r0, [r7, #8]
 8004404:	fb00 f101 	mul.w	r1, r0, r1
 8004408:	1a5b      	subs	r3, r3, r1
 800440a:	1ad2      	subs	r2, r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	62da      	str	r2, [r3, #44]	@ 0x2c


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	3344      	adds	r3, #68	@ 0x44
 800441a:	4619      	mov	r1, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69db      	ldr	r3, [r3, #28]
 8004420:	461c      	mov	r4, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004426:	2201      	movs	r2, #1
 8004428:	9200      	str	r2, [sp, #0]
 800442a:	4622      	mov	r2, r4
 800442c:	f000 fad0 	bl	80049d0 <HAL_MDMA_Start_IT>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d007      	beq.n	8004446 <JPEG_DMA_StartProcess+0xe2>
                        hjpeg->OutDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800443a:	f043 0204 	orr.w	r2, r3, #4
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e01b      	b.n	800447e <JPEG_DMA_StartProcess+0x11a>
  }
  /* Start DMA FIFO In transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	4619      	mov	r1, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3340      	adds	r3, #64	@ 0x40
 8004456:	461c      	mov	r4, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445c:	2201      	movs	r2, #1
 800445e:	9200      	str	r2, [sp, #0]
 8004460:	4622      	mov	r2, r4
 8004462:	f000 fab5 	bl	80049d0 <HAL_MDMA_Start_IT>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d007      	beq.n	800447c <JPEG_DMA_StartProcess+0x118>
                        hjpeg->InDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004470:	f043 0204 	orr.w	r2, r3, #4
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e000      	b.n	800447e <JPEG_DMA_StartProcess+0x11a>
  }

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	bd90      	pop	{r4, r7, pc}
 8004486:	bf00      	nop
 8004488:	080046ad 	.word	0x080046ad
 800448c:	0800489b 	.word	0x0800489b
 8004490:	080047d9 	.word	0x080047d9
 8004494:	080048eb 	.word	0x080048eb

08004498 <JPEG_DMA_EndProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE
  */
static void JPEG_DMA_EndProcess(JPEG_HandleTypeDef *hjpeg)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	f3c3 0310 	ubfx	r3, r3, #0, #17
 80044b0:	1ad2      	subs	r2, r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /*if Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	429a      	cmp	r2, r3
 80044c0:	d10a      	bne.n	80044d8 <JPEG_DMA_EndProcess+0x40>
  {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	69d9      	ldr	r1, [r3, #28]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	461a      	mov	r2, r3
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f7fc ff5f 	bl	8001390 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

    hjpeg->JpegOutCount = 0;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /*Check if remaining data in the output FIFO*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d134      	bne.n	8004550 <JPEG_DMA_EndProcess+0xb8>
  {
    if (hjpeg->JpegOutCount > 0UL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <JPEG_DMA_EndProcess+0x6c>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69d9      	ldr	r1, [r3, #28]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	461a      	mov	r2, r3
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f7fc ff49 	bl	8001390 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0201 	bic.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]

    tmpContext = hjpeg->Context;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004518:	60fb      	str	r3, [r7, #12]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d103      	bne.n	8004548 <JPEG_DMA_EndProcess+0xb0>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7fc ff49 	bl	80013d8 <HAL_JPEG_DecodeCpltCallback>
  else
  {
    /* Nothing to do */
  }

}
 8004546:	e00c      	b.n	8004562 <JPEG_DMA_EndProcess+0xca>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7ff f8fd 	bl	8003748 <HAL_JPEG_EncodeCpltCallback>
}
 800454e:	e008      	b.n	8004562 <JPEG_DMA_EndProcess+0xca>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d102      	bne.n	8004562 <JPEG_DMA_EndProcess+0xca>
    JPEG_DMA_PollResidualData(hjpeg);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f804 	bl	800456a <JPEG_DMA_PollResidualData>
}
 8004562:	bf00      	nop
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <JPEG_DMA_PollResidualData>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None.
  */
static void JPEG_DMA_PollResidualData(JPEG_HandleTypeDef *hjpeg)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b086      	sub	sp, #24
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  uint32_t count;
  uint32_t dataOut;

  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8004572:	2310      	movs	r3, #16
 8004574:	617b      	str	r3, [r7, #20]
 8004576:	e04f      	b.n	8004618 <JPEG_DMA_PollResidualData+0xae>
  {
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d146      	bne.n	8004612 <JPEG_DMA_PollResidualData+0xa8>
    {
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	2b00      	cmp	r3, #0
 8004590:	d03f      	beq.n	8004612 <JPEG_DMA_PollResidualData+0xa8>
      {
        dataOut = hjpeg->Instance->DOR;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004598:	60fb      	str	r3, [r7, #12]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69da      	ldr	r2, [r3, #28]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	4413      	add	r3, r2
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	0a19      	lsrs	r1, r3, #8
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69da      	ldr	r2, [r3, #28]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	3301      	adds	r3, #1
 80045b8:	4413      	add	r3, r2
 80045ba:	b2ca      	uxtb	r2, r1
 80045bc:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0c19      	lsrs	r1, r3, #16
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69da      	ldr	r2, [r3, #28]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ca:	3302      	adds	r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	b2ca      	uxtb	r2, r1
 80045d0:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	0e19      	lsrs	r1, r3, #24
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	3303      	adds	r3, #3
 80045e0:	4413      	add	r3, r2
 80045e2:	b2ca      	uxtb	r2, r1
 80045e4:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount += 4UL;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	1d1a      	adds	r2, r3, #4
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	625a      	str	r2, [r3, #36]	@ 0x24

        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d10a      	bne.n	8004612 <JPEG_DMA_PollResidualData+0xa8>
        {
          /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69d9      	ldr	r1, [r3, #28]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	461a      	mov	r2, r3
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7fc fec2 	bl	8001390 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

          hjpeg->JpegOutCount = 0;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	3b01      	subs	r3, #1
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1ac      	bne.n	8004578 <JPEG_DMA_PollResidualData+0xe>

      }
    }
  }

  tmpContext = hjpeg->Context;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004622:	613b      	str	r3, [r7, #16]

  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462a:	f003 0310 	and.w	r3, r3, #16
 800462e:	2b00      	cmp	r3, #0
 8004630:	d004      	beq.n	800463c <JPEG_DMA_PollResidualData+0xd2>
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d133      	bne.n	80046a4 <JPEG_DMA_PollResidualData+0x13a>
  {
    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]

    if (hjpeg->JpegOutCount > 0UL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00a      	beq.n	800466a <JPEG_DMA_PollResidualData+0x100>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	69d9      	ldr	r1, [r3, #28]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	461a      	mov	r2, r3
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7fc fe96 	bl	8001390 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    tmpContext = hjpeg->Context;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466e:	613b      	str	r3, [r7, #16]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004674:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b02      	cmp	r3, #2
 8004694:	d103      	bne.n	800469e <JPEG_DMA_PollResidualData+0x134>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fc fe9e 	bl	80013d8 <HAL_JPEG_DecodeCpltCallback>
#else
      HAL_JPEG_EncodeCpltCallback(hjpeg);
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
    }
  }
}
 800469c:	e002      	b.n	80046a4 <JPEG_DMA_PollResidualData+0x13a>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7ff f852 	bl	8003748 <HAL_JPEG_EncodeCpltCallback>
}
 80046a4:	bf00      	nop
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <JPEG_MDMAInCpltCallback>:
  * @brief  MDMA input transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAInCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 80046ac:	b590      	push	{r4, r7, lr}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af02      	add	r7, sp, #8
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t inXfrSize;

  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b8:	60fb      	str	r3, [r7, #12]

  /* Disable The JPEG IT so the MDMA Input Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80046c8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Check if context method is DMA and we are not in ending DMA stage */
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ce:	f248 030c 	movw	r3, #32780	@ 0x800c
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b0c      	cmp	r3, #12
 80046d6:	d17c      	bne.n	80047d2 <JPEG_MDMAInCpltCallback+0x126>
    /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
      else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
      */
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046de:	60bb      	str	r3, [r7, #8]

    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f3c3 0310 	ubfx	r3, r3, #0, #17
 80046ee:	1ad2      	subs	r2, r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	621a      	str	r2, [r3, #32]

    /*Call HAL_JPEG_GetDataCallback to get new data */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->GetDataCallback(hjpeg, hjpeg->JpegInCount);
#else
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	4619      	mov	r1, r3
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f7fc fe0a 	bl	8001314 <HAL_JPEG_GetDataCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */


    if (hjpeg->InDataLength >= inXfrSize)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	429a      	cmp	r2, r3
 8004708:	d81f      	bhi.n	800474a <JPEG_MDMAInCpltCallback+0x9e>
    {
      if (inXfrSize == 0UL)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10d      	bne.n	800472c <JPEG_MDMAInCpltCallback+0x80>
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004714:	f043 0204 	orr.w	r2, r3, #4
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2206      	movs	r2, #6
 8004720:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7fc fe4d 	bl	80013c4 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 800472a:	e052      	b.n	80047d2 <JPEG_MDMAInCpltCallback+0x126>
      }
      /*JPEG Input MDMA transfer data number must be multiple of MDMA buffer size
        as the destination is a 32 bits register */
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	fbb3 f1f1 	udiv	r1, r3, r1
 800473a:	68b8      	ldr	r0, [r7, #8]
 800473c:	fb00 f101 	mul.w	r1, r0, r1
 8004740:	1a5b      	subs	r3, r3, r1
 8004742:	1ad2      	subs	r2, r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	629a      	str	r2, [r3, #40]	@ 0x28
 8004748:	e010      	b.n	800476c <JPEG_MDMAInCpltCallback+0xc0>

    }
    else if (hjpeg->InDataLength > 0UL)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <JPEG_MDMAInCpltCallback+0xc0>
    {
      /* Transfer the remaining Data, must be multiple of source data size (byte) and destination data size (word) */
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d006      	beq.n	800476c <JPEG_MDMAInCpltCallback+0xc0>
      {
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	089b      	lsrs	r3, r3, #2
 8004764:	3301      	adds	r3, #1
 8004766:	009a      	lsls	r2, r3, #2
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	629a      	str	r2, [r3, #40]	@ 0x28
    else
    {
      /* Nothing to do */
    }

    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004770:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d124      	bne.n	80047c2 <JPEG_MDMAInCpltCallback+0x116>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477c:	2b00      	cmp	r3, #0
 800477e:	d020      	beq.n	80047c2 <JPEG_MDMAInCpltCallback+0x116>
    {
      /* Start MDMA FIFO In transfer */
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	4619      	mov	r1, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3340      	adds	r3, #64	@ 0x40
 8004790:	461c      	mov	r4, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004796:	2201      	movs	r2, #1
 8004798:	9200      	str	r2, [sp, #0]
 800479a:	4622      	mov	r2, r4
 800479c:	f000 f918 	bl	80049d0 <HAL_MDMA_Start_IT>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00d      	beq.n	80047c2 <JPEG_MDMAInCpltCallback+0x116>
                            hjpeg->InDataLength, 1) != HAL_OK)
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047aa:	f043 0204 	orr.w	r2, r3, #4
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2206      	movs	r2, #6
 80047b6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f7fc fe02 	bl	80013c4 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 80047c0:	e007      	b.n	80047d2 <JPEG_MDMAInCpltCallback+0x126>
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }
}
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd90      	pop	{r4, r7, pc}

080047d8 <JPEG_MDMAOutCpltCallback>:
  * @brief  MDMA output transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 80047d8:	b590      	push	{r4, r7, lr}
 80047da:	b087      	sub	sp, #28
 80047dc:	af02      	add	r7, sp, #8
 80047de:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e4:	60fb      	str	r3, [r7, #12]


  /* Disable The JPEG IT so the MDMA Output Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80047f4:	631a      	str	r2, [r3, #48]	@ 0x30

  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047fa:	f248 030c 	movw	r3, #32780	@ 0x800c
 80047fe:	4013      	ands	r3, r2
 8004800:	2b0c      	cmp	r3, #12
 8004802:	d147      	bne.n	8004894 <JPEG_MDMAOutCpltCallback+0xbc>
      JPEG_CONTEXT_DMA) /* Check if context method is DMA and we are not in ending DMA stage */
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d138      	bne.n	8004884 <JPEG_MDMAOutCpltCallback+0xac>
    {
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8004820:	1ad2      	subs	r2, r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	625a      	str	r2, [r3, #36]	@ 0x24

      /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	69d9      	ldr	r1, [r3, #28]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482e:	461a      	mov	r2, r3
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f7fc fdad 	bl	8001390 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d120      	bne.n	8004884 <JPEG_MDMAOutCpltCallback+0xac>
      {
        /* Start MDMA FIFO Out transfer */
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3344      	adds	r3, #68	@ 0x44
 800484c:	4619      	mov	r1, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	461c      	mov	r4, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004858:	2201      	movs	r2, #1
 800485a:	9200      	str	r2, [sp, #0]
 800485c:	4622      	mov	r2, r4
 800485e:	f000 f8b7 	bl	80049d0 <HAL_MDMA_Start_IT>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00d      	beq.n	8004884 <JPEG_MDMAOutCpltCallback+0xac>
                              hjpeg->OutDataLength, 1) != HAL_OK)
        {
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800486c:	f043 0204 	orr.w	r2, r3, #4
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	651a      	str	r2, [r3, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2206      	movs	r2, #6
 8004878:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->ErrorCallback(hjpeg);
#else
          HAL_JPEG_ErrorCallback(hjpeg);
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	f7fc fda1 	bl	80013c4 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
          return;
 8004882:	e007      	b.n	8004894 <JPEG_MDMAOutCpltCallback+0xbc>
        }
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8004892:	631a      	str	r2, [r3, #48]	@ 0x30
  }

}
 8004894:	3714      	adds	r7, #20
 8004896:	46bd      	mov	sp, r7
 8004898:	bd90      	pop	{r4, r7, pc}

0800489a <JPEG_MDMAErrorCallback>:
  * @brief  MDMA Transfer error callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAErrorCallback(MDMA_HandleTypeDef *hmdma)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b084      	sub	sp, #16
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	60fb      	str	r3, [r7, #12]

  /*Stop Encoding/Decoding*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0201 	bic.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80048c6:	631a      	str	r2, [r3, #48]	@ 0x30

  hjpeg->State = HAL_JPEG_STATE_READY;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d4:	f043 0204 	orr.w	r2, r3, #4
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
  hjpeg->ErrorCallback(hjpeg);
#else
  HAL_JPEG_ErrorCallback(hjpeg);
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f7fc fd71 	bl	80013c4 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
}
 80048e2:	bf00      	nop
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <JPEG_MDMAOutAbortCallback>:
  * @brief  MDMA output Abort callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutAbortCallback(MDMA_HandleTypeDef *hmdma)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b084      	sub	sp, #16
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	60fb      	str	r3, [r7, #12]

  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <JPEG_MDMAOutAbortCallback+0x20>
  {
    JPEG_DMA_EndProcess(hjpeg);
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f7ff fdc7 	bl	8004498 <JPEG_DMA_EndProcess>
  }
}
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <JPEG_GetQuality>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG image quality from 1 to 100.
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
 8004914:	b480      	push	{r7}
 8004916:	b08b      	sub	sp, #44	@ 0x2c
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t quality = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3350      	adds	r3, #80	@ 0x50
 8004926:	61bb      	str	r3, [r7, #24]

  i = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	623b      	str	r3, [r7, #32]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800492c:	e042      	b.n	80049b4 <JPEG_GetQuality+0xa0>
  {
    quantRow = *tableAddress;
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 4UL; j++)
 8004934:	2300      	movs	r3, #0
 8004936:	61fb      	str	r3, [r7, #28]
 8004938:	e033      	b.n	80049a2 <JPEG_GetQuality+0x8e>
    {
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
 8004944:	b2db      	uxtb	r3, r3
 8004946:	613b      	str	r3, [r7, #16]
      if (quantVal == 1UL)
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d103      	bne.n	8004956 <JPEG_GetQuality+0x42>
      {
        /* if Quantization value = 1 then quality is 100%*/
        quality += 100UL;
 800494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004950:	3364      	adds	r3, #100	@ 0x64
 8004952:	627b      	str	r3, [r7, #36]	@ 0x24
 8004954:	e022      	b.n	800499c <JPEG_GetQuality+0x88>
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2264      	movs	r2, #100	@ 0x64
 800495a:	fb02 f303 	mul.w	r3, r2, r3
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004962:	6a38      	ldr	r0, [r7, #32]
 8004964:	69f9      	ldr	r1, [r7, #28]
 8004966:	4401      	add	r1, r0
 8004968:	4818      	ldr	r0, [pc, #96]	@ (80049cc <JPEG_GetQuality+0xb8>)
 800496a:	5c41      	ldrb	r1, [r0, r1]
 800496c:	440a      	add	r2, r1
 800496e:	7812      	ldrb	r2, [r2, #0]
 8004970:	fbb3 f3f2 	udiv	r3, r3, r2
 8004974:	60fb      	str	r3, [r7, #12]

        if (scale <= 100UL)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b64      	cmp	r3, #100	@ 0x64
 800497a:	d807      	bhi.n	800498c <JPEG_GetQuality+0x78>
        {
          quality += (200UL - scale) / 2UL;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8004982:	085b      	lsrs	r3, r3, #1
 8004984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004986:	4413      	add	r3, r2
 8004988:	627b      	str	r3, [r7, #36]	@ 0x24
 800498a:	e007      	b.n	800499c <JPEG_GetQuality+0x88>
        }
        else
        {
          quality += 5000UL / scale;
 800498c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	fbb2 f3f3 	udiv	r3, r2, r3
 8004996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004998:	4413      	add	r3, r2
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
    for (j = 0; j < 4UL; j++)
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	3301      	adds	r3, #1
 80049a0:	61fb      	str	r3, [r7, #28]
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d9c8      	bls.n	800493a <JPEG_GetQuality+0x26>
        }
      }
    }

    i += 4UL;
 80049a8:	6a3b      	ldr	r3, [r7, #32]
 80049aa:	3304      	adds	r3, #4
 80049ac:	623b      	str	r3, [r7, #32]
    tableAddress ++;
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	3304      	adds	r3, #4
 80049b2:	61bb      	str	r3, [r7, #24]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	2b3c      	cmp	r3, #60	@ 0x3c
 80049b8:	d9b9      	bls.n	800492e <JPEG_GetQuality+0x1a>
  }

  return (quality / 64UL);
 80049ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049bc:	099b      	lsrs	r3, r3, #6
}
 80049be:	4618      	mov	r0, r3
 80049c0:	372c      	adds	r7, #44	@ 0x2c
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	0800f7b8 	.word	0x0800f7b8

080049d0 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af02      	add	r7, sp, #8
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
 80049dc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e070      	b.n	8004aca <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_MDMA_Start_IT+0x26>
 80049f2:	2302      	movs	r3, #2
 80049f4:	e069      	b.n	8004aca <HAL_MDMA_Start_IT+0xfa>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d158      	bne.n	8004abc <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0201 	bic.w	r2, r2, #1
 8004a26:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 f84e 	bl	8004ad4 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0206 	orr.w	r2, r2, #6
 8004a46:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d007      	beq.n	8004a60 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0210 	orr.w	r2, r2, #16
 8004a5e:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d007      	beq.n	8004a78 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0208 	orr.w	r2, r2, #8
 8004a76:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d007      	beq.n	8004a90 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68da      	ldr	r2, [r3, #12]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f042 0220 	orr.w	r2, r2, #32
 8004a8e:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68da      	ldr	r2, [r3, #12]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004ab8:	60da      	str	r2, [r3, #12]
 8004aba:	e005      	b.n	8004ac8 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e000      	b.n	8004aca <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
 8004ae0:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	4b31      	ldr	r3, [pc, #196]	@ (8004bb0 <MDMA_SetConfig+0xdc>)
 8004aea:	4013      	ands	r3, r2
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	f3c2 0110 	ubfx	r1, r2, #0, #17
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	6812      	ldr	r2, [r2, #0]
 8004af6:	430b      	orrs	r3, r1
 8004af8:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	051a      	lsls	r2, r3, #20
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	221f      	movs	r2, #31
 8004b18:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004b30:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b38:	d002      	beq.n	8004b40 <MDMA_SetConfig+0x6c>
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d108      	bne.n	8004b52 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004b4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b50:	e007      	b.n	8004b62 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004b60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004b68:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b70:	d002      	beq.n	8004b78 <MDMA_SetConfig+0xa4>
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004b86:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b88:	e007      	b.n	8004b9a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004b98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004ba4:	bf00      	nop
 8004ba6:	371c      	adds	r7, #28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	fffe0000 	.word	0xfffe0000

08004bb4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004bbc:	4b29      	ldr	r3, [pc, #164]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	2b06      	cmp	r3, #6
 8004bc6:	d00a      	beq.n	8004bde <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004bc8:	4b26      	ldr	r3, [pc, #152]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d001      	beq.n	8004bda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e040      	b.n	8004c5c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	e03e      	b.n	8004c5c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004bde:	4b21      	ldr	r3, [pc, #132]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004be6:	491f      	ldr	r1, [pc, #124]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004bee:	f7fd fcd5 	bl	800259c <HAL_GetTick>
 8004bf2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004bf4:	e009      	b.n	8004c0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004bf6:	f7fd fcd1 	bl	800259c <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c04:	d901      	bls.n	8004c0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e028      	b.n	8004c5c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004c0a:	4b16      	ldr	r3, [pc, #88]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c16:	d1ee      	bne.n	8004bf6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b1e      	cmp	r3, #30
 8004c1c:	d008      	beq.n	8004c30 <HAL_PWREx_ConfigSupply+0x7c>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c22:	d005      	beq.n	8004c30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b1d      	cmp	r3, #29
 8004c28:	d002      	beq.n	8004c30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b2d      	cmp	r3, #45	@ 0x2d
 8004c2e:	d114      	bne.n	8004c5a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004c30:	f7fd fcb4 	bl	800259c <HAL_GetTick>
 8004c34:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004c36:	e009      	b.n	8004c4c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004c38:	f7fd fcb0 	bl	800259c <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c46:	d901      	bls.n	8004c4c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e007      	b.n	8004c5c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004c4c:	4b05      	ldr	r3, [pc, #20]	@ (8004c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c58:	d1ee      	bne.n	8004c38 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	58024800 	.word	0x58024800

08004c68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08c      	sub	sp, #48	@ 0x30
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d102      	bne.n	8004c7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	f000 bc48 	b.w	800550c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 8088 	beq.w	8004d9a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c8a:	4b99      	ldr	r3, [pc, #612]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c94:	4b96      	ldr	r3, [pc, #600]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c98:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d007      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x48>
 8004ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca2:	2b18      	cmp	r3, #24
 8004ca4:	d111      	bne.n	8004cca <HAL_RCC_OscConfig+0x62>
 8004ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d10c      	bne.n	8004cca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb0:	4b8f      	ldr	r3, [pc, #572]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d06d      	beq.n	8004d98 <HAL_RCC_OscConfig+0x130>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d169      	bne.n	8004d98 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	f000 bc21 	b.w	800550c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd2:	d106      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x7a>
 8004cd4:	4b86      	ldr	r3, [pc, #536]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a85      	ldr	r2, [pc, #532]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cde:	6013      	str	r3, [r2, #0]
 8004ce0:	e02e      	b.n	8004d40 <HAL_RCC_OscConfig+0xd8>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10c      	bne.n	8004d04 <HAL_RCC_OscConfig+0x9c>
 8004cea:	4b81      	ldr	r3, [pc, #516]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a80      	ldr	r2, [pc, #512]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	4b7e      	ldr	r3, [pc, #504]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a7d      	ldr	r2, [pc, #500]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004cfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	e01d      	b.n	8004d40 <HAL_RCC_OscConfig+0xd8>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCC_OscConfig+0xc0>
 8004d0e:	4b78      	ldr	r3, [pc, #480]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a77      	ldr	r2, [pc, #476]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	4b75      	ldr	r3, [pc, #468]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a74      	ldr	r2, [pc, #464]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	e00b      	b.n	8004d40 <HAL_RCC_OscConfig+0xd8>
 8004d28:	4b71      	ldr	r3, [pc, #452]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a70      	ldr	r2, [pc, #448]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	4b6e      	ldr	r3, [pc, #440]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a6d      	ldr	r2, [pc, #436]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d013      	beq.n	8004d70 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d48:	f7fd fc28 	bl	800259c <HAL_GetTick>
 8004d4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d50:	f7fd fc24 	bl	800259c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	@ 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e3d4      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d62:	4b63      	ldr	r3, [pc, #396]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCC_OscConfig+0xe8>
 8004d6e:	e014      	b.n	8004d9a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d70:	f7fd fc14 	bl	800259c <HAL_GetTick>
 8004d74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d78:	f7fd fc10 	bl	800259c <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b64      	cmp	r3, #100	@ 0x64
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e3c0      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d8a:	4b59      	ldr	r3, [pc, #356]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f0      	bne.n	8004d78 <HAL_RCC_OscConfig+0x110>
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 80ca 	beq.w	8004f3c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004da8:	4b51      	ldr	r3, [pc, #324]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004db0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004db2:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d007      	beq.n	8004dce <HAL_RCC_OscConfig+0x166>
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	2b18      	cmp	r3, #24
 8004dc2:	d156      	bne.n	8004e72 <HAL_RCC_OscConfig+0x20a>
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d151      	bne.n	8004e72 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004dce:	4b48      	ldr	r3, [pc, #288]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0304 	and.w	r3, r3, #4
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <HAL_RCC_OscConfig+0x17e>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e392      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004de6:	4b42      	ldr	r3, [pc, #264]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f023 0219 	bic.w	r2, r3, #25
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	493f      	ldr	r1, [pc, #252]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fd fbd0 	bl	800259c <HAL_GetTick>
 8004dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e00:	f7fd fbcc 	bl	800259c <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e37c      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e12:	4b37      	ldr	r3, [pc, #220]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e1e:	f7fd fbed 	bl	80025fc <HAL_GetREVID>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d817      	bhi.n	8004e5c <HAL_RCC_OscConfig+0x1f4>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	2b40      	cmp	r3, #64	@ 0x40
 8004e32:	d108      	bne.n	8004e46 <HAL_RCC_OscConfig+0x1de>
 8004e34:	4b2e      	ldr	r3, [pc, #184]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004e3c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e42:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e44:	e07a      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e46:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	031b      	lsls	r3, r3, #12
 8004e54:	4926      	ldr	r1, [pc, #152]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e5a:	e06f      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e5c:	4b24      	ldr	r3, [pc, #144]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	061b      	lsls	r3, r3, #24
 8004e6a:	4921      	ldr	r1, [pc, #132]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e70:	e064      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d047      	beq.n	8004f0a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f023 0219 	bic.w	r2, r3, #25
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	491a      	ldr	r1, [pc, #104]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8c:	f7fd fb86 	bl	800259c <HAL_GetTick>
 8004e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e94:	f7fd fb82 	bl	800259c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e332      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ea6:	4b12      	ldr	r3, [pc, #72]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb2:	f7fd fba3 	bl	80025fc <HAL_GetREVID>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d819      	bhi.n	8004ef4 <HAL_RCC_OscConfig+0x28c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	2b40      	cmp	r3, #64	@ 0x40
 8004ec6:	d108      	bne.n	8004eda <HAL_RCC_OscConfig+0x272>
 8004ec8:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004ed0:	4a07      	ldr	r2, [pc, #28]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed6:	6053      	str	r3, [r2, #4]
 8004ed8:	e030      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
 8004eda:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	031b      	lsls	r3, r3, #12
 8004ee8:	4901      	ldr	r1, [pc, #4]	@ (8004ef0 <HAL_RCC_OscConfig+0x288>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	604b      	str	r3, [r1, #4]
 8004eee:	e025      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
 8004ef0:	58024400 	.word	0x58024400
 8004ef4:	4b9a      	ldr	r3, [pc, #616]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	061b      	lsls	r3, r3, #24
 8004f02:	4997      	ldr	r1, [pc, #604]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	604b      	str	r3, [r1, #4]
 8004f08:	e018      	b.n	8004f3c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f0a:	4b95      	ldr	r3, [pc, #596]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a94      	ldr	r2, [pc, #592]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f16:	f7fd fb41 	bl	800259c <HAL_GetTick>
 8004f1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004f1c:	e008      	b.n	8004f30 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f1e:	f7fd fb3d 	bl	800259c <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e2ed      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004f30:	4b8b      	ldr	r3, [pc, #556]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1f0      	bne.n	8004f1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0310 	and.w	r3, r3, #16
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 80a9 	beq.w	800509c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f4a:	4b85      	ldr	r3, [pc, #532]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f52:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f54:	4b82      	ldr	r3, [pc, #520]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f58:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d007      	beq.n	8004f70 <HAL_RCC_OscConfig+0x308>
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b18      	cmp	r3, #24
 8004f64:	d13a      	bne.n	8004fdc <HAL_RCC_OscConfig+0x374>
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f003 0303 	and.w	r3, r3, #3
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d135      	bne.n	8004fdc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004f70:	4b7b      	ldr	r3, [pc, #492]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <HAL_RCC_OscConfig+0x320>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	2b80      	cmp	r3, #128	@ 0x80
 8004f82:	d001      	beq.n	8004f88 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e2c1      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f88:	f7fd fb38 	bl	80025fc <HAL_GetREVID>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d817      	bhi.n	8004fc6 <HAL_RCC_OscConfig+0x35e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	2b20      	cmp	r3, #32
 8004f9c:	d108      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x348>
 8004f9e:	4b70      	ldr	r3, [pc, #448]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004fa6:	4a6e      	ldr	r2, [pc, #440]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004fae:	e075      	b.n	800509c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004fb0:	4b6b      	ldr	r3, [pc, #428]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	069b      	lsls	r3, r3, #26
 8004fbe:	4968      	ldr	r1, [pc, #416]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004fc4:	e06a      	b.n	800509c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004fc6:	4b66      	ldr	r3, [pc, #408]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	061b      	lsls	r3, r3, #24
 8004fd4:	4962      	ldr	r1, [pc, #392]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004fda:	e05f      	b.n	800509c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d042      	beq.n	800506a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004fe4:	4b5e      	ldr	r3, [pc, #376]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a5d      	ldr	r2, [pc, #372]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8004fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff0:	f7fd fad4 	bl	800259c <HAL_GetTick>
 8004ff4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004ff8:	f7fd fad0 	bl	800259c <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e280      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800500a:	4b55      	ldr	r3, [pc, #340]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0f0      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005016:	f7fd faf1 	bl	80025fc <HAL_GetREVID>
 800501a:	4603      	mov	r3, r0
 800501c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005020:	4293      	cmp	r3, r2
 8005022:	d817      	bhi.n	8005054 <HAL_RCC_OscConfig+0x3ec>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a1b      	ldr	r3, [r3, #32]
 8005028:	2b20      	cmp	r3, #32
 800502a:	d108      	bne.n	800503e <HAL_RCC_OscConfig+0x3d6>
 800502c:	4b4c      	ldr	r3, [pc, #304]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005034:	4a4a      	ldr	r2, [pc, #296]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005036:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800503a:	6053      	str	r3, [r2, #4]
 800503c:	e02e      	b.n	800509c <HAL_RCC_OscConfig+0x434>
 800503e:	4b48      	ldr	r3, [pc, #288]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	069b      	lsls	r3, r3, #26
 800504c:	4944      	ldr	r1, [pc, #272]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800504e:	4313      	orrs	r3, r2
 8005050:	604b      	str	r3, [r1, #4]
 8005052:	e023      	b.n	800509c <HAL_RCC_OscConfig+0x434>
 8005054:	4b42      	ldr	r3, [pc, #264]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	061b      	lsls	r3, r3, #24
 8005062:	493f      	ldr	r1, [pc, #252]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005064:	4313      	orrs	r3, r2
 8005066:	60cb      	str	r3, [r1, #12]
 8005068:	e018      	b.n	800509c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800506a:	4b3d      	ldr	r3, [pc, #244]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a3c      	ldr	r2, [pc, #240]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005070:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005076:	f7fd fa91 	bl	800259c <HAL_GetTick>
 800507a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800507c:	e008      	b.n	8005090 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800507e:	f7fd fa8d 	bl	800259c <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d901      	bls.n	8005090 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e23d      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005090:	4b33      	ldr	r3, [pc, #204]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1f0      	bne.n	800507e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d036      	beq.n	8005116 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d019      	beq.n	80050e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 80050b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050b4:	4a2a      	ldr	r2, [pc, #168]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 80050b6:	f043 0301 	orr.w	r3, r3, #1
 80050ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050bc:	f7fd fa6e 	bl	800259c <HAL_GetTick>
 80050c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050c4:	f7fd fa6a 	bl	800259c <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b02      	cmp	r3, #2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e21a      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80050d6:	4b22      	ldr	r3, [pc, #136]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 80050d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f0      	beq.n	80050c4 <HAL_RCC_OscConfig+0x45c>
 80050e2:	e018      	b.n	8005116 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 80050e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 80050ea:	f023 0301 	bic.w	r3, r3, #1
 80050ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f0:	f7fd fa54 	bl	800259c <HAL_GetTick>
 80050f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050f8:	f7fd fa50 	bl	800259c <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e200      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800510a:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800510c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0320 	and.w	r3, r3, #32
 800511e:	2b00      	cmp	r3, #0
 8005120:	d039      	beq.n	8005196 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d01c      	beq.n	8005164 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800512a:	4b0d      	ldr	r3, [pc, #52]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a0c      	ldr	r2, [pc, #48]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005130:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005134:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005136:	f7fd fa31 	bl	800259c <HAL_GetTick>
 800513a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800513e:	f7fd fa2d 	bl	800259c <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e1dd      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005150:	4b03      	ldr	r3, [pc, #12]	@ (8005160 <HAL_RCC_OscConfig+0x4f8>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f0      	beq.n	800513e <HAL_RCC_OscConfig+0x4d6>
 800515c:	e01b      	b.n	8005196 <HAL_RCC_OscConfig+0x52e>
 800515e:	bf00      	nop
 8005160:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005164:	4b9b      	ldr	r3, [pc, #620]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a9a      	ldr	r2, [pc, #616]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800516a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800516e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005170:	f7fd fa14 	bl	800259c <HAL_GetTick>
 8005174:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005178:	f7fd fa10 	bl	800259c <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e1c0      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800518a:	4b92      	ldr	r3, [pc, #584]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1f0      	bne.n	8005178 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 8081 	beq.w	80052a6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80051a4:	4b8c      	ldr	r3, [pc, #560]	@ (80053d8 <HAL_RCC_OscConfig+0x770>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a8b      	ldr	r2, [pc, #556]	@ (80053d8 <HAL_RCC_OscConfig+0x770>)
 80051aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051b0:	f7fd f9f4 	bl	800259c <HAL_GetTick>
 80051b4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051b8:	f7fd f9f0 	bl	800259c <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b64      	cmp	r3, #100	@ 0x64
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e1a0      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051ca:	4b83      	ldr	r3, [pc, #524]	@ (80053d8 <HAL_RCC_OscConfig+0x770>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0f0      	beq.n	80051b8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d106      	bne.n	80051ec <HAL_RCC_OscConfig+0x584>
 80051de:	4b7d      	ldr	r3, [pc, #500]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e2:	4a7c      	ldr	r2, [pc, #496]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ea:	e02d      	b.n	8005248 <HAL_RCC_OscConfig+0x5e0>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10c      	bne.n	800520e <HAL_RCC_OscConfig+0x5a6>
 80051f4:	4b77      	ldr	r3, [pc, #476]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80051f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f8:	4a76      	ldr	r2, [pc, #472]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005200:	4b74      	ldr	r3, [pc, #464]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005204:	4a73      	ldr	r2, [pc, #460]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005206:	f023 0304 	bic.w	r3, r3, #4
 800520a:	6713      	str	r3, [r2, #112]	@ 0x70
 800520c:	e01c      	b.n	8005248 <HAL_RCC_OscConfig+0x5e0>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	2b05      	cmp	r3, #5
 8005214:	d10c      	bne.n	8005230 <HAL_RCC_OscConfig+0x5c8>
 8005216:	4b6f      	ldr	r3, [pc, #444]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521a:	4a6e      	ldr	r2, [pc, #440]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800521c:	f043 0304 	orr.w	r3, r3, #4
 8005220:	6713      	str	r3, [r2, #112]	@ 0x70
 8005222:	4b6c      	ldr	r3, [pc, #432]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005226:	4a6b      	ldr	r2, [pc, #428]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005228:	f043 0301 	orr.w	r3, r3, #1
 800522c:	6713      	str	r3, [r2, #112]	@ 0x70
 800522e:	e00b      	b.n	8005248 <HAL_RCC_OscConfig+0x5e0>
 8005230:	4b68      	ldr	r3, [pc, #416]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005234:	4a67      	ldr	r2, [pc, #412]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	6713      	str	r3, [r2, #112]	@ 0x70
 800523c:	4b65      	ldr	r3, [pc, #404]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800523e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005240:	4a64      	ldr	r2, [pc, #400]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005242:	f023 0304 	bic.w	r3, r3, #4
 8005246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d015      	beq.n	800527c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005250:	f7fd f9a4 	bl	800259c <HAL_GetTick>
 8005254:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005256:	e00a      	b.n	800526e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005258:	f7fd f9a0 	bl	800259c <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e14e      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800526e:	4b59      	ldr	r3, [pc, #356]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d0ee      	beq.n	8005258 <HAL_RCC_OscConfig+0x5f0>
 800527a:	e014      	b.n	80052a6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527c:	f7fd f98e 	bl	800259c <HAL_GetTick>
 8005280:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005282:	e00a      	b.n	800529a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7fd f98a 	bl	800259c <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005292:	4293      	cmp	r3, r2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e138      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800529a:	4b4e      	ldr	r3, [pc, #312]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800529c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1ee      	bne.n	8005284 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 812d 	beq.w	800550a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80052b0:	4b48      	ldr	r3, [pc, #288]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052b8:	2b18      	cmp	r3, #24
 80052ba:	f000 80bd 	beq.w	8005438 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	f040 809e 	bne.w	8005404 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052c8:	4b42      	ldr	r3, [pc, #264]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a41      	ldr	r2, [pc, #260]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80052ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d4:	f7fd f962 	bl	800259c <HAL_GetTick>
 80052d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052dc:	f7fd f95e 	bl	800259c <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e10e      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80052ee:	4b39      	ldr	r3, [pc, #228]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1f0      	bne.n	80052dc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052fa:	4b36      	ldr	r3, [pc, #216]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80052fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052fe:	4b37      	ldr	r3, [pc, #220]	@ (80053dc <HAL_RCC_OscConfig+0x774>)
 8005300:	4013      	ands	r3, r2
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800530a:	0112      	lsls	r2, r2, #4
 800530c:	430a      	orrs	r2, r1
 800530e:	4931      	ldr	r1, [pc, #196]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005310:	4313      	orrs	r3, r2
 8005312:	628b      	str	r3, [r1, #40]	@ 0x28
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005318:	3b01      	subs	r3, #1
 800531a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005322:	3b01      	subs	r3, #1
 8005324:	025b      	lsls	r3, r3, #9
 8005326:	b29b      	uxth	r3, r3
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532e:	3b01      	subs	r3, #1
 8005330:	041b      	lsls	r3, r3, #16
 8005332:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533c:	3b01      	subs	r3, #1
 800533e:	061b      	lsls	r3, r3, #24
 8005340:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005344:	4923      	ldr	r1, [pc, #140]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005346:	4313      	orrs	r3, r2
 8005348:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800534a:	4b22      	ldr	r3, [pc, #136]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534e:	4a21      	ldr	r2, [pc, #132]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005350:	f023 0301 	bic.w	r3, r3, #1
 8005354:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005356:	4b1f      	ldr	r3, [pc, #124]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800535a:	4b21      	ldr	r3, [pc, #132]	@ (80053e0 <HAL_RCC_OscConfig+0x778>)
 800535c:	4013      	ands	r3, r2
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005362:	00d2      	lsls	r2, r2, #3
 8005364:	491b      	ldr	r1, [pc, #108]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005366:	4313      	orrs	r3, r2
 8005368:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800536a:	4b1a      	ldr	r3, [pc, #104]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800536c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536e:	f023 020c 	bic.w	r2, r3, #12
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	4917      	ldr	r1, [pc, #92]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005378:	4313      	orrs	r3, r2
 800537a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800537c:	4b15      	ldr	r3, [pc, #84]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800537e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005380:	f023 0202 	bic.w	r2, r3, #2
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005388:	4912      	ldr	r1, [pc, #72]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800538a:	4313      	orrs	r3, r2
 800538c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800538e:	4b11      	ldr	r3, [pc, #68]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005392:	4a10      	ldr	r2, [pc, #64]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 8005394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005398:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800539a:	4b0e      	ldr	r3, [pc, #56]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 800539c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539e:	4a0d      	ldr	r2, [pc, #52]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80053a6:	4b0b      	ldr	r3, [pc, #44]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053aa:	4a0a      	ldr	r2, [pc, #40]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80053b2:	4b08      	ldr	r3, [pc, #32]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b6:	4a07      	ldr	r2, [pc, #28]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053b8:	f043 0301 	orr.w	r3, r3, #1
 80053bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053be:	4b05      	ldr	r3, [pc, #20]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a04      	ldr	r2, [pc, #16]	@ (80053d4 <HAL_RCC_OscConfig+0x76c>)
 80053c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ca:	f7fd f8e7 	bl	800259c <HAL_GetTick>
 80053ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053d0:	e011      	b.n	80053f6 <HAL_RCC_OscConfig+0x78e>
 80053d2:	bf00      	nop
 80053d4:	58024400 	.word	0x58024400
 80053d8:	58024800 	.word	0x58024800
 80053dc:	fffffc0c 	.word	0xfffffc0c
 80053e0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e4:	f7fd f8da 	bl	800259c <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e08a      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053f6:	4b47      	ldr	r3, [pc, #284]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0f0      	beq.n	80053e4 <HAL_RCC_OscConfig+0x77c>
 8005402:	e082      	b.n	800550a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005404:	4b43      	ldr	r3, [pc, #268]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a42      	ldr	r2, [pc, #264]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 800540a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800540e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005410:	f7fd f8c4 	bl	800259c <HAL_GetTick>
 8005414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005418:	f7fd f8c0 	bl	800259c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e070      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800542a:	4b3a      	ldr	r3, [pc, #232]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCC_OscConfig+0x7b0>
 8005436:	e068      	b.n	800550a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005438:	4b36      	ldr	r3, [pc, #216]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 800543a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800543e:	4b35      	ldr	r3, [pc, #212]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 8005440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005442:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005448:	2b01      	cmp	r3, #1
 800544a:	d031      	beq.n	80054b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f003 0203 	and.w	r2, r3, #3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005456:	429a      	cmp	r2, r3
 8005458:	d12a      	bne.n	80054b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	091b      	lsrs	r3, r3, #4
 800545e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005466:	429a      	cmp	r2, r3
 8005468:	d122      	bne.n	80054b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005474:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005476:	429a      	cmp	r2, r3
 8005478:	d11a      	bne.n	80054b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	0a5b      	lsrs	r3, r3, #9
 800547e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005486:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005488:	429a      	cmp	r2, r3
 800548a:	d111      	bne.n	80054b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	0c1b      	lsrs	r3, r3, #16
 8005490:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005498:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800549a:	429a      	cmp	r2, r3
 800549c:	d108      	bne.n	80054b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	0e1b      	lsrs	r3, r3, #24
 80054a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d001      	beq.n	80054b4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e02b      	b.n	800550c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80054b4:	4b17      	ldr	r3, [pc, #92]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80054b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b8:	08db      	lsrs	r3, r3, #3
 80054ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d01f      	beq.n	800550a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80054ca:	4b12      	ldr	r3, [pc, #72]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	4a11      	ldr	r2, [pc, #68]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80054d0:	f023 0301 	bic.w	r3, r3, #1
 80054d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80054d6:	f7fd f861 	bl	800259c <HAL_GetTick>
 80054da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80054dc:	bf00      	nop
 80054de:	f7fd f85d 	bl	800259c <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d0f9      	beq.n	80054de <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80054ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80054ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005518 <HAL_RCC_OscConfig+0x8b0>)
 80054f0:	4013      	ands	r3, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80054f6:	00d2      	lsls	r2, r2, #3
 80054f8:	4906      	ldr	r1, [pc, #24]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80054fe:	4b05      	ldr	r3, [pc, #20]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 8005500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005502:	4a04      	ldr	r2, [pc, #16]	@ (8005514 <HAL_RCC_OscConfig+0x8ac>)
 8005504:	f043 0301 	orr.w	r3, r3, #1
 8005508:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3730      	adds	r7, #48	@ 0x30
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	58024400 	.word	0x58024400
 8005518:	ffff0007 	.word	0xffff0007

0800551c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d101      	bne.n	8005530 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e19c      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005530:	4b8a      	ldr	r3, [pc, #552]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 030f 	and.w	r3, r3, #15
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d910      	bls.n	8005560 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800553e:	4b87      	ldr	r3, [pc, #540]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f023 020f 	bic.w	r2, r3, #15
 8005546:	4985      	ldr	r1, [pc, #532]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	4313      	orrs	r3, r2
 800554c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800554e:	4b83      	ldr	r3, [pc, #524]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 030f 	and.w	r3, r3, #15
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	429a      	cmp	r2, r3
 800555a:	d001      	beq.n	8005560 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e184      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b00      	cmp	r3, #0
 800556a:	d010      	beq.n	800558e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691a      	ldr	r2, [r3, #16]
 8005570:	4b7b      	ldr	r3, [pc, #492]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005578:	429a      	cmp	r2, r3
 800557a:	d908      	bls.n	800558e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800557c:	4b78      	ldr	r3, [pc, #480]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	4975      	ldr	r1, [pc, #468]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800558a:	4313      	orrs	r3, r2
 800558c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d010      	beq.n	80055bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695a      	ldr	r2, [r3, #20]
 800559e:	4b70      	ldr	r3, [pc, #448]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055a0:	69db      	ldr	r3, [r3, #28]
 80055a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d908      	bls.n	80055bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055aa:	4b6d      	ldr	r3, [pc, #436]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	496a      	ldr	r1, [pc, #424]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0310 	and.w	r3, r3, #16
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d010      	beq.n	80055ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	699a      	ldr	r2, [r3, #24]
 80055cc:	4b64      	ldr	r3, [pc, #400]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d908      	bls.n	80055ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055d8:	4b61      	ldr	r3, [pc, #388]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	495e      	ldr	r1, [pc, #376]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0320 	and.w	r3, r3, #32
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d010      	beq.n	8005618 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	69da      	ldr	r2, [r3, #28]
 80055fa:	4b59      	ldr	r3, [pc, #356]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005602:	429a      	cmp	r2, r3
 8005604:	d908      	bls.n	8005618 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005606:	4b56      	ldr	r3, [pc, #344]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	4953      	ldr	r1, [pc, #332]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005614:	4313      	orrs	r3, r2
 8005616:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d010      	beq.n	8005646 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	68da      	ldr	r2, [r3, #12]
 8005628:	4b4d      	ldr	r3, [pc, #308]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f003 030f 	and.w	r3, r3, #15
 8005630:	429a      	cmp	r2, r3
 8005632:	d908      	bls.n	8005646 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005634:	4b4a      	ldr	r3, [pc, #296]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	f023 020f 	bic.w	r2, r3, #15
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	4947      	ldr	r1, [pc, #284]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005642:	4313      	orrs	r3, r2
 8005644:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d055      	beq.n	80056fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005652:	4b43      	ldr	r3, [pc, #268]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	4940      	ldr	r1, [pc, #256]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005660:	4313      	orrs	r3, r2
 8005662:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	2b02      	cmp	r3, #2
 800566a:	d107      	bne.n	800567c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800566c:	4b3c      	ldr	r3, [pc, #240]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d121      	bne.n	80056bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e0f6      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	2b03      	cmp	r3, #3
 8005682:	d107      	bne.n	8005694 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005684:	4b36      	ldr	r3, [pc, #216]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d115      	bne.n	80056bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e0ea      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d107      	bne.n	80056ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800569c:	4b30      	ldr	r3, [pc, #192]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d109      	bne.n	80056bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0de      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056ac:	4b2c      	ldr	r3, [pc, #176]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e0d6      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056bc:	4b28      	ldr	r3, [pc, #160]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	f023 0207 	bic.w	r2, r3, #7
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	4925      	ldr	r1, [pc, #148]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ce:	f7fc ff65 	bl	800259c <HAL_GetTick>
 80056d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d4:	e00a      	b.n	80056ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056d6:	f7fc ff61 	bl	800259c <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e0be      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d1eb      	bne.n	80056d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d010      	beq.n	800572c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	4b14      	ldr	r3, [pc, #80]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	429a      	cmp	r2, r3
 8005718:	d208      	bcs.n	800572c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800571a:	4b11      	ldr	r3, [pc, #68]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	f023 020f 	bic.w	r2, r3, #15
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	490e      	ldr	r1, [pc, #56]	@ (8005760 <HAL_RCC_ClockConfig+0x244>)
 8005728:	4313      	orrs	r3, r2
 800572a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800572c:	4b0b      	ldr	r3, [pc, #44]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 030f 	and.w	r3, r3, #15
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d214      	bcs.n	8005764 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573a:	4b08      	ldr	r3, [pc, #32]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f023 020f 	bic.w	r2, r3, #15
 8005742:	4906      	ldr	r1, [pc, #24]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4313      	orrs	r3, r2
 8005748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800574a:	4b04      	ldr	r3, [pc, #16]	@ (800575c <HAL_RCC_ClockConfig+0x240>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d005      	beq.n	8005764 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e086      	b.n	800586a <HAL_RCC_ClockConfig+0x34e>
 800575c:	52002000 	.word	0x52002000
 8005760:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	d010      	beq.n	8005792 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	4b3f      	ldr	r3, [pc, #252]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800577c:	429a      	cmp	r2, r3
 800577e:	d208      	bcs.n	8005792 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005780:	4b3c      	ldr	r3, [pc, #240]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	4939      	ldr	r1, [pc, #228]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 800578e:	4313      	orrs	r3, r2
 8005790:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0308 	and.w	r3, r3, #8
 800579a:	2b00      	cmp	r3, #0
 800579c:	d010      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	695a      	ldr	r2, [r3, #20]
 80057a2:	4b34      	ldr	r3, [pc, #208]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d208      	bcs.n	80057c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80057ae:	4b31      	ldr	r3, [pc, #196]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	492e      	ldr	r1, [pc, #184]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057bc:	4313      	orrs	r3, r2
 80057be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0310 	and.w	r3, r3, #16
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d010      	beq.n	80057ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	699a      	ldr	r2, [r3, #24]
 80057d0:	4b28      	ldr	r3, [pc, #160]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057d2:	69db      	ldr	r3, [r3, #28]
 80057d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057d8:	429a      	cmp	r2, r3
 80057da:	d208      	bcs.n	80057ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80057dc:	4b25      	ldr	r3, [pc, #148]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057de:	69db      	ldr	r3, [r3, #28]
 80057e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	4922      	ldr	r1, [pc, #136]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0320 	and.w	r3, r3, #32
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d010      	beq.n	800581c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69da      	ldr	r2, [r3, #28]
 80057fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 8005800:	6a1b      	ldr	r3, [r3, #32]
 8005802:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005806:	429a      	cmp	r2, r3
 8005808:	d208      	bcs.n	800581c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800580a:	4b1a      	ldr	r3, [pc, #104]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	4917      	ldr	r1, [pc, #92]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 8005818:	4313      	orrs	r3, r2
 800581a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800581c:	f000 f89e 	bl	800595c <HAL_RCC_GetSysClockFreq>
 8005820:	4602      	mov	r2, r0
 8005822:	4b14      	ldr	r3, [pc, #80]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	0a1b      	lsrs	r3, r3, #8
 8005828:	f003 030f 	and.w	r3, r3, #15
 800582c:	4912      	ldr	r1, [pc, #72]	@ (8005878 <HAL_RCC_ClockConfig+0x35c>)
 800582e:	5ccb      	ldrb	r3, [r1, r3]
 8005830:	f003 031f 	and.w	r3, r3, #31
 8005834:	fa22 f303 	lsr.w	r3, r2, r3
 8005838:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800583a:	4b0e      	ldr	r3, [pc, #56]	@ (8005874 <HAL_RCC_ClockConfig+0x358>)
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	4a0d      	ldr	r2, [pc, #52]	@ (8005878 <HAL_RCC_ClockConfig+0x35c>)
 8005844:	5cd3      	ldrb	r3, [r2, r3]
 8005846:	f003 031f 	and.w	r3, r3, #31
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	fa22 f303 	lsr.w	r3, r2, r3
 8005850:	4a0a      	ldr	r2, [pc, #40]	@ (800587c <HAL_RCC_ClockConfig+0x360>)
 8005852:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005854:	4a0a      	ldr	r2, [pc, #40]	@ (8005880 <HAL_RCC_ClockConfig+0x364>)
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800585a:	4b0a      	ldr	r3, [pc, #40]	@ (8005884 <HAL_RCC_ClockConfig+0x368>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4618      	mov	r0, r3
 8005860:	f7fc fe52 	bl	8002508 <HAL_InitTick>
 8005864:	4603      	mov	r3, r0
 8005866:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005868:	7bfb      	ldrb	r3, [r7, #15]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	58024400 	.word	0x58024400
 8005878:	0800f608 	.word	0x0800f608
 800587c:	24000004 	.word	0x24000004
 8005880:	24000000 	.word	0x24000000
 8005884:	2400000c 	.word	0x2400000c

08005888 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08c      	sub	sp, #48	@ 0x30
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d12a      	bne.n	80058f0 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800589a:	4b2d      	ldr	r3, [pc, #180]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 800589c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058a0:	4a2b      	ldr	r2, [pc, #172]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058aa:	4b29      	ldr	r3, [pc, #164]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	61bb      	str	r3, [r7, #24]
 80058b6:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80058b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058be:	2302      	movs	r3, #2
 80058c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058c2:	2303      	movs	r3, #3
 80058c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c6:	2300      	movs	r3, #0
 80058c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80058ca:	2300      	movs	r3, #0
 80058cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80058ce:	f107 031c 	add.w	r3, r7, #28
 80058d2:	4619      	mov	r1, r3
 80058d4:	481f      	ldr	r0, [pc, #124]	@ (8005954 <HAL_RCC_MCOConfig+0xcc>)
 80058d6:	f7fd fb89 	bl	8002fec <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80058da:	4b1d      	ldr	r3, [pc, #116]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	430b      	orrs	r3, r1
 80058e8:	4919      	ldr	r1, [pc, #100]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 80058ee:	e02a      	b.n	8005946 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 80058f0:	4b17      	ldr	r3, [pc, #92]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058f6:	4a16      	ldr	r2, [pc, #88]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 80058f8:	f043 0304 	orr.w	r3, r3, #4
 80058fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005900:	4b13      	ldr	r3, [pc, #76]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 8005902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800590e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005914:	2302      	movs	r3, #2
 8005916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005918:	2303      	movs	r3, #3
 800591a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591c:	2300      	movs	r3, #0
 800591e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005920:	2300      	movs	r3, #0
 8005922:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005924:	f107 031c 	add.w	r3, r7, #28
 8005928:	4619      	mov	r1, r3
 800592a:	480b      	ldr	r0, [pc, #44]	@ (8005958 <HAL_RCC_MCOConfig+0xd0>)
 800592c:	f7fd fb5e 	bl	8002fec <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005930:	4b07      	ldr	r3, [pc, #28]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	01d9      	lsls	r1, r3, #7
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	430b      	orrs	r3, r1
 8005940:	4903      	ldr	r1, [pc, #12]	@ (8005950 <HAL_RCC_MCOConfig+0xc8>)
 8005942:	4313      	orrs	r3, r2
 8005944:	610b      	str	r3, [r1, #16]
}
 8005946:	bf00      	nop
 8005948:	3730      	adds	r7, #48	@ 0x30
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	58024400 	.word	0x58024400
 8005954:	58020000 	.word	0x58020000
 8005958:	58020800 	.word	0x58020800

0800595c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800595c:	b480      	push	{r7}
 800595e:	b089      	sub	sp, #36	@ 0x24
 8005960:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005962:	4bb3      	ldr	r3, [pc, #716]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800596a:	2b18      	cmp	r3, #24
 800596c:	f200 8155 	bhi.w	8005c1a <HAL_RCC_GetSysClockFreq+0x2be>
 8005970:	a201      	add	r2, pc, #4	@ (adr r2, 8005978 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005976:	bf00      	nop
 8005978:	080059dd 	.word	0x080059dd
 800597c:	08005c1b 	.word	0x08005c1b
 8005980:	08005c1b 	.word	0x08005c1b
 8005984:	08005c1b 	.word	0x08005c1b
 8005988:	08005c1b 	.word	0x08005c1b
 800598c:	08005c1b 	.word	0x08005c1b
 8005990:	08005c1b 	.word	0x08005c1b
 8005994:	08005c1b 	.word	0x08005c1b
 8005998:	08005a03 	.word	0x08005a03
 800599c:	08005c1b 	.word	0x08005c1b
 80059a0:	08005c1b 	.word	0x08005c1b
 80059a4:	08005c1b 	.word	0x08005c1b
 80059a8:	08005c1b 	.word	0x08005c1b
 80059ac:	08005c1b 	.word	0x08005c1b
 80059b0:	08005c1b 	.word	0x08005c1b
 80059b4:	08005c1b 	.word	0x08005c1b
 80059b8:	08005a09 	.word	0x08005a09
 80059bc:	08005c1b 	.word	0x08005c1b
 80059c0:	08005c1b 	.word	0x08005c1b
 80059c4:	08005c1b 	.word	0x08005c1b
 80059c8:	08005c1b 	.word	0x08005c1b
 80059cc:	08005c1b 	.word	0x08005c1b
 80059d0:	08005c1b 	.word	0x08005c1b
 80059d4:	08005c1b 	.word	0x08005c1b
 80059d8:	08005a0f 	.word	0x08005a0f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059dc:	4b94      	ldr	r3, [pc, #592]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0320 	and.w	r3, r3, #32
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d009      	beq.n	80059fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059e8:	4b91      	ldr	r3, [pc, #580]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	08db      	lsrs	r3, r3, #3
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	4a90      	ldr	r2, [pc, #576]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80059f4:	fa22 f303 	lsr.w	r3, r2, r3
 80059f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80059fa:	e111      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80059fc:	4b8d      	ldr	r3, [pc, #564]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80059fe:	61bb      	str	r3, [r7, #24]
      break;
 8005a00:	e10e      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005a02:	4b8d      	ldr	r3, [pc, #564]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005a04:	61bb      	str	r3, [r7, #24]
      break;
 8005a06:	e10b      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005a08:	4b8c      	ldr	r3, [pc, #560]	@ (8005c3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005a0a:	61bb      	str	r3, [r7, #24]
      break;
 8005a0c:	e108      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005a0e:	4b88      	ldr	r3, [pc, #544]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a12:	f003 0303 	and.w	r3, r3, #3
 8005a16:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005a18:	4b85      	ldr	r3, [pc, #532]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1c:	091b      	lsrs	r3, r3, #4
 8005a1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a22:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005a24:	4b82      	ldr	r3, [pc, #520]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005a2e:	4b80      	ldr	r3, [pc, #512]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a32:	08db      	lsrs	r3, r3, #3
 8005a34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	fb02 f303 	mul.w	r3, r2, r3
 8005a3e:	ee07 3a90 	vmov	s15, r3
 8005a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a46:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f000 80e1 	beq.w	8005c14 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	f000 8083 	beq.w	8005b60 <HAL_RCC_GetSysClockFreq+0x204>
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	f200 80a1 	bhi.w	8005ba4 <HAL_RCC_GetSysClockFreq+0x248>
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <HAL_RCC_GetSysClockFreq+0x114>
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d056      	beq.n	8005b1c <HAL_RCC_GetSysClockFreq+0x1c0>
 8005a6e:	e099      	b.n	8005ba4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a70:	4b6f      	ldr	r3, [pc, #444]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0320 	and.w	r3, r3, #32
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d02d      	beq.n	8005ad8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a7c:	4b6c      	ldr	r3, [pc, #432]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	08db      	lsrs	r3, r3, #3
 8005a82:	f003 0303 	and.w	r3, r3, #3
 8005a86:	4a6b      	ldr	r2, [pc, #428]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005a88:	fa22 f303 	lsr.w	r3, r2, r3
 8005a8c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	ee07 3a90 	vmov	s15, r3
 8005a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	ee07 3a90 	vmov	s15, r3
 8005a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aa6:	4b62      	ldr	r3, [pc, #392]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aae:	ee07 3a90 	vmov	s15, r3
 8005ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ab6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005aba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005c40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005ad6:	e087      	b.n	8005be8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005c44 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aea:	4b51      	ldr	r3, [pc, #324]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af2:	ee07 3a90 	vmov	s15, r3
 8005af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005afa:	ed97 6a02 	vldr	s12, [r7, #8]
 8005afe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005c40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005b1a:	e065      	b.n	8005be8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	ee07 3a90 	vmov	s15, r3
 8005b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b26:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005c48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b2e:	4b40      	ldr	r3, [pc, #256]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b36:	ee07 3a90 	vmov	s15, r3
 8005b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b42:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005c40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005b5e:	e043      	b.n	8005be8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	ee07 3a90 	vmov	s15, r3
 8005b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b6a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005c4c <HAL_RCC_GetSysClockFreq+0x2f0>
 8005b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b72:	4b2f      	ldr	r3, [pc, #188]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b7a:	ee07 3a90 	vmov	s15, r3
 8005b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b82:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b86:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005c40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005ba2:	e021      	b.n	8005be8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	ee07 3a90 	vmov	s15, r3
 8005baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005c48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bbe:	ee07 3a90 	vmov	s15, r3
 8005bc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005c40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005bce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005be2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005be6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005be8:	4b11      	ldr	r3, [pc, #68]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bec:	0a5b      	lsrs	r3, r3, #9
 8005bee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	ee07 3a90 	vmov	s15, r3
 8005bfc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005c00:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c0c:	ee17 3a90 	vmov	r3, s15
 8005c10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005c12:	e005      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	61bb      	str	r3, [r7, #24]
      break;
 8005c18:	e002      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005c1a:	4b07      	ldr	r3, [pc, #28]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005c1c:	61bb      	str	r3, [r7, #24]
      break;
 8005c1e:	bf00      	nop
  }

  return sysclockfreq;
 8005c20:	69bb      	ldr	r3, [r7, #24]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3724      	adds	r7, #36	@ 0x24
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	58024400 	.word	0x58024400
 8005c34:	03d09000 	.word	0x03d09000
 8005c38:	003d0900 	.word	0x003d0900
 8005c3c:	017d7840 	.word	0x017d7840
 8005c40:	46000000 	.word	0x46000000
 8005c44:	4c742400 	.word	0x4c742400
 8005c48:	4a742400 	.word	0x4a742400
 8005c4c:	4bbebc20 	.word	0x4bbebc20

08005c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005c56:	f7ff fe81 	bl	800595c <HAL_RCC_GetSysClockFreq>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	4b10      	ldr	r3, [pc, #64]	@ (8005ca0 <HAL_RCC_GetHCLKFreq+0x50>)
 8005c5e:	699b      	ldr	r3, [r3, #24]
 8005c60:	0a1b      	lsrs	r3, r3, #8
 8005c62:	f003 030f 	and.w	r3, r3, #15
 8005c66:	490f      	ldr	r1, [pc, #60]	@ (8005ca4 <HAL_RCC_GetHCLKFreq+0x54>)
 8005c68:	5ccb      	ldrb	r3, [r1, r3]
 8005c6a:	f003 031f 	and.w	r3, r3, #31
 8005c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c74:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca0 <HAL_RCC_GetHCLKFreq+0x50>)
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	f003 030f 	and.w	r3, r3, #15
 8005c7c:	4a09      	ldr	r2, [pc, #36]	@ (8005ca4 <HAL_RCC_GetHCLKFreq+0x54>)
 8005c7e:	5cd3      	ldrb	r3, [r2, r3]
 8005c80:	f003 031f 	and.w	r3, r3, #31
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	fa22 f303 	lsr.w	r3, r2, r3
 8005c8a:	4a07      	ldr	r2, [pc, #28]	@ (8005ca8 <HAL_RCC_GetHCLKFreq+0x58>)
 8005c8c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c8e:	4a07      	ldr	r2, [pc, #28]	@ (8005cac <HAL_RCC_GetHCLKFreq+0x5c>)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005c94:	4b04      	ldr	r3, [pc, #16]	@ (8005ca8 <HAL_RCC_GetHCLKFreq+0x58>)
 8005c96:	681b      	ldr	r3, [r3, #0]
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3708      	adds	r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	58024400 	.word	0x58024400
 8005ca4:	0800f608 	.word	0x0800f608
 8005ca8:	24000004 	.word	0x24000004
 8005cac:	24000000 	.word	0x24000000

08005cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005cb4:	f7ff ffcc 	bl	8005c50 <HAL_RCC_GetHCLKFreq>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	4b06      	ldr	r3, [pc, #24]	@ (8005cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cbc:	69db      	ldr	r3, [r3, #28]
 8005cbe:	091b      	lsrs	r3, r3, #4
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	4904      	ldr	r1, [pc, #16]	@ (8005cd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cc6:	5ccb      	ldrb	r3, [r1, r3]
 8005cc8:	f003 031f 	and.w	r3, r3, #31
 8005ccc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	58024400 	.word	0x58024400
 8005cd8:	0800f608 	.word	0x0800f608

08005cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005ce0:	f7ff ffb6 	bl	8005c50 <HAL_RCC_GetHCLKFreq>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	4b06      	ldr	r3, [pc, #24]	@ (8005d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	0a1b      	lsrs	r3, r3, #8
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	4904      	ldr	r1, [pc, #16]	@ (8005d04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cf2:	5ccb      	ldrb	r3, [r1, r3]
 8005cf4:	f003 031f 	and.w	r3, r3, #31
 8005cf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	58024400 	.word	0x58024400
 8005d04:	0800f608 	.word	0x0800f608

08005d08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d0c:	b0cc      	sub	sp, #304	@ 0x130
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d14:	2300      	movs	r3, #0
 8005d16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d20:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d28:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005d2c:	2500      	movs	r5, #0
 8005d2e:	ea54 0305 	orrs.w	r3, r4, r5
 8005d32:	d049      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005d34:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d3e:	d02f      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005d40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d44:	d828      	bhi.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005d46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d4a:	d01a      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d50:	d822      	bhi.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005d56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d5a:	d007      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005d5c:	e01c      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d5e:	4bb8      	ldr	r3, [pc, #736]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d62:	4ab7      	ldr	r2, [pc, #732]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005d64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005d6a:	e01a      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d70:	3308      	adds	r3, #8
 8005d72:	2102      	movs	r1, #2
 8005d74:	4618      	mov	r0, r3
 8005d76:	f002 fba1 	bl	80084bc <RCCEx_PLL2_Config>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005d80:	e00f      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d82:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d86:	3328      	adds	r3, #40	@ 0x28
 8005d88:	2102      	movs	r1, #2
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f002 fc48 	bl	8008620 <RCCEx_PLL3_Config>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005d96:	e004      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005d9e:	e000      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005da2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10a      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005daa:	4ba5      	ldr	r3, [pc, #660]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005db2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005db6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005db8:	4aa1      	ldr	r2, [pc, #644]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005dba:	430b      	orrs	r3, r1
 8005dbc:	6513      	str	r3, [r2, #80]	@ 0x50
 8005dbe:	e003      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005dc4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005dc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005dd4:	f04f 0900 	mov.w	r9, #0
 8005dd8:	ea58 0309 	orrs.w	r3, r8, r9
 8005ddc:	d047      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005dde:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d82a      	bhi.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005de8:	a201      	add	r2, pc, #4	@ (adr r2, 8005df0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dee:	bf00      	nop
 8005df0:	08005e05 	.word	0x08005e05
 8005df4:	08005e13 	.word	0x08005e13
 8005df8:	08005e29 	.word	0x08005e29
 8005dfc:	08005e47 	.word	0x08005e47
 8005e00:	08005e47 	.word	0x08005e47
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e04:	4b8e      	ldr	r3, [pc, #568]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e08:	4a8d      	ldr	r2, [pc, #564]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e10:	e01a      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005e16:	3308      	adds	r3, #8
 8005e18:	2100      	movs	r1, #0
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f002 fb4e 	bl	80084bc <RCCEx_PLL2_Config>
 8005e20:	4603      	mov	r3, r0
 8005e22:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e26:	e00f      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005e2c:	3328      	adds	r3, #40	@ 0x28
 8005e2e:	2100      	movs	r1, #0
 8005e30:	4618      	mov	r0, r3
 8005e32:	f002 fbf5 	bl	8008620 <RCCEx_PLL3_Config>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e3c:	e004      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005e44:	e000      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005e46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e48:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10a      	bne.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e50:	4b7b      	ldr	r3, [pc, #492]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e54:	f023 0107 	bic.w	r1, r3, #7
 8005e58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e5e:	4a78      	ldr	r2, [pc, #480]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e60:	430b      	orrs	r3, r1
 8005e62:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e64:	e003      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e66:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005e6a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005e6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005e7a:	f04f 0b00 	mov.w	fp, #0
 8005e7e:	ea5a 030b 	orrs.w	r3, sl, fp
 8005e82:	d04c      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005e84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e8e:	d030      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e94:	d829      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005e96:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e98:	d02d      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005e9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e9c:	d825      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005e9e:	2b80      	cmp	r3, #128	@ 0x80
 8005ea0:	d018      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005ea2:	2b80      	cmp	r3, #128	@ 0x80
 8005ea4:	d821      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005eaa:	2b40      	cmp	r3, #64	@ 0x40
 8005eac:	d007      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005eae:	e01c      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eb0:	4b63      	ldr	r3, [pc, #396]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb4:	4a62      	ldr	r2, [pc, #392]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005ebc:	e01c      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ebe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ec2:	3308      	adds	r3, #8
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f002 faf8 	bl	80084bc <RCCEx_PLL2_Config>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005ed2:	e011      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ed4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ed8:	3328      	adds	r3, #40	@ 0x28
 8005eda:	2100      	movs	r1, #0
 8005edc:	4618      	mov	r0, r3
 8005ede:	f002 fb9f 	bl	8008620 <RCCEx_PLL3_Config>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005ee8:	e006      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005ef0:	e002      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005ef2:	bf00      	nop
 8005ef4:	e000      	b.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005ef6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ef8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d10a      	bne.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005f00:	4b4f      	ldr	r3, [pc, #316]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f04:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005f08:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f0e:	4a4c      	ldr	r2, [pc, #304]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f10:	430b      	orrs	r3, r1
 8005f12:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f14:	e003      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f16:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005f1a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005f1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005f2a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8005f34:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005f38:	460b      	mov	r3, r1
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	d053      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005f3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005f42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f4a:	d035      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005f4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f50:	d82e      	bhi.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f52:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005f56:	d031      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005f58:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005f5c:	d828      	bhi.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f62:	d01a      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005f64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f68:	d822      	bhi.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005f6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f72:	d007      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005f74:	e01c      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f76:	4b32      	ldr	r3, [pc, #200]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7a:	4a31      	ldr	r2, [pc, #196]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005f82:	e01c      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005f88:	3308      	adds	r3, #8
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f002 fa95 	bl	80084bc <RCCEx_PLL2_Config>
 8005f92:	4603      	mov	r3, r0
 8005f94:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005f98:	e011      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005f9e:	3328      	adds	r3, #40	@ 0x28
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f002 fb3c 	bl	8008620 <RCCEx_PLL3_Config>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005fae:	e006      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005fb6:	e002      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005fb8:	bf00      	nop
 8005fba:	e000      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fbe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10b      	bne.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fca:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005fce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005fd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005fd6:	4a1a      	ldr	r2, [pc, #104]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fd8:	430b      	orrs	r3, r1
 8005fda:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fdc:	e003      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fde:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005fe2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005fe6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fee:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005ff2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005ffc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006000:	460b      	mov	r3, r1
 8006002:	4313      	orrs	r3, r2
 8006004:	d056      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006006:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800600a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800600e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006012:	d038      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006014:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006018:	d831      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800601a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800601e:	d034      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006020:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006024:	d82b      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006026:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800602a:	d01d      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800602c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006030:	d825      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d006      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006036:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800603a:	d00a      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800603c:	e01f      	b.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800603e:	bf00      	nop
 8006040:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006044:	4ba2      	ldr	r3, [pc, #648]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006048:	4aa1      	ldr	r2, [pc, #644]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800604a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800604e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006050:	e01c      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006052:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006056:	3308      	adds	r3, #8
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f002 fa2e 	bl	80084bc <RCCEx_PLL2_Config>
 8006060:	4603      	mov	r3, r0
 8006062:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006066:	e011      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006068:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800606c:	3328      	adds	r3, #40	@ 0x28
 800606e:	2100      	movs	r1, #0
 8006070:	4618      	mov	r0, r3
 8006072:	f002 fad5 	bl	8008620 <RCCEx_PLL3_Config>
 8006076:	4603      	mov	r3, r0
 8006078:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800607c:	e006      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006084:	e002      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006086:	bf00      	nop
 8006088:	e000      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800608a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800608c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006090:	2b00      	cmp	r3, #0
 8006092:	d10b      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006094:	4b8e      	ldr	r3, [pc, #568]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006098:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800609c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80060a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060a4:	4a8a      	ldr	r2, [pc, #552]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060a6:	430b      	orrs	r3, r1
 80060a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80060aa:	e003      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80060b0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80060b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80060c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80060c4:	2300      	movs	r3, #0
 80060c6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80060ca:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80060ce:	460b      	mov	r3, r1
 80060d0:	4313      	orrs	r3, r2
 80060d2:	d03a      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80060d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80060d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060da:	2b30      	cmp	r3, #48	@ 0x30
 80060dc:	d01f      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80060de:	2b30      	cmp	r3, #48	@ 0x30
 80060e0:	d819      	bhi.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80060e2:	2b20      	cmp	r3, #32
 80060e4:	d00c      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80060e6:	2b20      	cmp	r3, #32
 80060e8:	d815      	bhi.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d019      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80060ee:	2b10      	cmp	r3, #16
 80060f0:	d111      	bne.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060f2:	4b77      	ldr	r3, [pc, #476]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f6:	4a76      	ldr	r2, [pc, #472]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80060fe:	e011      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006100:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006104:	3308      	adds	r3, #8
 8006106:	2102      	movs	r1, #2
 8006108:	4618      	mov	r0, r3
 800610a:	f002 f9d7 	bl	80084bc <RCCEx_PLL2_Config>
 800610e:	4603      	mov	r3, r0
 8006110:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006114:	e006      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800611c:	e002      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800611e:	bf00      	nop
 8006120:	e000      	b.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006122:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006124:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800612c:	4b68      	ldr	r3, [pc, #416]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800612e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006130:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006134:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800613a:	4a65      	ldr	r2, [pc, #404]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800613c:	430b      	orrs	r3, r1
 800613e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006140:	e003      	b.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006142:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006146:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800614a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800614e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006152:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006156:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800615a:	2300      	movs	r3, #0
 800615c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006160:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006164:	460b      	mov	r3, r1
 8006166:	4313      	orrs	r3, r2
 8006168:	d051      	beq.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800616a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800616e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006174:	d035      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800617a:	d82e      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800617c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006180:	d031      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006186:	d828      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800618c:	d01a      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800618e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006192:	d822      	bhi.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006194:	2b00      	cmp	r3, #0
 8006196:	d003      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006198:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800619c:	d007      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800619e:	e01c      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a0:	4b4b      	ldr	r3, [pc, #300]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	4a4a      	ldr	r2, [pc, #296]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80061ac:	e01c      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061b2:	3308      	adds	r3, #8
 80061b4:	2100      	movs	r1, #0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f002 f980 	bl	80084bc <RCCEx_PLL2_Config>
 80061bc:	4603      	mov	r3, r0
 80061be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80061c2:	e011      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061c8:	3328      	adds	r3, #40	@ 0x28
 80061ca:	2100      	movs	r1, #0
 80061cc:	4618      	mov	r0, r3
 80061ce:	f002 fa27 	bl	8008620 <RCCEx_PLL3_Config>
 80061d2:	4603      	mov	r3, r0
 80061d4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80061d8:	e006      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80061e0:	e002      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80061e2:	bf00      	nop
 80061e4:	e000      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80061e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80061f0:	4b37      	ldr	r3, [pc, #220]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80061f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061fe:	4a34      	ldr	r2, [pc, #208]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006200:	430b      	orrs	r3, r1
 8006202:	6513      	str	r3, [r2, #80]	@ 0x50
 8006204:	e003      	b.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006206:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800620a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800620e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006216:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800621a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800621e:	2300      	movs	r3, #0
 8006220:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006224:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006228:	460b      	mov	r3, r1
 800622a:	4313      	orrs	r3, r2
 800622c:	d056      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800622e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006232:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006238:	d033      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800623a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800623e:	d82c      	bhi.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006240:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006244:	d02f      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006246:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800624a:	d826      	bhi.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800624c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006250:	d02b      	beq.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006252:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006256:	d820      	bhi.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006258:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800625c:	d012      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800625e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006262:	d81a      	bhi.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006264:	2b00      	cmp	r3, #0
 8006266:	d022      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006268:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800626c:	d115      	bne.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800626e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006272:	3308      	adds	r3, #8
 8006274:	2101      	movs	r1, #1
 8006276:	4618      	mov	r0, r3
 8006278:	f002 f920 	bl	80084bc <RCCEx_PLL2_Config>
 800627c:	4603      	mov	r3, r0
 800627e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006282:	e015      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006284:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006288:	3328      	adds	r3, #40	@ 0x28
 800628a:	2101      	movs	r1, #1
 800628c:	4618      	mov	r0, r3
 800628e:	f002 f9c7 	bl	8008620 <RCCEx_PLL3_Config>
 8006292:	4603      	mov	r3, r0
 8006294:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006298:	e00a      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80062a0:	e006      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062a2:	bf00      	nop
 80062a4:	e004      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062a6:	bf00      	nop
 80062a8:	e002      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062aa:	bf00      	nop
 80062ac:	e000      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062b0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10d      	bne.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80062b8:	4b05      	ldr	r3, [pc, #20]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80062c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80062c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062c6:	4a02      	ldr	r2, [pc, #8]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062c8:	430b      	orrs	r3, r1
 80062ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80062cc:	e006      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80062ce:	bf00      	nop
 80062d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80062d8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80062dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80062e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80062e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062ec:	2300      	movs	r3, #0
 80062ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80062f2:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80062f6:	460b      	mov	r3, r1
 80062f8:	4313      	orrs	r3, r2
 80062fa:	d055      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80062fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006300:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006308:	d033      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800630a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800630e:	d82c      	bhi.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006314:	d02f      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800631a:	d826      	bhi.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800631c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006320:	d02b      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006322:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006326:	d820      	bhi.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800632c:	d012      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800632e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006332:	d81a      	bhi.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006334:	2b00      	cmp	r3, #0
 8006336:	d022      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800633c:	d115      	bne.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800633e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006342:	3308      	adds	r3, #8
 8006344:	2101      	movs	r1, #1
 8006346:	4618      	mov	r0, r3
 8006348:	f002 f8b8 	bl	80084bc <RCCEx_PLL2_Config>
 800634c:	4603      	mov	r3, r0
 800634e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006352:	e015      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006354:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006358:	3328      	adds	r3, #40	@ 0x28
 800635a:	2101      	movs	r1, #1
 800635c:	4618      	mov	r0, r3
 800635e:	f002 f95f 	bl	8008620 <RCCEx_PLL3_Config>
 8006362:	4603      	mov	r3, r0
 8006364:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006368:	e00a      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006370:	e006      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006372:	bf00      	nop
 8006374:	e004      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006376:	bf00      	nop
 8006378:	e002      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800637a:	bf00      	nop
 800637c:	e000      	b.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800637e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006380:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10b      	bne.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006388:	4bb6      	ldr	r3, [pc, #728]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800638a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800638c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006390:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006394:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006398:	4ab2      	ldr	r2, [pc, #712]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800639a:	430b      	orrs	r3, r1
 800639c:	6593      	str	r3, [r2, #88]	@ 0x58
 800639e:	e003      	b.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063a0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80063a4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80063a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80063ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b0:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80063b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80063b8:	2300      	movs	r3, #0
 80063ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80063c2:	460b      	mov	r3, r1
 80063c4:	4313      	orrs	r3, r2
 80063c6:	d02a      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 80063c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80063cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d011      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80063d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063d6:	d10a      	bne.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80063dc:	3308      	adds	r3, #8
 80063de:	2101      	movs	r1, #1
 80063e0:	4618      	mov	r0, r3
 80063e2:	f002 f86b 	bl	80084bc <RCCEx_PLL2_Config>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 80063ec:	e004      	b.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80063f4:	e000      	b.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 80063f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063f8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8006400:	4b98      	ldr	r3, [pc, #608]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006404:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006408:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800640c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800640e:	4a95      	ldr	r2, [pc, #596]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006410:	430b      	orrs	r3, r1
 8006412:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006414:	e003      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006416:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800641a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800641e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006426:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800642a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800642e:	2300      	movs	r3, #0
 8006430:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006434:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006438:	460b      	mov	r3, r1
 800643a:	4313      	orrs	r3, r2
 800643c:	d037      	beq.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800643e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006448:	d00e      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x760>
 800644a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800644e:	d816      	bhi.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x776>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d018      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8006454:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006458:	d111      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645a:	4b82      	ldr	r3, [pc, #520]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800645c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645e:	4a81      	ldr	r2, [pc, #516]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006464:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006466:	e00f      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006468:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800646c:	3308      	adds	r3, #8
 800646e:	2101      	movs	r1, #1
 8006470:	4618      	mov	r0, r3
 8006472:	f002 f823 	bl	80084bc <RCCEx_PLL2_Config>
 8006476:	4603      	mov	r3, r0
 8006478:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800647c:	e004      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006484:	e000      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8006486:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006488:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10a      	bne.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006490:	4b74      	ldr	r3, [pc, #464]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006494:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006498:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800649c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800649e:	4a71      	ldr	r2, [pc, #452]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80064a0:	430b      	orrs	r3, r1
 80064a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80064a4:	e003      	b.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80064aa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80064ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80064b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80064ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064be:	2300      	movs	r3, #0
 80064c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80064c4:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4313      	orrs	r3, r2
 80064cc:	d03a      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80064ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80064d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064d4:	2b03      	cmp	r3, #3
 80064d6:	d81d      	bhi.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 80064d8:	a201      	add	r2, pc, #4	@ (adr r2, 80064e0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80064da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064de:	bf00      	nop
 80064e0:	0800651d 	.word	0x0800651d
 80064e4:	080064f1 	.word	0x080064f1
 80064e8:	080064ff 	.word	0x080064ff
 80064ec:	0800651d 	.word	0x0800651d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064f0:	4b5c      	ldr	r3, [pc, #368]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80064f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f4:	4a5b      	ldr	r2, [pc, #364]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80064f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80064fc:	e00f      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006502:	3308      	adds	r3, #8
 8006504:	2102      	movs	r1, #2
 8006506:	4618      	mov	r0, r3
 8006508:	f001 ffd8 	bl	80084bc <RCCEx_PLL2_Config>
 800650c:	4603      	mov	r3, r0
 800650e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006512:	e004      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800651a:	e000      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 800651c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800651e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10a      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006526:	4b4f      	ldr	r3, [pc, #316]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800652a:	f023 0103 	bic.w	r1, r3, #3
 800652e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006534:	4a4b      	ldr	r2, [pc, #300]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006536:	430b      	orrs	r3, r1
 8006538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800653a:	e003      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800653c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006540:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006544:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006550:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006554:	2300      	movs	r3, #0
 8006556:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800655a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800655e:	460b      	mov	r3, r1
 8006560:	4313      	orrs	r3, r2
 8006562:	f000 80a0 	beq.w	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006566:	4b40      	ldr	r3, [pc, #256]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a3f      	ldr	r2, [pc, #252]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800656c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006570:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006572:	f7fc f813 	bl	800259c <HAL_GetTick>
 8006576:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800657a:	e00b      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800657c:	f7fc f80e 	bl	800259c <HAL_GetTick>
 8006580:	4602      	mov	r2, r0
 8006582:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	2b64      	cmp	r3, #100	@ 0x64
 800658a:	d903      	bls.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006592:	e005      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006594:	4b34      	ldr	r3, [pc, #208]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800659c:	2b00      	cmp	r3, #0
 800659e:	d0ed      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 80065a0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d17a      	bne.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80065a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80065ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80065b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80065b4:	4053      	eors	r3, r2
 80065b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d015      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065be:	4b29      	ldr	r3, [pc, #164]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065ca:	4b26      	ldr	r3, [pc, #152]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ce:	4a25      	ldr	r2, [pc, #148]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065d4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065d6:	4b23      	ldr	r3, [pc, #140]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065da:	4a22      	ldr	r2, [pc, #136]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065e0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80065e2:	4a20      	ldr	r2, [pc, #128]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80065e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80065e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80065ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80065ee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80065f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065f6:	d118      	bne.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f8:	f7fb ffd0 	bl	800259c <HAL_GetTick>
 80065fc:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006600:	e00d      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006602:	f7fb ffcb 	bl	800259c <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800660c:	1ad2      	subs	r2, r2, r3
 800660e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006612:	429a      	cmp	r2, r3
 8006614:	d903      	bls.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 800661c:	e005      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800661e:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0eb      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 800662a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800662e:	2b00      	cmp	r3, #0
 8006630:	d130      	bne.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006632:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006636:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800663a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800663e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006642:	d115      	bne.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8006644:	4b07      	ldr	r3, [pc, #28]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800664c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006650:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006654:	091a      	lsrs	r2, r3, #4
 8006656:	4b05      	ldr	r3, [pc, #20]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8006658:	4013      	ands	r3, r2
 800665a:	4a02      	ldr	r2, [pc, #8]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800665c:	430b      	orrs	r3, r1
 800665e:	6113      	str	r3, [r2, #16]
 8006660:	e00c      	b.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x974>
 8006662:	bf00      	nop
 8006664:	58024400 	.word	0x58024400
 8006668:	58024800 	.word	0x58024800
 800666c:	00ffffcf 	.word	0x00ffffcf
 8006670:	4bd4      	ldr	r3, [pc, #848]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006672:	691b      	ldr	r3, [r3, #16]
 8006674:	4ad3      	ldr	r2, [pc, #844]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006676:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800667a:	6113      	str	r3, [r2, #16]
 800667c:	4bd1      	ldr	r3, [pc, #836]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800667e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006680:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006684:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800668c:	4acd      	ldr	r2, [pc, #820]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800668e:	430b      	orrs	r3, r1
 8006690:	6713      	str	r3, [r2, #112]	@ 0x70
 8006692:	e008      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006694:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006698:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 800669c:	e003      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800669e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80066a2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80066a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	f002 0301 	and.w	r3, r2, #1
 80066b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066b6:	2300      	movs	r3, #0
 80066b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4313      	orrs	r3, r2
 80066c4:	f000 808b 	beq.w	80067de <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80066c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80066cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066d0:	2b28      	cmp	r3, #40	@ 0x28
 80066d2:	d86b      	bhi.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80066d4:	a201      	add	r2, pc, #4	@ (adr r2, 80066dc <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 80066d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066da:	bf00      	nop
 80066dc:	080067b5 	.word	0x080067b5
 80066e0:	080067ad 	.word	0x080067ad
 80066e4:	080067ad 	.word	0x080067ad
 80066e8:	080067ad 	.word	0x080067ad
 80066ec:	080067ad 	.word	0x080067ad
 80066f0:	080067ad 	.word	0x080067ad
 80066f4:	080067ad 	.word	0x080067ad
 80066f8:	080067ad 	.word	0x080067ad
 80066fc:	08006781 	.word	0x08006781
 8006700:	080067ad 	.word	0x080067ad
 8006704:	080067ad 	.word	0x080067ad
 8006708:	080067ad 	.word	0x080067ad
 800670c:	080067ad 	.word	0x080067ad
 8006710:	080067ad 	.word	0x080067ad
 8006714:	080067ad 	.word	0x080067ad
 8006718:	080067ad 	.word	0x080067ad
 800671c:	08006797 	.word	0x08006797
 8006720:	080067ad 	.word	0x080067ad
 8006724:	080067ad 	.word	0x080067ad
 8006728:	080067ad 	.word	0x080067ad
 800672c:	080067ad 	.word	0x080067ad
 8006730:	080067ad 	.word	0x080067ad
 8006734:	080067ad 	.word	0x080067ad
 8006738:	080067ad 	.word	0x080067ad
 800673c:	080067b5 	.word	0x080067b5
 8006740:	080067ad 	.word	0x080067ad
 8006744:	080067ad 	.word	0x080067ad
 8006748:	080067ad 	.word	0x080067ad
 800674c:	080067ad 	.word	0x080067ad
 8006750:	080067ad 	.word	0x080067ad
 8006754:	080067ad 	.word	0x080067ad
 8006758:	080067ad 	.word	0x080067ad
 800675c:	080067b5 	.word	0x080067b5
 8006760:	080067ad 	.word	0x080067ad
 8006764:	080067ad 	.word	0x080067ad
 8006768:	080067ad 	.word	0x080067ad
 800676c:	080067ad 	.word	0x080067ad
 8006770:	080067ad 	.word	0x080067ad
 8006774:	080067ad 	.word	0x080067ad
 8006778:	080067ad 	.word	0x080067ad
 800677c:	080067b5 	.word	0x080067b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006780:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006784:	3308      	adds	r3, #8
 8006786:	2101      	movs	r1, #1
 8006788:	4618      	mov	r0, r3
 800678a:	f001 fe97 	bl	80084bc <RCCEx_PLL2_Config>
 800678e:	4603      	mov	r3, r0
 8006790:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006794:	e00f      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006796:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800679a:	3328      	adds	r3, #40	@ 0x28
 800679c:	2101      	movs	r1, #1
 800679e:	4618      	mov	r0, r3
 80067a0:	f001 ff3e 	bl	8008620 <RCCEx_PLL3_Config>
 80067a4:	4603      	mov	r3, r0
 80067a6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80067aa:	e004      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80067b2:	e000      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 80067b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10b      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80067be:	4b81      	ldr	r3, [pc, #516]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80067c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80067c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80067ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ce:	4a7d      	ldr	r2, [pc, #500]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80067d0:	430b      	orrs	r3, r1
 80067d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80067d4:	e003      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80067da:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80067de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	f002 0302 	and.w	r3, r2, #2
 80067ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067ee:	2300      	movs	r3, #0
 80067f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80067f4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80067f8:	460b      	mov	r3, r1
 80067fa:	4313      	orrs	r3, r2
 80067fc:	d042      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80067fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006802:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006804:	2b05      	cmp	r3, #5
 8006806:	d825      	bhi.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8006808:	a201      	add	r2, pc, #4	@ (adr r2, 8006810 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 800680a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680e:	bf00      	nop
 8006810:	0800685d 	.word	0x0800685d
 8006814:	08006829 	.word	0x08006829
 8006818:	0800683f 	.word	0x0800683f
 800681c:	0800685d 	.word	0x0800685d
 8006820:	0800685d 	.word	0x0800685d
 8006824:	0800685d 	.word	0x0800685d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006828:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800682c:	3308      	adds	r3, #8
 800682e:	2101      	movs	r1, #1
 8006830:	4618      	mov	r0, r3
 8006832:	f001 fe43 	bl	80084bc <RCCEx_PLL2_Config>
 8006836:	4603      	mov	r3, r0
 8006838:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800683c:	e00f      	b.n	800685e <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800683e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006842:	3328      	adds	r3, #40	@ 0x28
 8006844:	2101      	movs	r1, #1
 8006846:	4618      	mov	r0, r3
 8006848:	f001 feea 	bl	8008620 <RCCEx_PLL3_Config>
 800684c:	4603      	mov	r3, r0
 800684e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006852:	e004      	b.n	800685e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800685a:	e000      	b.n	800685e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 800685c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800685e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10a      	bne.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006866:	4b57      	ldr	r3, [pc, #348]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800686a:	f023 0107 	bic.w	r1, r3, #7
 800686e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006872:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006874:	4a53      	ldr	r2, [pc, #332]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006876:	430b      	orrs	r3, r1
 8006878:	6553      	str	r3, [r2, #84]	@ 0x54
 800687a:	e003      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800687c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006880:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006884:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688c:	f002 0304 	and.w	r3, r2, #4
 8006890:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006894:	2300      	movs	r3, #0
 8006896:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800689a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800689e:	460b      	mov	r3, r1
 80068a0:	4313      	orrs	r3, r2
 80068a2:	d044      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80068a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80068a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80068ac:	2b05      	cmp	r3, #5
 80068ae:	d825      	bhi.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 80068b0:	a201      	add	r2, pc, #4	@ (adr r2, 80068b8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 80068b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b6:	bf00      	nop
 80068b8:	08006905 	.word	0x08006905
 80068bc:	080068d1 	.word	0x080068d1
 80068c0:	080068e7 	.word	0x080068e7
 80068c4:	08006905 	.word	0x08006905
 80068c8:	08006905 	.word	0x08006905
 80068cc:	08006905 	.word	0x08006905
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80068d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80068d4:	3308      	adds	r3, #8
 80068d6:	2101      	movs	r1, #1
 80068d8:	4618      	mov	r0, r3
 80068da:	f001 fdef 	bl	80084bc <RCCEx_PLL2_Config>
 80068de:	4603      	mov	r3, r0
 80068e0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80068e4:	e00f      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80068e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80068ea:	3328      	adds	r3, #40	@ 0x28
 80068ec:	2101      	movs	r1, #1
 80068ee:	4618      	mov	r0, r3
 80068f0:	f001 fe96 	bl	8008620 <RCCEx_PLL3_Config>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80068fa:	e004      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006902:	e000      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8006904:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006906:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800690a:	2b00      	cmp	r3, #0
 800690c:	d10b      	bne.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800690e:	4b2d      	ldr	r3, [pc, #180]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006912:	f023 0107 	bic.w	r1, r3, #7
 8006916:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800691a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800691e:	4a29      	ldr	r2, [pc, #164]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006920:	430b      	orrs	r3, r1
 8006922:	6593      	str	r3, [r2, #88]	@ 0x58
 8006924:	e003      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006926:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800692a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800692e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006936:	f002 0320 	and.w	r3, r2, #32
 800693a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800693e:	2300      	movs	r3, #0
 8006940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006944:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006948:	460b      	mov	r3, r1
 800694a:	4313      	orrs	r3, r2
 800694c:	d057      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800694e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006956:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800695a:	d035      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 800695c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006960:	d82c      	bhi.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006966:	d031      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8006968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800696c:	d826      	bhi.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800696e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006972:	d02d      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8006974:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006978:	d820      	bhi.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800697a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800697e:	d012      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8006980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006984:	d81a      	bhi.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006986:	2b00      	cmp	r3, #0
 8006988:	d024      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 800698a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800698e:	d115      	bne.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006990:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006994:	3308      	adds	r3, #8
 8006996:	2100      	movs	r1, #0
 8006998:	4618      	mov	r0, r3
 800699a:	f001 fd8f 	bl	80084bc <RCCEx_PLL2_Config>
 800699e:	4603      	mov	r3, r0
 80069a0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80069a4:	e017      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80069a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80069aa:	3328      	adds	r3, #40	@ 0x28
 80069ac:	2102      	movs	r1, #2
 80069ae:	4618      	mov	r0, r3
 80069b0:	f001 fe36 	bl	8008620 <RCCEx_PLL3_Config>
 80069b4:	4603      	mov	r3, r0
 80069b6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80069ba:	e00c      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80069c2:	e008      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 80069c4:	58024400 	.word	0x58024400
        break;
 80069c8:	bf00      	nop
 80069ca:	e004      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80069cc:	bf00      	nop
 80069ce:	e002      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80069d0:	bf00      	nop
 80069d2:	e000      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80069d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10b      	bne.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069de:	4bc2      	ldr	r3, [pc, #776]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80069e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80069e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80069ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069ee:	4abe      	ldr	r2, [pc, #760]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80069f0:	430b      	orrs	r3, r1
 80069f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80069f4:	e003      	b.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069f6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80069fa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80069fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a06:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	d055      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006a1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006a22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a26:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006a2a:	d033      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8006a2c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006a30:	d82c      	bhi.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a36:	d02f      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a3c:	d826      	bhi.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006a3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a42:	d02b      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8006a44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a48:	d820      	bhi.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006a4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a4e:	d012      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a54:	d81a      	bhi.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d022      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8006a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a5e:	d115      	bne.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006a64:	3308      	adds	r3, #8
 8006a66:	2100      	movs	r1, #0
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f001 fd27 	bl	80084bc <RCCEx_PLL2_Config>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006a74:	e015      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006a7a:	3328      	adds	r3, #40	@ 0x28
 8006a7c:	2102      	movs	r1, #2
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f001 fdce 	bl	8008620 <RCCEx_PLL3_Config>
 8006a84:	4603      	mov	r3, r0
 8006a86:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006a8a:	e00a      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006a92:	e006      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006a94:	bf00      	nop
 8006a96:	e004      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006a98:	bf00      	nop
 8006a9a:	e002      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006a9c:	bf00      	nop
 8006a9e:	e000      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aa2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10b      	bne.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006aaa:	4b8f      	ldr	r3, [pc, #572]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aae:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006ab2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ab6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006aba:	4a8b      	ldr	r2, [pc, #556]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006abc:	430b      	orrs	r3, r1
 8006abe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ac0:	e003      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ac2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006ac6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006aca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006ad6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ada:	2300      	movs	r3, #0
 8006adc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ae0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	d055      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006aea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006aee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006af2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006af6:	d033      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006af8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006afc:	d82c      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006afe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b02:	d02f      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006b04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b08:	d826      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006b0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006b0e:	d02b      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8006b10:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006b14:	d820      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006b16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b1a:	d012      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8006b1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b20:	d81a      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d022      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8006b26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b2a:	d115      	bne.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b2c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006b30:	3308      	adds	r3, #8
 8006b32:	2100      	movs	r1, #0
 8006b34:	4618      	mov	r0, r3
 8006b36:	f001 fcc1 	bl	80084bc <RCCEx_PLL2_Config>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006b40:	e015      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b42:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006b46:	3328      	adds	r3, #40	@ 0x28
 8006b48:	2102      	movs	r1, #2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 fd68 	bl	8008620 <RCCEx_PLL3_Config>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006b56:	e00a      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006b5e:	e006      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006b60:	bf00      	nop
 8006b62:	e004      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006b64:	bf00      	nop
 8006b66:	e002      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006b68:	bf00      	nop
 8006b6a:	e000      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b6e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10b      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006b76:	4b5c      	ldr	r3, [pc, #368]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b7a:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006b7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006b82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b86:	4a58      	ldr	r2, [pc, #352]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b88:	430b      	orrs	r3, r1
 8006b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b8c:	e003      	b.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b8e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006b92:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006b96:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9e:	f002 0308 	and.w	r3, r2, #8
 8006ba2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bac:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	d01e      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006bb6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc2:	d10c      	bne.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006bc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006bc8:	3328      	adds	r3, #40	@ 0x28
 8006bca:	2102      	movs	r1, #2
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f001 fd27 	bl	8008620 <RCCEx_PLL3_Config>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d002      	beq.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006bde:	4b42      	ldr	r3, [pc, #264]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006be6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bee:	4a3e      	ldr	r2, [pc, #248]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006bf0:	430b      	orrs	r3, r1
 8006bf2:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006bf4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	f002 0310 	and.w	r3, r2, #16
 8006c00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c04:	2300      	movs	r3, #0
 8006c06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006c0a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4313      	orrs	r3, r2
 8006c12:	d01e      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006c14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c20:	d10c      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006c22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c26:	3328      	adds	r3, #40	@ 0x28
 8006c28:	2102      	movs	r1, #2
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f001 fcf8 	bl	8008620 <RCCEx_PLL3_Config>
 8006c30:	4603      	mov	r3, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d002      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c40:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c4c:	4a26      	ldr	r2, [pc, #152]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006c4e:	430b      	orrs	r3, r1
 8006c50:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006c5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c62:	2300      	movs	r3, #0
 8006c64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c68:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	d040      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006c72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c7e:	d022      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8006c80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c84:	d81b      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8006c8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c8e:	d00b      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8006c90:	e015      	b.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c92:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c96:	3308      	adds	r3, #8
 8006c98:	2100      	movs	r1, #0
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f001 fc0e 	bl	80084bc <RCCEx_PLL2_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006ca6:	e00f      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006ca8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006cac:	3328      	adds	r3, #40	@ 0x28
 8006cae:	2102      	movs	r1, #2
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f001 fcb5 	bl	8008620 <RCCEx_PLL3_Config>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006cbc:	e004      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006cc4:	e000      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8006cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cc8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10d      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006cd0:	4b05      	ldr	r3, [pc, #20]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cd4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006cd8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006cdc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ce0:	4a01      	ldr	r2, [pc, #4]	@ (8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ce2:	430b      	orrs	r3, r1
 8006ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ce6:	e005      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8006ce8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006cf0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006cf4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfc:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006d00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d02:	2300      	movs	r3, #0
 8006d04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d06:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	d03b      	beq.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006d10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d1c:	d01f      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8006d1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d22:	d818      	bhi.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8006d24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d28:	d003      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8006d2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d2e:	d007      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8006d30:	e011      	b.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d32:	4b64      	ldr	r3, [pc, #400]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d36:	4a63      	ldr	r2, [pc, #396]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006d3e:	e00f      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d40:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006d44:	3328      	adds	r3, #40	@ 0x28
 8006d46:	2101      	movs	r1, #1
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f001 fc69 	bl	8008620 <RCCEx_PLL3_Config>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8006d54:	e004      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006d5c:	e000      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8006d5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d60:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10b      	bne.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d68:	4b56      	ldr	r3, [pc, #344]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006d70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d78:	4a52      	ldr	r2, [pc, #328]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006d7a:	430b      	orrs	r3, r1
 8006d7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d7e:	e003      	b.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d80:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006d84:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006d88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006d94:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d96:	2300      	movs	r3, #0
 8006d98:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d9a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006d9e:	460b      	mov	r3, r1
 8006da0:	4313      	orrs	r3, r2
 8006da2:	d031      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006da4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d003      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 8006dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006db2:	d007      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8006db4:	e011      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006db6:	4b43      	ldr	r3, [pc, #268]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	4a42      	ldr	r2, [pc, #264]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006dc2:	e00e      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006dc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006dc8:	3308      	adds	r3, #8
 8006dca:	2102      	movs	r1, #2
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f001 fb75 	bl	80084bc <RCCEx_PLL2_Config>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006dd8:	e003      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006de2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10a      	bne.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006dea:	4b36      	ldr	r3, [pc, #216]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006df2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006df8:	4a32      	ldr	r2, [pc, #200]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006dfa:	430b      	orrs	r3, r1
 8006dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006dfe:	e003      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e00:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006e04:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006e08:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e10:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006e14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e16:	2300      	movs	r3, #0
 8006e18:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e1a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006e1e:	460b      	mov	r3, r1
 8006e20:	4313      	orrs	r3, r2
 8006e22:	d00c      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006e28:	3328      	adds	r3, #40	@ 0x28
 8006e2a:	2102      	movs	r1, #2
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f001 fbf7 	bl	8008620 <RCCEx_PLL3_Config>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d002      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006e3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006e4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e50:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006e54:	460b      	mov	r3, r1
 8006e56:	4313      	orrs	r3, r2
 8006e58:	d03a      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006e5a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e66:	d018      	beq.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8006e68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e6c:	d811      	bhi.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8006e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e72:	d014      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8006e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e78:	d80b      	bhi.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d011      	beq.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8006e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e82:	d106      	bne.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e84:	4b0f      	ldr	r3, [pc, #60]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e88:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006e90:	e008      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8006e98:	e004      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8006e9a:	bf00      	nop
 8006e9c:	e002      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8006e9e:	bf00      	nop
 8006ea0:	e000      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8006ea2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ea4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d10d      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006eac:	4b05      	ldr	r3, [pc, #20]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006eb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ebc:	4a01      	ldr	r2, [pc, #4]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8006ebe:	430b      	orrs	r3, r1
 8006ec0:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ec2:	e005      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8006ec4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ec8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8006ecc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ed0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006edc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ede:	2300      	movs	r3, #0
 8006ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ee2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	d009      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006eec:	4baa      	ldr	r3, [pc, #680]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ef0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ef4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006efa:	4aa7      	ldr	r2, [pc, #668]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006efc:	430b      	orrs	r3, r1
 8006efe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006f00:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f08:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006f0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f0e:	2300      	movs	r3, #0
 8006f10:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f12:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006f16:	460b      	mov	r3, r1
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	d00a      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006f1c:	4b9e      	ldr	r3, [pc, #632]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006f24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f28:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006f2c:	4a9a      	ldr	r2, [pc, #616]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f2e:	430b      	orrs	r3, r1
 8006f30:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f40:	2300      	movs	r3, #0
 8006f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f44:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	d009      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f4e:	4b92      	ldr	r3, [pc, #584]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f52:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006f56:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f5c:	4a8e      	ldr	r2, [pc, #568]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f5e:	430b      	orrs	r3, r1
 8006f60:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006f62:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006f6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f70:	2300      	movs	r3, #0
 8006f72:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f74:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	d00e      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f7e:	4b86      	ldr	r3, [pc, #536]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	4a85      	ldr	r2, [pc, #532]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f84:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f88:	6113      	str	r3, [r2, #16]
 8006f8a:	4b83      	ldr	r3, [pc, #524]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f8c:	6919      	ldr	r1, [r3, #16]
 8006f8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006f96:	4a80      	ldr	r2, [pc, #512]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006f98:	430b      	orrs	r3, r1
 8006f9a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006f9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006faa:	2300      	movs	r3, #0
 8006fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	d009      	beq.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006fb8:	4b77      	ldr	r3, [pc, #476]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fbc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006fc0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fc6:	4a74      	ldr	r2, [pc, #464]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006fc8:	430b      	orrs	r3, r1
 8006fca:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006fcc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006fd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fda:	2300      	movs	r3, #0
 8006fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fde:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	d00a      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006fe8:	4b6b      	ldr	r3, [pc, #428]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fec:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006ff0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff8:	4a67      	ldr	r2, [pc, #412]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8006ffa:	430b      	orrs	r3, r1
 8006ffc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006ffe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	2100      	movs	r1, #0
 8007008:	62b9      	str	r1, [r7, #40]	@ 0x28
 800700a:	f003 0301 	and.w	r3, r3, #1
 800700e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007010:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007014:	460b      	mov	r3, r1
 8007016:	4313      	orrs	r3, r2
 8007018:	d011      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800701a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800701e:	3308      	adds	r3, #8
 8007020:	2100      	movs	r1, #0
 8007022:	4618      	mov	r0, r3
 8007024:	f001 fa4a 	bl	80084bc <RCCEx_PLL2_Config>
 8007028:	4603      	mov	r3, r0
 800702a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800702e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007036:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800703a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800703e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007046:	2100      	movs	r1, #0
 8007048:	6239      	str	r1, [r7, #32]
 800704a:	f003 0302 	and.w	r3, r3, #2
 800704e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007050:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007054:	460b      	mov	r3, r1
 8007056:	4313      	orrs	r3, r2
 8007058:	d011      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800705a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800705e:	3308      	adds	r3, #8
 8007060:	2101      	movs	r1, #1
 8007062:	4618      	mov	r0, r3
 8007064:	f001 fa2a 	bl	80084bc <RCCEx_PLL2_Config>
 8007068:	4603      	mov	r3, r0
 800706a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800706e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007076:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800707a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800707e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007086:	2100      	movs	r1, #0
 8007088:	61b9      	str	r1, [r7, #24]
 800708a:	f003 0304 	and.w	r3, r3, #4
 800708e:	61fb      	str	r3, [r7, #28]
 8007090:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007094:	460b      	mov	r3, r1
 8007096:	4313      	orrs	r3, r2
 8007098:	d011      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800709a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800709e:	3308      	adds	r3, #8
 80070a0:	2102      	movs	r1, #2
 80070a2:	4618      	mov	r0, r3
 80070a4:	f001 fa0a 	bl	80084bc <RCCEx_PLL2_Config>
 80070a8:	4603      	mov	r3, r0
 80070aa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80070ae:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d003      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80070ba:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80070be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	2100      	movs	r1, #0
 80070c8:	6139      	str	r1, [r7, #16]
 80070ca:	f003 0308 	and.w	r3, r3, #8
 80070ce:	617b      	str	r3, [r7, #20]
 80070d0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80070d4:	460b      	mov	r3, r1
 80070d6:	4313      	orrs	r3, r2
 80070d8:	d011      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80070de:	3328      	adds	r3, #40	@ 0x28
 80070e0:	2100      	movs	r1, #0
 80070e2:	4618      	mov	r0, r3
 80070e4:	f001 fa9c 	bl	8008620 <RCCEx_PLL3_Config>
 80070e8:	4603      	mov	r3, r0
 80070ea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 80070ee:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d003      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070f6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80070fa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80070fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007106:	2100      	movs	r1, #0
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	f003 0310 	and.w	r3, r3, #16
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007114:	460b      	mov	r3, r1
 8007116:	4313      	orrs	r3, r2
 8007118:	d011      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800711a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800711e:	3328      	adds	r3, #40	@ 0x28
 8007120:	2101      	movs	r1, #1
 8007122:	4618      	mov	r0, r3
 8007124:	f001 fa7c 	bl	8008620 <RCCEx_PLL3_Config>
 8007128:	4603      	mov	r3, r0
 800712a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800712e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8007132:	2b00      	cmp	r3, #0
 8007134:	d003      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007136:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800713a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800713e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007146:	2100      	movs	r1, #0
 8007148:	6039      	str	r1, [r7, #0]
 800714a:	f003 0320 	and.w	r3, r3, #32
 800714e:	607b      	str	r3, [r7, #4]
 8007150:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007154:	460b      	mov	r3, r1
 8007156:	4313      	orrs	r3, r2
 8007158:	d011      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800715a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800715e:	3328      	adds	r3, #40	@ 0x28
 8007160:	2102      	movs	r1, #2
 8007162:	4618      	mov	r0, r3
 8007164:	f001 fa5c 	bl	8008620 <RCCEx_PLL3_Config>
 8007168:	4603      	mov	r3, r0
 800716a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800716e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007176:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800717a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 800717e:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	e000      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
}
 800718c:	4618      	mov	r0, r3
 800718e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8007192:	46bd      	mov	sp, r7
 8007194:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007198:	58024400 	.word	0x58024400

0800719c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b090      	sub	sp, #64	@ 0x40
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80071a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071aa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80071ae:	430b      	orrs	r3, r1
 80071b0:	f040 8094 	bne.w	80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80071b4:	4b9e      	ldr	r3, [pc, #632]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80071b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b8:	f003 0307 	and.w	r3, r3, #7
 80071bc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80071be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c0:	2b04      	cmp	r3, #4
 80071c2:	f200 8087 	bhi.w	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80071c6:	a201      	add	r2, pc, #4	@ (adr r2, 80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80071c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071cc:	080071e1 	.word	0x080071e1
 80071d0:	08007209 	.word	0x08007209
 80071d4:	08007231 	.word	0x08007231
 80071d8:	080072cd 	.word	0x080072cd
 80071dc:	08007259 	.word	0x08007259
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80071e0:	4b93      	ldr	r3, [pc, #588]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071ec:	d108      	bne.n	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f810 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80071f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071fc:	f000 bd45 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007200:	2300      	movs	r3, #0
 8007202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007204:	f000 bd41 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007208:	4b89      	ldr	r3, [pc, #548]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007210:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007214:	d108      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007216:	f107 0318 	add.w	r3, r7, #24
 800721a:	4618      	mov	r0, r3
 800721c:	f000 fd54 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007224:	f000 bd31 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007228:	2300      	movs	r3, #0
 800722a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800722c:	f000 bd2d 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007230:	4b7f      	ldr	r3, [pc, #508]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800723c:	d108      	bne.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800723e:	f107 030c 	add.w	r3, r7, #12
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fe94 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800724c:	f000 bd1d 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007250:	2300      	movs	r3, #0
 8007252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007254:	f000 bd19 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007258:	4b75      	ldr	r3, [pc, #468]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800725a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800725c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007260:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007262:	4b73      	ldr	r3, [pc, #460]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b04      	cmp	r3, #4
 800726c:	d10c      	bne.n	8007288 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800726e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007270:	2b00      	cmp	r3, #0
 8007272:	d109      	bne.n	8007288 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007274:	4b6e      	ldr	r3, [pc, #440]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	08db      	lsrs	r3, r3, #3
 800727a:	f003 0303 	and.w	r3, r3, #3
 800727e:	4a6d      	ldr	r2, [pc, #436]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007280:	fa22 f303 	lsr.w	r3, r2, r3
 8007284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007286:	e01f      	b.n	80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007288:	4b69      	ldr	r3, [pc, #420]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007294:	d106      	bne.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007298:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800729c:	d102      	bne.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800729e:	4b66      	ldr	r3, [pc, #408]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80072a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072a2:	e011      	b.n	80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072a4:	4b62      	ldr	r3, [pc, #392]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072b0:	d106      	bne.n	80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80072b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072b8:	d102      	bne.n	80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80072ba:	4b60      	ldr	r3, [pc, #384]	@ (800743c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80072bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072be:	e003      	b.n	80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80072c0:	2300      	movs	r3, #0
 80072c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80072c4:	f000 bce1 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80072c8:	f000 bcdf 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80072cc:	4b5c      	ldr	r3, [pc, #368]	@ (8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80072ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072d0:	f000 bcdb 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80072d4:	2300      	movs	r3, #0
 80072d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072d8:	f000 bcd7 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80072dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072e0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80072e4:	430b      	orrs	r3, r1
 80072e6:	f040 80ad 	bne.w	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80072ea:	4b51      	ldr	r3, [pc, #324]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80072ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ee:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80072f2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80072f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072fa:	d056      	beq.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80072fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007302:	f200 8090 	bhi.w	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007308:	2bc0      	cmp	r3, #192	@ 0xc0
 800730a:	f000 8088 	beq.w	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800730e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007310:	2bc0      	cmp	r3, #192	@ 0xc0
 8007312:	f200 8088 	bhi.w	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007318:	2b80      	cmp	r3, #128	@ 0x80
 800731a:	d032      	beq.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	2b80      	cmp	r3, #128	@ 0x80
 8007320:	f200 8081 	bhi.w	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	2b40      	cmp	r3, #64	@ 0x40
 800732e:	d014      	beq.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007330:	e079      	b.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007332:	4b3f      	ldr	r3, [pc, #252]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800733a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800733e:	d108      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007344:	4618      	mov	r0, r3
 8007346:	f000 ff67 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800734a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800734e:	f000 bc9c 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007352:	2300      	movs	r3, #0
 8007354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007356:	f000 bc98 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800735a:	4b35      	ldr	r3, [pc, #212]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007362:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007366:	d108      	bne.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007368:	f107 0318 	add.w	r3, r7, #24
 800736c:	4618      	mov	r0, r3
 800736e:	f000 fcab 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007376:	f000 bc88 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800737a:	2300      	movs	r3, #0
 800737c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800737e:	f000 bc84 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007382:	4b2b      	ldr	r3, [pc, #172]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800738a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800738e:	d108      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007390:	f107 030c 	add.w	r3, r7, #12
 8007394:	4618      	mov	r0, r3
 8007396:	f000 fdeb 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800739e:	f000 bc74 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073a2:	2300      	movs	r3, #0
 80073a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073a6:	f000 bc70 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80073aa:	4b21      	ldr	r3, [pc, #132]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80073b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073b4:	4b1e      	ldr	r3, [pc, #120]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0304 	and.w	r3, r3, #4
 80073bc:	2b04      	cmp	r3, #4
 80073be:	d10c      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80073c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d109      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073c6:	4b1a      	ldr	r3, [pc, #104]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	08db      	lsrs	r3, r3, #3
 80073cc:	f003 0303 	and.w	r3, r3, #3
 80073d0:	4a18      	ldr	r2, [pc, #96]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80073d2:	fa22 f303 	lsr.w	r3, r2, r3
 80073d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073d8:	e01f      	b.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073da:	4b15      	ldr	r3, [pc, #84]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073e6:	d106      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80073e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073ee:	d102      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80073f0:	4b11      	ldr	r3, [pc, #68]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073f4:	e011      	b.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007402:	d106      	bne.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800740a:	d102      	bne.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800740c:	4b0b      	ldr	r3, [pc, #44]	@ (800743c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800740e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007410:	e003      	b.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007412:	2300      	movs	r3, #0
 8007414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007416:	f000 bc38 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800741a:	f000 bc36 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800741e:	4b08      	ldr	r3, [pc, #32]	@ (8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007422:	f000 bc32 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007426:	2300      	movs	r3, #0
 8007428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800742a:	f000 bc2e 	b.w	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800742e:	bf00      	nop
 8007430:	58024400 	.word	0x58024400
 8007434:	03d09000 	.word	0x03d09000
 8007438:	003d0900 	.word	0x003d0900
 800743c:	017d7840 	.word	0x017d7840
 8007440:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007444:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007448:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800744c:	430b      	orrs	r3, r1
 800744e:	f040 809c 	bne.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007452:	4b9e      	ldr	r3, [pc, #632]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007456:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800745a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800745c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007462:	d054      	beq.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007466:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800746a:	f200 808b 	bhi.w	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007470:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007474:	f000 8083 	beq.w	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800747e:	f200 8081 	bhi.w	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007484:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007488:	d02f      	beq.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800748a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007490:	d878      	bhi.n	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007494:	2b00      	cmp	r3, #0
 8007496:	d004      	beq.n	80074a2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800749e:	d012      	beq.n	80074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80074a0:	e070      	b.n	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80074a2:	4b8a      	ldr	r3, [pc, #552]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074ae:	d107      	bne.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80074b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80074b4:	4618      	mov	r0, r3
 80074b6:	f000 feaf 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80074ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074be:	e3e4      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074c4:	e3e1      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074c6:	4b81      	ldr	r3, [pc, #516]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074d2:	d107      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074d4:	f107 0318 	add.w	r3, r7, #24
 80074d8:	4618      	mov	r0, r3
 80074da:	f000 fbf5 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074e2:	e3d2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074e4:	2300      	movs	r3, #0
 80074e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074e8:	e3cf      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074ea:	4b78      	ldr	r3, [pc, #480]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074f6:	d107      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074f8:	f107 030c 	add.w	r3, r7, #12
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 fd37 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007506:	e3c0      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007508:	2300      	movs	r3, #0
 800750a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800750c:	e3bd      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800750e:	4b6f      	ldr	r3, [pc, #444]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007512:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007516:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007518:	4b6c      	ldr	r3, [pc, #432]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0304 	and.w	r3, r3, #4
 8007520:	2b04      	cmp	r3, #4
 8007522:	d10c      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007526:	2b00      	cmp	r3, #0
 8007528:	d109      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800752a:	4b68      	ldr	r3, [pc, #416]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	08db      	lsrs	r3, r3, #3
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	4a66      	ldr	r2, [pc, #408]	@ (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007536:	fa22 f303 	lsr.w	r3, r2, r3
 800753a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800753c:	e01e      	b.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800753e:	4b63      	ldr	r3, [pc, #396]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007546:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800754a:	d106      	bne.n	800755a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800754c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800754e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007552:	d102      	bne.n	800755a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007554:	4b5f      	ldr	r3, [pc, #380]	@ (80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007556:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007558:	e010      	b.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800755a:	4b5c      	ldr	r3, [pc, #368]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007566:	d106      	bne.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800756e:	d102      	bne.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007570:	4b59      	ldr	r3, [pc, #356]	@ (80076d8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007572:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007574:	e002      	b.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007576:	2300      	movs	r3, #0
 8007578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800757a:	e386      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800757c:	e385      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800757e:	4b57      	ldr	r3, [pc, #348]	@ (80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007582:	e382      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007584:	2300      	movs	r3, #0
 8007586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007588:	e37f      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800758a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800758e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007592:	430b      	orrs	r3, r1
 8007594:	f040 80a7 	bne.w	80076e6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007598:	4b4c      	ldr	r3, [pc, #304]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800759a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800759c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80075a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80075a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075a8:	d055      	beq.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075b0:	f200 8096 	bhi.w	80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80075b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075ba:	f000 8084 	beq.w	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80075be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075c4:	f200 808c 	bhi.w	80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80075c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075ce:	d030      	beq.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80075d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075d6:	f200 8083 	bhi.w	80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80075da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d004      	beq.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80075e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075e6:	d012      	beq.n	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80075e8:	e07a      	b.n	80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80075ea:	4b38      	ldr	r3, [pc, #224]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075f6:	d107      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075fc:	4618      	mov	r0, r3
 80075fe:	f000 fe0b 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007606:	e340      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007608:	2300      	movs	r3, #0
 800760a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800760c:	e33d      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800760e:	4b2f      	ldr	r3, [pc, #188]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007616:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800761a:	d107      	bne.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800761c:	f107 0318 	add.w	r3, r7, #24
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fb51 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800762a:	e32e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800762c:	2300      	movs	r3, #0
 800762e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007630:	e32b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007632:	4b26      	ldr	r3, [pc, #152]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800763a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800763e:	d107      	bne.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007640:	f107 030c 	add.w	r3, r7, #12
 8007644:	4618      	mov	r0, r3
 8007646:	f000 fc93 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800764e:	e31c      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007654:	e319      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007656:	4b1d      	ldr	r3, [pc, #116]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800765a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800765e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007660:	4b1a      	ldr	r3, [pc, #104]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0304 	and.w	r3, r3, #4
 8007668:	2b04      	cmp	r3, #4
 800766a:	d10c      	bne.n	8007686 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800766c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800766e:	2b00      	cmp	r3, #0
 8007670:	d109      	bne.n	8007686 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007672:	4b16      	ldr	r3, [pc, #88]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	08db      	lsrs	r3, r3, #3
 8007678:	f003 0303 	and.w	r3, r3, #3
 800767c:	4a14      	ldr	r2, [pc, #80]	@ (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800767e:	fa22 f303 	lsr.w	r3, r2, r3
 8007682:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007684:	e01e      	b.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007686:	4b11      	ldr	r3, [pc, #68]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800768e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007692:	d106      	bne.n	80076a2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800769a:	d102      	bne.n	80076a2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800769c:	4b0d      	ldr	r3, [pc, #52]	@ (80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800769e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076a0:	e010      	b.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80076a2:	4b0a      	ldr	r3, [pc, #40]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076ae:	d106      	bne.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80076b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076b6:	d102      	bne.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80076b8:	4b07      	ldr	r3, [pc, #28]	@ (80076d8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80076ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076bc:	e002      	b.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80076be:	2300      	movs	r3, #0
 80076c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80076c2:	e2e2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076c4:	e2e1      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80076c6:	4b05      	ldr	r3, [pc, #20]	@ (80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80076c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ca:	e2de      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076cc:	58024400 	.word	0x58024400
 80076d0:	03d09000 	.word	0x03d09000
 80076d4:	003d0900 	.word	0x003d0900
 80076d8:	017d7840 	.word	0x017d7840
 80076dc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80076e0:	2300      	movs	r3, #0
 80076e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076e4:	e2d1      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80076e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80076ee:	430b      	orrs	r3, r1
 80076f0:	f040 809c 	bne.w	800782c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80076f4:	4b93      	ldr	r3, [pc, #588]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80076f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80076fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80076fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007700:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007704:	d054      	beq.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007708:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800770c:	f200 808b 	bhi.w	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007712:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007716:	f000 8083 	beq.w	8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800771a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007720:	f200 8081 	bhi.w	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800772a:	d02f      	beq.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007732:	d878      	bhi.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007736:	2b00      	cmp	r3, #0
 8007738:	d004      	beq.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800773a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007740:	d012      	beq.n	8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8007742:	e070      	b.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007744:	4b7f      	ldr	r3, [pc, #508]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800774c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007750:	d107      	bne.n	8007762 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007756:	4618      	mov	r0, r3
 8007758:	f000 fd5e 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800775c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800775e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007760:	e293      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007766:	e290      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007768:	4b76      	ldr	r3, [pc, #472]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007770:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007774:	d107      	bne.n	8007786 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007776:	f107 0318 	add.w	r3, r7, #24
 800777a:	4618      	mov	r0, r3
 800777c:	f000 faa4 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007784:	e281      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007786:	2300      	movs	r3, #0
 8007788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800778a:	e27e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800778c:	4b6d      	ldr	r3, [pc, #436]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007798:	d107      	bne.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800779a:	f107 030c 	add.w	r3, r7, #12
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 fbe6 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077a8:	e26f      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077aa:	2300      	movs	r3, #0
 80077ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ae:	e26c      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80077b0:	4b64      	ldr	r3, [pc, #400]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80077b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80077ba:	4b62      	ldr	r3, [pc, #392]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0304 	and.w	r3, r3, #4
 80077c2:	2b04      	cmp	r3, #4
 80077c4:	d10c      	bne.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80077c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d109      	bne.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077cc:	4b5d      	ldr	r3, [pc, #372]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	08db      	lsrs	r3, r3, #3
 80077d2:	f003 0303 	and.w	r3, r3, #3
 80077d6:	4a5c      	ldr	r2, [pc, #368]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80077d8:	fa22 f303 	lsr.w	r3, r2, r3
 80077dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077de:	e01e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80077e0:	4b58      	ldr	r3, [pc, #352]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ec:	d106      	bne.n	80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80077ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077f4:	d102      	bne.n	80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80077f6:	4b55      	ldr	r3, [pc, #340]	@ (800794c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80077f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077fa:	e010      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077fc:	4b51      	ldr	r3, [pc, #324]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007804:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007808:	d106      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800780a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800780c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007810:	d102      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007812:	4b4f      	ldr	r3, [pc, #316]	@ (8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007814:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007816:	e002      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007818:	2300      	movs	r3, #0
 800781a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800781c:	e235      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800781e:	e234      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007820:	4b4c      	ldr	r3, [pc, #304]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007824:	e231      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007826:	2300      	movs	r3, #0
 8007828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800782a:	e22e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800782c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007830:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007834:	430b      	orrs	r3, r1
 8007836:	f040 808f 	bne.w	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800783a:	4b42      	ldr	r3, [pc, #264]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800783c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800783e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007842:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007846:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800784a:	d06b      	beq.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800784c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800784e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007852:	d874      	bhi.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007856:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800785a:	d056      	beq.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800785c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007862:	d86c      	bhi.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007866:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800786a:	d03b      	beq.n	80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007872:	d864      	bhi.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800787a:	d021      	beq.n	80078c0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800787c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800787e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007882:	d85c      	bhi.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007886:	2b00      	cmp	r3, #0
 8007888:	d004      	beq.n	8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800788a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007890:	d004      	beq.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8007892:	e054      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007894:	f7fe fa0c 	bl	8005cb0 <HAL_RCC_GetPCLK1Freq>
 8007898:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800789a:	e1f6      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800789c:	4b29      	ldr	r3, [pc, #164]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078a8:	d107      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078aa:	f107 0318 	add.w	r3, r7, #24
 80078ae:	4618      	mov	r0, r3
 80078b0:	f000 fa0a 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078b8:	e1e7      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078ba:	2300      	movs	r3, #0
 80078bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078be:	e1e4      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80078c0:	4b20      	ldr	r3, [pc, #128]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078cc:	d107      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078ce:	f107 030c 	add.w	r3, r7, #12
 80078d2:	4618      	mov	r0, r3
 80078d4:	f000 fb4c 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078dc:	e1d5      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078e2:	e1d2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078e4:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0304 	and.w	r3, r3, #4
 80078ec:	2b04      	cmp	r3, #4
 80078ee:	d109      	bne.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078f0:	4b14      	ldr	r3, [pc, #80]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	08db      	lsrs	r3, r3, #3
 80078f6:	f003 0303 	and.w	r3, r3, #3
 80078fa:	4a13      	ldr	r2, [pc, #76]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80078fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007902:	e1c2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007904:	2300      	movs	r3, #0
 8007906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007908:	e1bf      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800790a:	4b0e      	ldr	r3, [pc, #56]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007916:	d102      	bne.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007918:	4b0c      	ldr	r3, [pc, #48]	@ (800794c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800791a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800791c:	e1b5      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800791e:	2300      	movs	r3, #0
 8007920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007922:	e1b2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007924:	4b07      	ldr	r3, [pc, #28]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800792c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007930:	d102      	bne.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8007932:	4b07      	ldr	r3, [pc, #28]	@ (8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007934:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007936:	e1a8      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007938:	2300      	movs	r3, #0
 800793a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800793c:	e1a5      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800793e:	2300      	movs	r3, #0
 8007940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007942:	e1a2      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007944:	58024400 	.word	0x58024400
 8007948:	03d09000 	.word	0x03d09000
 800794c:	003d0900 	.word	0x003d0900
 8007950:	017d7840 	.word	0x017d7840
 8007954:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800795c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007960:	430b      	orrs	r3, r1
 8007962:	d173      	bne.n	8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007964:	4b9c      	ldr	r3, [pc, #624]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007968:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800796c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800796e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007974:	d02f      	beq.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007978:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800797c:	d863      	bhi.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800797e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007980:	2b00      	cmp	r3, #0
 8007982:	d004      	beq.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800798a:	d012      	beq.n	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800798c:	e05b      	b.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800798e:	4b92      	ldr	r3, [pc, #584]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007996:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800799a:	d107      	bne.n	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800799c:	f107 0318 	add.w	r3, r7, #24
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 f991 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079aa:	e16e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079ac:	2300      	movs	r3, #0
 80079ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079b0:	e16b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079b2:	4b89      	ldr	r3, [pc, #548]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079be:	d107      	bne.n	80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079c0:	f107 030c 	add.w	r3, r7, #12
 80079c4:	4618      	mov	r0, r3
 80079c6:	f000 fad3 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079ce:	e15c      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079d0:	2300      	movs	r3, #0
 80079d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079d4:	e159      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079d6:	4b80      	ldr	r3, [pc, #512]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80079de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079e0:	4b7d      	ldr	r3, [pc, #500]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0304 	and.w	r3, r3, #4
 80079e8:	2b04      	cmp	r3, #4
 80079ea:	d10c      	bne.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80079ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d109      	bne.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079f2:	4b79      	ldr	r3, [pc, #484]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	08db      	lsrs	r3, r3, #3
 80079f8:	f003 0303 	and.w	r3, r3, #3
 80079fc:	4a77      	ldr	r2, [pc, #476]	@ (8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80079fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a04:	e01e      	b.n	8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007a06:	4b74      	ldr	r3, [pc, #464]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a12:	d106      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a1a:	d102      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007a1c:	4b70      	ldr	r3, [pc, #448]	@ (8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a20:	e010      	b.n	8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a22:	4b6d      	ldr	r3, [pc, #436]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a2e:	d106      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a36:	d102      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007a38:	4b6a      	ldr	r3, [pc, #424]	@ (8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a3c:	e002      	b.n	8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007a42:	e122      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007a44:	e121      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007a46:	2300      	movs	r3, #0
 8007a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a4a:	e11e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a50:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007a54:	430b      	orrs	r3, r1
 8007a56:	d133      	bne.n	8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007a58:	4b5f      	ldr	r3, [pc, #380]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a60:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d004      	beq.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a6e:	d012      	beq.n	8007a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007a70:	e023      	b.n	8007aba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a72:	4b59      	ldr	r3, [pc, #356]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a7e:	d107      	bne.n	8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a84:	4618      	mov	r0, r3
 8007a86:	f000 fbc7 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a8e:	e0fc      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007a90:	2300      	movs	r3, #0
 8007a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a94:	e0f9      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a96:	4b50      	ldr	r3, [pc, #320]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aa2:	d107      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007aa4:	f107 0318 	add.w	r3, r7, #24
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f000 f90d 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ab2:	e0ea      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ab8:	e0e7      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007aba:	2300      	movs	r3, #0
 8007abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007abe:	e0e4      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ac4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007ac8:	430b      	orrs	r3, r1
 8007aca:	f040 808d 	bne.w	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007ace:	4b42      	ldr	r3, [pc, #264]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007ad6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ade:	d06b      	beq.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ae6:	d874      	bhi.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aee:	d056      	beq.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007af6:	d86c      	bhi.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007afe:	d03b      	beq.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b06:	d864      	bhi.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b0e:	d021      	beq.n	8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b16:	d85c      	bhi.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d004      	beq.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b24:	d004      	beq.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007b26:	e054      	b.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007b28:	f000 f8b8 	bl	8007c9c <HAL_RCCEx_GetD3PCLK1Freq>
 8007b2c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b2e:	e0ac      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b30:	4b29      	ldr	r3, [pc, #164]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b3c:	d107      	bne.n	8007b4e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b3e:	f107 0318 	add.w	r3, r7, #24
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 f8c0 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b4c:	e09d      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b52:	e09a      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b54:	4b20      	ldr	r3, [pc, #128]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b60:	d107      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b62:	f107 030c 	add.w	r3, r7, #12
 8007b66:	4618      	mov	r0, r3
 8007b68:	f000 fa02 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b70:	e08b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b72:	2300      	movs	r3, #0
 8007b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b76:	e088      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b78:	4b17      	ldr	r3, [pc, #92]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0304 	and.w	r3, r3, #4
 8007b80:	2b04      	cmp	r3, #4
 8007b82:	d109      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b84:	4b14      	ldr	r3, [pc, #80]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	08db      	lsrs	r3, r3, #3
 8007b8a:	f003 0303 	and.w	r3, r3, #3
 8007b8e:	4a13      	ldr	r2, [pc, #76]	@ (8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007b90:	fa22 f303 	lsr.w	r3, r2, r3
 8007b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b96:	e078      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b9c:	e075      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007baa:	d102      	bne.n	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007bac:	4b0c      	ldr	r3, [pc, #48]	@ (8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bb0:	e06b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb6:	e068      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007bb8:	4b07      	ldr	r3, [pc, #28]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bc4:	d102      	bne.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007bc6:	4b07      	ldr	r3, [pc, #28]	@ (8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bca:	e05e      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bd0:	e05b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bd6:	e058      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007bd8:	58024400 	.word	0x58024400
 8007bdc:	03d09000 	.word	0x03d09000
 8007be0:	003d0900 	.word	0x003d0900
 8007be4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bec:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007bf0:	430b      	orrs	r3, r1
 8007bf2:	d148      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007bf4:	4b27      	ldr	r3, [pc, #156]	@ (8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007bfc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c04:	d02a      	beq.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c0c:	d838      	bhi.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d004      	beq.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c1a:	d00d      	beq.n	8007c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007c1c:	e030      	b.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c2a:	d102      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c30:	e02b      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c32:	2300      	movs	r3, #0
 8007c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c36:	e028      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c38:	4b16      	ldr	r3, [pc, #88]	@ (8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c44:	d107      	bne.n	8007c56 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f000 fae4 	bl	8008218 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c54:	e019      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c56:	2300      	movs	r3, #0
 8007c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c5a:	e016      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c68:	d107      	bne.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c6a:	f107 0318 	add.w	r3, r7, #24
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f000 f82a 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c78:	e007      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c7e:	e004      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007c80:	2300      	movs	r3, #0
 8007c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c84:	e001      	b.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007c86:	2300      	movs	r3, #0
 8007c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3740      	adds	r7, #64	@ 0x40
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	58024400 	.word	0x58024400
 8007c98:	017d7840 	.word	0x017d7840

08007c9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007ca0:	f7fd ffd6 	bl	8005c50 <HAL_RCC_GetHCLKFreq>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	4b06      	ldr	r3, [pc, #24]	@ (8007cc0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	091b      	lsrs	r3, r3, #4
 8007cac:	f003 0307 	and.w	r3, r3, #7
 8007cb0:	4904      	ldr	r1, [pc, #16]	@ (8007cc4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007cb2:	5ccb      	ldrb	r3, [r1, r3]
 8007cb4:	f003 031f 	and.w	r3, r3, #31
 8007cb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	58024400 	.word	0x58024400
 8007cc4:	0800f608 	.word	0x0800f608

08007cc8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b089      	sub	sp, #36	@ 0x24
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cd0:	4ba1      	ldr	r3, [pc, #644]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd4:	f003 0303 	and.w	r3, r3, #3
 8007cd8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007cda:	4b9f      	ldr	r3, [pc, #636]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cde:	0b1b      	lsrs	r3, r3, #12
 8007ce0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ce4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007ce6:	4b9c      	ldr	r3, [pc, #624]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cea:	091b      	lsrs	r3, r3, #4
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007cf2:	4b99      	ldr	r3, [pc, #612]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf6:	08db      	lsrs	r3, r3, #3
 8007cf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	fb02 f303 	mul.w	r3, r2, r3
 8007d02:	ee07 3a90 	vmov	s15, r3
 8007d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f000 8111 	beq.w	8007f38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	f000 8083 	beq.w	8007e24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	f200 80a1 	bhi.w	8007e68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d003      	beq.n	8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d056      	beq.n	8007de0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007d32:	e099      	b.n	8007e68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d34:	4b88      	ldr	r3, [pc, #544]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f003 0320 	and.w	r3, r3, #32
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d02d      	beq.n	8007d9c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d40:	4b85      	ldr	r3, [pc, #532]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	08db      	lsrs	r3, r3, #3
 8007d46:	f003 0303 	and.w	r3, r3, #3
 8007d4a:	4a84      	ldr	r2, [pc, #528]	@ (8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d50:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	ee07 3a90 	vmov	s15, r3
 8007d58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	ee07 3a90 	vmov	s15, r3
 8007d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d6a:	4b7b      	ldr	r3, [pc, #492]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d72:	ee07 3a90 	vmov	s15, r3
 8007d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d7e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007d9a:	e087      	b.n	8007eac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	ee07 3a90 	vmov	s15, r3
 8007da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007f64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dae:	4b6a      	ldr	r3, [pc, #424]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db6:	ee07 3a90 	vmov	s15, r3
 8007dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dc2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dde:	e065      	b.n	8007eac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	ee07 3a90 	vmov	s15, r3
 8007de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007f68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007df2:	4b59      	ldr	r3, [pc, #356]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dfa:	ee07 3a90 	vmov	s15, r3
 8007dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e22:	e043      	b.n	8007eac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	ee07 3a90 	vmov	s15, r3
 8007e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007f6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e36:	4b48      	ldr	r3, [pc, #288]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e3e:	ee07 3a90 	vmov	s15, r3
 8007e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e66:	e021      	b.n	8007eac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	ee07 3a90 	vmov	s15, r3
 8007e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007f68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e7a:	4b37      	ldr	r3, [pc, #220]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e82:	ee07 3a90 	vmov	s15, r3
 8007e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007eaa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007eac:	4b2a      	ldr	r3, [pc, #168]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb0:	0a5b      	lsrs	r3, r3, #9
 8007eb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eb6:	ee07 3a90 	vmov	s15, r3
 8007eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ebe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ec2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ec6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ed2:	ee17 2a90 	vmov	r2, s15
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007eda:	4b1f      	ldr	r3, [pc, #124]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ede:	0c1b      	lsrs	r3, r3, #16
 8007ee0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ee4:	ee07 3a90 	vmov	s15, r3
 8007ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ef0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ef4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ef8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007efc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f00:	ee17 2a90 	vmov	r2, s15
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007f08:	4b13      	ldr	r3, [pc, #76]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0c:	0e1b      	lsrs	r3, r3, #24
 8007f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f12:	ee07 3a90 	vmov	s15, r3
 8007f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f22:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f2e:	ee17 2a90 	vmov	r2, s15
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007f36:	e008      	b.n	8007f4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	609a      	str	r2, [r3, #8]
}
 8007f4a:	bf00      	nop
 8007f4c:	3724      	adds	r7, #36	@ 0x24
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	58024400 	.word	0x58024400
 8007f5c:	03d09000 	.word	0x03d09000
 8007f60:	46000000 	.word	0x46000000
 8007f64:	4c742400 	.word	0x4c742400
 8007f68:	4a742400 	.word	0x4a742400
 8007f6c:	4bbebc20 	.word	0x4bbebc20

08007f70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b089      	sub	sp, #36	@ 0x24
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f78:	4ba1      	ldr	r3, [pc, #644]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7c:	f003 0303 	and.w	r3, r3, #3
 8007f80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007f82:	4b9f      	ldr	r3, [pc, #636]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f86:	0d1b      	lsrs	r3, r3, #20
 8007f88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f8e:	4b9c      	ldr	r3, [pc, #624]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f92:	0a1b      	lsrs	r3, r3, #8
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007f9a:	4b99      	ldr	r3, [pc, #612]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9e:	08db      	lsrs	r3, r3, #3
 8007fa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	fb02 f303 	mul.w	r3, r2, r3
 8007faa:	ee07 3a90 	vmov	s15, r3
 8007fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 8111 	beq.w	80081e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	f000 8083 	beq.w	80080cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	f200 80a1 	bhi.w	8008110 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d003      	beq.n	8007fdc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d056      	beq.n	8008088 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007fda:	e099      	b.n	8008110 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fdc:	4b88      	ldr	r3, [pc, #544]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0320 	and.w	r3, r3, #32
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d02d      	beq.n	8008044 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fe8:	4b85      	ldr	r3, [pc, #532]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	08db      	lsrs	r3, r3, #3
 8007fee:	f003 0303 	and.w	r3, r3, #3
 8007ff2:	4a84      	ldr	r2, [pc, #528]	@ (8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	ee07 3a90 	vmov	s15, r3
 8008000:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	ee07 3a90 	vmov	s15, r3
 800800a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008012:	4b7b      	ldr	r3, [pc, #492]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801a:	ee07 3a90 	vmov	s15, r3
 800801e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008022:	ed97 6a03 	vldr	s12, [r7, #12]
 8008026:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800802a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800802e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800803a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800803e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008042:	e087      	b.n	8008154 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800804e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800820c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008056:	4b6a      	ldr	r3, [pc, #424]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800805e:	ee07 3a90 	vmov	s15, r3
 8008062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008066:	ed97 6a03 	vldr	s12, [r7, #12]
 800806a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800806e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800807a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800807e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008086:	e065      	b.n	8008154 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	ee07 3a90 	vmov	s15, r3
 800808e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008092:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008210 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800809a:	4b59      	ldr	r3, [pc, #356]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800809c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080a2:	ee07 3a90 	vmov	s15, r3
 80080a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80080ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ca:	e043      	b.n	8008154 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	ee07 3a90 	vmov	s15, r3
 80080d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008214 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80080da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080de:	4b48      	ldr	r3, [pc, #288]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e6:	ee07 3a90 	vmov	s15, r3
 80080ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80080f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800810a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800810e:	e021      	b.n	8008154 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	ee07 3a90 	vmov	s15, r3
 8008116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800811a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008210 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800811e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008122:	4b37      	ldr	r3, [pc, #220]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800812a:	ee07 3a90 	vmov	s15, r3
 800812e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008132:	ed97 6a03 	vldr	s12, [r7, #12]
 8008136:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800813a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800813e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800814a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800814e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008152:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008154:	4b2a      	ldr	r3, [pc, #168]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008158:	0a5b      	lsrs	r3, r3, #9
 800815a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800815e:	ee07 3a90 	vmov	s15, r3
 8008162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008166:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800816a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800816e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008172:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008176:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800817a:	ee17 2a90 	vmov	r2, s15
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008182:	4b1f      	ldr	r3, [pc, #124]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008186:	0c1b      	lsrs	r3, r3, #16
 8008188:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800818c:	ee07 3a90 	vmov	s15, r3
 8008190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008194:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008198:	ee37 7a87 	vadd.f32	s14, s15, s14
 800819c:	edd7 6a07 	vldr	s13, [r7, #28]
 80081a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081a8:	ee17 2a90 	vmov	r2, s15
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80081b0:	4b13      	ldr	r3, [pc, #76]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b4:	0e1b      	lsrs	r3, r3, #24
 80081b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80081ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081d6:	ee17 2a90 	vmov	r2, s15
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80081de:	e008      	b.n	80081f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	609a      	str	r2, [r3, #8]
}
 80081f2:	bf00      	nop
 80081f4:	3724      	adds	r7, #36	@ 0x24
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	58024400 	.word	0x58024400
 8008204:	03d09000 	.word	0x03d09000
 8008208:	46000000 	.word	0x46000000
 800820c:	4c742400 	.word	0x4c742400
 8008210:	4a742400 	.word	0x4a742400
 8008214:	4bbebc20 	.word	0x4bbebc20

08008218 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008218:	b480      	push	{r7}
 800821a:	b089      	sub	sp, #36	@ 0x24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008220:	4ba0      	ldr	r3, [pc, #640]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	f003 0303 	and.w	r3, r3, #3
 8008228:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800822a:	4b9e      	ldr	r3, [pc, #632]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800822c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800822e:	091b      	lsrs	r3, r3, #4
 8008230:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008234:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008236:	4b9b      	ldr	r3, [pc, #620]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800823a:	f003 0301 	and.w	r3, r3, #1
 800823e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008240:	4b98      	ldr	r3, [pc, #608]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008244:	08db      	lsrs	r3, r3, #3
 8008246:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800824a:	693a      	ldr	r2, [r7, #16]
 800824c:	fb02 f303 	mul.w	r3, r2, r3
 8008250:	ee07 3a90 	vmov	s15, r3
 8008254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008258:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 8111 	beq.w	8008486 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	2b02      	cmp	r3, #2
 8008268:	f000 8083 	beq.w	8008372 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	2b02      	cmp	r3, #2
 8008270:	f200 80a1 	bhi.w	80083b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d056      	beq.n	800832e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008280:	e099      	b.n	80083b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008282:	4b88      	ldr	r3, [pc, #544]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f003 0320 	and.w	r3, r3, #32
 800828a:	2b00      	cmp	r3, #0
 800828c:	d02d      	beq.n	80082ea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800828e:	4b85      	ldr	r3, [pc, #532]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	08db      	lsrs	r3, r3, #3
 8008294:	f003 0303 	and.w	r3, r3, #3
 8008298:	4a83      	ldr	r2, [pc, #524]	@ (80084a8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800829a:	fa22 f303 	lsr.w	r3, r2, r3
 800829e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	ee07 3a90 	vmov	s15, r3
 80082a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	ee07 3a90 	vmov	s15, r3
 80082b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082b8:	4b7a      	ldr	r3, [pc, #488]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082c0:	ee07 3a90 	vmov	s15, r3
 80082c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80082cc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80084ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80082d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082e4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80082e8:	e087      	b.n	80083fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082f4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80084b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80082f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082fc:	4b69      	ldr	r3, [pc, #420]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008304:	ee07 3a90 	vmov	s15, r3
 8008308:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800830c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008310:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80084ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008314:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008318:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800831c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008320:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008328:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800832c:	e065      	b.n	80083fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	ee07 3a90 	vmov	s15, r3
 8008334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008338:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80084b4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800833c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008340:	4b58      	ldr	r3, [pc, #352]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008348:	ee07 3a90 	vmov	s15, r3
 800834c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008350:	ed97 6a03 	vldr	s12, [r7, #12]
 8008354:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80084ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008358:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800835c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008360:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008364:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800836c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008370:	e043      	b.n	80083fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	ee07 3a90 	vmov	s15, r3
 8008378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800837c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80084b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008380:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008384:	4b47      	ldr	r3, [pc, #284]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800838c:	ee07 3a90 	vmov	s15, r3
 8008390:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008394:	ed97 6a03 	vldr	s12, [r7, #12]
 8008398:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80084ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800839c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083b4:	e021      	b.n	80083fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	ee07 3a90 	vmov	s15, r3
 80083bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083c0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80084b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80083c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083c8:	4b36      	ldr	r3, [pc, #216]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083d0:	ee07 3a90 	vmov	s15, r3
 80083d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80083dc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80084ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80083e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083f8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80083fa:	4b2a      	ldr	r3, [pc, #168]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fe:	0a5b      	lsrs	r3, r3, #9
 8008400:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008404:	ee07 3a90 	vmov	s15, r3
 8008408:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800840c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008410:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008414:	edd7 6a07 	vldr	s13, [r7, #28]
 8008418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800841c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008420:	ee17 2a90 	vmov	r2, s15
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008428:	4b1e      	ldr	r3, [pc, #120]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800842a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800842c:	0c1b      	lsrs	r3, r3, #16
 800842e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008432:	ee07 3a90 	vmov	s15, r3
 8008436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800843a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800843e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008442:	edd7 6a07 	vldr	s13, [r7, #28]
 8008446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800844a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800844e:	ee17 2a90 	vmov	r2, s15
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008456:	4b13      	ldr	r3, [pc, #76]	@ (80084a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845a:	0e1b      	lsrs	r3, r3, #24
 800845c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008460:	ee07 3a90 	vmov	s15, r3
 8008464:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008468:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800846c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008470:	edd7 6a07 	vldr	s13, [r7, #28]
 8008474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800847c:	ee17 2a90 	vmov	r2, s15
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008484:	e008      	b.n	8008498 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	609a      	str	r2, [r3, #8]
}
 8008498:	bf00      	nop
 800849a:	3724      	adds	r7, #36	@ 0x24
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr
 80084a4:	58024400 	.word	0x58024400
 80084a8:	03d09000 	.word	0x03d09000
 80084ac:	46000000 	.word	0x46000000
 80084b0:	4c742400 	.word	0x4c742400
 80084b4:	4a742400 	.word	0x4a742400
 80084b8:	4bbebc20 	.word	0x4bbebc20

080084bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084c6:	2300      	movs	r3, #0
 80084c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084ca:	4b53      	ldr	r3, [pc, #332]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80084cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ce:	f003 0303 	and.w	r3, r3, #3
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	d101      	bne.n	80084da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e099      	b.n	800860e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80084da:	4b4f      	ldr	r3, [pc, #316]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a4e      	ldr	r2, [pc, #312]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80084e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084e6:	f7fa f859 	bl	800259c <HAL_GetTick>
 80084ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ec:	e008      	b.n	8008500 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084ee:	f7fa f855 	bl	800259c <HAL_GetTick>
 80084f2:	4602      	mov	r2, r0
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d901      	bls.n	8008500 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80084fc:	2303      	movs	r3, #3
 80084fe:	e086      	b.n	800860e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008500:	4b45      	ldr	r3, [pc, #276]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1f0      	bne.n	80084ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800850c:	4b42      	ldr	r3, [pc, #264]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 800850e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008510:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	031b      	lsls	r3, r3, #12
 800851a:	493f      	ldr	r1, [pc, #252]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 800851c:	4313      	orrs	r3, r2
 800851e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	3b01      	subs	r3, #1
 8008526:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	3b01      	subs	r3, #1
 8008530:	025b      	lsls	r3, r3, #9
 8008532:	b29b      	uxth	r3, r3
 8008534:	431a      	orrs	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	3b01      	subs	r3, #1
 800853c:	041b      	lsls	r3, r3, #16
 800853e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008542:	431a      	orrs	r2, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	691b      	ldr	r3, [r3, #16]
 8008548:	3b01      	subs	r3, #1
 800854a:	061b      	lsls	r3, r3, #24
 800854c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008550:	4931      	ldr	r1, [pc, #196]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008552:	4313      	orrs	r3, r2
 8008554:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008556:	4b30      	ldr	r3, [pc, #192]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	492d      	ldr	r1, [pc, #180]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008564:	4313      	orrs	r3, r2
 8008566:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008568:	4b2b      	ldr	r3, [pc, #172]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 800856a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856c:	f023 0220 	bic.w	r2, r3, #32
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	4928      	ldr	r1, [pc, #160]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008576:	4313      	orrs	r3, r2
 8008578:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800857a:	4b27      	ldr	r3, [pc, #156]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 800857c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857e:	4a26      	ldr	r2, [pc, #152]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008580:	f023 0310 	bic.w	r3, r3, #16
 8008584:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008586:	4b24      	ldr	r3, [pc, #144]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008588:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800858a:	4b24      	ldr	r3, [pc, #144]	@ (800861c <RCCEx_PLL2_Config+0x160>)
 800858c:	4013      	ands	r3, r2
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	69d2      	ldr	r2, [r2, #28]
 8008592:	00d2      	lsls	r2, r2, #3
 8008594:	4920      	ldr	r1, [pc, #128]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008596:	4313      	orrs	r3, r2
 8008598:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800859a:	4b1f      	ldr	r3, [pc, #124]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 800859c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859e:	4a1e      	ldr	r2, [pc, #120]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085a0:	f043 0310 	orr.w	r3, r3, #16
 80085a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d106      	bne.n	80085ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80085ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b0:	4a19      	ldr	r2, [pc, #100]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80085b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085b8:	e00f      	b.n	80085da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d106      	bne.n	80085ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80085c0:	4b15      	ldr	r3, [pc, #84]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c4:	4a14      	ldr	r2, [pc, #80]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085cc:	e005      	b.n	80085da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80085ce:	4b12      	ldr	r3, [pc, #72]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d2:	4a11      	ldr	r2, [pc, #68]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80085d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80085da:	4b0f      	ldr	r3, [pc, #60]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a0e      	ldr	r2, [pc, #56]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 80085e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085e6:	f7f9 ffd9 	bl	800259c <HAL_GetTick>
 80085ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085ec:	e008      	b.n	8008600 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80085ee:	f7f9 ffd5 	bl	800259c <HAL_GetTick>
 80085f2:	4602      	mov	r2, r0
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d901      	bls.n	8008600 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e006      	b.n	800860e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008600:	4b05      	ldr	r3, [pc, #20]	@ (8008618 <RCCEx_PLL2_Config+0x15c>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008608:	2b00      	cmp	r3, #0
 800860a:	d0f0      	beq.n	80085ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800860c:	7bfb      	ldrb	r3, [r7, #15]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	58024400 	.word	0x58024400
 800861c:	ffff0007 	.word	0xffff0007

08008620 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800862e:	4b53      	ldr	r3, [pc, #332]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008632:	f003 0303 	and.w	r3, r3, #3
 8008636:	2b03      	cmp	r3, #3
 8008638:	d101      	bne.n	800863e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	e099      	b.n	8008772 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800863e:	4b4f      	ldr	r3, [pc, #316]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a4e      	ldr	r2, [pc, #312]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008644:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008648:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800864a:	f7f9 ffa7 	bl	800259c <HAL_GetTick>
 800864e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008650:	e008      	b.n	8008664 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008652:	f7f9 ffa3 	bl	800259c <HAL_GetTick>
 8008656:	4602      	mov	r2, r0
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	1ad3      	subs	r3, r2, r3
 800865c:	2b02      	cmp	r3, #2
 800865e:	d901      	bls.n	8008664 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008660:	2303      	movs	r3, #3
 8008662:	e086      	b.n	8008772 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008664:	4b45      	ldr	r3, [pc, #276]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1f0      	bne.n	8008652 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008670:	4b42      	ldr	r3, [pc, #264]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008674:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	051b      	lsls	r3, r3, #20
 800867e:	493f      	ldr	r1, [pc, #252]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008680:	4313      	orrs	r3, r2
 8008682:	628b      	str	r3, [r1, #40]	@ 0x28
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	3b01      	subs	r3, #1
 800868a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	3b01      	subs	r3, #1
 8008694:	025b      	lsls	r3, r3, #9
 8008696:	b29b      	uxth	r3, r3
 8008698:	431a      	orrs	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	3b01      	subs	r3, #1
 80086a0:	041b      	lsls	r3, r3, #16
 80086a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	061b      	lsls	r3, r3, #24
 80086b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80086b4:	4931      	ldr	r1, [pc, #196]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086b6:	4313      	orrs	r3, r2
 80086b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80086ba:	4b30      	ldr	r3, [pc, #192]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	492d      	ldr	r1, [pc, #180]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80086cc:	4b2b      	ldr	r3, [pc, #172]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	699b      	ldr	r3, [r3, #24]
 80086d8:	4928      	ldr	r1, [pc, #160]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80086de:	4b27      	ldr	r3, [pc, #156]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e2:	4a26      	ldr	r2, [pc, #152]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80086ea:	4b24      	ldr	r3, [pc, #144]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086ee:	4b24      	ldr	r3, [pc, #144]	@ (8008780 <RCCEx_PLL3_Config+0x160>)
 80086f0:	4013      	ands	r3, r2
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	69d2      	ldr	r2, [r2, #28]
 80086f6:	00d2      	lsls	r2, r2, #3
 80086f8:	4920      	ldr	r1, [pc, #128]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 80086fa:	4313      	orrs	r3, r2
 80086fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80086fe:	4b1f      	ldr	r3, [pc, #124]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008702:	4a1e      	ldr	r2, [pc, #120]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008708:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d106      	bne.n	800871e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008710:	4b1a      	ldr	r3, [pc, #104]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008714:	4a19      	ldr	r2, [pc, #100]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008716:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800871a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800871c:	e00f      	b.n	800873e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d106      	bne.n	8008732 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008724:	4b15      	ldr	r3, [pc, #84]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008728:	4a14      	ldr	r2, [pc, #80]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 800872a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800872e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008730:	e005      	b.n	800873e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008732:	4b12      	ldr	r3, [pc, #72]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008736:	4a11      	ldr	r2, [pc, #68]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008738:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800873c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800873e:	4b0f      	ldr	r3, [pc, #60]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a0e      	ldr	r2, [pc, #56]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008748:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800874a:	f7f9 ff27 	bl	800259c <HAL_GetTick>
 800874e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008750:	e008      	b.n	8008764 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008752:	f7f9 ff23 	bl	800259c <HAL_GetTick>
 8008756:	4602      	mov	r2, r0
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	2b02      	cmp	r3, #2
 800875e:	d901      	bls.n	8008764 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008760:	2303      	movs	r3, #3
 8008762:	e006      	b.n	8008772 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008764:	4b05      	ldr	r3, [pc, #20]	@ (800877c <RCCEx_PLL3_Config+0x15c>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d0f0      	beq.n	8008752 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008770:	7bfb      	ldrb	r3, [r7, #15]
}
 8008772:	4618      	mov	r0, r3
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	58024400 	.word	0x58024400
 8008780:	ffff0007 	.word	0xffff0007

08008784 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b08a      	sub	sp, #40	@ 0x28
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d101      	bne.n	8008796 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e075      	b.n	8008882 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d105      	bne.n	80087ae <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f7f9 fc73 	bl	8002094 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2204      	movs	r2, #4
 80087b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f868 	bl	800888c <HAL_SD_InitCard>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d001      	beq.n	80087c6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e05d      	b.n	8008882 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80087c6:	f107 0308 	add.w	r3, r7, #8
 80087ca:	4619      	mov	r1, r3
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fdaf 	bl	8009330 <HAL_SD_GetCardStatus>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d001      	beq.n	80087dc <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	e052      	b.n	8008882 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80087dc:	7e3b      	ldrb	r3, [r7, #24]
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80087e2:	7e7b      	ldrb	r3, [r7, #25]
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d10a      	bne.n	8008806 <HAL_SD_Init+0x82>
 80087f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d102      	bne.n	80087fc <HAL_SD_Init+0x78>
 80087f6:	6a3b      	ldr	r3, [r7, #32]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d004      	beq.n	8008806 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008802:	659a      	str	r2, [r3, #88]	@ 0x58
 8008804:	e00b      	b.n	800881e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800880a:	2b01      	cmp	r3, #1
 800880c:	d104      	bne.n	8008818 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008814:	659a      	str	r2, [r3, #88]	@ 0x58
 8008816:	e002      	b.n	800881e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	68db      	ldr	r3, [r3, #12]
 8008822:	4619      	mov	r1, r3
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 fe6d 	bl	8009504 <HAL_SD_ConfigWideBusOperation>
 800882a:	4603      	mov	r3, r0
 800882c:	2b00      	cmp	r3, #0
 800882e:	d001      	beq.n	8008834 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e026      	b.n	8008882 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008834:	f7f9 feb2 	bl	800259c <HAL_GetTick>
 8008838:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800883a:	e011      	b.n	8008860 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800883c:	f7f9 feae 	bl	800259c <HAL_GetTick>
 8008840:	4602      	mov	r2, r0
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	1ad3      	subs	r3, r2, r3
 8008846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884a:	d109      	bne.n	8008860 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008852:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2201      	movs	r2, #1
 8008858:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800885c:	2303      	movs	r3, #3
 800885e:	e010      	b.n	8008882 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 ff61 	bl	8009728 <HAL_SD_GetCardState>
 8008866:	4603      	mov	r3, r0
 8008868:	2b04      	cmp	r3, #4
 800886a:	d1e7      	bne.n	800883c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8008880:	2300      	movs	r3, #0
}
 8008882:	4618      	mov	r0, r3
 8008884:	3728      	adds	r7, #40	@ 0x28
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
	...

0800888c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800888c:	b590      	push	{r4, r7, lr}
 800888e:	b08d      	sub	sp, #52	@ 0x34
 8008890:	af02      	add	r7, sp, #8
 8008892:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008894:	2300      	movs	r3, #0
 8008896:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008898:	2300      	movs	r3, #0
 800889a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800889c:	2300      	movs	r3, #0
 800889e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80088a0:	2300      	movs	r3, #0
 80088a2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80088a4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80088a8:	f04f 0100 	mov.w	r1, #0
 80088ac:	f7fe fc76 	bl	800719c <HAL_RCCEx_GetPeriphCLKFreq>
 80088b0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 80088b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d109      	bne.n	80088cc <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80088c6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e070      	b.n	80089ae <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80088cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ce:	0a1b      	lsrs	r3, r3, #8
 80088d0:	4a39      	ldr	r2, [pc, #228]	@ (80089b8 <HAL_SD_InitCard+0x12c>)
 80088d2:	fba2 2303 	umull	r2, r3, r2, r3
 80088d6:	091b      	lsrs	r3, r3, #4
 80088d8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681c      	ldr	r4, [r3, #0]
 80088de:	466a      	mov	r2, sp
 80088e0:	f107 0318 	add.w	r3, r7, #24
 80088e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80088e8:	e882 0003 	stmia.w	r2, {r0, r1}
 80088ec:	f107 030c 	add.w	r3, r7, #12
 80088f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80088f2:	4620      	mov	r0, r4
 80088f4:	f003 f882 	bl	800b9fc <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f003 f8c5 	bl	800ba8c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	005b      	lsls	r3, r3, #1
 800890c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800890e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008912:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8008914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008916:	2b00      	cmp	r3, #0
 8008918:	d007      	beq.n	800892a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800891a:	4a28      	ldr	r2, [pc, #160]	@ (80089bc <HAL_SD_InitCard+0x130>)
 800891c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008922:	3301      	adds	r3, #1
 8008924:	4618      	mov	r0, r3
 8008926:	f7f9 fe45 	bl	80025b4 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 ffea 	bl	8009904 <SD_PowerON>
 8008930:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008932:	6a3b      	ldr	r3, [r7, #32]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d00b      	beq.n	8008950 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008944:	6a3b      	ldr	r3, [r7, #32]
 8008946:	431a      	orrs	r2, r3
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e02e      	b.n	80089ae <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 ff09 	bl	8009768 <SD_InitCard>
 8008956:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008958:	6a3b      	ldr	r3, [r7, #32]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00b      	beq.n	8008976 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2201      	movs	r2, #1
 8008962:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	431a      	orrs	r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e01b      	b.n	80089ae <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800897e:	4618      	mov	r0, r3
 8008980:	f003 f91a 	bl	800bbb8 <SDMMC_CmdBlockLength>
 8008984:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00f      	beq.n	80089ac <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a0b      	ldr	r2, [pc, #44]	@ (80089c0 <HAL_SD_InitCard+0x134>)
 8008992:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008998:	6a3b      	ldr	r3, [r7, #32]
 800899a:	431a      	orrs	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e000      	b.n	80089ae <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	372c      	adds	r7, #44	@ 0x2c
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd90      	pop	{r4, r7, pc}
 80089b6:	bf00      	nop
 80089b8:	014f8b59 	.word	0x014f8b59
 80089bc:	00012110 	.word	0x00012110
 80089c0:	1fe00fff 	.word	0x1fe00fff

080089c4 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b08c      	sub	sp, #48	@ 0x30
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
 80089d0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d107      	bne.n	80089ec <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	e08d      	b.n	8008b08 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	f040 8086 	bne.w	8008b06 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008a00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	441a      	add	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d907      	bls.n	8008a1e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a12:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e074      	b.n	8008b08 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2203      	movs	r2, #3
 8008a22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	025a      	lsls	r2, r3, #9
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d002      	beq.n	8008a4a <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 8008a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a46:	025b      	lsls	r3, r3, #9
 8008a48:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a4e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	025b      	lsls	r3, r3, #9
 8008a54:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008a56:	2390      	movs	r3, #144	@ 0x90
 8008a58:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008a62:	2300      	movs	r3, #0
 8008a64:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f107 0210 	add.w	r2, r7, #16
 8008a6e:	4611      	mov	r1, r2
 8008a70:	4618      	mov	r0, r3
 8008a72:	f003 f875 	bl	800bb60 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68da      	ldr	r2, [r3, #12]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a84:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2201      	movs	r2, #1
 8008a94:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d90a      	bls.n	8008ab2 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2282      	movs	r2, #130	@ 0x82
 8008aa0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f003 f8cb 	bl	800bc44 <SDMMC_CmdReadMultiBlock>
 8008aae:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008ab0:	e009      	b.n	8008ac6 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2281      	movs	r2, #129	@ 0x81
 8008ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f003 f89d 	bl	800bbfe <SDMMC_CmdReadSingleBlock>
 8008ac4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8008ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d012      	beq.n	8008af2 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a0f      	ldr	r2, [pc, #60]	@ (8008b10 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8008ad2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ada:	431a      	orrs	r2, r3
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e00a      	b.n	8008b08 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8008b00:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 8008b02:	2300      	movs	r3, #0
 8008b04:	e000      	b.n	8008b08 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8008b06:	2302      	movs	r3, #2
  }
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3730      	adds	r7, #48	@ 0x30
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}
 8008b10:	1fe00fff 	.word	0x1fe00fff

08008b14 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b08c      	sub	sp, #48	@ 0x30
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d107      	bne.n	8008b3c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b30:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e08d      	b.n	8008c58 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	f040 8086 	bne.w	8008c56 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008b50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	441a      	add	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d907      	bls.n	8008b6e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b62:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e074      	b.n	8008c58 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2203      	movs	r2, #3
 8008b72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	68ba      	ldr	r2, [r7, #8]
 8008b82:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	025a      	lsls	r2, r3, #9
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d002      	beq.n	8008b9a <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8008b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b96:	025b      	lsls	r3, r3, #9
 8008b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	025b      	lsls	r3, r3, #9
 8008ba4:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008ba6:	2390      	movs	r3, #144	@ 0x90
 8008ba8:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8008baa:	2300      	movs	r3, #0
 8008bac:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f107 0210 	add.w	r2, r7, #16
 8008bbe:	4611      	mov	r1, r2
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f002 ffcd 	bl	800bb60 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68da      	ldr	r2, [r3, #12]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bd4:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	2201      	movs	r2, #1
 8008be4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d90a      	bls.n	8008c02 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	22a0      	movs	r2, #160	@ 0xa0
 8008bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f003 f869 	bl	800bcd0 <SDMMC_CmdWriteMultiBlock>
 8008bfe:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008c00:	e009      	b.n	8008c16 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2290      	movs	r2, #144	@ 0x90
 8008c06:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f003 f83b 	bl	800bc8a <SDMMC_CmdWriteSingleBlock>
 8008c14:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d012      	beq.n	8008c42 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a0f      	ldr	r2, [pc, #60]	@ (8008c60 <HAL_SD_WriteBlocks_DMA+0x14c>)
 8008c22:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e00a      	b.n	8008c58 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8008c50:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	e000      	b.n	8008c58 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8008c56:	2302      	movs	r3, #2
  }
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3730      	adds	r7, #48	@ 0x30
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	1fe00fff 	.word	0x1fe00fff

08008c64 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c70:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d008      	beq.n	8008c92 <HAL_SD_IRQHandler+0x2e>
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f003 0308 	and.w	r3, r3, #8
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f001 f926 	bl	8009edc <SD_Read_IT>
 8008c90:	e19a      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 80ac 	beq.w	8008dfa <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008caa:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	4b59      	ldr	r3, [pc, #356]	@ (8008e1c <HAL_SD_IRQHandler+0x1b8>)
 8008cb8:	400b      	ands	r3, r1
 8008cba:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8008cca:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68da      	ldr	r2, [r3, #12]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cda:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d038      	beq.n	8008d58 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f003 0302 	and.w	r3, r3, #2
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <HAL_SD_IRQHandler+0x96>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f003 0320 	and.w	r3, r3, #32
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d011      	beq.n	8008d1e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f003 f80a 	bl	800bd18 <SDMMC_CmdStopTransfer>
 8008d04:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d008      	beq.n	8008d1e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	431a      	orrs	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 f95b 	bl	8008fd4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a3f      	ldr	r2, [pc, #252]	@ (8008e20 <HAL_SD_IRQHandler+0x1bc>)
 8008d24:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2201      	movs	r2, #1
 8008d2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d104      	bne.n	8008d48 <HAL_SD_IRQHandler+0xe4>
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f003 0302 	and.w	r3, r3, #2
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d003      	beq.n	8008d50 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f003 fcbd 	bl	800c6c8 <HAL_SD_RxCpltCallback>
 8008d4e:	e13b      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f003 fcaf 	bl	800c6b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008d56:	e137      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f000 8132 	beq.w	8008fc8 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2200      	movs	r2, #0
 8008d72:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d104      	bne.n	8008d90 <HAL_SD_IRQHandler+0x12c>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f003 0320 	and.w	r3, r3, #32
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d011      	beq.n	8008db4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f002 ffbf 	bl	800bd18 <SDMMC_CmdStopTransfer>
 8008d9a:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d008      	beq.n	8008db4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	431a      	orrs	r2, r3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 f910 	bl	8008fd4 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f003 0310 	and.w	r3, r3, #16
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d104      	bne.n	8008dd6 <HAL_SD_IRQHandler+0x172>
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f003 0320 	and.w	r3, r3, #32
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d002      	beq.n	8008ddc <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f003 fc6c 	bl	800c6b4 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d105      	bne.n	8008df2 <HAL_SD_IRQHandler+0x18e>
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f000 80eb 	beq.w	8008fc8 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f003 fc68 	bl	800c6c8 <HAL_SD_RxCpltCallback>
}
 8008df8:	e0e6      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d00d      	beq.n	8008e24 <HAL_SD_IRQHandler+0x1c0>
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f003 0308 	and.w	r3, r3, #8
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d008      	beq.n	8008e24 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f001 f8a8 	bl	8009f68 <SD_Write_IT>
 8008e18:	e0d6      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
 8008e1a:	bf00      	nop
 8008e1c:	ffff3ec5 	.word	0xffff3ec5
 8008e20:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e2a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f000 809d 	beq.w	8008f6e <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d005      	beq.n	8008e4e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e46:	f043 0202 	orr.w	r2, r3, #2
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e54:	f003 0308 	and.w	r3, r3, #8
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d005      	beq.n	8008e68 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e60:	f043 0208 	orr.w	r2, r3, #8
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e6e:	f003 0320 	and.w	r3, r3, #32
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d005      	beq.n	8008e82 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e7a:	f043 0220 	orr.w	r2, r3, #32
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e88:	f003 0310 	and.w	r3, r3, #16
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d005      	beq.n	8008e9c <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e94:	f043 0210 	orr.w	r2, r3, #16
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8008fd0 <HAL_SD_IRQHandler+0x36c>)
 8008ea2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	68da      	ldr	r2, [r3, #12]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ec2:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	68da      	ldr	r2, [r3, #12]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008ee2:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f002 ff15 	bl	800bd18 <SDMMC_CmdStopTransfer>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f08:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f12:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f003 0308 	and.w	r3, r3, #8
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00a      	beq.n	8008f34 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f851 	bl	8008fd4 <HAL_SD_ErrorCallback>
}
 8008f32:	e049      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d044      	beq.n	8008fc8 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d040      	beq.n	8008fc8 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8008f54:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f834 	bl	8008fd4 <HAL_SD_ErrorCallback>
}
 8008f6c:	e02c      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d025      	beq.n	8008fc8 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f84:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10c      	bne.n	8008fae <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f003 0320 	and.w	r3, r3, #32
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d003      	beq.n	8008fa6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f001 f84a 	bl	800a038 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8008fa4:	e010      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f001 f832 	bl	800a010 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8008fac:	e00c      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	f003 0320 	and.w	r3, r3, #32
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d003      	beq.n	8008fc0 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f001 f833 	bl	800a024 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8008fbe:	e003      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f001 f81b 	bl	8009ffc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8008fc6:	e7ff      	b.n	8008fc8 <HAL_SD_IRQHandler+0x364>
 8008fc8:	bf00      	nop
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	18000f3a 	.word	0x18000f3a

08008fd4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ff6:	0f9b      	lsrs	r3, r3, #30
 8008ff8:	b2da      	uxtb	r2, r3
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009002:	0e9b      	lsrs	r3, r3, #26
 8009004:	b2db      	uxtb	r3, r3
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	b2da      	uxtb	r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009014:	0e1b      	lsrs	r3, r3, #24
 8009016:	b2db      	uxtb	r3, r3
 8009018:	f003 0303 	and.w	r3, r3, #3
 800901c:	b2da      	uxtb	r2, r3
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009026:	0c1b      	lsrs	r3, r3, #16
 8009028:	b2da      	uxtb	r2, r3
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009032:	0a1b      	lsrs	r3, r3, #8
 8009034:	b2da      	uxtb	r2, r3
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800903e:	b2da      	uxtb	r2, r3
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009048:	0d1b      	lsrs	r3, r3, #20
 800904a:	b29a      	uxth	r2, r3
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009054:	0c1b      	lsrs	r3, r3, #16
 8009056:	b2db      	uxtb	r3, r3
 8009058:	f003 030f 	and.w	r3, r3, #15
 800905c:	b2da      	uxtb	r2, r3
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009066:	0bdb      	lsrs	r3, r3, #15
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f003 0301 	and.w	r3, r3, #1
 800906e:	b2da      	uxtb	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009078:	0b9b      	lsrs	r3, r3, #14
 800907a:	b2db      	uxtb	r3, r3
 800907c:	f003 0301 	and.w	r3, r3, #1
 8009080:	b2da      	uxtb	r2, r3
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800908a:	0b5b      	lsrs	r3, r3, #13
 800908c:	b2db      	uxtb	r3, r3
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	b2da      	uxtb	r2, r3
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909c:	0b1b      	lsrs	r3, r3, #12
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	f003 0301 	and.w	r3, r3, #1
 80090a4:	b2da      	uxtb	r2, r3
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	2200      	movs	r2, #0
 80090ae:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d163      	bne.n	8009180 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090bc:	009a      	lsls	r2, r3, #2
 80090be:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80090c2:	4013      	ands	r3, r2
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80090c8:	0f92      	lsrs	r2, r2, #30
 80090ca:	431a      	orrs	r2, r3
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090d4:	0edb      	lsrs	r3, r3, #27
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	f003 0307 	and.w	r3, r3, #7
 80090dc:	b2da      	uxtb	r2, r3
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090e6:	0e1b      	lsrs	r3, r3, #24
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	f003 0307 	and.w	r3, r3, #7
 80090ee:	b2da      	uxtb	r2, r3
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090f8:	0d5b      	lsrs	r3, r3, #21
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	f003 0307 	and.w	r3, r3, #7
 8009100:	b2da      	uxtb	r2, r3
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800910a:	0c9b      	lsrs	r3, r3, #18
 800910c:	b2db      	uxtb	r3, r3
 800910e:	f003 0307 	and.w	r3, r3, #7
 8009112:	b2da      	uxtb	r2, r3
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800911c:	0bdb      	lsrs	r3, r3, #15
 800911e:	b2db      	uxtb	r3, r3
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	b2da      	uxtb	r2, r3
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	691b      	ldr	r3, [r3, #16]
 800912e:	1c5a      	adds	r2, r3, #1
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	7e1b      	ldrb	r3, [r3, #24]
 8009138:	b2db      	uxtb	r3, r3
 800913a:	f003 0307 	and.w	r3, r3, #7
 800913e:	3302      	adds	r3, #2
 8009140:	2201      	movs	r2, #1
 8009142:	fa02 f303 	lsl.w	r3, r2, r3
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800914a:	fb03 f202 	mul.w	r2, r3, r2
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	7a1b      	ldrb	r3, [r3, #8]
 8009156:	b2db      	uxtb	r3, r3
 8009158:	f003 030f 	and.w	r3, r3, #15
 800915c:	2201      	movs	r2, #1
 800915e:	409a      	lsls	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009168:	687a      	ldr	r2, [r7, #4]
 800916a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800916c:	0a52      	lsrs	r2, r2, #9
 800916e:	fb03 f202 	mul.w	r2, r3, r2
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800917c:	655a      	str	r2, [r3, #84]	@ 0x54
 800917e:	e031      	b.n	80091e4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009184:	2b01      	cmp	r3, #1
 8009186:	d11d      	bne.n	80091c4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800918c:	041b      	lsls	r3, r3, #16
 800918e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009196:	0c1b      	lsrs	r3, r3, #16
 8009198:	431a      	orrs	r2, r3
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	3301      	adds	r3, #1
 80091a4:	029a      	lsls	r2, r3, #10
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091b8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	655a      	str	r2, [r3, #84]	@ 0x54
 80091c2:	e00f      	b.n	80091e4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a58      	ldr	r2, [pc, #352]	@ (800932c <HAL_SD_GetCardCSD+0x344>)
 80091ca:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	e09d      	b.n	8009320 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091e8:	0b9b      	lsrs	r3, r3, #14
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091fa:	09db      	lsrs	r3, r3, #7
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009202:	b2da      	uxtb	r2, r3
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800920c:	b2db      	uxtb	r3, r3
 800920e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009212:	b2da      	uxtb	r2, r3
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800921c:	0fdb      	lsrs	r3, r3, #31
 800921e:	b2da      	uxtb	r2, r3
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009228:	0f5b      	lsrs	r3, r3, #29
 800922a:	b2db      	uxtb	r3, r3
 800922c:	f003 0303 	and.w	r3, r3, #3
 8009230:	b2da      	uxtb	r2, r3
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800923a:	0e9b      	lsrs	r3, r3, #26
 800923c:	b2db      	uxtb	r3, r3
 800923e:	f003 0307 	and.w	r3, r3, #7
 8009242:	b2da      	uxtb	r2, r3
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800924c:	0d9b      	lsrs	r3, r3, #22
 800924e:	b2db      	uxtb	r3, r3
 8009250:	f003 030f 	and.w	r3, r3, #15
 8009254:	b2da      	uxtb	r2, r3
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800925e:	0d5b      	lsrs	r3, r3, #21
 8009260:	b2db      	uxtb	r3, r3
 8009262:	f003 0301 	and.w	r3, r3, #1
 8009266:	b2da      	uxtb	r2, r3
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800927a:	0c1b      	lsrs	r3, r3, #16
 800927c:	b2db      	uxtb	r3, r3
 800927e:	f003 0301 	and.w	r3, r3, #1
 8009282:	b2da      	uxtb	r2, r3
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800928e:	0bdb      	lsrs	r3, r3, #15
 8009290:	b2db      	uxtb	r3, r3
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	b2da      	uxtb	r2, r3
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092a2:	0b9b      	lsrs	r3, r3, #14
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	b2da      	uxtb	r2, r3
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092b6:	0b5b      	lsrs	r3, r3, #13
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	b2da      	uxtb	r2, r3
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092ca:	0b1b      	lsrs	r3, r3, #12
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092de:	0a9b      	lsrs	r3, r3, #10
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	f003 0303 	and.w	r3, r3, #3
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092f2:	0a1b      	lsrs	r3, r3, #8
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	f003 0303 	and.w	r3, r3, #3
 80092fa:	b2da      	uxtb	r2, r3
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009306:	085b      	lsrs	r3, r3, #1
 8009308:	b2db      	uxtb	r3, r3
 800930a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800930e:	b2da      	uxtb	r2, r3
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	2201      	movs	r2, #1
 800931a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800931e:	2300      	movs	r3, #0
}
 8009320:	4618      	mov	r0, r3
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	1fe00fff 	.word	0x1fe00fff

08009330 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b094      	sub	sp, #80	@ 0x50
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800933a:	2300      	movs	r3, #0
 800933c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b03      	cmp	r3, #3
 800934a:	d101      	bne.n	8009350 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	e0a7      	b.n	80094a0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8009350:	f107 0308 	add.w	r3, r7, #8
 8009354:	4619      	mov	r1, r3
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 fb62 	bl	8009a20 <SD_SendSDStatus>
 800935c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800935e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009360:	2b00      	cmp	r3, #0
 8009362:	d011      	beq.n	8009388 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a4f      	ldr	r2, [pc, #316]	@ (80094a8 <HAL_SD_GetCardStatus+0x178>)
 800936a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009372:	431a      	orrs	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8009386:	e070      	b.n	800946a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	099b      	lsrs	r3, r3, #6
 800938c:	b2db      	uxtb	r3, r3
 800938e:	f003 0303 	and.w	r3, r3, #3
 8009392:	b2da      	uxtb	r2, r3
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	095b      	lsrs	r3, r3, #5
 800939c:	b2db      	uxtb	r3, r3
 800939e:	f003 0301 	and.w	r3, r3, #1
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	0a1b      	lsrs	r3, r3, #8
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	0e1b      	lsrs	r3, r3, #24
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	4313      	orrs	r3, r2
 80093bc:	b29a      	uxth	r2, r3
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	061a      	lsls	r2, r3, #24
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	021b      	lsls	r3, r3, #8
 80093ca:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80093ce:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	0a1b      	lsrs	r3, r3, #8
 80093d4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80093d8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	0e1b      	lsrs	r3, r3, #24
 80093de:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	0a1b      	lsrs	r3, r3, #8
 80093f0:	b2da      	uxtb	r2, r3
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	0d1b      	lsrs	r3, r3, #20
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	f003 030f 	and.w	r3, r3, #15
 8009400:	b2da      	uxtb	r2, r3
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	0c1b      	lsrs	r3, r3, #16
 800940a:	b29b      	uxth	r3, r3
 800940c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009410:	b29a      	uxth	r2, r3
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	b29b      	uxth	r3, r3
 8009416:	b2db      	uxtb	r3, r3
 8009418:	b29b      	uxth	r3, r3
 800941a:	4313      	orrs	r3, r2
 800941c:	b29a      	uxth	r2, r3
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	0a9b      	lsrs	r3, r3, #10
 8009426:	b2db      	uxtb	r3, r3
 8009428:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800942c:	b2da      	uxtb	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	0a1b      	lsrs	r3, r3, #8
 8009436:	b2db      	uxtb	r3, r3
 8009438:	f003 0303 	and.w	r3, r3, #3
 800943c:	b2da      	uxtb	r2, r3
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	091b      	lsrs	r3, r3, #4
 8009446:	b2db      	uxtb	r3, r3
 8009448:	f003 030f 	and.w	r3, r3, #15
 800944c:	b2da      	uxtb	r2, r3
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	b2db      	uxtb	r3, r3
 8009456:	f003 030f 	and.w	r3, r3, #15
 800945a:	b2da      	uxtb	r2, r3
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	0e1b      	lsrs	r3, r3, #24
 8009464:	b2da      	uxtb	r2, r3
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009472:	4618      	mov	r0, r3
 8009474:	f002 fba0 	bl	800bbb8 <SDMMC_CmdBlockLength>
 8009478:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800947a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00d      	beq.n	800949c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a08      	ldr	r2, [pc, #32]	@ (80094a8 <HAL_SD_GetCardStatus+0x178>)
 8009486:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800948c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2201      	movs	r2, #1
 8009492:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800949c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3750      	adds	r7, #80	@ 0x50
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	1fe00fff 	.word	0x1fe00fff

080094ac <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009504:	b590      	push	{r4, r7, lr}
 8009506:	b08d      	sub	sp, #52	@ 0x34
 8009508:	af02      	add	r7, sp, #8
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2203      	movs	r2, #3
 8009518:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009520:	2b03      	cmp	r3, #3
 8009522:	d02e      	beq.n	8009582 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800952a:	d106      	bne.n	800953a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009530:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	635a      	str	r2, [r3, #52]	@ 0x34
 8009538:	e029      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009540:	d10a      	bne.n	8009558 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 fb64 	bl	8009c10 <SD_WideBus_Enable>
 8009548:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	431a      	orrs	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	635a      	str	r2, [r3, #52]	@ 0x34
 8009556:	e01a      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10a      	bne.n	8009574 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fba1 	bl	8009ca6 <SD_WideBus_Disable>
 8009564:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800956a:	6a3b      	ldr	r3, [r7, #32]
 800956c:	431a      	orrs	r2, r3
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	635a      	str	r2, [r3, #52]	@ 0x34
 8009572:	e00c      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009578:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009580:	e005      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009586:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009592:	2b00      	cmp	r3, #0
 8009594:	d007      	beq.n	80095a6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a5f      	ldr	r2, [pc, #380]	@ (8009718 <HAL_SD_ConfigWideBusOperation+0x214>)
 800959c:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80095a4:	e096      	b.n	80096d4 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80095a6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80095aa:	f04f 0100 	mov.w	r1, #0
 80095ae:	f7fd fdf5 	bl	800719c <HAL_RCCEx_GetPeriphCLKFreq>
 80095b2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f000 8083 	beq.w	80096c2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	691b      	ldr	r3, [r3, #16]
 80095d0:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	695a      	ldr	r2, [r3, #20]
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	4950      	ldr	r1, [pc, #320]	@ (800971c <HAL_SD_ConfigWideBusOperation+0x218>)
 80095da:	fba1 1303 	umull	r1, r3, r1, r3
 80095de:	0e1b      	lsrs	r3, r3, #24
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d303      	bcc.n	80095ec <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	61bb      	str	r3, [r7, #24]
 80095ea:	e05a      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095f4:	d103      	bne.n	80095fe <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	695b      	ldr	r3, [r3, #20]
 80095fa:	61bb      	str	r3, [r7, #24]
 80095fc:	e051      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009606:	d126      	bne.n	8009656 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	695b      	ldr	r3, [r3, #20]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10e      	bne.n	800962e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	4a43      	ldr	r2, [pc, #268]	@ (8009720 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d906      	bls.n	8009626 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	4a40      	ldr	r2, [pc, #256]	@ (800971c <HAL_SD_ConfigWideBusOperation+0x218>)
 800961c:	fba2 2303 	umull	r2, r3, r2, r3
 8009620:	0e5b      	lsrs	r3, r3, #25
 8009622:	61bb      	str	r3, [r7, #24]
 8009624:	e03d      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	695b      	ldr	r3, [r3, #20]
 800962a:	61bb      	str	r3, [r7, #24]
 800962c:	e039      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	005b      	lsls	r3, r3, #1
 8009634:	69fa      	ldr	r2, [r7, #28]
 8009636:	fbb2 f3f3 	udiv	r3, r2, r3
 800963a:	4a39      	ldr	r2, [pc, #228]	@ (8009720 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d906      	bls.n	800964e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	4a36      	ldr	r2, [pc, #216]	@ (800971c <HAL_SD_ConfigWideBusOperation+0x218>)
 8009644:	fba2 2303 	umull	r2, r3, r2, r3
 8009648:	0e5b      	lsrs	r3, r3, #25
 800964a:	61bb      	str	r3, [r7, #24]
 800964c:	e029      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	61bb      	str	r3, [r7, #24]
 8009654:	e025      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	695b      	ldr	r3, [r3, #20]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d10e      	bne.n	800967c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	4a30      	ldr	r2, [pc, #192]	@ (8009724 <HAL_SD_ConfigWideBusOperation+0x220>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d906      	bls.n	8009674 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	4a2c      	ldr	r2, [pc, #176]	@ (800971c <HAL_SD_ConfigWideBusOperation+0x218>)
 800966a:	fba2 2303 	umull	r2, r3, r2, r3
 800966e:	0e1b      	lsrs	r3, r3, #24
 8009670:	61bb      	str	r3, [r7, #24]
 8009672:	e016      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	695b      	ldr	r3, [r3, #20]
 8009678:	61bb      	str	r3, [r7, #24]
 800967a:	e012      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	695b      	ldr	r3, [r3, #20]
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	69fa      	ldr	r2, [r7, #28]
 8009684:	fbb2 f3f3 	udiv	r3, r2, r3
 8009688:	4a26      	ldr	r2, [pc, #152]	@ (8009724 <HAL_SD_ConfigWideBusOperation+0x220>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d906      	bls.n	800969c <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	4a22      	ldr	r2, [pc, #136]	@ (800971c <HAL_SD_ConfigWideBusOperation+0x218>)
 8009692:	fba2 2303 	umull	r2, r3, r2, r3
 8009696:	0e1b      	lsrs	r3, r3, #24
 8009698:	61bb      	str	r3, [r7, #24]
 800969a:	e002      	b.n	80096a2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	695b      	ldr	r3, [r3, #20]
 80096a0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681c      	ldr	r4, [r3, #0]
 80096a6:	466a      	mov	r2, sp
 80096a8:	f107 0314 	add.w	r3, r7, #20
 80096ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80096b0:	e882 0003 	stmia.w	r2, {r0, r1}
 80096b4:	f107 0308 	add.w	r3, r7, #8
 80096b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80096ba:	4620      	mov	r0, r4
 80096bc:	f002 f99e 	bl	800b9fc <SDMMC_Init>
 80096c0:	e008      	b.n	80096d4 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096c6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 80096ce:	2301      	movs	r3, #1
 80096d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80096dc:	4618      	mov	r0, r3
 80096de:	f002 fa6b 	bl	800bbb8 <SDMMC_CmdBlockLength>
 80096e2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80096e4:	6a3b      	ldr	r3, [r7, #32]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00c      	beq.n	8009704 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a0a      	ldr	r2, [pc, #40]	@ (8009718 <HAL_SD_ConfigWideBusOperation+0x214>)
 80096f0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096f6:	6a3b      	ldr	r3, [r7, #32]
 80096f8:	431a      	orrs	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2201      	movs	r2, #1
 8009708:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800970c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009710:	4618      	mov	r0, r3
 8009712:	372c      	adds	r7, #44	@ 0x2c
 8009714:	46bd      	mov	sp, r7
 8009716:	bd90      	pop	{r4, r7, pc}
 8009718:	1fe00fff 	.word	0x1fe00fff
 800971c:	55e63b89 	.word	0x55e63b89
 8009720:	02faf080 	.word	0x02faf080
 8009724:	017d7840 	.word	0x017d7840

08009728 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009730:	2300      	movs	r3, #0
 8009732:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009734:	f107 030c 	add.w	r3, r7, #12
 8009738:	4619      	mov	r1, r3
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fa40 	bl	8009bc0 <SD_SendStatus>
 8009740:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d005      	beq.n	8009754 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	431a      	orrs	r2, r3
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	0a5b      	lsrs	r3, r3, #9
 8009758:	f003 030f 	and.w	r3, r3, #15
 800975c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800975e:	693b      	ldr	r3, [r7, #16]
}
 8009760:	4618      	mov	r0, r3
 8009762:	3718      	adds	r7, #24
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b090      	sub	sp, #64	@ 0x40
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8009774:	f7f8 ff12 	bl	800259c <HAL_GetTick>
 8009778:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4618      	mov	r0, r3
 8009780:	f002 f995 	bl	800baae <SDMMC_GetPowerState>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d102      	bne.n	8009790 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800978a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800978e:	e0b5      	b.n	80098fc <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009794:	2b03      	cmp	r3, #3
 8009796:	d02e      	beq.n	80097f6 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4618      	mov	r0, r3
 800979e:	f002 fbe0 	bl	800bf62 <SDMMC_CmdSendCID>
 80097a2:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80097a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <SD_InitCard+0x46>
    {
      return errorstate;
 80097aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ac:	e0a6      	b.n	80098fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2100      	movs	r1, #0
 80097b4:	4618      	mov	r0, r3
 80097b6:	f002 f9c0 	bl	800bb3a <SDMMC_GetResponse>
 80097ba:	4602      	mov	r2, r0
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2104      	movs	r1, #4
 80097c6:	4618      	mov	r0, r3
 80097c8:	f002 f9b7 	bl	800bb3a <SDMMC_GetResponse>
 80097cc:	4602      	mov	r2, r0
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2108      	movs	r1, #8
 80097d8:	4618      	mov	r0, r3
 80097da:	f002 f9ae 	bl	800bb3a <SDMMC_GetResponse>
 80097de:	4602      	mov	r2, r0
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	210c      	movs	r1, #12
 80097ea:	4618      	mov	r0, r3
 80097ec:	f002 f9a5 	bl	800bb3a <SDMMC_GetResponse>
 80097f0:	4602      	mov	r2, r0
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d01d      	beq.n	800983a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 80097fe:	e019      	b.n	8009834 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f107 020a 	add.w	r2, r7, #10
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f002 fbe8 	bl	800bfe0 <SDMMC_CmdSetRelAdd>
 8009810:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8009812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009814:	2b00      	cmp	r3, #0
 8009816:	d001      	beq.n	800981c <SD_InitCard+0xb4>
      {
        return errorstate;
 8009818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981a:	e06f      	b.n	80098fc <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800981c:	f7f8 febe 	bl	800259c <HAL_GetTick>
 8009820:	4602      	mov	r2, r0
 8009822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	f241 3287 	movw	r2, #4999	@ 0x1387
 800982a:	4293      	cmp	r3, r2
 800982c:	d902      	bls.n	8009834 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800982e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009832:	e063      	b.n	80098fc <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8009834:	897b      	ldrh	r3, [r7, #10]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d0e2      	beq.n	8009800 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800983e:	2b03      	cmp	r3, #3
 8009840:	d036      	beq.n	80098b0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009842:	897b      	ldrh	r3, [r7, #10]
 8009844:	461a      	mov	r2, r3
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009852:	041b      	lsls	r3, r3, #16
 8009854:	4619      	mov	r1, r3
 8009856:	4610      	mov	r0, r2
 8009858:	f002 fba2 	bl	800bfa0 <SDMMC_CmdSendCSD>
 800985c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800985e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009860:	2b00      	cmp	r3, #0
 8009862:	d001      	beq.n	8009868 <SD_InitCard+0x100>
    {
      return errorstate;
 8009864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009866:	e049      	b.n	80098fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2100      	movs	r1, #0
 800986e:	4618      	mov	r0, r3
 8009870:	f002 f963 	bl	800bb3a <SDMMC_GetResponse>
 8009874:	4602      	mov	r2, r0
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2104      	movs	r1, #4
 8009880:	4618      	mov	r0, r3
 8009882:	f002 f95a 	bl	800bb3a <SDMMC_GetResponse>
 8009886:	4602      	mov	r2, r0
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	2108      	movs	r1, #8
 8009892:	4618      	mov	r0, r3
 8009894:	f002 f951 	bl	800bb3a <SDMMC_GetResponse>
 8009898:	4602      	mov	r2, r0
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	210c      	movs	r1, #12
 80098a4:	4618      	mov	r0, r3
 80098a6:	f002 f948 	bl	800bb3a <SDMMC_GetResponse>
 80098aa:	4602      	mov	r2, r0
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2104      	movs	r1, #4
 80098b6:	4618      	mov	r0, r3
 80098b8:	f002 f93f 	bl	800bb3a <SDMMC_GetResponse>
 80098bc:	4603      	mov	r3, r0
 80098be:	0d1a      	lsrs	r2, r3, #20
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80098c4:	f107 030c 	add.w	r3, r7, #12
 80098c8:	4619      	mov	r1, r3
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7ff fb8c 	bl	8008fe8 <HAL_SD_GetCardCSD>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d002      	beq.n	80098dc <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80098d6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80098da:	e00f      	b.n	80098fc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e4:	041b      	lsls	r3, r3, #16
 80098e6:	4619      	mov	r1, r3
 80098e8:	4610      	mov	r0, r2
 80098ea:	f002 fa51 	bl	800bd90 <SDMMC_CmdSelDesel>
 80098ee:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80098f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d001      	beq.n	80098fa <SD_InitCard+0x192>
  {
    return errorstate;
 80098f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f8:	e000      	b.n	80098fc <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80098fa:	2300      	movs	r3, #0
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3740      	adds	r7, #64	@ 0x40
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800990c:	2300      	movs	r3, #0
 800990e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8009910:	2300      	movs	r3, #0
 8009912:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8009914:	2300      	movs	r3, #0
 8009916:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4618      	mov	r0, r3
 800991e:	f002 fa5a 	bl	800bdd6 <SDMMC_CmdGoIdleState>
 8009922:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <SD_PowerON+0x2a>
  {
    return errorstate;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	e072      	b.n	8009a14 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4618      	mov	r0, r3
 8009934:	f002 fa6d 	bl	800be12 <SDMMC_CmdOperCond>
 8009938:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009940:	d10d      	bne.n	800995e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4618      	mov	r0, r3
 800994e:	f002 fa42 	bl	800bdd6 <SDMMC_CmdGoIdleState>
 8009952:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d004      	beq.n	8009964 <SD_PowerON+0x60>
    {
      return errorstate;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	e05a      	b.n	8009a14 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009968:	2b01      	cmp	r3, #1
 800996a:	d137      	bne.n	80099dc <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2100      	movs	r1, #0
 8009972:	4618      	mov	r0, r3
 8009974:	f002 fa6d 	bl	800be52 <SDMMC_CmdAppCommand>
 8009978:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d02d      	beq.n	80099dc <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009980:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009984:	e046      	b.n	8009a14 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	2100      	movs	r1, #0
 800998c:	4618      	mov	r0, r3
 800998e:	f002 fa60 	bl	800be52 <SDMMC_CmdAppCommand>
 8009992:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d001      	beq.n	800999e <SD_PowerON+0x9a>
    {
      return errorstate;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	e03a      	b.n	8009a14 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	491e      	ldr	r1, [pc, #120]	@ (8009a1c <SD_PowerON+0x118>)
 80099a4:	4618      	mov	r0, r3
 80099a6:	f002 fa77 	bl	800be98 <SDMMC_CmdAppOperCommand>
 80099aa:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d002      	beq.n	80099b8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80099b2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80099b6:	e02d      	b.n	8009a14 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2100      	movs	r1, #0
 80099be:	4618      	mov	r0, r3
 80099c0:	f002 f8bb 	bl	800bb3a <SDMMC_GetResponse>
 80099c4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	0fdb      	lsrs	r3, r3, #31
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d101      	bne.n	80099d2 <SD_PowerON+0xce>
 80099ce:	2301      	movs	r3, #1
 80099d0:	e000      	b.n	80099d4 <SD_PowerON+0xd0>
 80099d2:	2300      	movs	r3, #0
 80099d4:	613b      	str	r3, [r7, #16]

    count++;
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	3301      	adds	r3, #1
 80099da:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d802      	bhi.n	80099ec <SD_PowerON+0xe8>
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d0cc      	beq.n	8009986 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d902      	bls.n	80099fc <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80099f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099fa:	e00b      	b.n	8009a14 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3718      	adds	r7, #24
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	c1100000 	.word	0xc1100000

08009a20 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b08c      	sub	sp, #48	@ 0x30
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009a2a:	f7f8 fdb7 	bl	800259c <HAL_GetTick>
 8009a2e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	2100      	movs	r1, #0
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f002 f87d 	bl	800bb3a <SDMMC_GetResponse>
 8009a40:	4603      	mov	r3, r0
 8009a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a4a:	d102      	bne.n	8009a52 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009a4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a50:	e0b0      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2140      	movs	r1, #64	@ 0x40
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f002 f8ad 	bl	800bbb8 <SDMMC_CmdBlockLength>
 8009a5e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a60:	6a3b      	ldr	r3, [r7, #32]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d005      	beq.n	8009a72 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
 8009a70:	e0a0      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a7a:	041b      	lsls	r3, r3, #16
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	4610      	mov	r0, r2
 8009a80:	f002 f9e7 	bl	800be52 <SDMMC_CmdAppCommand>
 8009a84:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d005      	beq.n	8009a98 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	e08d      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009a98:	f04f 33ff 	mov.w	r3, #4294967295
 8009a9c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009a9e:	2340      	movs	r3, #64	@ 0x40
 8009aa0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8009aa2:	2360      	movs	r3, #96	@ 0x60
 8009aa4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009aa6:	2302      	movs	r3, #2
 8009aa8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f107 0208 	add.w	r2, r7, #8
 8009aba:	4611      	mov	r1, r2
 8009abc:	4618      	mov	r0, r3
 8009abe:	f002 f84f 	bl	800bb60 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f002 facf 	bl	800c06a <SDMMC_CmdStatusRegister>
 8009acc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009ace:	6a3b      	ldr	r3, [r7, #32]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d02b      	beq.n	8009b2c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009adc:	6a3b      	ldr	r3, [r7, #32]
 8009ade:	e069      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ae6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d013      	beq.n	8009b16 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8009aee:	2300      	movs	r3, #0
 8009af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009af2:	e00d      	b.n	8009b10 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4618      	mov	r0, r3
 8009afa:	f001 ffa9 	bl	800ba50 <SDMMC_ReadFIFO>
 8009afe:	4602      	mov	r2, r0
 8009b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b02:	601a      	str	r2, [r3, #0]
        pData++;
 8009b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b06:	3304      	adds	r3, #4
 8009b08:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8009b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b12:	2b07      	cmp	r3, #7
 8009b14:	d9ee      	bls.n	8009af4 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009b16:	f7f8 fd41 	bl	800259c <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b24:	d102      	bne.n	8009b2c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009b26:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009b2a:	e043      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b32:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d0d2      	beq.n	8009ae0 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b40:	f003 0308 	and.w	r3, r3, #8
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d001      	beq.n	8009b4c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009b48:	2308      	movs	r3, #8
 8009b4a:	e033      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b52:	f003 0302 	and.w	r3, r3, #2
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d001      	beq.n	8009b5e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	e02a      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b64:	f003 0320 	and.w	r3, r3, #32
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d017      	beq.n	8009b9c <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009b6c:	2320      	movs	r3, #32
 8009b6e:	e021      	b.n	8009bb4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4618      	mov	r0, r3
 8009b76:	f001 ff6b 	bl	800ba50 <SDMMC_ReadFIFO>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7e:	601a      	str	r2, [r3, #0]
    pData++;
 8009b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b82:	3304      	adds	r3, #4
 8009b84:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009b86:	f7f8 fd09 	bl	800259c <HAL_GetTick>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	1ad3      	subs	r3, r2, r3
 8009b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b94:	d102      	bne.n	8009b9c <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009b96:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009b9a:	e00b      	b.n	8009bb4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1e2      	bne.n	8009b70 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a03      	ldr	r2, [pc, #12]	@ (8009bbc <SD_SendSDStatus+0x19c>)
 8009bb0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8009bb2:	2300      	movs	r3, #0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3730      	adds	r7, #48	@ 0x30
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	18000f3a 	.word	0x18000f3a

08009bc0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d102      	bne.n	8009bd6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009bd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009bd4:	e018      	b.n	8009c08 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bde:	041b      	lsls	r3, r3, #16
 8009be0:	4619      	mov	r1, r3
 8009be2:	4610      	mov	r0, r2
 8009be4:	f002 fa1e 	bl	800c024 <SDMMC_CmdSendStatus>
 8009be8:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d001      	beq.n	8009bf4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	e009      	b.n	8009c08 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f001 ff9d 	bl	800bb3a <SDMMC_GetResponse>
 8009c00:	4602      	mov	r2, r0
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3710      	adds	r7, #16
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b086      	sub	sp, #24
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009c18:	2300      	movs	r3, #0
 8009c1a:	60fb      	str	r3, [r7, #12]
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2100      	movs	r1, #0
 8009c26:	4618      	mov	r0, r3
 8009c28:	f001 ff87 	bl	800bb3a <SDMMC_GetResponse>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c36:	d102      	bne.n	8009c3e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009c38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c3c:	e02f      	b.n	8009c9e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009c3e:	f107 030c 	add.w	r3, r7, #12
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 f879 	bl	8009d3c <SD_FindSCR>
 8009c4a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d001      	beq.n	8009c56 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	e023      	b.n	8009c9e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d01c      	beq.n	8009c9a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c68:	041b      	lsls	r3, r3, #16
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	4610      	mov	r0, r2
 8009c6e:	f002 f8f0 	bl	800be52 <SDMMC_CmdAppCommand>
 8009c72:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	e00f      	b.n	8009c9e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2102      	movs	r1, #2
 8009c84:	4618      	mov	r0, r3
 8009c86:	f002 f927 	bl	800bed8 <SDMMC_CmdBusWidth>
 8009c8a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d001      	beq.n	8009c96 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	e003      	b.n	8009c9e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009c96:	2300      	movs	r3, #0
 8009c98:	e001      	b.n	8009c9e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009c9a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b086      	sub	sp, #24
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009cae:	2300      	movs	r3, #0
 8009cb0:	60fb      	str	r3, [r7, #12]
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2100      	movs	r1, #0
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f001 ff3c 	bl	800bb3a <SDMMC_GetResponse>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ccc:	d102      	bne.n	8009cd4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009cce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009cd2:	e02f      	b.n	8009d34 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009cd4:	f107 030c 	add.w	r3, r7, #12
 8009cd8:	4619      	mov	r1, r3
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 f82e 	bl	8009d3c <SD_FindSCR>
 8009ce0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	e023      	b.n	8009d34 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d01c      	beq.n	8009d30 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cfe:	041b      	lsls	r3, r3, #16
 8009d00:	4619      	mov	r1, r3
 8009d02:	4610      	mov	r0, r2
 8009d04:	f002 f8a5 	bl	800be52 <SDMMC_CmdAppCommand>
 8009d08:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d001      	beq.n	8009d14 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	e00f      	b.n	8009d34 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2100      	movs	r1, #0
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f002 f8dc 	bl	800bed8 <SDMMC_CmdBusWidth>
 8009d20:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	e003      	b.n	8009d34 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	e001      	b.n	8009d34 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009d30:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b08e      	sub	sp, #56	@ 0x38
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009d46:	f7f8 fc29 	bl	800259c <HAL_GetTick>
 8009d4a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009d50:	2300      	movs	r3, #0
 8009d52:	60bb      	str	r3, [r7, #8]
 8009d54:	2300      	movs	r3, #0
 8009d56:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2108      	movs	r1, #8
 8009d62:	4618      	mov	r0, r3
 8009d64:	f001 ff28 	bl	800bbb8 <SDMMC_CmdBlockLength>
 8009d68:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8009d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d001      	beq.n	8009d74 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d72:	e0ad      	b.n	8009ed0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d7c:	041b      	lsls	r3, r3, #16
 8009d7e:	4619      	mov	r1, r3
 8009d80:	4610      	mov	r0, r2
 8009d82:	f002 f866 	bl	800be52 <SDMMC_CmdAppCommand>
 8009d86:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8009d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d90:	e09e      	b.n	8009ed0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009d92:	f04f 33ff 	mov.w	r3, #4294967295
 8009d96:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009d98:	2308      	movs	r3, #8
 8009d9a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8009d9c:	2330      	movs	r3, #48	@ 0x30
 8009d9e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009da0:	2302      	movs	r3, #2
 8009da2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009da4:	2300      	movs	r3, #0
 8009da6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009da8:	2301      	movs	r3, #1
 8009daa:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f107 0210 	add.w	r2, r7, #16
 8009db4:	4611      	mov	r1, r2
 8009db6:	4618      	mov	r0, r3
 8009db8:	f001 fed2 	bl	800bb60 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f002 f8ac 	bl	800bf1e <SDMMC_CmdSendSCR>
 8009dc6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8009dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d027      	beq.n	8009e1e <SD_FindSCR+0xe2>
  {
    return errorstate;
 8009dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dd0:	e07e      	b.n	8009ed0 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d113      	bne.n	8009e08 <SD_FindSCR+0xcc>
 8009de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d110      	bne.n	8009e08 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4618      	mov	r0, r3
 8009dec:	f001 fe30 	bl	800ba50 <SDMMC_ReadFIFO>
 8009df0:	4603      	mov	r3, r0
 8009df2:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f001 fe29 	bl	800ba50 <SDMMC_ReadFIFO>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	60fb      	str	r3, [r7, #12]
      index++;
 8009e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e04:	3301      	adds	r3, #1
 8009e06:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009e08:	f7f8 fbc8 	bl	800259c <HAL_GetTick>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e10:	1ad3      	subs	r3, r2, r3
 8009e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e16:	d102      	bne.n	8009e1e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009e18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009e1c:	e058      	b.n	8009ed0 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e24:	f240 532a 	movw	r3, #1322	@ 0x52a
 8009e28:	4013      	ands	r3, r2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d0d1      	beq.n	8009dd2 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e34:	f003 0308 	and.w	r3, r3, #8
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d005      	beq.n	8009e48 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2208      	movs	r2, #8
 8009e42:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009e44:	2308      	movs	r3, #8
 8009e46:	e043      	b.n	8009ed0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e4e:	f003 0302 	and.w	r3, r3, #2
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d005      	beq.n	8009e62 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2202      	movs	r2, #2
 8009e5c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009e5e:	2302      	movs	r3, #2
 8009e60:	e036      	b.n	8009ed0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e68:	f003 0320 	and.w	r3, r3, #32
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d005      	beq.n	8009e7c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2220      	movs	r2, #32
 8009e76:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009e78:	2320      	movs	r3, #32
 8009e7a:	e029      	b.n	8009ed0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a15      	ldr	r2, [pc, #84]	@ (8009ed8 <SD_FindSCR+0x19c>)
 8009e82:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	061a      	lsls	r2, r3, #24
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	021b      	lsls	r3, r3, #8
 8009e8c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009e90:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	0a1b      	lsrs	r3, r3, #8
 8009e96:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 8009e9a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	0e1b      	lsrs	r3, r3, #24
 8009ea0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 8009ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea4:	601a      	str	r2, [r3, #0]
    scr++;
 8009ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	061a      	lsls	r2, r3, #24
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	021b      	lsls	r3, r3, #8
 8009eb4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009eb8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	0a1b      	lsrs	r3, r3, #8
 8009ebe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 8009ec2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	0e1b      	lsrs	r3, r3, #24
 8009ec8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 8009eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ecc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009ece:	2300      	movs	r3, #0
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3738      	adds	r7, #56	@ 0x38
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	18000f3a 	.word	0x18000f3a

08009edc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b086      	sub	sp, #24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ee8:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eee:	2b1f      	cmp	r3, #31
 8009ef0:	d936      	bls.n	8009f60 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	617b      	str	r3, [r7, #20]
 8009ef6:	e027      	b.n	8009f48 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4618      	mov	r0, r3
 8009efe:	f001 fda7 	bl	800ba50 <SDMMC_ReadFIFO>
 8009f02:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	b2da      	uxtb	r2, r3
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	3301      	adds	r3, #1
 8009f10:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	0a1b      	lsrs	r3, r3, #8
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	0c1b      	lsrs	r3, r3, #16
 8009f26:	b2da      	uxtb	r2, r3
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	0e1b      	lsrs	r3, r3, #24
 8009f36:	b2da      	uxtb	r2, r3
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	3301      	adds	r3, #1
 8009f46:	617b      	str	r3, [r7, #20]
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	2b07      	cmp	r3, #7
 8009f4c:	d9d4      	bls.n	8009ef8 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= 32U;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f58:	f1a3 0220 	sub.w	r2, r3, #32
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8009f60:	bf00      	nop
 8009f62:	3718      	adds	r7, #24
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	69db      	ldr	r3, [r3, #28]
 8009f74:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6a1b      	ldr	r3, [r3, #32]
 8009f7a:	2b1f      	cmp	r3, #31
 8009f7c:	d93a      	bls.n	8009ff4 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 8009f7e:	2300      	movs	r3, #0
 8009f80:	617b      	str	r3, [r7, #20]
 8009f82:	e02b      	b.n	8009fdc <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	021a      	lsls	r2, r3, #8
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009fa2:	693b      	ldr	r3, [r7, #16]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	041a      	lsls	r2, r3, #16
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	4313      	orrs	r3, r2
 8009fac:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	061a      	lsls	r2, r3, #24
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f107 020c 	add.w	r2, r7, #12
 8009fce:	4611      	mov	r1, r2
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f001 fd4a 	bl	800ba6a <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	617b      	str	r3, [r7, #20]
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	2b07      	cmp	r3, #7
 8009fe0:	d9d0      	bls.n	8009f84 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	693a      	ldr	r2, [r7, #16]
 8009fe6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6a1b      	ldr	r3, [r3, #32]
 8009fec:	f1a3 0220 	sub.w	r2, r3, #32
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	621a      	str	r2, [r3, #32]
  }
}
 8009ff4:	bf00      	nop
 8009ff6:	3718      	adds	r7, #24
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800a018:	bf00      	nop
 800a01a:	370c      	adds	r7, #12
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr

0800a024 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800a02c:	bf00      	nop
 800a02e:	370c      	adds	r7, #12
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800a040:	bf00      	nop
 800a042:	370c      	adds	r7, #12
 800a044:	46bd      	mov	sp, r7
 800a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04a:	4770      	bx	lr

0800a04c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d101      	bne.n	800a05e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a05a:	2301      	movs	r3, #1
 800a05c:	e10f      	b.n	800a27e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2200      	movs	r2, #0
 800a062:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a87      	ldr	r2, [pc, #540]	@ (800a288 <HAL_SPI_Init+0x23c>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d00f      	beq.n	800a08e <HAL_SPI_Init+0x42>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a86      	ldr	r2, [pc, #536]	@ (800a28c <HAL_SPI_Init+0x240>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d00a      	beq.n	800a08e <HAL_SPI_Init+0x42>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a84      	ldr	r2, [pc, #528]	@ (800a290 <HAL_SPI_Init+0x244>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d005      	beq.n	800a08e <HAL_SPI_Init+0x42>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	2b0f      	cmp	r3, #15
 800a088:	d901      	bls.n	800a08e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e0f7      	b.n	800a27e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 fbbc 	bl	800a80c <SPI_GetPacketSize>
 800a094:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a7b      	ldr	r2, [pc, #492]	@ (800a288 <HAL_SPI_Init+0x23c>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d00c      	beq.n	800a0ba <HAL_SPI_Init+0x6e>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a79      	ldr	r2, [pc, #484]	@ (800a28c <HAL_SPI_Init+0x240>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d007      	beq.n	800a0ba <HAL_SPI_Init+0x6e>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a78      	ldr	r2, [pc, #480]	@ (800a290 <HAL_SPI_Init+0x244>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d002      	beq.n	800a0ba <HAL_SPI_Init+0x6e>
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b08      	cmp	r3, #8
 800a0b8:	d811      	bhi.n	800a0de <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a0be:	4a72      	ldr	r2, [pc, #456]	@ (800a288 <HAL_SPI_Init+0x23c>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d009      	beq.n	800a0d8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a70      	ldr	r2, [pc, #448]	@ (800a28c <HAL_SPI_Init+0x240>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d004      	beq.n	800a0d8 <HAL_SPI_Init+0x8c>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a6f      	ldr	r2, [pc, #444]	@ (800a290 <HAL_SPI_Init+0x244>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d104      	bne.n	800a0e2 <HAL_SPI_Init+0x96>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2b10      	cmp	r3, #16
 800a0dc:	d901      	bls.n	800a0e2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e0cd      	b.n	800a27e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d106      	bne.n	800a0fc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7f8 f862 	bl	80021c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2202      	movs	r2, #2
 800a100:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f022 0201 	bic.w	r2, r2, #1
 800a112:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a11e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a128:	d119      	bne.n	800a15e <HAL_SPI_Init+0x112>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a132:	d103      	bne.n	800a13c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d008      	beq.n	800a14e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10c      	bne.n	800a15e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a148:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a14c:	d107      	bne.n	800a15e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a15c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00f      	beq.n	800a18a <HAL_SPI_Init+0x13e>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	2b06      	cmp	r3, #6
 800a170:	d90b      	bls.n	800a18a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	430a      	orrs	r2, r1
 800a186:	601a      	str	r2, [r3, #0]
 800a188:	e007      	b.n	800a19a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a198:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	69da      	ldr	r2, [r3, #28]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	431a      	orrs	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1ac:	ea42 0103 	orr.w	r1, r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	68da      	ldr	r2, [r3, #12]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1c4:	431a      	orrs	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	699b      	ldr	r3, [r3, #24]
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	431a      	orrs	r2, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	695b      	ldr	r3, [r3, #20]
 800a1dc:	431a      	orrs	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	431a      	orrs	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	431a      	orrs	r2, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1ee:	431a      	orrs	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	431a      	orrs	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1fa:	ea42 0103 	orr.w	r1, r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	430a      	orrs	r2, r1
 800a208:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d113      	bne.n	800a23a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a224:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a238:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 0201 	bic.w	r2, r2, #1
 800a248:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00a      	beq.n	800a26c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	68db      	ldr	r3, [r3, #12]
 800a25c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	430a      	orrs	r2, r1
 800a26a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a27c:	2300      	movs	r3, #0
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	40013000 	.word	0x40013000
 800a28c:	40003800 	.word	0x40003800
 800a290:	40003c00 	.word	0x40003c00

0800a294 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b088      	sub	sp, #32
 800a298:	af02      	add	r7, sp, #8
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	603b      	str	r3, [r7, #0]
 800a2a0:	4613      	mov	r3, r2
 800a2a2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	3320      	adds	r3, #32
 800a2aa:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a2ac:	f7f8 f976 	bl	800259c <HAL_GetTick>
 800a2b0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	d001      	beq.n	800a2c2 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800a2be:	2302      	movs	r3, #2
 800a2c0:	e1d1      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d002      	beq.n	800a2ce <HAL_SPI_Transmit+0x3a>
 800a2c8:	88fb      	ldrh	r3, [r7, #6]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d101      	bne.n	800a2d2 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e1c9      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d101      	bne.n	800a2e0 <HAL_SPI_Transmit+0x4c>
 800a2dc:	2302      	movs	r3, #2
 800a2de:	e1c2      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2203      	movs	r2, #3
 800a2ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	68ba      	ldr	r2, [r7, #8]
 800a2fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	88fa      	ldrh	r2, [r7, #6]
 800a302:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	88fa      	ldrh	r2, [r7, #6]
 800a30a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2200      	movs	r2, #0
 800a312:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2200      	movs	r2, #0
 800a318:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2200      	movs	r2, #0
 800a32e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a338:	d108      	bne.n	800a34c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a348:	601a      	str	r2, [r3, #0]
 800a34a:	e009      	b.n	800a360 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a35e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	685a      	ldr	r2, [r3, #4]
 800a366:	4b96      	ldr	r3, [pc, #600]	@ (800a5c0 <HAL_SPI_Transmit+0x32c>)
 800a368:	4013      	ands	r3, r2
 800a36a:	88f9      	ldrh	r1, [r7, #6]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	6812      	ldr	r2, [r2, #0]
 800a370:	430b      	orrs	r3, r1
 800a372:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f042 0201 	orr.w	r2, r2, #1
 800a382:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a38c:	d107      	bne.n	800a39e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	681a      	ldr	r2, [r3, #0]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a39c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	2b0f      	cmp	r3, #15
 800a3a4:	d947      	bls.n	800a436 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a3a6:	e03f      	b.n	800a428 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	695b      	ldr	r3, [r3, #20]
 800a3ae:	f003 0302 	and.w	r3, r3, #2
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d114      	bne.n	800a3e0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3c6:	1d1a      	adds	r2, r3, #4
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	b29a      	uxth	r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a3de:	e023      	b.n	800a428 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a3e0:	f7f8 f8dc 	bl	800259c <HAL_GetTick>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	683a      	ldr	r2, [r7, #0]
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d803      	bhi.n	800a3f8 <HAL_SPI_Transmit+0x164>
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f6:	d102      	bne.n	800a3fe <HAL_SPI_Transmit+0x16a>
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d114      	bne.n	800a428 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a3fe:	68f8      	ldr	r0, [r7, #12]
 800a400:	f000 f936 	bl	800a670 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a40a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2201      	movs	r2, #1
 800a418:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2200      	movs	r2, #0
 800a420:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a424:	2303      	movs	r3, #3
 800a426:	e11e      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a42e:	b29b      	uxth	r3, r3
 800a430:	2b00      	cmp	r3, #0
 800a432:	d1b9      	bne.n	800a3a8 <HAL_SPI_Transmit+0x114>
 800a434:	e0f1      	b.n	800a61a <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	2b07      	cmp	r3, #7
 800a43c:	f240 80e6 	bls.w	800a60c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a440:	e05d      	b.n	800a4fe <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	695b      	ldr	r3, [r3, #20]
 800a448:	f003 0302 	and.w	r3, r3, #2
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d132      	bne.n	800a4b6 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a456:	b29b      	uxth	r3, r3
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d918      	bls.n	800a48e <HAL_SPI_Transmit+0x1fa>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a460:	2b00      	cmp	r3, #0
 800a462:	d014      	beq.n	800a48e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	6812      	ldr	r2, [r2, #0]
 800a46e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a474:	1d1a      	adds	r2, r3, #4
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a480:	b29b      	uxth	r3, r3
 800a482:	3b02      	subs	r3, #2
 800a484:	b29a      	uxth	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a48c:	e037      	b.n	800a4fe <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a492:	881a      	ldrh	r2, [r3, #0]
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a49c:	1c9a      	adds	r2, r3, #2
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	3b01      	subs	r3, #1
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a4b4:	e023      	b.n	800a4fe <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4b6:	f7f8 f871 	bl	800259c <HAL_GetTick>
 800a4ba:	4602      	mov	r2, r0
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	1ad3      	subs	r3, r2, r3
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d803      	bhi.n	800a4ce <HAL_SPI_Transmit+0x23a>
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4cc:	d102      	bne.n	800a4d4 <HAL_SPI_Transmit+0x240>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d114      	bne.n	800a4fe <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f000 f8cb 	bl	800a670 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a4fa:	2303      	movs	r3, #3
 800a4fc:	e0b3      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a504:	b29b      	uxth	r3, r3
 800a506:	2b00      	cmp	r3, #0
 800a508:	d19b      	bne.n	800a442 <HAL_SPI_Transmit+0x1ae>
 800a50a:	e086      	b.n	800a61a <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	695b      	ldr	r3, [r3, #20]
 800a512:	f003 0302 	and.w	r3, r3, #2
 800a516:	2b02      	cmp	r3, #2
 800a518:	d154      	bne.n	800a5c4 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a520:	b29b      	uxth	r3, r3
 800a522:	2b03      	cmp	r3, #3
 800a524:	d918      	bls.n	800a558 <HAL_SPI_Transmit+0x2c4>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a52a:	2b40      	cmp	r3, #64	@ 0x40
 800a52c:	d914      	bls.n	800a558 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6812      	ldr	r2, [r2, #0]
 800a538:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a53e:	1d1a      	adds	r2, r3, #4
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	3b04      	subs	r3, #4
 800a54e:	b29a      	uxth	r2, r3
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a556:	e059      	b.n	800a60c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a55e:	b29b      	uxth	r3, r3
 800a560:	2b01      	cmp	r3, #1
 800a562:	d917      	bls.n	800a594 <HAL_SPI_Transmit+0x300>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d013      	beq.n	800a594 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a570:	881a      	ldrh	r2, [r3, #0]
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a57a:	1c9a      	adds	r2, r3, #2
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a586:	b29b      	uxth	r3, r3
 800a588:	3b02      	subs	r3, #2
 800a58a:	b29a      	uxth	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a592:	e03b      	b.n	800a60c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	3320      	adds	r3, #32
 800a59e:	7812      	ldrb	r2, [r2, #0]
 800a5a0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5a6:	1c5a      	adds	r2, r3, #1
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	3b01      	subs	r3, #1
 800a5b6:	b29a      	uxth	r2, r3
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a5be:	e025      	b.n	800a60c <HAL_SPI_Transmit+0x378>
 800a5c0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a5c4:	f7f7 ffea 	bl	800259c <HAL_GetTick>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	1ad3      	subs	r3, r2, r3
 800a5ce:	683a      	ldr	r2, [r7, #0]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d803      	bhi.n	800a5dc <HAL_SPI_Transmit+0x348>
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5da:	d102      	bne.n	800a5e2 <HAL_SPI_Transmit+0x34e>
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d114      	bne.n	800a60c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a5e2:	68f8      	ldr	r0, [r7, #12]
 800a5e4:	f000 f844 	bl	800a670 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2200      	movs	r2, #0
 800a604:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a608:	2303      	movs	r3, #3
 800a60a:	e02c      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a612:	b29b      	uxth	r3, r3
 800a614:	2b00      	cmp	r3, #0
 800a616:	f47f af79 	bne.w	800a50c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	9300      	str	r3, [sp, #0]
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	2200      	movs	r2, #0
 800a622:	2108      	movs	r1, #8
 800a624:	68f8      	ldr	r0, [r7, #12]
 800a626:	f000 f8c3 	bl	800a7b0 <SPI_WaitOnFlagUntilTimeout>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d007      	beq.n	800a640 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a636:	f043 0220 	orr.w	r2, r3, #32
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 f815 	bl	800a670 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2201      	movs	r2, #1
 800a64a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2200      	movs	r2, #0
 800a652:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d001      	beq.n	800a664 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	e000      	b.n	800a666 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800a664:	2300      	movs	r3, #0
  }
}
 800a666:	4618      	mov	r0, r3
 800a668:	3718      	adds	r7, #24
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
 800a66e:	bf00      	nop

0800a670 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	695b      	ldr	r3, [r3, #20]
 800a67e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	699a      	ldr	r2, [r3, #24]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f042 0208 	orr.w	r2, r2, #8
 800a68e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	699a      	ldr	r2, [r3, #24]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f042 0210 	orr.w	r2, r2, #16
 800a69e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f022 0201 	bic.w	r2, r2, #1
 800a6ae:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	6919      	ldr	r1, [r3, #16]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	4b3c      	ldr	r3, [pc, #240]	@ (800a7ac <SPI_CloseTransfer+0x13c>)
 800a6bc:	400b      	ands	r3, r1
 800a6be:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	689a      	ldr	r2, [r3, #8]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a6ce:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	2b04      	cmp	r3, #4
 800a6da:	d014      	beq.n	800a706 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f003 0320 	and.w	r3, r3, #32
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00f      	beq.n	800a706 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	699a      	ldr	r2, [r3, #24]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f042 0220 	orr.w	r2, r2, #32
 800a704:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	2b03      	cmp	r3, #3
 800a710:	d014      	beq.n	800a73c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00f      	beq.n	800a73c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a722:	f043 0204 	orr.w	r2, r3, #4
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	699a      	ldr	r2, [r3, #24]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a73a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a742:	2b00      	cmp	r3, #0
 800a744:	d00f      	beq.n	800a766 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a74c:	f043 0201 	orr.w	r2, r3, #1
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	699a      	ldr	r2, [r3, #24]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a764:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d00f      	beq.n	800a790 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a776:	f043 0208 	orr.w	r2, r3, #8
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	699a      	ldr	r2, [r3, #24]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a78e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a7a0:	bf00      	nop
 800a7a2:	3714      	adds	r7, #20
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr
 800a7ac:	fffffc90 	.word	0xfffffc90

0800a7b0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b084      	sub	sp, #16
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	603b      	str	r3, [r7, #0]
 800a7bc:	4613      	mov	r3, r2
 800a7be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a7c0:	e010      	b.n	800a7e4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7c2:	f7f7 feeb 	bl	800259c <HAL_GetTick>
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	69bb      	ldr	r3, [r7, #24]
 800a7ca:	1ad3      	subs	r3, r2, r3
 800a7cc:	683a      	ldr	r2, [r7, #0]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d803      	bhi.n	800a7da <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7d8:	d102      	bne.n	800a7e0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d101      	bne.n	800a7e4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a7e0:	2303      	movs	r3, #3
 800a7e2:	e00f      	b.n	800a804 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	695a      	ldr	r2, [r3, #20]
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	4013      	ands	r3, r2
 800a7ee:	68ba      	ldr	r2, [r7, #8]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	bf0c      	ite	eq
 800a7f4:	2301      	moveq	r3, #1
 800a7f6:	2300      	movne	r3, #0
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	461a      	mov	r2, r3
 800a7fc:	79fb      	ldrb	r3, [r7, #7]
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d0df      	beq.n	800a7c2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a802:	2300      	movs	r3, #0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3710      	adds	r7, #16
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a818:	095b      	lsrs	r3, r3, #5
 800a81a:	3301      	adds	r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	68db      	ldr	r3, [r3, #12]
 800a822:	3301      	adds	r3, #1
 800a824:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	3307      	adds	r3, #7
 800a82a:	08db      	lsrs	r3, r3, #3
 800a82c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	fb02 f303 	mul.w	r3, r2, r3
}
 800a836:	4618      	mov	r0, r3
 800a838:	3714      	adds	r7, #20
 800a83a:	46bd      	mov	sp, r7
 800a83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a840:	4770      	bx	lr

0800a842 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b082      	sub	sp, #8
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d101      	bne.n	800a854 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a850:	2301      	movs	r3, #1
 800a852:	e042      	b.n	800a8da <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d106      	bne.n	800a86c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f7f7 fd3a 	bl	80022e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2224      	movs	r2, #36	@ 0x24
 800a870:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f022 0201 	bic.w	r2, r2, #1
 800a882:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d002      	beq.n	800a892 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f000 fd91 	bl	800b3b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f000 f826 	bl	800a8e4 <UART_SetConfig>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	d101      	bne.n	800a8a2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e01b      	b.n	800a8da <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	685a      	ldr	r2, [r3, #4]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a8b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	689a      	ldr	r2, [r3, #8]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a8c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f042 0201 	orr.w	r2, r2, #1
 800a8d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fe10 	bl	800b4f8 <UART_CheckIdleState>
 800a8d8:	4603      	mov	r3, r0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
	...

0800a8e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a8e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a8e8:	b092      	sub	sp, #72	@ 0x48
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	689a      	ldr	r2, [r3, #8]
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	431a      	orrs	r2, r3
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	431a      	orrs	r2, r3
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	69db      	ldr	r3, [r3, #28]
 800a908:	4313      	orrs	r3, r2
 800a90a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	4bbe      	ldr	r3, [pc, #760]	@ (800ac0c <UART_SetConfig+0x328>)
 800a914:	4013      	ands	r3, r2
 800a916:	697a      	ldr	r2, [r7, #20]
 800a918:	6812      	ldr	r2, [r2, #0]
 800a91a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a91c:	430b      	orrs	r3, r1
 800a91e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	68da      	ldr	r2, [r3, #12]
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4ab3      	ldr	r2, [pc, #716]	@ (800ac10 <UART_SetConfig+0x32c>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d004      	beq.n	800a950 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	6a1b      	ldr	r3, [r3, #32]
 800a94a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a94c:	4313      	orrs	r3, r2
 800a94e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	689a      	ldr	r2, [r3, #8]
 800a956:	4baf      	ldr	r3, [pc, #700]	@ (800ac14 <UART_SetConfig+0x330>)
 800a958:	4013      	ands	r3, r2
 800a95a:	697a      	ldr	r2, [r7, #20]
 800a95c:	6812      	ldr	r2, [r2, #0]
 800a95e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a960:	430b      	orrs	r3, r1
 800a962:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96a:	f023 010f 	bic.w	r1, r3, #15
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	430a      	orrs	r2, r1
 800a978:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4aa6      	ldr	r2, [pc, #664]	@ (800ac18 <UART_SetConfig+0x334>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d177      	bne.n	800aa74 <UART_SetConfig+0x190>
 800a984:	4ba5      	ldr	r3, [pc, #660]	@ (800ac1c <UART_SetConfig+0x338>)
 800a986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a988:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a98c:	2b28      	cmp	r3, #40	@ 0x28
 800a98e:	d86d      	bhi.n	800aa6c <UART_SetConfig+0x188>
 800a990:	a201      	add	r2, pc, #4	@ (adr r2, 800a998 <UART_SetConfig+0xb4>)
 800a992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a996:	bf00      	nop
 800a998:	0800aa3d 	.word	0x0800aa3d
 800a99c:	0800aa6d 	.word	0x0800aa6d
 800a9a0:	0800aa6d 	.word	0x0800aa6d
 800a9a4:	0800aa6d 	.word	0x0800aa6d
 800a9a8:	0800aa6d 	.word	0x0800aa6d
 800a9ac:	0800aa6d 	.word	0x0800aa6d
 800a9b0:	0800aa6d 	.word	0x0800aa6d
 800a9b4:	0800aa6d 	.word	0x0800aa6d
 800a9b8:	0800aa45 	.word	0x0800aa45
 800a9bc:	0800aa6d 	.word	0x0800aa6d
 800a9c0:	0800aa6d 	.word	0x0800aa6d
 800a9c4:	0800aa6d 	.word	0x0800aa6d
 800a9c8:	0800aa6d 	.word	0x0800aa6d
 800a9cc:	0800aa6d 	.word	0x0800aa6d
 800a9d0:	0800aa6d 	.word	0x0800aa6d
 800a9d4:	0800aa6d 	.word	0x0800aa6d
 800a9d8:	0800aa4d 	.word	0x0800aa4d
 800a9dc:	0800aa6d 	.word	0x0800aa6d
 800a9e0:	0800aa6d 	.word	0x0800aa6d
 800a9e4:	0800aa6d 	.word	0x0800aa6d
 800a9e8:	0800aa6d 	.word	0x0800aa6d
 800a9ec:	0800aa6d 	.word	0x0800aa6d
 800a9f0:	0800aa6d 	.word	0x0800aa6d
 800a9f4:	0800aa6d 	.word	0x0800aa6d
 800a9f8:	0800aa55 	.word	0x0800aa55
 800a9fc:	0800aa6d 	.word	0x0800aa6d
 800aa00:	0800aa6d 	.word	0x0800aa6d
 800aa04:	0800aa6d 	.word	0x0800aa6d
 800aa08:	0800aa6d 	.word	0x0800aa6d
 800aa0c:	0800aa6d 	.word	0x0800aa6d
 800aa10:	0800aa6d 	.word	0x0800aa6d
 800aa14:	0800aa6d 	.word	0x0800aa6d
 800aa18:	0800aa5d 	.word	0x0800aa5d
 800aa1c:	0800aa6d 	.word	0x0800aa6d
 800aa20:	0800aa6d 	.word	0x0800aa6d
 800aa24:	0800aa6d 	.word	0x0800aa6d
 800aa28:	0800aa6d 	.word	0x0800aa6d
 800aa2c:	0800aa6d 	.word	0x0800aa6d
 800aa30:	0800aa6d 	.word	0x0800aa6d
 800aa34:	0800aa6d 	.word	0x0800aa6d
 800aa38:	0800aa65 	.word	0x0800aa65
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa42:	e222      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa44:	2304      	movs	r3, #4
 800aa46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa4a:	e21e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa4c:	2308      	movs	r3, #8
 800aa4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa52:	e21a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa54:	2310      	movs	r3, #16
 800aa56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa5a:	e216      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa5c:	2320      	movs	r3, #32
 800aa5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa62:	e212      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa64:	2340      	movs	r3, #64	@ 0x40
 800aa66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa6a:	e20e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa6c:	2380      	movs	r3, #128	@ 0x80
 800aa6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa72:	e20a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a69      	ldr	r2, [pc, #420]	@ (800ac20 <UART_SetConfig+0x33c>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d130      	bne.n	800aae0 <UART_SetConfig+0x1fc>
 800aa7e:	4b67      	ldr	r3, [pc, #412]	@ (800ac1c <UART_SetConfig+0x338>)
 800aa80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	2b05      	cmp	r3, #5
 800aa88:	d826      	bhi.n	800aad8 <UART_SetConfig+0x1f4>
 800aa8a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa90 <UART_SetConfig+0x1ac>)
 800aa8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa90:	0800aaa9 	.word	0x0800aaa9
 800aa94:	0800aab1 	.word	0x0800aab1
 800aa98:	0800aab9 	.word	0x0800aab9
 800aa9c:	0800aac1 	.word	0x0800aac1
 800aaa0:	0800aac9 	.word	0x0800aac9
 800aaa4:	0800aad1 	.word	0x0800aad1
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaae:	e1ec      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aab0:	2304      	movs	r3, #4
 800aab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aab6:	e1e8      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aab8:	2308      	movs	r3, #8
 800aaba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aabe:	e1e4      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aac0:	2310      	movs	r3, #16
 800aac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aac6:	e1e0      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aac8:	2320      	movs	r3, #32
 800aaca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aace:	e1dc      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aad0:	2340      	movs	r3, #64	@ 0x40
 800aad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aad6:	e1d8      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aad8:	2380      	movs	r3, #128	@ 0x80
 800aada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aade:	e1d4      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	4a4f      	ldr	r2, [pc, #316]	@ (800ac24 <UART_SetConfig+0x340>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d130      	bne.n	800ab4c <UART_SetConfig+0x268>
 800aaea:	4b4c      	ldr	r3, [pc, #304]	@ (800ac1c <UART_SetConfig+0x338>)
 800aaec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aaee:	f003 0307 	and.w	r3, r3, #7
 800aaf2:	2b05      	cmp	r3, #5
 800aaf4:	d826      	bhi.n	800ab44 <UART_SetConfig+0x260>
 800aaf6:	a201      	add	r2, pc, #4	@ (adr r2, 800aafc <UART_SetConfig+0x218>)
 800aaf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aafc:	0800ab15 	.word	0x0800ab15
 800ab00:	0800ab1d 	.word	0x0800ab1d
 800ab04:	0800ab25 	.word	0x0800ab25
 800ab08:	0800ab2d 	.word	0x0800ab2d
 800ab0c:	0800ab35 	.word	0x0800ab35
 800ab10:	0800ab3d 	.word	0x0800ab3d
 800ab14:	2300      	movs	r3, #0
 800ab16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1a:	e1b6      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab1c:	2304      	movs	r3, #4
 800ab1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab22:	e1b2      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab24:	2308      	movs	r3, #8
 800ab26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2a:	e1ae      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab2c:	2310      	movs	r3, #16
 800ab2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab32:	e1aa      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab34:	2320      	movs	r3, #32
 800ab36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3a:	e1a6      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab3c:	2340      	movs	r3, #64	@ 0x40
 800ab3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab42:	e1a2      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab44:	2380      	movs	r3, #128	@ 0x80
 800ab46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab4a:	e19e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a35      	ldr	r2, [pc, #212]	@ (800ac28 <UART_SetConfig+0x344>)
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d130      	bne.n	800abb8 <UART_SetConfig+0x2d4>
 800ab56:	4b31      	ldr	r3, [pc, #196]	@ (800ac1c <UART_SetConfig+0x338>)
 800ab58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab5a:	f003 0307 	and.w	r3, r3, #7
 800ab5e:	2b05      	cmp	r3, #5
 800ab60:	d826      	bhi.n	800abb0 <UART_SetConfig+0x2cc>
 800ab62:	a201      	add	r2, pc, #4	@ (adr r2, 800ab68 <UART_SetConfig+0x284>)
 800ab64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab68:	0800ab81 	.word	0x0800ab81
 800ab6c:	0800ab89 	.word	0x0800ab89
 800ab70:	0800ab91 	.word	0x0800ab91
 800ab74:	0800ab99 	.word	0x0800ab99
 800ab78:	0800aba1 	.word	0x0800aba1
 800ab7c:	0800aba9 	.word	0x0800aba9
 800ab80:	2300      	movs	r3, #0
 800ab82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab86:	e180      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab88:	2304      	movs	r3, #4
 800ab8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8e:	e17c      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab90:	2308      	movs	r3, #8
 800ab92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab96:	e178      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ab98:	2310      	movs	r3, #16
 800ab9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9e:	e174      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aba0:	2320      	movs	r3, #32
 800aba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba6:	e170      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800aba8:	2340      	movs	r3, #64	@ 0x40
 800abaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abae:	e16c      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800abb0:	2380      	movs	r3, #128	@ 0x80
 800abb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abb6:	e168      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4a1b      	ldr	r2, [pc, #108]	@ (800ac2c <UART_SetConfig+0x348>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d142      	bne.n	800ac48 <UART_SetConfig+0x364>
 800abc2:	4b16      	ldr	r3, [pc, #88]	@ (800ac1c <UART_SetConfig+0x338>)
 800abc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abc6:	f003 0307 	and.w	r3, r3, #7
 800abca:	2b05      	cmp	r3, #5
 800abcc:	d838      	bhi.n	800ac40 <UART_SetConfig+0x35c>
 800abce:	a201      	add	r2, pc, #4	@ (adr r2, 800abd4 <UART_SetConfig+0x2f0>)
 800abd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd4:	0800abed 	.word	0x0800abed
 800abd8:	0800abf5 	.word	0x0800abf5
 800abdc:	0800abfd 	.word	0x0800abfd
 800abe0:	0800ac05 	.word	0x0800ac05
 800abe4:	0800ac31 	.word	0x0800ac31
 800abe8:	0800ac39 	.word	0x0800ac39
 800abec:	2300      	movs	r3, #0
 800abee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf2:	e14a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800abf4:	2304      	movs	r3, #4
 800abf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfa:	e146      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800abfc:	2308      	movs	r3, #8
 800abfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac02:	e142      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ac04:	2310      	movs	r3, #16
 800ac06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0a:	e13e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ac0c:	cfff69f3 	.word	0xcfff69f3
 800ac10:	58000c00 	.word	0x58000c00
 800ac14:	11fff4ff 	.word	0x11fff4ff
 800ac18:	40011000 	.word	0x40011000
 800ac1c:	58024400 	.word	0x58024400
 800ac20:	40004400 	.word	0x40004400
 800ac24:	40004800 	.word	0x40004800
 800ac28:	40004c00 	.word	0x40004c00
 800ac2c:	40005000 	.word	0x40005000
 800ac30:	2320      	movs	r3, #32
 800ac32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac36:	e128      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ac38:	2340      	movs	r3, #64	@ 0x40
 800ac3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac3e:	e124      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ac40:	2380      	movs	r3, #128	@ 0x80
 800ac42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac46:	e120      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4acb      	ldr	r2, [pc, #812]	@ (800af7c <UART_SetConfig+0x698>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d176      	bne.n	800ad40 <UART_SetConfig+0x45c>
 800ac52:	4bcb      	ldr	r3, [pc, #812]	@ (800af80 <UART_SetConfig+0x69c>)
 800ac54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac5a:	2b28      	cmp	r3, #40	@ 0x28
 800ac5c:	d86c      	bhi.n	800ad38 <UART_SetConfig+0x454>
 800ac5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac64 <UART_SetConfig+0x380>)
 800ac60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac64:	0800ad09 	.word	0x0800ad09
 800ac68:	0800ad39 	.word	0x0800ad39
 800ac6c:	0800ad39 	.word	0x0800ad39
 800ac70:	0800ad39 	.word	0x0800ad39
 800ac74:	0800ad39 	.word	0x0800ad39
 800ac78:	0800ad39 	.word	0x0800ad39
 800ac7c:	0800ad39 	.word	0x0800ad39
 800ac80:	0800ad39 	.word	0x0800ad39
 800ac84:	0800ad11 	.word	0x0800ad11
 800ac88:	0800ad39 	.word	0x0800ad39
 800ac8c:	0800ad39 	.word	0x0800ad39
 800ac90:	0800ad39 	.word	0x0800ad39
 800ac94:	0800ad39 	.word	0x0800ad39
 800ac98:	0800ad39 	.word	0x0800ad39
 800ac9c:	0800ad39 	.word	0x0800ad39
 800aca0:	0800ad39 	.word	0x0800ad39
 800aca4:	0800ad19 	.word	0x0800ad19
 800aca8:	0800ad39 	.word	0x0800ad39
 800acac:	0800ad39 	.word	0x0800ad39
 800acb0:	0800ad39 	.word	0x0800ad39
 800acb4:	0800ad39 	.word	0x0800ad39
 800acb8:	0800ad39 	.word	0x0800ad39
 800acbc:	0800ad39 	.word	0x0800ad39
 800acc0:	0800ad39 	.word	0x0800ad39
 800acc4:	0800ad21 	.word	0x0800ad21
 800acc8:	0800ad39 	.word	0x0800ad39
 800accc:	0800ad39 	.word	0x0800ad39
 800acd0:	0800ad39 	.word	0x0800ad39
 800acd4:	0800ad39 	.word	0x0800ad39
 800acd8:	0800ad39 	.word	0x0800ad39
 800acdc:	0800ad39 	.word	0x0800ad39
 800ace0:	0800ad39 	.word	0x0800ad39
 800ace4:	0800ad29 	.word	0x0800ad29
 800ace8:	0800ad39 	.word	0x0800ad39
 800acec:	0800ad39 	.word	0x0800ad39
 800acf0:	0800ad39 	.word	0x0800ad39
 800acf4:	0800ad39 	.word	0x0800ad39
 800acf8:	0800ad39 	.word	0x0800ad39
 800acfc:	0800ad39 	.word	0x0800ad39
 800ad00:	0800ad39 	.word	0x0800ad39
 800ad04:	0800ad31 	.word	0x0800ad31
 800ad08:	2301      	movs	r3, #1
 800ad0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad0e:	e0bc      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad10:	2304      	movs	r3, #4
 800ad12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad16:	e0b8      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad18:	2308      	movs	r3, #8
 800ad1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad1e:	e0b4      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad20:	2310      	movs	r3, #16
 800ad22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad26:	e0b0      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad28:	2320      	movs	r3, #32
 800ad2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad2e:	e0ac      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad30:	2340      	movs	r3, #64	@ 0x40
 800ad32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad36:	e0a8      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad38:	2380      	movs	r3, #128	@ 0x80
 800ad3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad3e:	e0a4      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a8f      	ldr	r2, [pc, #572]	@ (800af84 <UART_SetConfig+0x6a0>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d130      	bne.n	800adac <UART_SetConfig+0x4c8>
 800ad4a:	4b8d      	ldr	r3, [pc, #564]	@ (800af80 <UART_SetConfig+0x69c>)
 800ad4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad4e:	f003 0307 	and.w	r3, r3, #7
 800ad52:	2b05      	cmp	r3, #5
 800ad54:	d826      	bhi.n	800ada4 <UART_SetConfig+0x4c0>
 800ad56:	a201      	add	r2, pc, #4	@ (adr r2, 800ad5c <UART_SetConfig+0x478>)
 800ad58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad5c:	0800ad75 	.word	0x0800ad75
 800ad60:	0800ad7d 	.word	0x0800ad7d
 800ad64:	0800ad85 	.word	0x0800ad85
 800ad68:	0800ad8d 	.word	0x0800ad8d
 800ad6c:	0800ad95 	.word	0x0800ad95
 800ad70:	0800ad9d 	.word	0x0800ad9d
 800ad74:	2300      	movs	r3, #0
 800ad76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad7a:	e086      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad7c:	2304      	movs	r3, #4
 800ad7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad82:	e082      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad84:	2308      	movs	r3, #8
 800ad86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad8a:	e07e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad8c:	2310      	movs	r3, #16
 800ad8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad92:	e07a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad94:	2320      	movs	r3, #32
 800ad96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad9a:	e076      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ad9c:	2340      	movs	r3, #64	@ 0x40
 800ad9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ada2:	e072      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ada4:	2380      	movs	r3, #128	@ 0x80
 800ada6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adaa:	e06e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a75      	ldr	r2, [pc, #468]	@ (800af88 <UART_SetConfig+0x6a4>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d130      	bne.n	800ae18 <UART_SetConfig+0x534>
 800adb6:	4b72      	ldr	r3, [pc, #456]	@ (800af80 <UART_SetConfig+0x69c>)
 800adb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adba:	f003 0307 	and.w	r3, r3, #7
 800adbe:	2b05      	cmp	r3, #5
 800adc0:	d826      	bhi.n	800ae10 <UART_SetConfig+0x52c>
 800adc2:	a201      	add	r2, pc, #4	@ (adr r2, 800adc8 <UART_SetConfig+0x4e4>)
 800adc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adc8:	0800ade1 	.word	0x0800ade1
 800adcc:	0800ade9 	.word	0x0800ade9
 800add0:	0800adf1 	.word	0x0800adf1
 800add4:	0800adf9 	.word	0x0800adf9
 800add8:	0800ae01 	.word	0x0800ae01
 800addc:	0800ae09 	.word	0x0800ae09
 800ade0:	2300      	movs	r3, #0
 800ade2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ade6:	e050      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ade8:	2304      	movs	r3, #4
 800adea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adee:	e04c      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800adf0:	2308      	movs	r3, #8
 800adf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf6:	e048      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800adf8:	2310      	movs	r3, #16
 800adfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfe:	e044      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae00:	2320      	movs	r3, #32
 800ae02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae06:	e040      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae08:	2340      	movs	r3, #64	@ 0x40
 800ae0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0e:	e03c      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae10:	2380      	movs	r3, #128	@ 0x80
 800ae12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae16:	e038      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a5b      	ldr	r2, [pc, #364]	@ (800af8c <UART_SetConfig+0x6a8>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d130      	bne.n	800ae84 <UART_SetConfig+0x5a0>
 800ae22:	4b57      	ldr	r3, [pc, #348]	@ (800af80 <UART_SetConfig+0x69c>)
 800ae24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae26:	f003 0307 	and.w	r3, r3, #7
 800ae2a:	2b05      	cmp	r3, #5
 800ae2c:	d826      	bhi.n	800ae7c <UART_SetConfig+0x598>
 800ae2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae34 <UART_SetConfig+0x550>)
 800ae30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae34:	0800ae4d 	.word	0x0800ae4d
 800ae38:	0800ae55 	.word	0x0800ae55
 800ae3c:	0800ae5d 	.word	0x0800ae5d
 800ae40:	0800ae65 	.word	0x0800ae65
 800ae44:	0800ae6d 	.word	0x0800ae6d
 800ae48:	0800ae75 	.word	0x0800ae75
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae52:	e01a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae54:	2304      	movs	r3, #4
 800ae56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae5a:	e016      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae5c:	2308      	movs	r3, #8
 800ae5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae62:	e012      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae64:	2310      	movs	r3, #16
 800ae66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6a:	e00e      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae6c:	2320      	movs	r3, #32
 800ae6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae72:	e00a      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae74:	2340      	movs	r3, #64	@ 0x40
 800ae76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7a:	e006      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae7c:	2380      	movs	r3, #128	@ 0x80
 800ae7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae82:	e002      	b.n	800ae8a <UART_SetConfig+0x5a6>
 800ae84:	2380      	movs	r3, #128	@ 0x80
 800ae86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a3f      	ldr	r2, [pc, #252]	@ (800af8c <UART_SetConfig+0x6a8>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	f040 80f8 	bne.w	800b086 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ae9a:	2b20      	cmp	r3, #32
 800ae9c:	dc46      	bgt.n	800af2c <UART_SetConfig+0x648>
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	f2c0 8082 	blt.w	800afa8 <UART_SetConfig+0x6c4>
 800aea4:	3b02      	subs	r3, #2
 800aea6:	2b1e      	cmp	r3, #30
 800aea8:	d87e      	bhi.n	800afa8 <UART_SetConfig+0x6c4>
 800aeaa:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb0 <UART_SetConfig+0x5cc>)
 800aeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb0:	0800af33 	.word	0x0800af33
 800aeb4:	0800afa9 	.word	0x0800afa9
 800aeb8:	0800af3b 	.word	0x0800af3b
 800aebc:	0800afa9 	.word	0x0800afa9
 800aec0:	0800afa9 	.word	0x0800afa9
 800aec4:	0800afa9 	.word	0x0800afa9
 800aec8:	0800af4b 	.word	0x0800af4b
 800aecc:	0800afa9 	.word	0x0800afa9
 800aed0:	0800afa9 	.word	0x0800afa9
 800aed4:	0800afa9 	.word	0x0800afa9
 800aed8:	0800afa9 	.word	0x0800afa9
 800aedc:	0800afa9 	.word	0x0800afa9
 800aee0:	0800afa9 	.word	0x0800afa9
 800aee4:	0800afa9 	.word	0x0800afa9
 800aee8:	0800af5b 	.word	0x0800af5b
 800aeec:	0800afa9 	.word	0x0800afa9
 800aef0:	0800afa9 	.word	0x0800afa9
 800aef4:	0800afa9 	.word	0x0800afa9
 800aef8:	0800afa9 	.word	0x0800afa9
 800aefc:	0800afa9 	.word	0x0800afa9
 800af00:	0800afa9 	.word	0x0800afa9
 800af04:	0800afa9 	.word	0x0800afa9
 800af08:	0800afa9 	.word	0x0800afa9
 800af0c:	0800afa9 	.word	0x0800afa9
 800af10:	0800afa9 	.word	0x0800afa9
 800af14:	0800afa9 	.word	0x0800afa9
 800af18:	0800afa9 	.word	0x0800afa9
 800af1c:	0800afa9 	.word	0x0800afa9
 800af20:	0800afa9 	.word	0x0800afa9
 800af24:	0800afa9 	.word	0x0800afa9
 800af28:	0800af9b 	.word	0x0800af9b
 800af2c:	2b40      	cmp	r3, #64	@ 0x40
 800af2e:	d037      	beq.n	800afa0 <UART_SetConfig+0x6bc>
 800af30:	e03a      	b.n	800afa8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af32:	f7fc feb3 	bl	8007c9c <HAL_RCCEx_GetD3PCLK1Freq>
 800af36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af38:	e03c      	b.n	800afb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fc fec2 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af48:	e034      	b.n	800afb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af4a:	f107 0318 	add.w	r3, r7, #24
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fd f80e 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af58:	e02c      	b.n	800afb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af5a:	4b09      	ldr	r3, [pc, #36]	@ (800af80 <UART_SetConfig+0x69c>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f003 0320 	and.w	r3, r3, #32
 800af62:	2b00      	cmp	r3, #0
 800af64:	d016      	beq.n	800af94 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af66:	4b06      	ldr	r3, [pc, #24]	@ (800af80 <UART_SetConfig+0x69c>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	08db      	lsrs	r3, r3, #3
 800af6c:	f003 0303 	and.w	r3, r3, #3
 800af70:	4a07      	ldr	r2, [pc, #28]	@ (800af90 <UART_SetConfig+0x6ac>)
 800af72:	fa22 f303 	lsr.w	r3, r2, r3
 800af76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af78:	e01c      	b.n	800afb4 <UART_SetConfig+0x6d0>
 800af7a:	bf00      	nop
 800af7c:	40011400 	.word	0x40011400
 800af80:	58024400 	.word	0x58024400
 800af84:	40007800 	.word	0x40007800
 800af88:	40007c00 	.word	0x40007c00
 800af8c:	58000c00 	.word	0x58000c00
 800af90:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800af94:	4b9d      	ldr	r3, [pc, #628]	@ (800b20c <UART_SetConfig+0x928>)
 800af96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af98:	e00c      	b.n	800afb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af9a:	4b9d      	ldr	r3, [pc, #628]	@ (800b210 <UART_SetConfig+0x92c>)
 800af9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af9e:	e009      	b.n	800afb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afa6:	e005      	b.n	800afb4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800afa8:	2300      	movs	r3, #0
 800afaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800afac:	2301      	movs	r3, #1
 800afae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800afb2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	f000 81de 	beq.w	800b378 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc0:	4a94      	ldr	r2, [pc, #592]	@ (800b214 <UART_SetConfig+0x930>)
 800afc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afc6:	461a      	mov	r2, r3
 800afc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afca:	fbb3 f3f2 	udiv	r3, r3, r2
 800afce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	685a      	ldr	r2, [r3, #4]
 800afd4:	4613      	mov	r3, r2
 800afd6:	005b      	lsls	r3, r3, #1
 800afd8:	4413      	add	r3, r2
 800afda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afdc:	429a      	cmp	r2, r3
 800afde:	d305      	bcc.n	800afec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afe8:	429a      	cmp	r2, r3
 800afea:	d903      	bls.n	800aff4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aff2:	e1c1      	b.n	800b378 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aff6:	2200      	movs	r2, #0
 800aff8:	60bb      	str	r3, [r7, #8]
 800affa:	60fa      	str	r2, [r7, #12]
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b000:	4a84      	ldr	r2, [pc, #528]	@ (800b214 <UART_SetConfig+0x930>)
 800b002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b006:	b29b      	uxth	r3, r3
 800b008:	2200      	movs	r2, #0
 800b00a:	603b      	str	r3, [r7, #0]
 800b00c:	607a      	str	r2, [r7, #4]
 800b00e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b012:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b016:	f7f5 f95f 	bl	80002d8 <__aeabi_uldivmod>
 800b01a:	4602      	mov	r2, r0
 800b01c:	460b      	mov	r3, r1
 800b01e:	4610      	mov	r0, r2
 800b020:	4619      	mov	r1, r3
 800b022:	f04f 0200 	mov.w	r2, #0
 800b026:	f04f 0300 	mov.w	r3, #0
 800b02a:	020b      	lsls	r3, r1, #8
 800b02c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b030:	0202      	lsls	r2, r0, #8
 800b032:	6979      	ldr	r1, [r7, #20]
 800b034:	6849      	ldr	r1, [r1, #4]
 800b036:	0849      	lsrs	r1, r1, #1
 800b038:	2000      	movs	r0, #0
 800b03a:	460c      	mov	r4, r1
 800b03c:	4605      	mov	r5, r0
 800b03e:	eb12 0804 	adds.w	r8, r2, r4
 800b042:	eb43 0905 	adc.w	r9, r3, r5
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	2200      	movs	r2, #0
 800b04c:	469a      	mov	sl, r3
 800b04e:	4693      	mov	fp, r2
 800b050:	4652      	mov	r2, sl
 800b052:	465b      	mov	r3, fp
 800b054:	4640      	mov	r0, r8
 800b056:	4649      	mov	r1, r9
 800b058:	f7f5 f93e 	bl	80002d8 <__aeabi_uldivmod>
 800b05c:	4602      	mov	r2, r0
 800b05e:	460b      	mov	r3, r1
 800b060:	4613      	mov	r3, r2
 800b062:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b06a:	d308      	bcc.n	800b07e <UART_SetConfig+0x79a>
 800b06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b06e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b072:	d204      	bcs.n	800b07e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b07a:	60da      	str	r2, [r3, #12]
 800b07c:	e17c      	b.n	800b378 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b084:	e178      	b.n	800b378 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	69db      	ldr	r3, [r3, #28]
 800b08a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b08e:	f040 80c5 	bne.w	800b21c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b092:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b096:	2b20      	cmp	r3, #32
 800b098:	dc48      	bgt.n	800b12c <UART_SetConfig+0x848>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	db7b      	blt.n	800b196 <UART_SetConfig+0x8b2>
 800b09e:	2b20      	cmp	r3, #32
 800b0a0:	d879      	bhi.n	800b196 <UART_SetConfig+0x8b2>
 800b0a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b0a8 <UART_SetConfig+0x7c4>)
 800b0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0a8:	0800b133 	.word	0x0800b133
 800b0ac:	0800b13b 	.word	0x0800b13b
 800b0b0:	0800b197 	.word	0x0800b197
 800b0b4:	0800b197 	.word	0x0800b197
 800b0b8:	0800b143 	.word	0x0800b143
 800b0bc:	0800b197 	.word	0x0800b197
 800b0c0:	0800b197 	.word	0x0800b197
 800b0c4:	0800b197 	.word	0x0800b197
 800b0c8:	0800b153 	.word	0x0800b153
 800b0cc:	0800b197 	.word	0x0800b197
 800b0d0:	0800b197 	.word	0x0800b197
 800b0d4:	0800b197 	.word	0x0800b197
 800b0d8:	0800b197 	.word	0x0800b197
 800b0dc:	0800b197 	.word	0x0800b197
 800b0e0:	0800b197 	.word	0x0800b197
 800b0e4:	0800b197 	.word	0x0800b197
 800b0e8:	0800b163 	.word	0x0800b163
 800b0ec:	0800b197 	.word	0x0800b197
 800b0f0:	0800b197 	.word	0x0800b197
 800b0f4:	0800b197 	.word	0x0800b197
 800b0f8:	0800b197 	.word	0x0800b197
 800b0fc:	0800b197 	.word	0x0800b197
 800b100:	0800b197 	.word	0x0800b197
 800b104:	0800b197 	.word	0x0800b197
 800b108:	0800b197 	.word	0x0800b197
 800b10c:	0800b197 	.word	0x0800b197
 800b110:	0800b197 	.word	0x0800b197
 800b114:	0800b197 	.word	0x0800b197
 800b118:	0800b197 	.word	0x0800b197
 800b11c:	0800b197 	.word	0x0800b197
 800b120:	0800b197 	.word	0x0800b197
 800b124:	0800b197 	.word	0x0800b197
 800b128:	0800b189 	.word	0x0800b189
 800b12c:	2b40      	cmp	r3, #64	@ 0x40
 800b12e:	d02e      	beq.n	800b18e <UART_SetConfig+0x8aa>
 800b130:	e031      	b.n	800b196 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b132:	f7fa fdbd 	bl	8005cb0 <HAL_RCC_GetPCLK1Freq>
 800b136:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b138:	e033      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b13a:	f7fa fdcf 	bl	8005cdc <HAL_RCC_GetPCLK2Freq>
 800b13e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b140:	e02f      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b146:	4618      	mov	r0, r3
 800b148:	f7fc fdbe 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b150:	e027      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b152:	f107 0318 	add.w	r3, r7, #24
 800b156:	4618      	mov	r0, r3
 800b158:	f7fc ff0a 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b15c:	69fb      	ldr	r3, [r7, #28]
 800b15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b160:	e01f      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b162:	4b2d      	ldr	r3, [pc, #180]	@ (800b218 <UART_SetConfig+0x934>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f003 0320 	and.w	r3, r3, #32
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d009      	beq.n	800b182 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b16e:	4b2a      	ldr	r3, [pc, #168]	@ (800b218 <UART_SetConfig+0x934>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	08db      	lsrs	r3, r3, #3
 800b174:	f003 0303 	and.w	r3, r3, #3
 800b178:	4a24      	ldr	r2, [pc, #144]	@ (800b20c <UART_SetConfig+0x928>)
 800b17a:	fa22 f303 	lsr.w	r3, r2, r3
 800b17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b180:	e00f      	b.n	800b1a2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b182:	4b22      	ldr	r3, [pc, #136]	@ (800b20c <UART_SetConfig+0x928>)
 800b184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b186:	e00c      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b188:	4b21      	ldr	r3, [pc, #132]	@ (800b210 <UART_SetConfig+0x92c>)
 800b18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b18c:	e009      	b.n	800b1a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b18e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b194:	e005      	b.n	800b1a2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b196:	2300      	movs	r3, #0
 800b198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b19a:	2301      	movs	r3, #1
 800b19c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f000 80e7 	beq.w	800b378 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ae:	4a19      	ldr	r2, [pc, #100]	@ (800b214 <UART_SetConfig+0x930>)
 800b1b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1bc:	005a      	lsls	r2, r3, #1
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	085b      	lsrs	r3, r3, #1
 800b1c4:	441a      	add	r2, r3
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d2:	2b0f      	cmp	r3, #15
 800b1d4:	d916      	bls.n	800b204 <UART_SetConfig+0x920>
 800b1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1dc:	d212      	bcs.n	800b204 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	f023 030f 	bic.w	r3, r3, #15
 800b1e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ea:	085b      	lsrs	r3, r3, #1
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	b29a      	uxth	r2, r3
 800b1f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b200:	60da      	str	r2, [r3, #12]
 800b202:	e0b9      	b.n	800b378 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b20a:	e0b5      	b.n	800b378 <UART_SetConfig+0xa94>
 800b20c:	03d09000 	.word	0x03d09000
 800b210:	003d0900 	.word	0x003d0900
 800b214:	0800f878 	.word	0x0800f878
 800b218:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b21c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b220:	2b20      	cmp	r3, #32
 800b222:	dc49      	bgt.n	800b2b8 <UART_SetConfig+0x9d4>
 800b224:	2b00      	cmp	r3, #0
 800b226:	db7c      	blt.n	800b322 <UART_SetConfig+0xa3e>
 800b228:	2b20      	cmp	r3, #32
 800b22a:	d87a      	bhi.n	800b322 <UART_SetConfig+0xa3e>
 800b22c:	a201      	add	r2, pc, #4	@ (adr r2, 800b234 <UART_SetConfig+0x950>)
 800b22e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b232:	bf00      	nop
 800b234:	0800b2bf 	.word	0x0800b2bf
 800b238:	0800b2c7 	.word	0x0800b2c7
 800b23c:	0800b323 	.word	0x0800b323
 800b240:	0800b323 	.word	0x0800b323
 800b244:	0800b2cf 	.word	0x0800b2cf
 800b248:	0800b323 	.word	0x0800b323
 800b24c:	0800b323 	.word	0x0800b323
 800b250:	0800b323 	.word	0x0800b323
 800b254:	0800b2df 	.word	0x0800b2df
 800b258:	0800b323 	.word	0x0800b323
 800b25c:	0800b323 	.word	0x0800b323
 800b260:	0800b323 	.word	0x0800b323
 800b264:	0800b323 	.word	0x0800b323
 800b268:	0800b323 	.word	0x0800b323
 800b26c:	0800b323 	.word	0x0800b323
 800b270:	0800b323 	.word	0x0800b323
 800b274:	0800b2ef 	.word	0x0800b2ef
 800b278:	0800b323 	.word	0x0800b323
 800b27c:	0800b323 	.word	0x0800b323
 800b280:	0800b323 	.word	0x0800b323
 800b284:	0800b323 	.word	0x0800b323
 800b288:	0800b323 	.word	0x0800b323
 800b28c:	0800b323 	.word	0x0800b323
 800b290:	0800b323 	.word	0x0800b323
 800b294:	0800b323 	.word	0x0800b323
 800b298:	0800b323 	.word	0x0800b323
 800b29c:	0800b323 	.word	0x0800b323
 800b2a0:	0800b323 	.word	0x0800b323
 800b2a4:	0800b323 	.word	0x0800b323
 800b2a8:	0800b323 	.word	0x0800b323
 800b2ac:	0800b323 	.word	0x0800b323
 800b2b0:	0800b323 	.word	0x0800b323
 800b2b4:	0800b315 	.word	0x0800b315
 800b2b8:	2b40      	cmp	r3, #64	@ 0x40
 800b2ba:	d02e      	beq.n	800b31a <UART_SetConfig+0xa36>
 800b2bc:	e031      	b.n	800b322 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2be:	f7fa fcf7 	bl	8005cb0 <HAL_RCC_GetPCLK1Freq>
 800b2c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2c4:	e033      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2c6:	f7fa fd09 	bl	8005cdc <HAL_RCC_GetPCLK2Freq>
 800b2ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2cc:	e02f      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7fc fcf8 	bl	8007cc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2dc:	e027      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2de:	f107 0318 	add.w	r3, r7, #24
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7fc fe44 	bl	8007f70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b2e8:	69fb      	ldr	r3, [r7, #28]
 800b2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2ec:	e01f      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2ee:	4b2d      	ldr	r3, [pc, #180]	@ (800b3a4 <UART_SetConfig+0xac0>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f003 0320 	and.w	r3, r3, #32
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d009      	beq.n	800b30e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b2fa:	4b2a      	ldr	r3, [pc, #168]	@ (800b3a4 <UART_SetConfig+0xac0>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	08db      	lsrs	r3, r3, #3
 800b300:	f003 0303 	and.w	r3, r3, #3
 800b304:	4a28      	ldr	r2, [pc, #160]	@ (800b3a8 <UART_SetConfig+0xac4>)
 800b306:	fa22 f303 	lsr.w	r3, r2, r3
 800b30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b30c:	e00f      	b.n	800b32e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b30e:	4b26      	ldr	r3, [pc, #152]	@ (800b3a8 <UART_SetConfig+0xac4>)
 800b310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b312:	e00c      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b314:	4b25      	ldr	r3, [pc, #148]	@ (800b3ac <UART_SetConfig+0xac8>)
 800b316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b318:	e009      	b.n	800b32e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b31a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b320:	e005      	b.n	800b32e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b322:	2300      	movs	r3, #0
 800b324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b32c:	bf00      	nop
    }

    if (pclk != 0U)
 800b32e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b330:	2b00      	cmp	r3, #0
 800b332:	d021      	beq.n	800b378 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b338:	4a1d      	ldr	r2, [pc, #116]	@ (800b3b0 <UART_SetConfig+0xacc>)
 800b33a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b33e:	461a      	mov	r2, r3
 800b340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b342:	fbb3 f2f2 	udiv	r2, r3, r2
 800b346:	697b      	ldr	r3, [r7, #20]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	085b      	lsrs	r3, r3, #1
 800b34c:	441a      	add	r2, r3
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	fbb2 f3f3 	udiv	r3, r2, r3
 800b356:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b35a:	2b0f      	cmp	r3, #15
 800b35c:	d909      	bls.n	800b372 <UART_SetConfig+0xa8e>
 800b35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b364:	d205      	bcs.n	800b372 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b368:	b29a      	uxth	r2, r3
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	60da      	str	r2, [r3, #12]
 800b370:	e002      	b.n	800b378 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b372:	2301      	movs	r3, #1
 800b374:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	2201      	movs	r2, #1
 800b37c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	2201      	movs	r2, #1
 800b384:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2200      	movs	r2, #0
 800b38c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	2200      	movs	r2, #0
 800b392:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b394:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3748      	adds	r7, #72	@ 0x48
 800b39c:	46bd      	mov	sp, r7
 800b39e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3a2:	bf00      	nop
 800b3a4:	58024400 	.word	0x58024400
 800b3a8:	03d09000 	.word	0x03d09000
 800b3ac:	003d0900 	.word	0x003d0900
 800b3b0:	0800f878 	.word	0x0800f878

0800b3b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b083      	sub	sp, #12
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3c0:	f003 0308 	and.w	r3, r3, #8
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00a      	beq.n	800b3de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	685b      	ldr	r3, [r3, #4]
 800b3ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	430a      	orrs	r2, r1
 800b3dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3e2:	f003 0301 	and.w	r3, r3, #1
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00a      	beq.n	800b400 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	430a      	orrs	r2, r1
 800b3fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b404:	f003 0302 	and.w	r3, r3, #2
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00a      	beq.n	800b422 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	430a      	orrs	r2, r1
 800b420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b426:	f003 0304 	and.w	r3, r3, #4
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00a      	beq.n	800b444 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	430a      	orrs	r2, r1
 800b442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b448:	f003 0310 	and.w	r3, r3, #16
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00a      	beq.n	800b466 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	430a      	orrs	r2, r1
 800b464:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b46a:	f003 0320 	and.w	r3, r3, #32
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00a      	beq.n	800b488 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	430a      	orrs	r2, r1
 800b486:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b490:	2b00      	cmp	r3, #0
 800b492:	d01a      	beq.n	800b4ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	430a      	orrs	r2, r1
 800b4a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4b2:	d10a      	bne.n	800b4ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	430a      	orrs	r2, r1
 800b4c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d00a      	beq.n	800b4ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	685b      	ldr	r3, [r3, #4]
 800b4dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	430a      	orrs	r2, r1
 800b4ea:	605a      	str	r2, [r3, #4]
  }
}
 800b4ec:	bf00      	nop
 800b4ee:	370c      	adds	r7, #12
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr

0800b4f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b098      	sub	sp, #96	@ 0x60
 800b4fc:	af02      	add	r7, sp, #8
 800b4fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2200      	movs	r2, #0
 800b504:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b508:	f7f7 f848 	bl	800259c <HAL_GetTick>
 800b50c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 0308 	and.w	r3, r3, #8
 800b518:	2b08      	cmp	r3, #8
 800b51a:	d12f      	bne.n	800b57c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b51c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b520:	9300      	str	r3, [sp, #0]
 800b522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b524:	2200      	movs	r2, #0
 800b526:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 f88e 	bl	800b64c <UART_WaitOnFlagUntilTimeout>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d022      	beq.n	800b57c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b53c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b53e:	e853 3f00 	ldrex	r3, [r3]
 800b542:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b546:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b54a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	461a      	mov	r2, r3
 800b552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b554:	647b      	str	r3, [r7, #68]	@ 0x44
 800b556:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b558:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b55a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b55c:	e841 2300 	strex	r3, r2, [r1]
 800b560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b564:	2b00      	cmp	r3, #0
 800b566:	d1e6      	bne.n	800b536 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2220      	movs	r2, #32
 800b56c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b578:	2303      	movs	r3, #3
 800b57a:	e063      	b.n	800b644 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f003 0304 	and.w	r3, r3, #4
 800b586:	2b04      	cmp	r3, #4
 800b588:	d149      	bne.n	800b61e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b58a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b58e:	9300      	str	r3, [sp, #0]
 800b590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b592:	2200      	movs	r2, #0
 800b594:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 f857 	bl	800b64c <UART_WaitOnFlagUntilTimeout>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d03c      	beq.n	800b61e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ac:	e853 3f00 	ldrex	r3, [r3]
 800b5b0:	623b      	str	r3, [r7, #32]
   return(result);
 800b5b2:	6a3b      	ldr	r3, [r7, #32]
 800b5b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	461a      	mov	r2, r3
 800b5c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5ca:	e841 2300 	strex	r3, r2, [r1]
 800b5ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1e6      	bne.n	800b5a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	3308      	adds	r3, #8
 800b5dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	e853 3f00 	ldrex	r3, [r3]
 800b5e4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f023 0301 	bic.w	r3, r3, #1
 800b5ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	3308      	adds	r3, #8
 800b5f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b5f6:	61fa      	str	r2, [r7, #28]
 800b5f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fa:	69b9      	ldr	r1, [r7, #24]
 800b5fc:	69fa      	ldr	r2, [r7, #28]
 800b5fe:	e841 2300 	strex	r3, r2, [r1]
 800b602:	617b      	str	r3, [r7, #20]
   return(result);
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d1e5      	bne.n	800b5d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2220      	movs	r2, #32
 800b60e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2200      	movs	r2, #0
 800b616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b61a:	2303      	movs	r3, #3
 800b61c:	e012      	b.n	800b644 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2220      	movs	r2, #32
 800b622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2220      	movs	r2, #32
 800b62a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2200      	movs	r2, #0
 800b638:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b642:	2300      	movs	r3, #0
}
 800b644:	4618      	mov	r0, r3
 800b646:	3758      	adds	r7, #88	@ 0x58
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b084      	sub	sp, #16
 800b650:	af00      	add	r7, sp, #0
 800b652:	60f8      	str	r0, [r7, #12]
 800b654:	60b9      	str	r1, [r7, #8]
 800b656:	603b      	str	r3, [r7, #0]
 800b658:	4613      	mov	r3, r2
 800b65a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b65c:	e04f      	b.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b65e:	69bb      	ldr	r3, [r7, #24]
 800b660:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b664:	d04b      	beq.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b666:	f7f6 ff99 	bl	800259c <HAL_GetTick>
 800b66a:	4602      	mov	r2, r0
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	1ad3      	subs	r3, r2, r3
 800b670:	69ba      	ldr	r2, [r7, #24]
 800b672:	429a      	cmp	r2, r3
 800b674:	d302      	bcc.n	800b67c <UART_WaitOnFlagUntilTimeout+0x30>
 800b676:	69bb      	ldr	r3, [r7, #24]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d101      	bne.n	800b680 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b67c:	2303      	movs	r3, #3
 800b67e:	e04e      	b.n	800b71e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f003 0304 	and.w	r3, r3, #4
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d037      	beq.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	2b80      	cmp	r3, #128	@ 0x80
 800b692:	d034      	beq.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	2b40      	cmp	r3, #64	@ 0x40
 800b698:	d031      	beq.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	69db      	ldr	r3, [r3, #28]
 800b6a0:	f003 0308 	and.w	r3, r3, #8
 800b6a4:	2b08      	cmp	r3, #8
 800b6a6:	d110      	bne.n	800b6ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	2208      	movs	r2, #8
 800b6ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f000 f839 	bl	800b728 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2208      	movs	r2, #8
 800b6ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	e029      	b.n	800b71e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	69db      	ldr	r3, [r3, #28]
 800b6d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6d8:	d111      	bne.n	800b6fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6e4:	68f8      	ldr	r0, [r7, #12]
 800b6e6:	f000 f81f 	bl	800b728 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2220      	movs	r2, #32
 800b6ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b6fa:	2303      	movs	r3, #3
 800b6fc:	e00f      	b.n	800b71e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	69da      	ldr	r2, [r3, #28]
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	4013      	ands	r3, r2
 800b708:	68ba      	ldr	r2, [r7, #8]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	bf0c      	ite	eq
 800b70e:	2301      	moveq	r3, #1
 800b710:	2300      	movne	r3, #0
 800b712:	b2db      	uxtb	r3, r3
 800b714:	461a      	mov	r2, r3
 800b716:	79fb      	ldrb	r3, [r7, #7]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d0a0      	beq.n	800b65e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
	...

0800b728 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b728:	b480      	push	{r7}
 800b72a:	b095      	sub	sp, #84	@ 0x54
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b738:	e853 3f00 	ldrex	r3, [r3]
 800b73c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b740:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b744:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	461a      	mov	r2, r3
 800b74c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b74e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b750:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b752:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b754:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b756:	e841 2300 	strex	r3, r2, [r1]
 800b75a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d1e6      	bne.n	800b730 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	3308      	adds	r3, #8
 800b768:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b76a:	6a3b      	ldr	r3, [r7, #32]
 800b76c:	e853 3f00 	ldrex	r3, [r3]
 800b770:	61fb      	str	r3, [r7, #28]
   return(result);
 800b772:	69fa      	ldr	r2, [r7, #28]
 800b774:	4b1e      	ldr	r3, [pc, #120]	@ (800b7f0 <UART_EndRxTransfer+0xc8>)
 800b776:	4013      	ands	r3, r2
 800b778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	3308      	adds	r3, #8
 800b780:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b782:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b784:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b786:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b788:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b78a:	e841 2300 	strex	r3, r2, [r1]
 800b78e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1e5      	bne.n	800b762 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d118      	bne.n	800b7d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	e853 3f00 	ldrex	r3, [r3]
 800b7aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	f023 0310 	bic.w	r3, r3, #16
 800b7b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7bc:	61bb      	str	r3, [r7, #24]
 800b7be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	6979      	ldr	r1, [r7, #20]
 800b7c2:	69ba      	ldr	r2, [r7, #24]
 800b7c4:	e841 2300 	strex	r3, r2, [r1]
 800b7c8:	613b      	str	r3, [r7, #16]
   return(result);
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d1e6      	bne.n	800b79e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2220      	movs	r2, #32
 800b7d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b7e4:	bf00      	nop
 800b7e6:	3754      	adds	r7, #84	@ 0x54
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ee:	4770      	bx	lr
 800b7f0:	effffffe 	.word	0xeffffffe

0800b7f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b802:	2b01      	cmp	r3, #1
 800b804:	d101      	bne.n	800b80a <HAL_UARTEx_DisableFifoMode+0x16>
 800b806:	2302      	movs	r3, #2
 800b808:	e027      	b.n	800b85a <HAL_UARTEx_DisableFifoMode+0x66>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2201      	movs	r2, #1
 800b80e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2224      	movs	r2, #36	@ 0x24
 800b816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f022 0201 	bic.w	r2, r2, #1
 800b830:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b838:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2220      	movs	r2, #32
 800b84c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b858:	2300      	movs	r3, #0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3714      	adds	r7, #20
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b866:	b580      	push	{r7, lr}
 800b868:	b084      	sub	sp, #16
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
 800b86e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b876:	2b01      	cmp	r3, #1
 800b878:	d101      	bne.n	800b87e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b87a:	2302      	movs	r3, #2
 800b87c:	e02d      	b.n	800b8da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2201      	movs	r2, #1
 800b882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2224      	movs	r2, #36	@ 0x24
 800b88a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	681a      	ldr	r2, [r3, #0]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f022 0201 	bic.w	r2, r2, #1
 800b8a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	689b      	ldr	r3, [r3, #8]
 800b8ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	683a      	ldr	r2, [r7, #0]
 800b8b6:	430a      	orrs	r2, r1
 800b8b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 f850 	bl	800b960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2220      	movs	r2, #32
 800b8cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3710      	adds	r7, #16
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b084      	sub	sp, #16
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	6078      	str	r0, [r7, #4]
 800b8ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d101      	bne.n	800b8fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b8f6:	2302      	movs	r3, #2
 800b8f8:	e02d      	b.n	800b956 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2224      	movs	r2, #36	@ 0x24
 800b906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	681a      	ldr	r2, [r3, #0]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f022 0201 	bic.w	r2, r2, #1
 800b920:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	689b      	ldr	r3, [r3, #8]
 800b928:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	683a      	ldr	r2, [r7, #0]
 800b932:	430a      	orrs	r2, r1
 800b934:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 f812 	bl	800b960 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68fa      	ldr	r2, [r7, #12]
 800b942:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2220      	movs	r2, #32
 800b948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2200      	movs	r2, #0
 800b950:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3710      	adds	r7, #16
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
	...

0800b960 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b960:	b480      	push	{r7}
 800b962:	b085      	sub	sp, #20
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d108      	bne.n	800b982 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2201      	movs	r2, #1
 800b974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2201      	movs	r2, #1
 800b97c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b980:	e031      	b.n	800b9e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b982:	2310      	movs	r3, #16
 800b984:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b986:	2310      	movs	r3, #16
 800b988:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	689b      	ldr	r3, [r3, #8]
 800b990:	0e5b      	lsrs	r3, r3, #25
 800b992:	b2db      	uxtb	r3, r3
 800b994:	f003 0307 	and.w	r3, r3, #7
 800b998:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	689b      	ldr	r3, [r3, #8]
 800b9a0:	0f5b      	lsrs	r3, r3, #29
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	f003 0307 	and.w	r3, r3, #7
 800b9a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9aa:	7bbb      	ldrb	r3, [r7, #14]
 800b9ac:	7b3a      	ldrb	r2, [r7, #12]
 800b9ae:	4911      	ldr	r1, [pc, #68]	@ (800b9f4 <UARTEx_SetNbDataToProcess+0x94>)
 800b9b0:	5c8a      	ldrb	r2, [r1, r2]
 800b9b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b9b6:	7b3a      	ldrb	r2, [r7, #12]
 800b9b8:	490f      	ldr	r1, [pc, #60]	@ (800b9f8 <UARTEx_SetNbDataToProcess+0x98>)
 800b9ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9bc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9c0:	b29a      	uxth	r2, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9c8:	7bfb      	ldrb	r3, [r7, #15]
 800b9ca:	7b7a      	ldrb	r2, [r7, #13]
 800b9cc:	4909      	ldr	r1, [pc, #36]	@ (800b9f4 <UARTEx_SetNbDataToProcess+0x94>)
 800b9ce:	5c8a      	ldrb	r2, [r1, r2]
 800b9d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b9d4:	7b7a      	ldrb	r2, [r7, #13]
 800b9d6:	4908      	ldr	r1, [pc, #32]	@ (800b9f8 <UARTEx_SetNbDataToProcess+0x98>)
 800b9d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9da:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9de:	b29a      	uxth	r2, r3
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b9e6:	bf00      	nop
 800b9e8:	3714      	adds	r7, #20
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f0:	4770      	bx	lr
 800b9f2:	bf00      	nop
 800b9f4:	0800f890 	.word	0x0800f890
 800b9f8:	0800f898 	.word	0x0800f898

0800b9fc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b9fc:	b084      	sub	sp, #16
 800b9fe:	b480      	push	{r7}
 800ba00:	b085      	sub	sp, #20
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	6078      	str	r0, [r7, #4]
 800ba06:	f107 001c 	add.w	r0, r7, #28
 800ba0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ba12:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800ba14:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800ba16:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800ba18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800ba1a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800ba1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800ba1e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ba20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800ba22:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800ba24:	68fa      	ldr	r2, [r7, #12]
 800ba26:	4313      	orrs	r3, r2
 800ba28:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	685a      	ldr	r2, [r3, #4]
 800ba2e:	4b07      	ldr	r3, [pc, #28]	@ (800ba4c <SDMMC_Init+0x50>)
 800ba30:	4013      	ands	r3, r2
 800ba32:	68fa      	ldr	r2, [r7, #12]
 800ba34:	431a      	orrs	r2, r3
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ba3a:	2300      	movs	r3, #0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	3714      	adds	r7, #20
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	b004      	add	sp, #16
 800ba48:	4770      	bx	lr
 800ba4a:	bf00      	nop
 800ba4c:	ffc02c00 	.word	0xffc02c00

0800ba50 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800ba50:	b480      	push	{r7}
 800ba52:	b083      	sub	sp, #12
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	370c      	adds	r7, #12
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr

0800ba6a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800ba6a:	b480      	push	{r7}
 800ba6c:	b083      	sub	sp, #12
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
 800ba72:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	681a      	ldr	r2, [r3, #0]
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	370c      	adds	r7, #12
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr

0800ba8c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b083      	sub	sp, #12
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f043 0203 	orr.w	r2, r3, #3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	370c      	adds	r7, #12
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr

0800baae <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800baae:	b480      	push	{r7}
 800bab0:	b083      	sub	sp, #12
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f003 0303 	and.w	r3, r3, #3
}
 800babe:	4618      	mov	r0, r3
 800bac0:	370c      	adds	r7, #12
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr
	...

0800bacc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bad6:	2300      	movs	r3, #0
 800bad8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	681a      	ldr	r2, [r3, #0]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800baea:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800baf0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800baf6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	4313      	orrs	r3, r2
 800bafc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	68da      	ldr	r2, [r3, #12]
 800bb02:	4b06      	ldr	r3, [pc, #24]	@ (800bb1c <SDMMC_SendCommand+0x50>)
 800bb04:	4013      	ands	r3, r2
 800bb06:	68fa      	ldr	r2, [r7, #12]
 800bb08:	431a      	orrs	r2, r3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bb0e:	2300      	movs	r3, #0
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3714      	adds	r7, #20
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr
 800bb1c:	fffee0c0 	.word	0xfffee0c0

0800bb20 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	691b      	ldr	r3, [r3, #16]
 800bb2c:	b2db      	uxtb	r3, r3
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	370c      	adds	r7, #12
 800bb32:	46bd      	mov	sp, r7
 800bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb38:	4770      	bx	lr

0800bb3a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800bb3a:	b480      	push	{r7}
 800bb3c:	b085      	sub	sp, #20
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	6078      	str	r0, [r7, #4]
 800bb42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	3314      	adds	r3, #20
 800bb48:	461a      	mov	r2, r3
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3714      	adds	r7, #20
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr

0800bb60 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b085      	sub	sp, #20
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	685a      	ldr	r2, [r3, #4]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bb86:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800bb8c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800bb92:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	4313      	orrs	r3, r2
 800bb98:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb9e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	431a      	orrs	r2, r3
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bbaa:	2300      	movs	r3, #0

}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3714      	adds	r7, #20
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b088      	sub	sp, #32
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800bbc6:	2310      	movs	r3, #16
 800bbc8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bbca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bbce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bbd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bbd8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bbda:	f107 0308 	add.w	r3, r7, #8
 800bbde:	4619      	mov	r1, r3
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f7ff ff73 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800bbe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bbea:	2110      	movs	r1, #16
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f000 fa5f 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bbf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbf4:	69fb      	ldr	r3, [r7, #28]
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3720      	adds	r7, #32
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b088      	sub	sp, #32
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
 800bc06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800bc0c:	2311      	movs	r3, #17
 800bc0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bc10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bc14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bc16:	2300      	movs	r3, #0
 800bc18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bc1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bc20:	f107 0308 	add.w	r3, r7, #8
 800bc24:	4619      	mov	r1, r3
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f7ff ff50 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800bc2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc30:	2111      	movs	r1, #17
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f000 fa3c 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bc38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc3a:	69fb      	ldr	r3, [r7, #28]
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3720      	adds	r7, #32
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b088      	sub	sp, #32
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800bc52:	2312      	movs	r3, #18
 800bc54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bc56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bc5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bc60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bc66:	f107 0308 	add.w	r3, r7, #8
 800bc6a:	4619      	mov	r1, r3
 800bc6c:	6878      	ldr	r0, [r7, #4]
 800bc6e:	f7ff ff2d 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800bc72:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc76:	2112      	movs	r1, #18
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 fa19 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bc7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc80:	69fb      	ldr	r3, [r7, #28]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3720      	adds	r7, #32
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b088      	sub	sp, #32
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
 800bc92:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800bc98:	2318      	movs	r3, #24
 800bc9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bc9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bca0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bca2:	2300      	movs	r3, #0
 800bca4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bca6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bcaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bcac:	f107 0308 	add.w	r3, r7, #8
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f7ff ff0a 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800bcb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcbc:	2118      	movs	r1, #24
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 f9f6 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bcc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bcc6:	69fb      	ldr	r3, [r7, #28]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3720      	adds	r7, #32
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}

0800bcd0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b088      	sub	sp, #32
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bcde:	2319      	movs	r3, #25
 800bce0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bce2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bce6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bce8:	2300      	movs	r3, #0
 800bcea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bcec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bcf0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bcf2:	f107 0308 	add.w	r3, r7, #8
 800bcf6:	4619      	mov	r1, r3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f7ff fee7 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800bcfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd02:	2119      	movs	r1, #25
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 f9d3 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bd0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd0c:	69fb      	ldr	r3, [r7, #28]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3720      	adds	r7, #32
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
	...

0800bd18 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b088      	sub	sp, #32
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800bd20:	2300      	movs	r3, #0
 800bd22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800bd24:	230c      	movs	r3, #12
 800bd26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bd28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bd32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd36:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bd50:	f107 0308 	add.w	r3, r7, #8
 800bd54:	4619      	mov	r1, r3
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7ff feb8 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800bd5c:	4a0b      	ldr	r2, [pc, #44]	@ (800bd8c <SDMMC_CmdStopTransfer+0x74>)
 800bd5e:	210c      	movs	r1, #12
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f000 f9a5 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bd66:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800bd74:	69fb      	ldr	r3, [r7, #28]
 800bd76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd7a:	d101      	bne.n	800bd80 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800bd80:	69fb      	ldr	r3, [r7, #28]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3720      	adds	r7, #32
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	05f5e100 	.word	0x05f5e100

0800bd90 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b088      	sub	sp, #32
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800bd9e:	2307      	movs	r3, #7
 800bda0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bda2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bda6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bdac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bdb0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bdb2:	f107 0308 	add.w	r3, r7, #8
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f7ff fe87 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800bdbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdc2:	2107      	movs	r1, #7
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f000 f973 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bdca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdcc:	69fb      	ldr	r3, [r7, #28]
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3720      	adds	r7, #32
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}

0800bdd6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800bdd6:	b580      	push	{r7, lr}
 800bdd8:	b088      	sub	sp, #32
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800bdde:	2300      	movs	r3, #0
 800bde0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800bde2:	2300      	movs	r3, #0
 800bde4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800bde6:	2300      	movs	r3, #0
 800bde8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bdea:	2300      	movs	r3, #0
 800bdec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bdee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bdf2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bdf4:	f107 0308 	add.w	r3, r7, #8
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f7ff fe66 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f000 fb97 	bl	800c534 <SDMMC_GetCmdError>
 800be06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be08:	69fb      	ldr	r3, [r7, #28]
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3720      	adds	r7, #32
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800be12:	b580      	push	{r7, lr}
 800be14:	b088      	sub	sp, #32
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800be1a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800be1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800be20:	2308      	movs	r3, #8
 800be22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800be24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800be28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800be2a:	2300      	movs	r3, #0
 800be2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800be2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800be34:	f107 0308 	add.w	r3, r7, #8
 800be38:	4619      	mov	r1, r3
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f7ff fe46 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 fb29 	bl	800c498 <SDMMC_GetCmdResp7>
 800be46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be48:	69fb      	ldr	r3, [r7, #28]
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3720      	adds	r7, #32
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b088      	sub	sp, #32
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
 800be5a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800be60:	2337      	movs	r3, #55	@ 0x37
 800be62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800be64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800be68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800be6a:	2300      	movs	r3, #0
 800be6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800be6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800be74:	f107 0308 	add.w	r3, r7, #8
 800be78:	4619      	mov	r1, r3
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f7ff fe26 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800be80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be84:	2137      	movs	r1, #55	@ 0x37
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 f912 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800be8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be8e:	69fb      	ldr	r3, [r7, #28]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3720      	adds	r7, #32
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b088      	sub	sp, #32
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bea6:	2329      	movs	r3, #41	@ 0x29
 800bea8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800beaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800beae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800beb0:	2300      	movs	r3, #0
 800beb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800beb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800beb8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800beba:	f107 0308 	add.w	r3, r7, #8
 800bebe:	4619      	mov	r1, r3
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f7ff fe03 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f000 fa2e 	bl	800c328 <SDMMC_GetCmdResp3>
 800becc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bece:	69fb      	ldr	r3, [r7, #28]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3720      	adds	r7, #32
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b088      	sub	sp, #32
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
 800bee0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bee6:	2306      	movs	r3, #6
 800bee8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800beea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800beee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bef0:	2300      	movs	r3, #0
 800bef2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bef4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bef8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800befa:	f107 0308 	add.w	r3, r7, #8
 800befe:	4619      	mov	r1, r3
 800bf00:	6878      	ldr	r0, [r7, #4]
 800bf02:	f7ff fde3 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800bf06:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf0a:	2106      	movs	r1, #6
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f000 f8cf 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bf12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf14:	69fb      	ldr	r3, [r7, #28]
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3720      	adds	r7, #32
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}

0800bf1e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800bf1e:	b580      	push	{r7, lr}
 800bf20:	b088      	sub	sp, #32
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bf26:	2300      	movs	r3, #0
 800bf28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bf2a:	2333      	movs	r3, #51	@ 0x33
 800bf2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bf2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bf34:	2300      	movs	r3, #0
 800bf36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bf38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bf3e:	f107 0308 	add.w	r3, r7, #8
 800bf42:	4619      	mov	r1, r3
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f7ff fdc1 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800bf4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf4e:	2133      	movs	r1, #51	@ 0x33
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f000 f8ad 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800bf56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf58:	69fb      	ldr	r3, [r7, #28]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3720      	adds	r7, #32
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800bf62:	b580      	push	{r7, lr}
 800bf64:	b088      	sub	sp, #32
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800bf6e:	2302      	movs	r3, #2
 800bf70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800bf72:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800bf76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bf78:	2300      	movs	r3, #0
 800bf7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bf7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf80:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bf82:	f107 0308 	add.w	r3, r7, #8
 800bf86:	4619      	mov	r1, r3
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f7ff fd9f 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 f980 	bl	800c294 <SDMMC_GetCmdResp2>
 800bf94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf96:	69fb      	ldr	r3, [r7, #28]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3720      	adds	r7, #32
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b088      	sub	sp, #32
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
 800bfa8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800bfae:	2309      	movs	r3, #9
 800bfb0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800bfb2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800bfb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bfbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bfc0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bfc2:	f107 0308 	add.w	r3, r7, #8
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f7ff fd7f 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 f960 	bl	800c294 <SDMMC_GetCmdResp2>
 800bfd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bfd6:	69fb      	ldr	r3, [r7, #28]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3720      	adds	r7, #32
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b088      	sub	sp, #32
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800bfea:	2300      	movs	r3, #0
 800bfec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800bfee:	2303      	movs	r3, #3
 800bff0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bff2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bff6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bff8:	2300      	movs	r3, #0
 800bffa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c000:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c002:	f107 0308 	add.w	r3, r7, #8
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f7ff fd5f 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c00e:	683a      	ldr	r2, [r7, #0]
 800c010:	2103      	movs	r1, #3
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 f9c8 	bl	800c3a8 <SDMMC_GetCmdResp6>
 800c018:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c01a:	69fb      	ldr	r3, [r7, #28]
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3720      	adds	r7, #32
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b088      	sub	sp, #32
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c032:	230d      	movs	r3, #13
 800c034:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c036:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c03a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c03c:	2300      	movs	r3, #0
 800c03e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c040:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c044:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c046:	f107 0308 	add.w	r3, r7, #8
 800c04a:	4619      	mov	r1, r3
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f7ff fd3d 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c052:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c056:	210d      	movs	r1, #13
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f000 f829 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800c05e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c060:	69fb      	ldr	r3, [r7, #28]
}
 800c062:	4618      	mov	r0, r3
 800c064:	3720      	adds	r7, #32
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}

0800c06a <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b088      	sub	sp, #32
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c072:	2300      	movs	r3, #0
 800c074:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800c076:	230d      	movs	r3, #13
 800c078:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c07a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c07e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c080:	2300      	movs	r3, #0
 800c082:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c088:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c08a:	f107 0308 	add.w	r3, r7, #8
 800c08e:	4619      	mov	r1, r3
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f7ff fd1b 	bl	800bacc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800c096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c09a:	210d      	movs	r1, #13
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f000 f807 	bl	800c0b0 <SDMMC_GetCmdResp1>
 800c0a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0a4:	69fb      	ldr	r3, [r7, #28]
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3720      	adds	r7, #32
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
	...

0800c0b0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b088      	sub	sp, #32
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	60f8      	str	r0, [r7, #12]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	607a      	str	r2, [r7, #4]
 800c0bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c0be:	4b70      	ldr	r3, [pc, #448]	@ (800c280 <SDMMC_GetCmdResp1+0x1d0>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	4a70      	ldr	r2, [pc, #448]	@ (800c284 <SDMMC_GetCmdResp1+0x1d4>)
 800c0c4:	fba2 2303 	umull	r2, r3, r2, r3
 800c0c8:	0a5a      	lsrs	r2, r3, #9
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	fb02 f303 	mul.w	r3, r2, r3
 800c0d0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c0d2:	69fb      	ldr	r3, [r7, #28]
 800c0d4:	1e5a      	subs	r2, r3, #1
 800c0d6:	61fa      	str	r2, [r7, #28]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d102      	bne.n	800c0e2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c0dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c0e0:	e0c9      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0e6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c0e8:	69ba      	ldr	r2, [r7, #24]
 800c0ea:	4b67      	ldr	r3, [pc, #412]	@ (800c288 <SDMMC_GetCmdResp1+0x1d8>)
 800c0ec:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d0ef      	beq.n	800c0d2 <SDMMC_GetCmdResp1+0x22>
 800c0f2:	69bb      	ldr	r3, [r7, #24]
 800c0f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1ea      	bne.n	800c0d2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c100:	f003 0304 	and.w	r3, r3, #4
 800c104:	2b00      	cmp	r3, #0
 800c106:	d004      	beq.n	800c112 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2204      	movs	r2, #4
 800c10c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c10e:	2304      	movs	r3, #4
 800c110:	e0b1      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c116:	f003 0301 	and.w	r3, r3, #1
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d004      	beq.n	800c128 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2201      	movs	r2, #1
 800c122:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c124:	2301      	movs	r3, #1
 800c126:	e0a6      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	4a58      	ldr	r2, [pc, #352]	@ (800c28c <SDMMC_GetCmdResp1+0x1dc>)
 800c12c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c12e:	68f8      	ldr	r0, [r7, #12]
 800c130:	f7ff fcf6 	bl	800bb20 <SDMMC_GetCommandResponse>
 800c134:	4603      	mov	r3, r0
 800c136:	461a      	mov	r2, r3
 800c138:	7afb      	ldrb	r3, [r7, #11]
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d001      	beq.n	800c142 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c13e:	2301      	movs	r3, #1
 800c140:	e099      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c142:	2100      	movs	r1, #0
 800c144:	68f8      	ldr	r0, [r7, #12]
 800c146:	f7ff fcf8 	bl	800bb3a <SDMMC_GetResponse>
 800c14a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c14c:	697a      	ldr	r2, [r7, #20]
 800c14e:	4b50      	ldr	r3, [pc, #320]	@ (800c290 <SDMMC_GetCmdResp1+0x1e0>)
 800c150:	4013      	ands	r3, r2
 800c152:	2b00      	cmp	r3, #0
 800c154:	d101      	bne.n	800c15a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c156:	2300      	movs	r3, #0
 800c158:	e08d      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c15a:	697b      	ldr	r3, [r7, #20]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	da02      	bge.n	800c166 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c160:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c164:	e087      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c166:	697b      	ldr	r3, [r7, #20]
 800c168:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d001      	beq.n	800c174 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c170:	2340      	movs	r3, #64	@ 0x40
 800c172:	e080      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d001      	beq.n	800c182 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c17e:	2380      	movs	r3, #128	@ 0x80
 800c180:	e079      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d002      	beq.n	800c192 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c18c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c190:	e071      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d002      	beq.n	800c1a2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c19c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c1a0:	e069      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d002      	beq.n	800c1b2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c1ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1b0:	e061      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d002      	beq.n	800c1c2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c1bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c1c0:	e059      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c1cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c1d0:	e051      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d002      	beq.n	800c1e2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c1dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c1e0:	e049      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d002      	beq.n	800c1f2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c1ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c1f0:	e041      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d002      	beq.n	800c202 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c1fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c200:	e039      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d002      	beq.n	800c212 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c20c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c210:	e031      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d002      	beq.n	800c222 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c21c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c220:	e029      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d002      	beq.n	800c232 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c22c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c230:	e021      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c23c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c240:	e019      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d002      	beq.n	800c252 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c24c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c250:	e011      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d002      	beq.n	800c262 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c25c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c260:	e009      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	f003 0308 	and.w	r3, r3, #8
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d002      	beq.n	800c272 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c26c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c270:	e001      	b.n	800c276 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c272:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c276:	4618      	mov	r0, r3
 800c278:	3720      	adds	r7, #32
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}
 800c27e:	bf00      	nop
 800c280:	24000000 	.word	0x24000000
 800c284:	10624dd3 	.word	0x10624dd3
 800c288:	00200045 	.word	0x00200045
 800c28c:	002000c5 	.word	0x002000c5
 800c290:	fdffe008 	.word	0xfdffe008

0800c294 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800c294:	b480      	push	{r7}
 800c296:	b085      	sub	sp, #20
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c29c:	4b1f      	ldr	r3, [pc, #124]	@ (800c31c <SDMMC_GetCmdResp2+0x88>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a1f      	ldr	r2, [pc, #124]	@ (800c320 <SDMMC_GetCmdResp2+0x8c>)
 800c2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c2a6:	0a5b      	lsrs	r3, r3, #9
 800c2a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2ac:	fb02 f303 	mul.w	r3, r2, r3
 800c2b0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	1e5a      	subs	r2, r3, #1
 800c2b6:	60fa      	str	r2, [r7, #12]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d102      	bne.n	800c2c2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c2bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c2c0:	e026      	b.n	800c310 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2c6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d0ef      	beq.n	800c2b2 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d1ea      	bne.n	800c2b2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2e0:	f003 0304 	and.w	r3, r3, #4
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d004      	beq.n	800c2f2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2204      	movs	r2, #4
 800c2ec:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c2ee:	2304      	movs	r3, #4
 800c2f0:	e00e      	b.n	800c310 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2f6:	f003 0301 	and.w	r3, r3, #1
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d004      	beq.n	800c308 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2201      	movs	r2, #1
 800c302:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c304:	2301      	movs	r3, #1
 800c306:	e003      	b.n	800c310 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	4a06      	ldr	r2, [pc, #24]	@ (800c324 <SDMMC_GetCmdResp2+0x90>)
 800c30c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c30e:	2300      	movs	r3, #0
}
 800c310:	4618      	mov	r0, r3
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	24000000 	.word	0x24000000
 800c320:	10624dd3 	.word	0x10624dd3
 800c324:	002000c5 	.word	0x002000c5

0800c328 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800c328:	b480      	push	{r7}
 800c32a:	b085      	sub	sp, #20
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c330:	4b1a      	ldr	r3, [pc, #104]	@ (800c39c <SDMMC_GetCmdResp3+0x74>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	4a1a      	ldr	r2, [pc, #104]	@ (800c3a0 <SDMMC_GetCmdResp3+0x78>)
 800c336:	fba2 2303 	umull	r2, r3, r2, r3
 800c33a:	0a5b      	lsrs	r3, r3, #9
 800c33c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c340:	fb02 f303 	mul.w	r3, r2, r3
 800c344:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	1e5a      	subs	r2, r3, #1
 800c34a:	60fa      	str	r2, [r7, #12]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d102      	bne.n	800c356 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c350:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c354:	e01b      	b.n	800c38e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c35a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c362:	2b00      	cmp	r3, #0
 800c364:	d0ef      	beq.n	800c346 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d1ea      	bne.n	800c346 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c374:	f003 0304 	and.w	r3, r3, #4
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d004      	beq.n	800c386 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2204      	movs	r2, #4
 800c380:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c382:	2304      	movs	r3, #4
 800c384:	e003      	b.n	800c38e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	4a06      	ldr	r2, [pc, #24]	@ (800c3a4 <SDMMC_GetCmdResp3+0x7c>)
 800c38a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c38c:	2300      	movs	r3, #0
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3714      	adds	r7, #20
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop
 800c39c:	24000000 	.word	0x24000000
 800c3a0:	10624dd3 	.word	0x10624dd3
 800c3a4:	002000c5 	.word	0x002000c5

0800c3a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b088      	sub	sp, #32
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	60f8      	str	r0, [r7, #12]
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	607a      	str	r2, [r7, #4]
 800c3b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c3b6:	4b35      	ldr	r3, [pc, #212]	@ (800c48c <SDMMC_GetCmdResp6+0xe4>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	4a35      	ldr	r2, [pc, #212]	@ (800c490 <SDMMC_GetCmdResp6+0xe8>)
 800c3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800c3c0:	0a5b      	lsrs	r3, r3, #9
 800c3c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c3c6:	fb02 f303 	mul.w	r3, r2, r3
 800c3ca:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c3cc:	69fb      	ldr	r3, [r7, #28]
 800c3ce:	1e5a      	subs	r2, r3, #1
 800c3d0:	61fa      	str	r2, [r7, #28]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d102      	bne.n	800c3dc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c3d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c3da:	e052      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3e0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c3e2:	69bb      	ldr	r3, [r7, #24]
 800c3e4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d0ef      	beq.n	800c3cc <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c3ec:	69bb      	ldr	r3, [r7, #24]
 800c3ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d1ea      	bne.n	800c3cc <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3fa:	f003 0304 	and.w	r3, r3, #4
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d004      	beq.n	800c40c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2204      	movs	r2, #4
 800c406:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c408:	2304      	movs	r3, #4
 800c40a:	e03a      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c410:	f003 0301 	and.w	r3, r3, #1
 800c414:	2b00      	cmp	r3, #0
 800c416:	d004      	beq.n	800c422 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2201      	movs	r2, #1
 800c41c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c41e:	2301      	movs	r3, #1
 800c420:	e02f      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c422:	68f8      	ldr	r0, [r7, #12]
 800c424:	f7ff fb7c 	bl	800bb20 <SDMMC_GetCommandResponse>
 800c428:	4603      	mov	r3, r0
 800c42a:	461a      	mov	r2, r3
 800c42c:	7afb      	ldrb	r3, [r7, #11]
 800c42e:	4293      	cmp	r3, r2
 800c430:	d001      	beq.n	800c436 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c432:	2301      	movs	r3, #1
 800c434:	e025      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	4a16      	ldr	r2, [pc, #88]	@ (800c494 <SDMMC_GetCmdResp6+0xec>)
 800c43a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c43c:	2100      	movs	r1, #0
 800c43e:	68f8      	ldr	r0, [r7, #12]
 800c440:	f7ff fb7b 	bl	800bb3a <SDMMC_GetResponse>
 800c444:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d106      	bne.n	800c45e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	0c1b      	lsrs	r3, r3, #16
 800c454:	b29a      	uxth	r2, r3
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800c45a:	2300      	movs	r3, #0
 800c45c:	e011      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c468:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c46c:	e009      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c478:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c47c:	e001      	b.n	800c482 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c47e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c482:	4618      	mov	r0, r3
 800c484:	3720      	adds	r7, #32
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	24000000 	.word	0x24000000
 800c490:	10624dd3 	.word	0x10624dd3
 800c494:	002000c5 	.word	0x002000c5

0800c498 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800c498:	b480      	push	{r7}
 800c49a:	b085      	sub	sp, #20
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c4a0:	4b22      	ldr	r3, [pc, #136]	@ (800c52c <SDMMC_GetCmdResp7+0x94>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a22      	ldr	r2, [pc, #136]	@ (800c530 <SDMMC_GetCmdResp7+0x98>)
 800c4a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c4aa:	0a5b      	lsrs	r3, r3, #9
 800c4ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4b0:	fb02 f303 	mul.w	r3, r2, r3
 800c4b4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	1e5a      	subs	r2, r3, #1
 800c4ba:	60fa      	str	r2, [r7, #12]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d102      	bne.n	800c4c6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c4c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c4c4:	e02c      	b.n	800c520 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ca:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d0ef      	beq.n	800c4b6 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d1ea      	bne.n	800c4b6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4e4:	f003 0304 	and.w	r3, r3, #4
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d004      	beq.n	800c4f6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2204      	movs	r2, #4
 800c4f0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c4f2:	2304      	movs	r3, #4
 800c4f4:	e014      	b.n	800c520 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4fa:	f003 0301 	and.w	r3, r3, #1
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d004      	beq.n	800c50c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2201      	movs	r2, #1
 800c506:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c508:	2301      	movs	r3, #1
 800c50a:	e009      	b.n	800c520 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2240      	movs	r2, #64	@ 0x40
 800c51c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c51e:	2300      	movs	r3, #0

}
 800c520:	4618      	mov	r0, r3
 800c522:	3714      	adds	r7, #20
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr
 800c52c:	24000000 	.word	0x24000000
 800c530:	10624dd3 	.word	0x10624dd3

0800c534 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c53c:	4b11      	ldr	r3, [pc, #68]	@ (800c584 <SDMMC_GetCmdError+0x50>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4a11      	ldr	r2, [pc, #68]	@ (800c588 <SDMMC_GetCmdError+0x54>)
 800c542:	fba2 2303 	umull	r2, r3, r2, r3
 800c546:	0a5b      	lsrs	r3, r3, #9
 800c548:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c54c:	fb02 f303 	mul.w	r3, r2, r3
 800c550:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	1e5a      	subs	r2, r3, #1
 800c556:	60fa      	str	r2, [r7, #12]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d102      	bne.n	800c562 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c55c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c560:	e009      	b.n	800c576 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d0f1      	beq.n	800c552 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	4a06      	ldr	r2, [pc, #24]	@ (800c58c <SDMMC_GetCmdError+0x58>)
 800c572:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3714      	adds	r7, #20
 800c57a:	46bd      	mov	sp, r7
 800c57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c580:	4770      	bx	lr
 800c582:	bf00      	nop
 800c584:	24000000 	.word	0x24000000
 800c588:	10624dd3 	.word	0x10624dd3
 800c58c:	002000c5 	.word	0x002000c5

0800c590 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c594:	4904      	ldr	r1, [pc, #16]	@ (800c5a8 <MX_FATFS_Init+0x18>)
 800c596:	4805      	ldr	r0, [pc, #20]	@ (800c5ac <MX_FATFS_Init+0x1c>)
 800c598:	f002 fdca 	bl	800f130 <FATFS_LinkDriver>
 800c59c:	4603      	mov	r3, r0
 800c59e:	461a      	mov	r2, r3
 800c5a0:	4b03      	ldr	r3, [pc, #12]	@ (800c5b0 <MX_FATFS_Init+0x20>)
 800c5a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c5a4:	bf00      	nop
 800c5a6:	bd80      	pop	{r7, pc}
 800c5a8:	240007d4 	.word	0x240007d4
 800c5ac:	0800f8a0 	.word	0x0800f8a0
 800c5b0:	240007d0 	.word	0x240007d0

0800c5b4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c5b8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b082      	sub	sp, #8
 800c5c8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c5ce:	f000 f885 	bl	800c6dc <BSP_SD_IsDetected>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d001      	beq.n	800c5dc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c5d8:	2302      	movs	r3, #2
 800c5da:	e012      	b.n	800c602 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c5dc:	480b      	ldr	r0, [pc, #44]	@ (800c60c <BSP_SD_Init+0x48>)
 800c5de:	f7fc f8d1 	bl	8008784 <HAL_SD_Init>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c5e6:	79fb      	ldrb	r3, [r7, #7]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d109      	bne.n	800c600 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c5ec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c5f0:	4806      	ldr	r0, [pc, #24]	@ (800c60c <BSP_SD_Init+0x48>)
 800c5f2:	f7fc ff87 	bl	8009504 <HAL_SD_ConfigWideBusOperation>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d001      	beq.n	800c600 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c600:	79fb      	ldrb	r3, [r7, #7]
}
 800c602:	4618      	mov	r0, r3
 800c604:	3708      	adds	r7, #8
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	24000634 	.word	0x24000634

0800c610 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b086      	sub	sp, #24
 800c614:	af00      	add	r7, sp, #0
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c61c:	2300      	movs	r3, #0
 800c61e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	68ba      	ldr	r2, [r7, #8]
 800c624:	68f9      	ldr	r1, [r7, #12]
 800c626:	4806      	ldr	r0, [pc, #24]	@ (800c640 <BSP_SD_ReadBlocks_DMA+0x30>)
 800c628:	f7fc f9cc 	bl	80089c4 <HAL_SD_ReadBlocks_DMA>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d001      	beq.n	800c636 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c632:	2301      	movs	r3, #1
 800c634:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c636:	7dfb      	ldrb	r3, [r7, #23]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3718      	adds	r7, #24
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	24000634 	.word	0x24000634

0800c644 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b086      	sub	sp, #24
 800c648:	af00      	add	r7, sp, #0
 800c64a:	60f8      	str	r0, [r7, #12]
 800c64c:	60b9      	str	r1, [r7, #8]
 800c64e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c650:	2300      	movs	r3, #0
 800c652:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	68ba      	ldr	r2, [r7, #8]
 800c658:	68f9      	ldr	r1, [r7, #12]
 800c65a:	4806      	ldr	r0, [pc, #24]	@ (800c674 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c65c:	f7fc fa5a 	bl	8008b14 <HAL_SD_WriteBlocks_DMA>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d001      	beq.n	800c66a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c666:	2301      	movs	r3, #1
 800c668:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c66a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	24000634 	.word	0x24000634

0800c678 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c67c:	4805      	ldr	r0, [pc, #20]	@ (800c694 <BSP_SD_GetCardState+0x1c>)
 800c67e:	f7fd f853 	bl	8009728 <HAL_SD_GetCardState>
 800c682:	4603      	mov	r3, r0
 800c684:	2b04      	cmp	r3, #4
 800c686:	bf14      	ite	ne
 800c688:	2301      	movne	r3, #1
 800c68a:	2300      	moveq	r3, #0
 800c68c:	b2db      	uxtb	r3, r3
}
 800c68e:	4618      	mov	r0, r3
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	24000634 	.word	0x24000634

0800c698 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c6a0:	6879      	ldr	r1, [r7, #4]
 800c6a2:	4803      	ldr	r0, [pc, #12]	@ (800c6b0 <BSP_SD_GetCardInfo+0x18>)
 800c6a4:	f7fc ff02 	bl	80094ac <HAL_SD_GetCardInfo>
}
 800c6a8:	bf00      	nop
 800c6aa:	3708      	adds	r7, #8
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}
 800c6b0:	24000634 	.word	0x24000634

0800c6b4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b082      	sub	sp, #8
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c6bc:	f000 f9a0 	bl	800ca00 <BSP_SD_WriteCpltCallback>
}
 800c6c0:	bf00      	nop
 800c6c2:	3708      	adds	r7, #8
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}

0800c6c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b082      	sub	sp, #8
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c6d0:	f000 f9a2 	bl	800ca18 <BSP_SD_ReadCpltCallback>
}
 800c6d4:	bf00      	nop
 800c6d6:	3708      	adds	r7, #8
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c6e6:	f000 f80b 	bl	800c700 <BSP_PlatformIsDetected>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d101      	bne.n	800c6f4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c6f4:	79fb      	ldrb	r3, [r7, #7]
 800c6f6:	b2db      	uxtb	r3, r3
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3708      	adds	r7, #8
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c706:	2301      	movs	r3, #1
 800c708:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c70a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c70e:	4806      	ldr	r0, [pc, #24]	@ (800c728 <BSP_PlatformIsDetected+0x28>)
 800c710:	f7f6 fe1c 	bl	800334c <HAL_GPIO_ReadPin>
 800c714:	4603      	mov	r3, r0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d001      	beq.n	800c71e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800c71a:	2300      	movs	r3, #0
 800c71c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c71e:	79fb      	ldrb	r3, [r7, #7]
}
 800c720:	4618      	mov	r0, r3
 800c722:	3708      	adds	r7, #8
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}
 800c728:	58022000 	.word	0x58022000

0800c72c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800c734:	f7f5 ff32 	bl	800259c <HAL_GetTick>
 800c738:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800c73a:	e006      	b.n	800c74a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c73c:	f7ff ff9c 	bl	800c678 <BSP_SD_GetCardState>
 800c740:	4603      	mov	r3, r0
 800c742:	2b00      	cmp	r3, #0
 800c744:	d101      	bne.n	800c74a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c746:	2300      	movs	r3, #0
 800c748:	e009      	b.n	800c75e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800c74a:	f7f5 ff27 	bl	800259c <HAL_GetTick>
 800c74e:	4602      	mov	r2, r0
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	1ad3      	subs	r3, r2, r3
 800c754:	687a      	ldr	r2, [r7, #4]
 800c756:	429a      	cmp	r2, r3
 800c758:	d8f0      	bhi.n	800c73c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c75a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c75e:	4618      	mov	r0, r3
 800c760:	3710      	adds	r7, #16
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}
	...

0800c768 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	4603      	mov	r3, r0
 800c770:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c772:	4b0b      	ldr	r3, [pc, #44]	@ (800c7a0 <SD_CheckStatus+0x38>)
 800c774:	2201      	movs	r2, #1
 800c776:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c778:	f7ff ff7e 	bl	800c678 <BSP_SD_GetCardState>
 800c77c:	4603      	mov	r3, r0
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d107      	bne.n	800c792 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c782:	4b07      	ldr	r3, [pc, #28]	@ (800c7a0 <SD_CheckStatus+0x38>)
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	b2db      	uxtb	r3, r3
 800c788:	f023 0301 	bic.w	r3, r3, #1
 800c78c:	b2da      	uxtb	r2, r3
 800c78e:	4b04      	ldr	r3, [pc, #16]	@ (800c7a0 <SD_CheckStatus+0x38>)
 800c790:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c792:	4b03      	ldr	r3, [pc, #12]	@ (800c7a0 <SD_CheckStatus+0x38>)
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	b2db      	uxtb	r3, r3
}
 800c798:	4618      	mov	r0, r3
 800c79a:	3708      	adds	r7, #8
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}
 800c7a0:	24000011 	.word	0x24000011

0800c7a4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b082      	sub	sp, #8
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c7ae:	f7ff ff09 	bl	800c5c4 <BSP_SD_Init>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d107      	bne.n	800c7c8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800c7b8:	79fb      	ldrb	r3, [r7, #7]
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	f7ff ffd4 	bl	800c768 <SD_CheckStatus>
 800c7c0:	4603      	mov	r3, r0
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	4b04      	ldr	r3, [pc, #16]	@ (800c7d8 <SD_initialize+0x34>)
 800c7c6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c7c8:	4b03      	ldr	r3, [pc, #12]	@ (800c7d8 <SD_initialize+0x34>)
 800c7ca:	781b      	ldrb	r3, [r3, #0]
 800c7cc:	b2db      	uxtb	r3, r3
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3708      	adds	r7, #8
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}
 800c7d6:	bf00      	nop
 800c7d8:	24000011 	.word	0x24000011

0800c7dc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c7e6:	79fb      	ldrb	r3, [r7, #7]
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7ff ffbd 	bl	800c768 <SD_CheckStatus>
 800c7ee:	4603      	mov	r3, r0
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60b9      	str	r1, [r7, #8]
 800c800:	607a      	str	r2, [r7, #4]
 800c802:	603b      	str	r3, [r7, #0]
 800c804:	4603      	mov	r3, r0
 800c806:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c808:	2301      	movs	r3, #1
 800c80a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c80c:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c810:	f7ff ff8c 	bl	800c72c <SD_CheckStatusWithTimeout>
 800c814:	4603      	mov	r3, r0
 800c816:	2b00      	cmp	r3, #0
 800c818:	da01      	bge.n	800c81e <SD_read+0x26>
  {
    return res;
 800c81a:	7dfb      	ldrb	r3, [r7, #23]
 800c81c:	e03b      	b.n	800c896 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800c81e:	683a      	ldr	r2, [r7, #0]
 800c820:	6879      	ldr	r1, [r7, #4]
 800c822:	68b8      	ldr	r0, [r7, #8]
 800c824:	f7ff fef4 	bl	800c610 <BSP_SD_ReadBlocks_DMA>
 800c828:	4603      	mov	r3, r0
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d132      	bne.n	800c894 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800c82e:	4b1c      	ldr	r3, [pc, #112]	@ (800c8a0 <SD_read+0xa8>)
 800c830:	2200      	movs	r2, #0
 800c832:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800c834:	f7f5 feb2 	bl	800259c <HAL_GetTick>
 800c838:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c83a:	bf00      	nop
 800c83c:	4b18      	ldr	r3, [pc, #96]	@ (800c8a0 <SD_read+0xa8>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d108      	bne.n	800c856 <SD_read+0x5e>
 800c844:	f7f5 feaa 	bl	800259c <HAL_GetTick>
 800c848:	4602      	mov	r2, r0
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	1ad3      	subs	r3, r2, r3
 800c84e:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c852:	4293      	cmp	r3, r2
 800c854:	d9f2      	bls.n	800c83c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800c856:	4b12      	ldr	r3, [pc, #72]	@ (800c8a0 <SD_read+0xa8>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d102      	bne.n	800c864 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	75fb      	strb	r3, [r7, #23]
 800c862:	e017      	b.n	800c894 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800c864:	4b0e      	ldr	r3, [pc, #56]	@ (800c8a0 <SD_read+0xa8>)
 800c866:	2200      	movs	r2, #0
 800c868:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c86a:	f7f5 fe97 	bl	800259c <HAL_GetTick>
 800c86e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c870:	e007      	b.n	800c882 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c872:	f7ff ff01 	bl	800c678 <BSP_SD_GetCardState>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d102      	bne.n	800c882 <SD_read+0x8a>
          {
            res = RES_OK;
 800c87c:	2300      	movs	r3, #0
 800c87e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800c880:	e008      	b.n	800c894 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c882:	f7f5 fe8b 	bl	800259c <HAL_GetTick>
 800c886:	4602      	mov	r2, r0
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	1ad3      	subs	r3, r2, r3
 800c88c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c890:	4293      	cmp	r3, r2
 800c892:	d9ee      	bls.n	800c872 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800c894:	7dfb      	ldrb	r3, [r7, #23]
}
 800c896:	4618      	mov	r0, r3
 800c898:	3718      	adds	r7, #24
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}
 800c89e:	bf00      	nop
 800c8a0:	240007dc 	.word	0x240007dc

0800c8a4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b086      	sub	sp, #24
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	60b9      	str	r1, [r7, #8]
 800c8ac:	607a      	str	r2, [r7, #4]
 800c8ae:	603b      	str	r3, [r7, #0]
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800c8b8:	4b24      	ldr	r3, [pc, #144]	@ (800c94c <SD_write+0xa8>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c8be:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c8c2:	f7ff ff33 	bl	800c72c <SD_CheckStatusWithTimeout>
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	da01      	bge.n	800c8d0 <SD_write+0x2c>
  {
    return res;
 800c8cc:	7dfb      	ldrb	r3, [r7, #23]
 800c8ce:	e038      	b.n	800c942 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c8d0:	683a      	ldr	r2, [r7, #0]
 800c8d2:	6879      	ldr	r1, [r7, #4]
 800c8d4:	68b8      	ldr	r0, [r7, #8]
 800c8d6:	f7ff feb5 	bl	800c644 <BSP_SD_WriteBlocks_DMA>
 800c8da:	4603      	mov	r3, r0
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d12f      	bne.n	800c940 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800c8e0:	f7f5 fe5c 	bl	800259c <HAL_GetTick>
 800c8e4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c8e6:	bf00      	nop
 800c8e8:	4b18      	ldr	r3, [pc, #96]	@ (800c94c <SD_write+0xa8>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d108      	bne.n	800c902 <SD_write+0x5e>
 800c8f0:	f7f5 fe54 	bl	800259c <HAL_GetTick>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	1ad3      	subs	r3, r2, r3
 800c8fa:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c8fe:	4293      	cmp	r3, r2
 800c900:	d9f2      	bls.n	800c8e8 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800c902:	4b12      	ldr	r3, [pc, #72]	@ (800c94c <SD_write+0xa8>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d102      	bne.n	800c910 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800c90a:	2301      	movs	r3, #1
 800c90c:	75fb      	strb	r3, [r7, #23]
 800c90e:	e017      	b.n	800c940 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800c910:	4b0e      	ldr	r3, [pc, #56]	@ (800c94c <SD_write+0xa8>)
 800c912:	2200      	movs	r2, #0
 800c914:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c916:	f7f5 fe41 	bl	800259c <HAL_GetTick>
 800c91a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c91c:	e007      	b.n	800c92e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c91e:	f7ff feab 	bl	800c678 <BSP_SD_GetCardState>
 800c922:	4603      	mov	r3, r0
 800c924:	2b00      	cmp	r3, #0
 800c926:	d102      	bne.n	800c92e <SD_write+0x8a>
          {
            res = RES_OK;
 800c928:	2300      	movs	r3, #0
 800c92a:	75fb      	strb	r3, [r7, #23]
            break;
 800c92c:	e008      	b.n	800c940 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c92e:	f7f5 fe35 	bl	800259c <HAL_GetTick>
 800c932:	4602      	mov	r2, r0
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	1ad3      	subs	r3, r2, r3
 800c938:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d9ee      	bls.n	800c91e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800c940:	7dfb      	ldrb	r3, [r7, #23]
}
 800c942:	4618      	mov	r0, r3
 800c944:	3718      	adds	r7, #24
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
 800c94a:	bf00      	nop
 800c94c:	240007d8 	.word	0x240007d8

0800c950 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b08c      	sub	sp, #48	@ 0x30
 800c954:	af00      	add	r7, sp, #0
 800c956:	4603      	mov	r3, r0
 800c958:	603a      	str	r2, [r7, #0]
 800c95a:	71fb      	strb	r3, [r7, #7]
 800c95c:	460b      	mov	r3, r1
 800c95e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c960:	2301      	movs	r3, #1
 800c962:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c966:	4b25      	ldr	r3, [pc, #148]	@ (800c9fc <SD_ioctl+0xac>)
 800c968:	781b      	ldrb	r3, [r3, #0]
 800c96a:	b2db      	uxtb	r3, r3
 800c96c:	f003 0301 	and.w	r3, r3, #1
 800c970:	2b00      	cmp	r3, #0
 800c972:	d001      	beq.n	800c978 <SD_ioctl+0x28>
 800c974:	2303      	movs	r3, #3
 800c976:	e03c      	b.n	800c9f2 <SD_ioctl+0xa2>

  switch (cmd)
 800c978:	79bb      	ldrb	r3, [r7, #6]
 800c97a:	2b03      	cmp	r3, #3
 800c97c:	d834      	bhi.n	800c9e8 <SD_ioctl+0x98>
 800c97e:	a201      	add	r2, pc, #4	@ (adr r2, 800c984 <SD_ioctl+0x34>)
 800c980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c984:	0800c995 	.word	0x0800c995
 800c988:	0800c99d 	.word	0x0800c99d
 800c98c:	0800c9b5 	.word	0x0800c9b5
 800c990:	0800c9cf 	.word	0x0800c9cf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c994:	2300      	movs	r3, #0
 800c996:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c99a:	e028      	b.n	800c9ee <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c99c:	f107 0308 	add.w	r3, r7, #8
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f7ff fe79 	bl	800c698 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c9a6:	6a3a      	ldr	r2, [r7, #32]
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9b2:	e01c      	b.n	800c9ee <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c9b4:	f107 0308 	add.w	r3, r7, #8
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7ff fe6d 	bl	800c698 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9c0:	b29a      	uxth	r2, r3
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9cc:	e00f      	b.n	800c9ee <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c9ce:	f107 0308 	add.w	r3, r7, #8
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f7ff fe60 	bl	800c698 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9da:	0a5a      	lsrs	r2, r3, #9
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9e6:	e002      	b.n	800c9ee <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c9e8:	2304      	movs	r3, #4
 800c9ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c9ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	3730      	adds	r7, #48	@ 0x30
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}
 800c9fa:	bf00      	nop
 800c9fc:	24000011 	.word	0x24000011

0800ca00 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ca00:	b480      	push	{r7}
 800ca02:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800ca04:	4b03      	ldr	r3, [pc, #12]	@ (800ca14 <BSP_SD_WriteCpltCallback+0x14>)
 800ca06:	2201      	movs	r2, #1
 800ca08:	601a      	str	r2, [r3, #0]
}
 800ca0a:	bf00      	nop
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca12:	4770      	bx	lr
 800ca14:	240007d8 	.word	0x240007d8

0800ca18 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800ca1c:	4b03      	ldr	r3, [pc, #12]	@ (800ca2c <BSP_SD_ReadCpltCallback+0x14>)
 800ca1e:	2201      	movs	r2, #1
 800ca20:	601a      	str	r2, [r3, #0]
}
 800ca22:	bf00      	nop
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr
 800ca2c:	240007dc 	.word	0x240007dc

0800ca30 <MX_LIBJPEG_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* LIBJPEG init function */
void MX_LIBJPEG_Init(void)
{
 800ca30:	b480      	push	{r7}
 800ca32:	af00      	add	r7, sp, #0
  */

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800ca34:	bf00      	nop
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr
	...

0800ca40 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	4603      	mov	r3, r0
 800ca48:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ca4a:	79fb      	ldrb	r3, [r7, #7]
 800ca4c:	4a08      	ldr	r2, [pc, #32]	@ (800ca70 <disk_status+0x30>)
 800ca4e:	009b      	lsls	r3, r3, #2
 800ca50:	4413      	add	r3, r2
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	79fa      	ldrb	r2, [r7, #7]
 800ca58:	4905      	ldr	r1, [pc, #20]	@ (800ca70 <disk_status+0x30>)
 800ca5a:	440a      	add	r2, r1
 800ca5c:	7a12      	ldrb	r2, [r2, #8]
 800ca5e:	4610      	mov	r0, r2
 800ca60:	4798      	blx	r3
 800ca62:	4603      	mov	r3, r0
 800ca64:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ca66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3710      	adds	r7, #16
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	24000808 	.word	0x24000808

0800ca74 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ca82:	79fb      	ldrb	r3, [r7, #7]
 800ca84:	4a0e      	ldr	r2, [pc, #56]	@ (800cac0 <disk_initialize+0x4c>)
 800ca86:	5cd3      	ldrb	r3, [r2, r3]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d114      	bne.n	800cab6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ca8c:	79fb      	ldrb	r3, [r7, #7]
 800ca8e:	4a0c      	ldr	r2, [pc, #48]	@ (800cac0 <disk_initialize+0x4c>)
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	4413      	add	r3, r2
 800ca94:	685b      	ldr	r3, [r3, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	79fa      	ldrb	r2, [r7, #7]
 800ca9a:	4909      	ldr	r1, [pc, #36]	@ (800cac0 <disk_initialize+0x4c>)
 800ca9c:	440a      	add	r2, r1
 800ca9e:	7a12      	ldrb	r2, [r2, #8]
 800caa0:	4610      	mov	r0, r2
 800caa2:	4798      	blx	r3
 800caa4:	4603      	mov	r3, r0
 800caa6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800caa8:	7bfb      	ldrb	r3, [r7, #15]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d103      	bne.n	800cab6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800caae:	79fb      	ldrb	r3, [r7, #7]
 800cab0:	4a03      	ldr	r2, [pc, #12]	@ (800cac0 <disk_initialize+0x4c>)
 800cab2:	2101      	movs	r1, #1
 800cab4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800cab6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3710      	adds	r7, #16
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}
 800cac0:	24000808 	.word	0x24000808

0800cac4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cac4:	b590      	push	{r4, r7, lr}
 800cac6:	b087      	sub	sp, #28
 800cac8:	af00      	add	r7, sp, #0
 800caca:	60b9      	str	r1, [r7, #8]
 800cacc:	607a      	str	r2, [r7, #4]
 800cace:	603b      	str	r3, [r7, #0]
 800cad0:	4603      	mov	r3, r0
 800cad2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
 800cad6:	4a0a      	ldr	r2, [pc, #40]	@ (800cb00 <disk_read+0x3c>)
 800cad8:	009b      	lsls	r3, r3, #2
 800cada:	4413      	add	r3, r2
 800cadc:	685b      	ldr	r3, [r3, #4]
 800cade:	689c      	ldr	r4, [r3, #8]
 800cae0:	7bfb      	ldrb	r3, [r7, #15]
 800cae2:	4a07      	ldr	r2, [pc, #28]	@ (800cb00 <disk_read+0x3c>)
 800cae4:	4413      	add	r3, r2
 800cae6:	7a18      	ldrb	r0, [r3, #8]
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	687a      	ldr	r2, [r7, #4]
 800caec:	68b9      	ldr	r1, [r7, #8]
 800caee:	47a0      	blx	r4
 800caf0:	4603      	mov	r3, r0
 800caf2:	75fb      	strb	r3, [r7, #23]
  return res;
 800caf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	371c      	adds	r7, #28
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd90      	pop	{r4, r7, pc}
 800cafe:	bf00      	nop
 800cb00:	24000808 	.word	0x24000808

0800cb04 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cb04:	b590      	push	{r4, r7, lr}
 800cb06:	b087      	sub	sp, #28
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60b9      	str	r1, [r7, #8]
 800cb0c:	607a      	str	r2, [r7, #4]
 800cb0e:	603b      	str	r3, [r7, #0]
 800cb10:	4603      	mov	r3, r0
 800cb12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cb14:	7bfb      	ldrb	r3, [r7, #15]
 800cb16:	4a0a      	ldr	r2, [pc, #40]	@ (800cb40 <disk_write+0x3c>)
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	4413      	add	r3, r2
 800cb1c:	685b      	ldr	r3, [r3, #4]
 800cb1e:	68dc      	ldr	r4, [r3, #12]
 800cb20:	7bfb      	ldrb	r3, [r7, #15]
 800cb22:	4a07      	ldr	r2, [pc, #28]	@ (800cb40 <disk_write+0x3c>)
 800cb24:	4413      	add	r3, r2
 800cb26:	7a18      	ldrb	r0, [r3, #8]
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	687a      	ldr	r2, [r7, #4]
 800cb2c:	68b9      	ldr	r1, [r7, #8]
 800cb2e:	47a0      	blx	r4
 800cb30:	4603      	mov	r3, r0
 800cb32:	75fb      	strb	r3, [r7, #23]
  return res;
 800cb34:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	371c      	adds	r7, #28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd90      	pop	{r4, r7, pc}
 800cb3e:	bf00      	nop
 800cb40:	24000808 	.word	0x24000808

0800cb44 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b084      	sub	sp, #16
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	603a      	str	r2, [r7, #0]
 800cb4e:	71fb      	strb	r3, [r7, #7]
 800cb50:	460b      	mov	r3, r1
 800cb52:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cb54:	79fb      	ldrb	r3, [r7, #7]
 800cb56:	4a09      	ldr	r2, [pc, #36]	@ (800cb7c <disk_ioctl+0x38>)
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	4413      	add	r3, r2
 800cb5c:	685b      	ldr	r3, [r3, #4]
 800cb5e:	691b      	ldr	r3, [r3, #16]
 800cb60:	79fa      	ldrb	r2, [r7, #7]
 800cb62:	4906      	ldr	r1, [pc, #24]	@ (800cb7c <disk_ioctl+0x38>)
 800cb64:	440a      	add	r2, r1
 800cb66:	7a10      	ldrb	r0, [r2, #8]
 800cb68:	79b9      	ldrb	r1, [r7, #6]
 800cb6a:	683a      	ldr	r2, [r7, #0]
 800cb6c:	4798      	blx	r3
 800cb6e:	4603      	mov	r3, r0
 800cb70:	73fb      	strb	r3, [r7, #15]
  return res;
 800cb72:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb74:	4618      	mov	r0, r3
 800cb76:	3710      	adds	r7, #16
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}
 800cb7c:	24000808 	.word	0x24000808

0800cb80 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cb80:	b480      	push	{r7}
 800cb82:	b085      	sub	sp, #20
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cb90:	89fb      	ldrh	r3, [r7, #14]
 800cb92:	021b      	lsls	r3, r3, #8
 800cb94:	b21a      	sxth	r2, r3
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	781b      	ldrb	r3, [r3, #0]
 800cb9a:	b21b      	sxth	r3, r3
 800cb9c:	4313      	orrs	r3, r2
 800cb9e:	b21b      	sxth	r3, r3
 800cba0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cba2:	89fb      	ldrh	r3, [r7, #14]
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3714      	adds	r7, #20
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr

0800cbb0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b085      	sub	sp, #20
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	3303      	adds	r3, #3
 800cbbc:	781b      	ldrb	r3, [r3, #0]
 800cbbe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	021b      	lsls	r3, r3, #8
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	3202      	adds	r2, #2
 800cbc8:	7812      	ldrb	r2, [r2, #0]
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	021b      	lsls	r3, r3, #8
 800cbd2:	687a      	ldr	r2, [r7, #4]
 800cbd4:	3201      	adds	r2, #1
 800cbd6:	7812      	ldrb	r2, [r2, #0]
 800cbd8:	4313      	orrs	r3, r2
 800cbda:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	021b      	lsls	r3, r3, #8
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	7812      	ldrb	r2, [r2, #0]
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	60fb      	str	r3, [r7, #12]
	return rv;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3714      	adds	r7, #20
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf4:	4770      	bx	lr

0800cbf6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cbf6:	b480      	push	{r7}
 800cbf8:	b083      	sub	sp, #12
 800cbfa:	af00      	add	r7, sp, #0
 800cbfc:	6078      	str	r0, [r7, #4]
 800cbfe:	460b      	mov	r3, r1
 800cc00:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	1c5a      	adds	r2, r3, #1
 800cc06:	607a      	str	r2, [r7, #4]
 800cc08:	887a      	ldrh	r2, [r7, #2]
 800cc0a:	b2d2      	uxtb	r2, r2
 800cc0c:	701a      	strb	r2, [r3, #0]
 800cc0e:	887b      	ldrh	r3, [r7, #2]
 800cc10:	0a1b      	lsrs	r3, r3, #8
 800cc12:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	1c5a      	adds	r2, r3, #1
 800cc18:	607a      	str	r2, [r7, #4]
 800cc1a:	887a      	ldrh	r2, [r7, #2]
 800cc1c:	b2d2      	uxtb	r2, r2
 800cc1e:	701a      	strb	r2, [r3, #0]
}
 800cc20:	bf00      	nop
 800cc22:	370c      	adds	r7, #12
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr

0800cc2c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cc2c:	b480      	push	{r7}
 800cc2e:	b083      	sub	sp, #12
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
 800cc34:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	1c5a      	adds	r2, r3, #1
 800cc3a:	607a      	str	r2, [r7, #4]
 800cc3c:	683a      	ldr	r2, [r7, #0]
 800cc3e:	b2d2      	uxtb	r2, r2
 800cc40:	701a      	strb	r2, [r3, #0]
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	0a1b      	lsrs	r3, r3, #8
 800cc46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	1c5a      	adds	r2, r3, #1
 800cc4c:	607a      	str	r2, [r7, #4]
 800cc4e:	683a      	ldr	r2, [r7, #0]
 800cc50:	b2d2      	uxtb	r2, r2
 800cc52:	701a      	strb	r2, [r3, #0]
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	0a1b      	lsrs	r3, r3, #8
 800cc58:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	1c5a      	adds	r2, r3, #1
 800cc5e:	607a      	str	r2, [r7, #4]
 800cc60:	683a      	ldr	r2, [r7, #0]
 800cc62:	b2d2      	uxtb	r2, r2
 800cc64:	701a      	strb	r2, [r3, #0]
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	0a1b      	lsrs	r3, r3, #8
 800cc6a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	1c5a      	adds	r2, r3, #1
 800cc70:	607a      	str	r2, [r7, #4]
 800cc72:	683a      	ldr	r2, [r7, #0]
 800cc74:	b2d2      	uxtb	r2, r2
 800cc76:	701a      	strb	r2, [r3, #0]
}
 800cc78:	bf00      	nop
 800cc7a:	370c      	adds	r7, #12
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cc84:	b480      	push	{r7}
 800cc86:	b087      	sub	sp, #28
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	60b9      	str	r1, [r7, #8]
 800cc8e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d00d      	beq.n	800ccba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cc9e:	693a      	ldr	r2, [r7, #16]
 800cca0:	1c53      	adds	r3, r2, #1
 800cca2:	613b      	str	r3, [r7, #16]
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	1c59      	adds	r1, r3, #1
 800cca8:	6179      	str	r1, [r7, #20]
 800ccaa:	7812      	ldrb	r2, [r2, #0]
 800ccac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	607b      	str	r3, [r7, #4]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d1f1      	bne.n	800cc9e <mem_cpy+0x1a>
	}
}
 800ccba:	bf00      	nop
 800ccbc:	371c      	adds	r7, #28
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ccc6:	b480      	push	{r7}
 800ccc8:	b087      	sub	sp, #28
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	60f8      	str	r0, [r7, #12]
 800ccce:	60b9      	str	r1, [r7, #8]
 800ccd0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	1c5a      	adds	r2, r3, #1
 800ccda:	617a      	str	r2, [r7, #20]
 800ccdc:	68ba      	ldr	r2, [r7, #8]
 800ccde:	b2d2      	uxtb	r2, r2
 800cce0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	3b01      	subs	r3, #1
 800cce6:	607b      	str	r3, [r7, #4]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d1f3      	bne.n	800ccd6 <mem_set+0x10>
}
 800ccee:	bf00      	nop
 800ccf0:	bf00      	nop
 800ccf2:	371c      	adds	r7, #28
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ccfc:	b480      	push	{r7}
 800ccfe:	b089      	sub	sp, #36	@ 0x24
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	61fb      	str	r3, [r7, #28]
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cd10:	2300      	movs	r3, #0
 800cd12:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cd14:	69fb      	ldr	r3, [r7, #28]
 800cd16:	1c5a      	adds	r2, r3, #1
 800cd18:	61fa      	str	r2, [r7, #28]
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	69bb      	ldr	r3, [r7, #24]
 800cd20:	1c5a      	adds	r2, r3, #1
 800cd22:	61ba      	str	r2, [r7, #24]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	1acb      	subs	r3, r1, r3
 800cd28:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	607b      	str	r3, [r7, #4]
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d002      	beq.n	800cd3c <mem_cmp+0x40>
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d0eb      	beq.n	800cd14 <mem_cmp+0x18>

	return r;
 800cd3c:	697b      	ldr	r3, [r7, #20]
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3724      	adds	r7, #36	@ 0x24
 800cd42:	46bd      	mov	sp, r7
 800cd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd48:	4770      	bx	lr

0800cd4a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cd4a:	b480      	push	{r7}
 800cd4c:	b083      	sub	sp, #12
 800cd4e:	af00      	add	r7, sp, #0
 800cd50:	6078      	str	r0, [r7, #4]
 800cd52:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cd54:	e002      	b.n	800cd5c <chk_chr+0x12>
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	3301      	adds	r3, #1
 800cd5a:	607b      	str	r3, [r7, #4]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d005      	beq.n	800cd70 <chk_chr+0x26>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	461a      	mov	r2, r3
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d1f2      	bne.n	800cd56 <chk_chr+0xc>
	return *str;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	781b      	ldrb	r3, [r3, #0]
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr

0800cd80 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b085      	sub	sp, #20
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	60bb      	str	r3, [r7, #8]
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	60fb      	str	r3, [r7, #12]
 800cd92:	e029      	b.n	800cde8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cd94:	4a27      	ldr	r2, [pc, #156]	@ (800ce34 <chk_lock+0xb4>)
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	011b      	lsls	r3, r3, #4
 800cd9a:	4413      	add	r3, r2
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d01d      	beq.n	800cdde <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cda2:	4a24      	ldr	r2, [pc, #144]	@ (800ce34 <chk_lock+0xb4>)
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	011b      	lsls	r3, r3, #4
 800cda8:	4413      	add	r3, r2
 800cdaa:	681a      	ldr	r2, [r3, #0]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d116      	bne.n	800cde2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cdb4:	4a1f      	ldr	r2, [pc, #124]	@ (800ce34 <chk_lock+0xb4>)
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	011b      	lsls	r3, r3, #4
 800cdba:	4413      	add	r3, r2
 800cdbc:	3304      	adds	r3, #4
 800cdbe:	681a      	ldr	r2, [r3, #0]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d10c      	bne.n	800cde2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cdc8:	4a1a      	ldr	r2, [pc, #104]	@ (800ce34 <chk_lock+0xb4>)
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	011b      	lsls	r3, r3, #4
 800cdce:	4413      	add	r3, r2
 800cdd0:	3308      	adds	r3, #8
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d102      	bne.n	800cde2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cddc:	e007      	b.n	800cdee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800cdde:	2301      	movs	r3, #1
 800cde0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	3301      	adds	r3, #1
 800cde6:	60fb      	str	r3, [r7, #12]
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d9d2      	bls.n	800cd94 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2b02      	cmp	r3, #2
 800cdf2:	d109      	bne.n	800ce08 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d102      	bne.n	800ce00 <chk_lock+0x80>
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	2b02      	cmp	r3, #2
 800cdfe:	d101      	bne.n	800ce04 <chk_lock+0x84>
 800ce00:	2300      	movs	r3, #0
 800ce02:	e010      	b.n	800ce26 <chk_lock+0xa6>
 800ce04:	2312      	movs	r3, #18
 800ce06:	e00e      	b.n	800ce26 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d108      	bne.n	800ce20 <chk_lock+0xa0>
 800ce0e:	4a09      	ldr	r2, [pc, #36]	@ (800ce34 <chk_lock+0xb4>)
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	011b      	lsls	r3, r3, #4
 800ce14:	4413      	add	r3, r2
 800ce16:	330c      	adds	r3, #12
 800ce18:	881b      	ldrh	r3, [r3, #0]
 800ce1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce1e:	d101      	bne.n	800ce24 <chk_lock+0xa4>
 800ce20:	2310      	movs	r3, #16
 800ce22:	e000      	b.n	800ce26 <chk_lock+0xa6>
 800ce24:	2300      	movs	r3, #0
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3714      	adds	r7, #20
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	240007e8 	.word	0x240007e8

0800ce38 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	607b      	str	r3, [r7, #4]
 800ce42:	e002      	b.n	800ce4a <enq_lock+0x12>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	3301      	adds	r3, #1
 800ce48:	607b      	str	r3, [r7, #4]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d806      	bhi.n	800ce5e <enq_lock+0x26>
 800ce50:	4a09      	ldr	r2, [pc, #36]	@ (800ce78 <enq_lock+0x40>)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	011b      	lsls	r3, r3, #4
 800ce56:	4413      	add	r3, r2
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d1f2      	bne.n	800ce44 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	2b02      	cmp	r3, #2
 800ce62:	bf14      	ite	ne
 800ce64:	2301      	movne	r3, #1
 800ce66:	2300      	moveq	r3, #0
 800ce68:	b2db      	uxtb	r3, r3
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	370c      	adds	r7, #12
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce74:	4770      	bx	lr
 800ce76:	bf00      	nop
 800ce78:	240007e8 	.word	0x240007e8

0800ce7c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b085      	sub	sp, #20
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ce86:	2300      	movs	r3, #0
 800ce88:	60fb      	str	r3, [r7, #12]
 800ce8a:	e01f      	b.n	800cecc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ce8c:	4a41      	ldr	r2, [pc, #260]	@ (800cf94 <inc_lock+0x118>)
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	011b      	lsls	r3, r3, #4
 800ce92:	4413      	add	r3, r2
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d113      	bne.n	800cec6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ce9e:	4a3d      	ldr	r2, [pc, #244]	@ (800cf94 <inc_lock+0x118>)
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	011b      	lsls	r3, r3, #4
 800cea4:	4413      	add	r3, r2
 800cea6:	3304      	adds	r3, #4
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ceae:	429a      	cmp	r2, r3
 800ceb0:	d109      	bne.n	800cec6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ceb2:	4a38      	ldr	r2, [pc, #224]	@ (800cf94 <inc_lock+0x118>)
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	011b      	lsls	r3, r3, #4
 800ceb8:	4413      	add	r3, r2
 800ceba:	3308      	adds	r3, #8
 800cebc:	681a      	ldr	r2, [r3, #0]
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cec2:	429a      	cmp	r2, r3
 800cec4:	d006      	beq.n	800ced4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	3301      	adds	r3, #1
 800ceca:	60fb      	str	r3, [r7, #12]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2b01      	cmp	r3, #1
 800ced0:	d9dc      	bls.n	800ce8c <inc_lock+0x10>
 800ced2:	e000      	b.n	800ced6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ced4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2b02      	cmp	r3, #2
 800ceda:	d132      	bne.n	800cf42 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cedc:	2300      	movs	r3, #0
 800cede:	60fb      	str	r3, [r7, #12]
 800cee0:	e002      	b.n	800cee8 <inc_lock+0x6c>
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	3301      	adds	r3, #1
 800cee6:	60fb      	str	r3, [r7, #12]
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2b01      	cmp	r3, #1
 800ceec:	d806      	bhi.n	800cefc <inc_lock+0x80>
 800ceee:	4a29      	ldr	r2, [pc, #164]	@ (800cf94 <inc_lock+0x118>)
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	011b      	lsls	r3, r3, #4
 800cef4:	4413      	add	r3, r2
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d1f2      	bne.n	800cee2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	2b02      	cmp	r3, #2
 800cf00:	d101      	bne.n	800cf06 <inc_lock+0x8a>
 800cf02:	2300      	movs	r3, #0
 800cf04:	e040      	b.n	800cf88 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681a      	ldr	r2, [r3, #0]
 800cf0a:	4922      	ldr	r1, [pc, #136]	@ (800cf94 <inc_lock+0x118>)
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	011b      	lsls	r3, r3, #4
 800cf10:	440b      	add	r3, r1
 800cf12:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	689a      	ldr	r2, [r3, #8]
 800cf18:	491e      	ldr	r1, [pc, #120]	@ (800cf94 <inc_lock+0x118>)
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	011b      	lsls	r3, r3, #4
 800cf1e:	440b      	add	r3, r1
 800cf20:	3304      	adds	r3, #4
 800cf22:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	695a      	ldr	r2, [r3, #20]
 800cf28:	491a      	ldr	r1, [pc, #104]	@ (800cf94 <inc_lock+0x118>)
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	011b      	lsls	r3, r3, #4
 800cf2e:	440b      	add	r3, r1
 800cf30:	3308      	adds	r3, #8
 800cf32:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cf34:	4a17      	ldr	r2, [pc, #92]	@ (800cf94 <inc_lock+0x118>)
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	011b      	lsls	r3, r3, #4
 800cf3a:	4413      	add	r3, r2
 800cf3c:	330c      	adds	r3, #12
 800cf3e:	2200      	movs	r2, #0
 800cf40:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d009      	beq.n	800cf5c <inc_lock+0xe0>
 800cf48:	4a12      	ldr	r2, [pc, #72]	@ (800cf94 <inc_lock+0x118>)
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	011b      	lsls	r3, r3, #4
 800cf4e:	4413      	add	r3, r2
 800cf50:	330c      	adds	r3, #12
 800cf52:	881b      	ldrh	r3, [r3, #0]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d001      	beq.n	800cf5c <inc_lock+0xe0>
 800cf58:	2300      	movs	r3, #0
 800cf5a:	e015      	b.n	800cf88 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d108      	bne.n	800cf74 <inc_lock+0xf8>
 800cf62:	4a0c      	ldr	r2, [pc, #48]	@ (800cf94 <inc_lock+0x118>)
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	011b      	lsls	r3, r3, #4
 800cf68:	4413      	add	r3, r2
 800cf6a:	330c      	adds	r3, #12
 800cf6c:	881b      	ldrh	r3, [r3, #0]
 800cf6e:	3301      	adds	r3, #1
 800cf70:	b29a      	uxth	r2, r3
 800cf72:	e001      	b.n	800cf78 <inc_lock+0xfc>
 800cf74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cf78:	4906      	ldr	r1, [pc, #24]	@ (800cf94 <inc_lock+0x118>)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	011b      	lsls	r3, r3, #4
 800cf7e:	440b      	add	r3, r1
 800cf80:	330c      	adds	r3, #12
 800cf82:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	3301      	adds	r3, #1
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3714      	adds	r7, #20
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf92:	4770      	bx	lr
 800cf94:	240007e8 	.word	0x240007e8

0800cf98 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b085      	sub	sp, #20
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	3b01      	subs	r3, #1
 800cfa4:	607b      	str	r3, [r7, #4]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	d825      	bhi.n	800cff8 <dec_lock+0x60>
		n = Files[i].ctr;
 800cfac:	4a17      	ldr	r2, [pc, #92]	@ (800d00c <dec_lock+0x74>)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	011b      	lsls	r3, r3, #4
 800cfb2:	4413      	add	r3, r2
 800cfb4:	330c      	adds	r3, #12
 800cfb6:	881b      	ldrh	r3, [r3, #0]
 800cfb8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cfba:	89fb      	ldrh	r3, [r7, #14]
 800cfbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfc0:	d101      	bne.n	800cfc6 <dec_lock+0x2e>
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cfc6:	89fb      	ldrh	r3, [r7, #14]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d002      	beq.n	800cfd2 <dec_lock+0x3a>
 800cfcc:	89fb      	ldrh	r3, [r7, #14]
 800cfce:	3b01      	subs	r3, #1
 800cfd0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cfd2:	4a0e      	ldr	r2, [pc, #56]	@ (800d00c <dec_lock+0x74>)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	011b      	lsls	r3, r3, #4
 800cfd8:	4413      	add	r3, r2
 800cfda:	330c      	adds	r3, #12
 800cfdc:	89fa      	ldrh	r2, [r7, #14]
 800cfde:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cfe0:	89fb      	ldrh	r3, [r7, #14]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d105      	bne.n	800cff2 <dec_lock+0x5a>
 800cfe6:	4a09      	ldr	r2, [pc, #36]	@ (800d00c <dec_lock+0x74>)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	011b      	lsls	r3, r3, #4
 800cfec:	4413      	add	r3, r2
 800cfee:	2200      	movs	r2, #0
 800cff0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cff2:	2300      	movs	r3, #0
 800cff4:	737b      	strb	r3, [r7, #13]
 800cff6:	e001      	b.n	800cffc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cff8:	2302      	movs	r3, #2
 800cffa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cffc:	7b7b      	ldrb	r3, [r7, #13]
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3714      	adds	r7, #20
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr
 800d00a:	bf00      	nop
 800d00c:	240007e8 	.word	0x240007e8

0800d010 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d010:	b480      	push	{r7}
 800d012:	b085      	sub	sp, #20
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d018:	2300      	movs	r3, #0
 800d01a:	60fb      	str	r3, [r7, #12]
 800d01c:	e010      	b.n	800d040 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d01e:	4a0d      	ldr	r2, [pc, #52]	@ (800d054 <clear_lock+0x44>)
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	011b      	lsls	r3, r3, #4
 800d024:	4413      	add	r3, r2
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	687a      	ldr	r2, [r7, #4]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d105      	bne.n	800d03a <clear_lock+0x2a>
 800d02e:	4a09      	ldr	r2, [pc, #36]	@ (800d054 <clear_lock+0x44>)
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	011b      	lsls	r3, r3, #4
 800d034:	4413      	add	r3, r2
 800d036:	2200      	movs	r2, #0
 800d038:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	3301      	adds	r3, #1
 800d03e:	60fb      	str	r3, [r7, #12]
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	2b01      	cmp	r3, #1
 800d044:	d9eb      	bls.n	800d01e <clear_lock+0xe>
	}
}
 800d046:	bf00      	nop
 800d048:	bf00      	nop
 800d04a:	3714      	adds	r7, #20
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr
 800d054:	240007e8 	.word	0x240007e8

0800d058 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b086      	sub	sp, #24
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d060:	2300      	movs	r3, #0
 800d062:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	78db      	ldrb	r3, [r3, #3]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d034      	beq.n	800d0d6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d070:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	7858      	ldrb	r0, [r3, #1]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d07c:	2301      	movs	r3, #1
 800d07e:	697a      	ldr	r2, [r7, #20]
 800d080:	f7ff fd40 	bl	800cb04 <disk_write>
 800d084:	4603      	mov	r3, r0
 800d086:	2b00      	cmp	r3, #0
 800d088:	d002      	beq.n	800d090 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d08a:	2301      	movs	r3, #1
 800d08c:	73fb      	strb	r3, [r7, #15]
 800d08e:	e022      	b.n	800d0d6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2200      	movs	r2, #0
 800d094:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6a1b      	ldr	r3, [r3, #32]
 800d09a:	697a      	ldr	r2, [r7, #20]
 800d09c:	1ad2      	subs	r2, r2, r3
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	699b      	ldr	r3, [r3, #24]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d217      	bcs.n	800d0d6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	789b      	ldrb	r3, [r3, #2]
 800d0aa:	613b      	str	r3, [r7, #16]
 800d0ac:	e010      	b.n	800d0d0 <sync_window+0x78>
					wsect += fs->fsize;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	699b      	ldr	r3, [r3, #24]
 800d0b2:	697a      	ldr	r2, [r7, #20]
 800d0b4:	4413      	add	r3, r2
 800d0b6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	7858      	ldrb	r0, [r3, #1]
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	697a      	ldr	r2, [r7, #20]
 800d0c6:	f7ff fd1d 	bl	800cb04 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d0ca:	693b      	ldr	r3, [r7, #16]
 800d0cc:	3b01      	subs	r3, #1
 800d0ce:	613b      	str	r3, [r7, #16]
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	2b01      	cmp	r3, #1
 800d0d4:	d8eb      	bhi.n	800d0ae <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3718      	adds	r7, #24
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}

0800d0e0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b084      	sub	sp, #16
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0f2:	683a      	ldr	r2, [r7, #0]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d01b      	beq.n	800d130 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f7ff ffad 	bl	800d058 <sync_window>
 800d0fe:	4603      	mov	r3, r0
 800d100:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d102:	7bfb      	ldrb	r3, [r7, #15]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d113      	bne.n	800d130 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	7858      	ldrb	r0, [r3, #1]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d112:	2301      	movs	r3, #1
 800d114:	683a      	ldr	r2, [r7, #0]
 800d116:	f7ff fcd5 	bl	800cac4 <disk_read>
 800d11a:	4603      	mov	r3, r0
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d004      	beq.n	800d12a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d120:	f04f 33ff 	mov.w	r3, #4294967295
 800d124:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d126:	2301      	movs	r3, #1
 800d128:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	683a      	ldr	r2, [r7, #0]
 800d12e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800d130:	7bfb      	ldrb	r3, [r7, #15]
}
 800d132:	4618      	mov	r0, r3
 800d134:	3710      	adds	r7, #16
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
	...

0800d13c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f7ff ff87 	bl	800d058 <sync_window>
 800d14a:	4603      	mov	r3, r0
 800d14c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d14e:	7bfb      	ldrb	r3, [r7, #15]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d158      	bne.n	800d206 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	2b03      	cmp	r3, #3
 800d15a:	d148      	bne.n	800d1ee <sync_fs+0xb2>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	791b      	ldrb	r3, [r3, #4]
 800d160:	2b01      	cmp	r3, #1
 800d162:	d144      	bne.n	800d1ee <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	3330      	adds	r3, #48	@ 0x30
 800d168:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d16c:	2100      	movs	r1, #0
 800d16e:	4618      	mov	r0, r3
 800d170:	f7ff fda9 	bl	800ccc6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	3330      	adds	r3, #48	@ 0x30
 800d178:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d17c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d180:	4618      	mov	r0, r3
 800d182:	f7ff fd38 	bl	800cbf6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	3330      	adds	r3, #48	@ 0x30
 800d18a:	4921      	ldr	r1, [pc, #132]	@ (800d210 <sync_fs+0xd4>)
 800d18c:	4618      	mov	r0, r3
 800d18e:	f7ff fd4d 	bl	800cc2c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	3330      	adds	r3, #48	@ 0x30
 800d196:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d19a:	491e      	ldr	r1, [pc, #120]	@ (800d214 <sync_fs+0xd8>)
 800d19c:	4618      	mov	r0, r3
 800d19e:	f7ff fd45 	bl	800cc2c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	3330      	adds	r3, #48	@ 0x30
 800d1a6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	691b      	ldr	r3, [r3, #16]
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	4610      	mov	r0, r2
 800d1b2:	f7ff fd3b 	bl	800cc2c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	3330      	adds	r3, #48	@ 0x30
 800d1ba:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	68db      	ldr	r3, [r3, #12]
 800d1c2:	4619      	mov	r1, r3
 800d1c4:	4610      	mov	r0, r2
 800d1c6:	f7ff fd31 	bl	800cc2c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	69db      	ldr	r3, [r3, #28]
 800d1ce:	1c5a      	adds	r2, r3, #1
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	7858      	ldrb	r0, [r3, #1]
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	f7ff fc8e 	bl	800cb04 <disk_write>
			fs->fsi_flag = 0;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	785b      	ldrb	r3, [r3, #1]
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	2100      	movs	r1, #0
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7ff fca4 	bl	800cb44 <disk_ioctl>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d001      	beq.n	800d206 <sync_fs+0xca>
 800d202:	2301      	movs	r3, #1
 800d204:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d206:	7bfb      	ldrb	r3, [r7, #15]
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3710      	adds	r7, #16
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	41615252 	.word	0x41615252
 800d214:	61417272 	.word	0x61417272

0800d218 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d218:	b480      	push	{r7}
 800d21a:	b083      	sub	sp, #12
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	3b02      	subs	r3, #2
 800d226:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	695b      	ldr	r3, [r3, #20]
 800d22c:	3b02      	subs	r3, #2
 800d22e:	683a      	ldr	r2, [r7, #0]
 800d230:	429a      	cmp	r2, r3
 800d232:	d301      	bcc.n	800d238 <clust2sect+0x20>
 800d234:	2300      	movs	r3, #0
 800d236:	e008      	b.n	800d24a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	895b      	ldrh	r3, [r3, #10]
 800d23c:	461a      	mov	r2, r3
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	fb03 f202 	mul.w	r2, r3, r2
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d248:	4413      	add	r3, r2
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	370c      	adds	r7, #12
 800d24e:	46bd      	mov	sp, r7
 800d250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d254:	4770      	bx	lr

0800d256 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d256:	b580      	push	{r7, lr}
 800d258:	b086      	sub	sp, #24
 800d25a:	af00      	add	r7, sp, #0
 800d25c:	6078      	str	r0, [r7, #4]
 800d25e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d904      	bls.n	800d276 <get_fat+0x20>
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	695b      	ldr	r3, [r3, #20]
 800d270:	683a      	ldr	r2, [r7, #0]
 800d272:	429a      	cmp	r2, r3
 800d274:	d302      	bcc.n	800d27c <get_fat+0x26>
		val = 1;	/* Internal error */
 800d276:	2301      	movs	r3, #1
 800d278:	617b      	str	r3, [r7, #20]
 800d27a:	e08e      	b.n	800d39a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d27c:	f04f 33ff 	mov.w	r3, #4294967295
 800d280:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	2b03      	cmp	r3, #3
 800d288:	d061      	beq.n	800d34e <get_fat+0xf8>
 800d28a:	2b03      	cmp	r3, #3
 800d28c:	dc7b      	bgt.n	800d386 <get_fat+0x130>
 800d28e:	2b01      	cmp	r3, #1
 800d290:	d002      	beq.n	800d298 <get_fat+0x42>
 800d292:	2b02      	cmp	r3, #2
 800d294:	d041      	beq.n	800d31a <get_fat+0xc4>
 800d296:	e076      	b.n	800d386 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	60fb      	str	r3, [r7, #12]
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	085b      	lsrs	r3, r3, #1
 800d2a0:	68fa      	ldr	r2, [r7, #12]
 800d2a2:	4413      	add	r3, r2
 800d2a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d2a6:	693b      	ldr	r3, [r7, #16]
 800d2a8:	6a1a      	ldr	r2, [r3, #32]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	0a5b      	lsrs	r3, r3, #9
 800d2ae:	4413      	add	r3, r2
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	6938      	ldr	r0, [r7, #16]
 800d2b4:	f7ff ff14 	bl	800d0e0 <move_window>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d166      	bne.n	800d38c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	1c5a      	adds	r2, r3, #1
 800d2c2:	60fa      	str	r2, [r7, #12]
 800d2c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2c8:	693a      	ldr	r2, [r7, #16]
 800d2ca:	4413      	add	r3, r2
 800d2cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d2d0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d2d2:	693b      	ldr	r3, [r7, #16]
 800d2d4:	6a1a      	ldr	r2, [r3, #32]
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	0a5b      	lsrs	r3, r3, #9
 800d2da:	4413      	add	r3, r2
 800d2dc:	4619      	mov	r1, r3
 800d2de:	6938      	ldr	r0, [r7, #16]
 800d2e0:	f7ff fefe 	bl	800d0e0 <move_window>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d152      	bne.n	800d390 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2f0:	693a      	ldr	r2, [r7, #16]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d2f8:	021b      	lsls	r3, r3, #8
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	4313      	orrs	r3, r2
 800d2fe:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	f003 0301 	and.w	r3, r3, #1
 800d306:	2b00      	cmp	r3, #0
 800d308:	d002      	beq.n	800d310 <get_fat+0xba>
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	091b      	lsrs	r3, r3, #4
 800d30e:	e002      	b.n	800d316 <get_fat+0xc0>
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d316:	617b      	str	r3, [r7, #20]
			break;
 800d318:	e03f      	b.n	800d39a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	6a1a      	ldr	r2, [r3, #32]
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	0a1b      	lsrs	r3, r3, #8
 800d322:	4413      	add	r3, r2
 800d324:	4619      	mov	r1, r3
 800d326:	6938      	ldr	r0, [r7, #16]
 800d328:	f7ff feda 	bl	800d0e0 <move_window>
 800d32c:	4603      	mov	r3, r0
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d130      	bne.n	800d394 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d332:	693b      	ldr	r3, [r7, #16]
 800d334:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	005b      	lsls	r3, r3, #1
 800d33c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d340:	4413      	add	r3, r2
 800d342:	4618      	mov	r0, r3
 800d344:	f7ff fc1c 	bl	800cb80 <ld_word>
 800d348:	4603      	mov	r3, r0
 800d34a:	617b      	str	r3, [r7, #20]
			break;
 800d34c:	e025      	b.n	800d39a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	6a1a      	ldr	r2, [r3, #32]
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	09db      	lsrs	r3, r3, #7
 800d356:	4413      	add	r3, r2
 800d358:	4619      	mov	r1, r3
 800d35a:	6938      	ldr	r0, [r7, #16]
 800d35c:	f7ff fec0 	bl	800d0e0 <move_window>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d118      	bne.n	800d398 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d366:	693b      	ldr	r3, [r7, #16]
 800d368:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	009b      	lsls	r3, r3, #2
 800d370:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d374:	4413      	add	r3, r2
 800d376:	4618      	mov	r0, r3
 800d378:	f7ff fc1a 	bl	800cbb0 <ld_dword>
 800d37c:	4603      	mov	r3, r0
 800d37e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d382:	617b      	str	r3, [r7, #20]
			break;
 800d384:	e009      	b.n	800d39a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d386:	2301      	movs	r3, #1
 800d388:	617b      	str	r3, [r7, #20]
 800d38a:	e006      	b.n	800d39a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d38c:	bf00      	nop
 800d38e:	e004      	b.n	800d39a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d390:	bf00      	nop
 800d392:	e002      	b.n	800d39a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d394:	bf00      	nop
 800d396:	e000      	b.n	800d39a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d398:	bf00      	nop
		}
	}

	return val;
 800d39a:	697b      	ldr	r3, [r7, #20]
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3718      	adds	r7, #24
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}

0800d3a4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d3a4:	b590      	push	{r4, r7, lr}
 800d3a6:	b089      	sub	sp, #36	@ 0x24
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	60f8      	str	r0, [r7, #12]
 800d3ac:	60b9      	str	r1, [r7, #8]
 800d3ae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d3b0:	2302      	movs	r3, #2
 800d3b2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d3b4:	68bb      	ldr	r3, [r7, #8]
 800d3b6:	2b01      	cmp	r3, #1
 800d3b8:	f240 80d9 	bls.w	800d56e <put_fat+0x1ca>
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	695b      	ldr	r3, [r3, #20]
 800d3c0:	68ba      	ldr	r2, [r7, #8]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	f080 80d3 	bcs.w	800d56e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	2b03      	cmp	r3, #3
 800d3ce:	f000 8096 	beq.w	800d4fe <put_fat+0x15a>
 800d3d2:	2b03      	cmp	r3, #3
 800d3d4:	f300 80cb 	bgt.w	800d56e <put_fat+0x1ca>
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d002      	beq.n	800d3e2 <put_fat+0x3e>
 800d3dc:	2b02      	cmp	r3, #2
 800d3de:	d06e      	beq.n	800d4be <put_fat+0x11a>
 800d3e0:	e0c5      	b.n	800d56e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d3e2:	68bb      	ldr	r3, [r7, #8]
 800d3e4:	61bb      	str	r3, [r7, #24]
 800d3e6:	69bb      	ldr	r3, [r7, #24]
 800d3e8:	085b      	lsrs	r3, r3, #1
 800d3ea:	69ba      	ldr	r2, [r7, #24]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	6a1a      	ldr	r2, [r3, #32]
 800d3f4:	69bb      	ldr	r3, [r7, #24]
 800d3f6:	0a5b      	lsrs	r3, r3, #9
 800d3f8:	4413      	add	r3, r2
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	68f8      	ldr	r0, [r7, #12]
 800d3fe:	f7ff fe6f 	bl	800d0e0 <move_window>
 800d402:	4603      	mov	r3, r0
 800d404:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d406:	7ffb      	ldrb	r3, [r7, #31]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	f040 80a9 	bne.w	800d560 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d414:	69bb      	ldr	r3, [r7, #24]
 800d416:	1c59      	adds	r1, r3, #1
 800d418:	61b9      	str	r1, [r7, #24]
 800d41a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d41e:	4413      	add	r3, r2
 800d420:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	f003 0301 	and.w	r3, r3, #1
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d00d      	beq.n	800d448 <put_fat+0xa4>
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	b25b      	sxtb	r3, r3
 800d432:	f003 030f 	and.w	r3, r3, #15
 800d436:	b25a      	sxtb	r2, r3
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	b2db      	uxtb	r3, r3
 800d43c:	011b      	lsls	r3, r3, #4
 800d43e:	b25b      	sxtb	r3, r3
 800d440:	4313      	orrs	r3, r2
 800d442:	b25b      	sxtb	r3, r3
 800d444:	b2db      	uxtb	r3, r3
 800d446:	e001      	b.n	800d44c <put_fat+0xa8>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	b2db      	uxtb	r3, r3
 800d44c:	697a      	ldr	r2, [r7, #20]
 800d44e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2201      	movs	r2, #1
 800d454:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	6a1a      	ldr	r2, [r3, #32]
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	0a5b      	lsrs	r3, r3, #9
 800d45e:	4413      	add	r3, r2
 800d460:	4619      	mov	r1, r3
 800d462:	68f8      	ldr	r0, [r7, #12]
 800d464:	f7ff fe3c 	bl	800d0e0 <move_window>
 800d468:	4603      	mov	r3, r0
 800d46a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d46c:	7ffb      	ldrb	r3, [r7, #31]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d178      	bne.n	800d564 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d47e:	4413      	add	r3, r2
 800d480:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	f003 0301 	and.w	r3, r3, #1
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d003      	beq.n	800d494 <put_fat+0xf0>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	091b      	lsrs	r3, r3, #4
 800d490:	b2db      	uxtb	r3, r3
 800d492:	e00e      	b.n	800d4b2 <put_fat+0x10e>
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	b25b      	sxtb	r3, r3
 800d49a:	f023 030f 	bic.w	r3, r3, #15
 800d49e:	b25a      	sxtb	r2, r3
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	0a1b      	lsrs	r3, r3, #8
 800d4a4:	b25b      	sxtb	r3, r3
 800d4a6:	f003 030f 	and.w	r3, r3, #15
 800d4aa:	b25b      	sxtb	r3, r3
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	b25b      	sxtb	r3, r3
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	697a      	ldr	r2, [r7, #20]
 800d4b4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	70da      	strb	r2, [r3, #3]
			break;
 800d4bc:	e057      	b.n	800d56e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	6a1a      	ldr	r2, [r3, #32]
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	0a1b      	lsrs	r3, r3, #8
 800d4c6:	4413      	add	r3, r2
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	68f8      	ldr	r0, [r7, #12]
 800d4cc:	f7ff fe08 	bl	800d0e0 <move_window>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d4d4:	7ffb      	ldrb	r3, [r7, #31]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d146      	bne.n	800d568 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	005b      	lsls	r3, r3, #1
 800d4e4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d4e8:	4413      	add	r3, r2
 800d4ea:	687a      	ldr	r2, [r7, #4]
 800d4ec:	b292      	uxth	r2, r2
 800d4ee:	4611      	mov	r1, r2
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	f7ff fb80 	bl	800cbf6 <st_word>
			fs->wflag = 1;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2201      	movs	r2, #1
 800d4fa:	70da      	strb	r2, [r3, #3]
			break;
 800d4fc:	e037      	b.n	800d56e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	6a1a      	ldr	r2, [r3, #32]
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	09db      	lsrs	r3, r3, #7
 800d506:	4413      	add	r3, r2
 800d508:	4619      	mov	r1, r3
 800d50a:	68f8      	ldr	r0, [r7, #12]
 800d50c:	f7ff fde8 	bl	800d0e0 <move_window>
 800d510:	4603      	mov	r3, r0
 800d512:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d514:	7ffb      	ldrb	r3, [r7, #31]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d128      	bne.n	800d56c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	009b      	lsls	r3, r3, #2
 800d52a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d52e:	4413      	add	r3, r2
 800d530:	4618      	mov	r0, r3
 800d532:	f7ff fb3d 	bl	800cbb0 <ld_dword>
 800d536:	4603      	mov	r3, r0
 800d538:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d53c:	4323      	orrs	r3, r4
 800d53e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d54e:	4413      	add	r3, r2
 800d550:	6879      	ldr	r1, [r7, #4]
 800d552:	4618      	mov	r0, r3
 800d554:	f7ff fb6a 	bl	800cc2c <st_dword>
			fs->wflag = 1;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	2201      	movs	r2, #1
 800d55c:	70da      	strb	r2, [r3, #3]
			break;
 800d55e:	e006      	b.n	800d56e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d560:	bf00      	nop
 800d562:	e004      	b.n	800d56e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d564:	bf00      	nop
 800d566:	e002      	b.n	800d56e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d568:	bf00      	nop
 800d56a:	e000      	b.n	800d56e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d56c:	bf00      	nop
		}
	}
	return res;
 800d56e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d570:	4618      	mov	r0, r3
 800d572:	3724      	adds	r7, #36	@ 0x24
 800d574:	46bd      	mov	sp, r7
 800d576:	bd90      	pop	{r4, r7, pc}

0800d578 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b088      	sub	sp, #32
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d584:	2300      	movs	r3, #0
 800d586:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	2b01      	cmp	r3, #1
 800d592:	d904      	bls.n	800d59e <remove_chain+0x26>
 800d594:	69bb      	ldr	r3, [r7, #24]
 800d596:	695b      	ldr	r3, [r3, #20]
 800d598:	68ba      	ldr	r2, [r7, #8]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d301      	bcc.n	800d5a2 <remove_chain+0x2a>
 800d59e:	2302      	movs	r3, #2
 800d5a0:	e04b      	b.n	800d63a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d00c      	beq.n	800d5c2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d5a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d5ac:	6879      	ldr	r1, [r7, #4]
 800d5ae:	69b8      	ldr	r0, [r7, #24]
 800d5b0:	f7ff fef8 	bl	800d3a4 <put_fat>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d5b8:	7ffb      	ldrb	r3, [r7, #31]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d001      	beq.n	800d5c2 <remove_chain+0x4a>
 800d5be:	7ffb      	ldrb	r3, [r7, #31]
 800d5c0:	e03b      	b.n	800d63a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d5c2:	68b9      	ldr	r1, [r7, #8]
 800d5c4:	68f8      	ldr	r0, [r7, #12]
 800d5c6:	f7ff fe46 	bl	800d256 <get_fat>
 800d5ca:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d5cc:	697b      	ldr	r3, [r7, #20]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d031      	beq.n	800d636 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d5d2:	697b      	ldr	r3, [r7, #20]
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d101      	bne.n	800d5dc <remove_chain+0x64>
 800d5d8:	2302      	movs	r3, #2
 800d5da:	e02e      	b.n	800d63a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5e2:	d101      	bne.n	800d5e8 <remove_chain+0x70>
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	e028      	b.n	800d63a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	68b9      	ldr	r1, [r7, #8]
 800d5ec:	69b8      	ldr	r0, [r7, #24]
 800d5ee:	f7ff fed9 	bl	800d3a4 <put_fat>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d5f6:	7ffb      	ldrb	r3, [r7, #31]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d001      	beq.n	800d600 <remove_chain+0x88>
 800d5fc:	7ffb      	ldrb	r3, [r7, #31]
 800d5fe:	e01c      	b.n	800d63a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	691a      	ldr	r2, [r3, #16]
 800d604:	69bb      	ldr	r3, [r7, #24]
 800d606:	695b      	ldr	r3, [r3, #20]
 800d608:	3b02      	subs	r3, #2
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d20b      	bcs.n	800d626 <remove_chain+0xae>
			fs->free_clst++;
 800d60e:	69bb      	ldr	r3, [r7, #24]
 800d610:	691b      	ldr	r3, [r3, #16]
 800d612:	1c5a      	adds	r2, r3, #1
 800d614:	69bb      	ldr	r3, [r7, #24]
 800d616:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d618:	69bb      	ldr	r3, [r7, #24]
 800d61a:	791b      	ldrb	r3, [r3, #4]
 800d61c:	f043 0301 	orr.w	r3, r3, #1
 800d620:	b2da      	uxtb	r2, r3
 800d622:	69bb      	ldr	r3, [r7, #24]
 800d624:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	695b      	ldr	r3, [r3, #20]
 800d62e:	68ba      	ldr	r2, [r7, #8]
 800d630:	429a      	cmp	r2, r3
 800d632:	d3c6      	bcc.n	800d5c2 <remove_chain+0x4a>
 800d634:	e000      	b.n	800d638 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d636:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3720      	adds	r7, #32
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}

0800d642 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d642:	b580      	push	{r7, lr}
 800d644:	b088      	sub	sp, #32
 800d646:	af00      	add	r7, sp, #0
 800d648:	6078      	str	r0, [r7, #4]
 800d64a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d10d      	bne.n	800d674 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	68db      	ldr	r3, [r3, #12]
 800d65c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d65e:	69bb      	ldr	r3, [r7, #24]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d004      	beq.n	800d66e <create_chain+0x2c>
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	695b      	ldr	r3, [r3, #20]
 800d668:	69ba      	ldr	r2, [r7, #24]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d31b      	bcc.n	800d6a6 <create_chain+0x64>
 800d66e:	2301      	movs	r3, #1
 800d670:	61bb      	str	r3, [r7, #24]
 800d672:	e018      	b.n	800d6a6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d674:	6839      	ldr	r1, [r7, #0]
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f7ff fded 	bl	800d256 <get_fat>
 800d67c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d801      	bhi.n	800d688 <create_chain+0x46>
 800d684:	2301      	movs	r3, #1
 800d686:	e070      	b.n	800d76a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d68e:	d101      	bne.n	800d694 <create_chain+0x52>
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	e06a      	b.n	800d76a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	695b      	ldr	r3, [r3, #20]
 800d698:	68fa      	ldr	r2, [r7, #12]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	d201      	bcs.n	800d6a2 <create_chain+0x60>
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	e063      	b.n	800d76a <create_chain+0x128>
		scl = clst;
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d6a6:	69bb      	ldr	r3, [r7, #24]
 800d6a8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d6aa:	69fb      	ldr	r3, [r7, #28]
 800d6ac:	3301      	adds	r3, #1
 800d6ae:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	695b      	ldr	r3, [r3, #20]
 800d6b4:	69fa      	ldr	r2, [r7, #28]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	d307      	bcc.n	800d6ca <create_chain+0x88>
				ncl = 2;
 800d6ba:	2302      	movs	r3, #2
 800d6bc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d6be:	69fa      	ldr	r2, [r7, #28]
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	d901      	bls.n	800d6ca <create_chain+0x88>
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	e04f      	b.n	800d76a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d6ca:	69f9      	ldr	r1, [r7, #28]
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7ff fdc2 	bl	800d256 <get_fat>
 800d6d2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d00e      	beq.n	800d6f8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d003      	beq.n	800d6e8 <create_chain+0xa6>
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e6:	d101      	bne.n	800d6ec <create_chain+0xaa>
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	e03e      	b.n	800d76a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d6ec:	69fa      	ldr	r2, [r7, #28]
 800d6ee:	69bb      	ldr	r3, [r7, #24]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d1da      	bne.n	800d6aa <create_chain+0x68>
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	e038      	b.n	800d76a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d6f8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d6fe:	69f9      	ldr	r1, [r7, #28]
 800d700:	6938      	ldr	r0, [r7, #16]
 800d702:	f7ff fe4f 	bl	800d3a4 <put_fat>
 800d706:	4603      	mov	r3, r0
 800d708:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d70a:	7dfb      	ldrb	r3, [r7, #23]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d109      	bne.n	800d724 <create_chain+0xe2>
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d006      	beq.n	800d724 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d716:	69fa      	ldr	r2, [r7, #28]
 800d718:	6839      	ldr	r1, [r7, #0]
 800d71a:	6938      	ldr	r0, [r7, #16]
 800d71c:	f7ff fe42 	bl	800d3a4 <put_fat>
 800d720:	4603      	mov	r3, r0
 800d722:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d724:	7dfb      	ldrb	r3, [r7, #23]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d116      	bne.n	800d758 <create_chain+0x116>
		fs->last_clst = ncl;
 800d72a:	693b      	ldr	r3, [r7, #16]
 800d72c:	69fa      	ldr	r2, [r7, #28]
 800d72e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d730:	693b      	ldr	r3, [r7, #16]
 800d732:	691a      	ldr	r2, [r3, #16]
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	695b      	ldr	r3, [r3, #20]
 800d738:	3b02      	subs	r3, #2
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d804      	bhi.n	800d748 <create_chain+0x106>
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	1e5a      	subs	r2, r3, #1
 800d744:	693b      	ldr	r3, [r7, #16]
 800d746:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	791b      	ldrb	r3, [r3, #4]
 800d74c:	f043 0301 	orr.w	r3, r3, #1
 800d750:	b2da      	uxtb	r2, r3
 800d752:	693b      	ldr	r3, [r7, #16]
 800d754:	711a      	strb	r2, [r3, #4]
 800d756:	e007      	b.n	800d768 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d758:	7dfb      	ldrb	r3, [r7, #23]
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	d102      	bne.n	800d764 <create_chain+0x122>
 800d75e:	f04f 33ff 	mov.w	r3, #4294967295
 800d762:	e000      	b.n	800d766 <create_chain+0x124>
 800d764:	2301      	movs	r3, #1
 800d766:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d768:	69fb      	ldr	r3, [r7, #28]
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3720      	adds	r7, #32
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d772:	b480      	push	{r7}
 800d774:	b087      	sub	sp, #28
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
 800d77a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d786:	3304      	adds	r3, #4
 800d788:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	0a5b      	lsrs	r3, r3, #9
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	8952      	ldrh	r2, [r2, #10]
 800d792:	fbb3 f3f2 	udiv	r3, r3, r2
 800d796:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	1d1a      	adds	r2, r3, #4
 800d79c:	613a      	str	r2, [r7, #16]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d101      	bne.n	800d7ac <clmt_clust+0x3a>
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	e010      	b.n	800d7ce <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d7ac:	697a      	ldr	r2, [r7, #20]
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	429a      	cmp	r2, r3
 800d7b2:	d307      	bcc.n	800d7c4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d7b4:	697a      	ldr	r2, [r7, #20]
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	1ad3      	subs	r3, r2, r3
 800d7ba:	617b      	str	r3, [r7, #20]
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	3304      	adds	r3, #4
 800d7c0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d7c2:	e7e9      	b.n	800d798 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d7c4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d7c6:	693b      	ldr	r3, [r7, #16]
 800d7c8:	681a      	ldr	r2, [r3, #0]
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	4413      	add	r3, r2
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	371c      	adds	r7, #28
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d8:	4770      	bx	lr

0800d7da <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d7da:	b580      	push	{r7, lr}
 800d7dc:	b086      	sub	sp, #24
 800d7de:	af00      	add	r7, sp, #0
 800d7e0:	6078      	str	r0, [r7, #4]
 800d7e2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d7f0:	d204      	bcs.n	800d7fc <dir_sdi+0x22>
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	f003 031f 	and.w	r3, r3, #31
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d001      	beq.n	800d800 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d7fc:	2302      	movs	r3, #2
 800d7fe:	e063      	b.n	800d8c8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	683a      	ldr	r2, [r7, #0]
 800d804:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	689b      	ldr	r3, [r3, #8]
 800d80a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d106      	bne.n	800d820 <dir_sdi+0x46>
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	2b02      	cmp	r3, #2
 800d818:	d902      	bls.n	800d820 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d81a:	693b      	ldr	r3, [r7, #16]
 800d81c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d81e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d10c      	bne.n	800d840 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	095b      	lsrs	r3, r3, #5
 800d82a:	693a      	ldr	r2, [r7, #16]
 800d82c:	8912      	ldrh	r2, [r2, #8]
 800d82e:	4293      	cmp	r3, r2
 800d830:	d301      	bcc.n	800d836 <dir_sdi+0x5c>
 800d832:	2302      	movs	r3, #2
 800d834:	e048      	b.n	800d8c8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	61da      	str	r2, [r3, #28]
 800d83e:	e029      	b.n	800d894 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d840:	693b      	ldr	r3, [r7, #16]
 800d842:	895b      	ldrh	r3, [r3, #10]
 800d844:	025b      	lsls	r3, r3, #9
 800d846:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d848:	e019      	b.n	800d87e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6979      	ldr	r1, [r7, #20]
 800d84e:	4618      	mov	r0, r3
 800d850:	f7ff fd01 	bl	800d256 <get_fat>
 800d854:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d85c:	d101      	bne.n	800d862 <dir_sdi+0x88>
 800d85e:	2301      	movs	r3, #1
 800d860:	e032      	b.n	800d8c8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	2b01      	cmp	r3, #1
 800d866:	d904      	bls.n	800d872 <dir_sdi+0x98>
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	695b      	ldr	r3, [r3, #20]
 800d86c:	697a      	ldr	r2, [r7, #20]
 800d86e:	429a      	cmp	r2, r3
 800d870:	d301      	bcc.n	800d876 <dir_sdi+0x9c>
 800d872:	2302      	movs	r3, #2
 800d874:	e028      	b.n	800d8c8 <dir_sdi+0xee>
			ofs -= csz;
 800d876:	683a      	ldr	r2, [r7, #0]
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	1ad3      	subs	r3, r2, r3
 800d87c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d87e:	683a      	ldr	r2, [r7, #0]
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	429a      	cmp	r2, r3
 800d884:	d2e1      	bcs.n	800d84a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d886:	6979      	ldr	r1, [r7, #20]
 800d888:	6938      	ldr	r0, [r7, #16]
 800d88a:	f7ff fcc5 	bl	800d218 <clust2sect>
 800d88e:	4602      	mov	r2, r0
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	697a      	ldr	r2, [r7, #20]
 800d898:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	69db      	ldr	r3, [r3, #28]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d101      	bne.n	800d8a6 <dir_sdi+0xcc>
 800d8a2:	2302      	movs	r3, #2
 800d8a4:	e010      	b.n	800d8c8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	69da      	ldr	r2, [r3, #28]
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	0a5b      	lsrs	r3, r3, #9
 800d8ae:	441a      	add	r2, r3
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8c0:	441a      	add	r2, r3
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d8c6:	2300      	movs	r3, #0
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3718      	adds	r7, #24
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
 800d8d8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	695b      	ldr	r3, [r3, #20]
 800d8e4:	3320      	adds	r3, #32
 800d8e6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	69db      	ldr	r3, [r3, #28]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d003      	beq.n	800d8f8 <dir_next+0x28>
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d8f6:	d301      	bcc.n	800d8fc <dir_next+0x2c>
 800d8f8:	2304      	movs	r3, #4
 800d8fa:	e0aa      	b.n	800da52 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d902:	2b00      	cmp	r3, #0
 800d904:	f040 8098 	bne.w	800da38 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	69db      	ldr	r3, [r3, #28]
 800d90c:	1c5a      	adds	r2, r3, #1
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	699b      	ldr	r3, [r3, #24]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d10b      	bne.n	800d932 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	095b      	lsrs	r3, r3, #5
 800d91e:	68fa      	ldr	r2, [r7, #12]
 800d920:	8912      	ldrh	r2, [r2, #8]
 800d922:	4293      	cmp	r3, r2
 800d924:	f0c0 8088 	bcc.w	800da38 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2200      	movs	r2, #0
 800d92c:	61da      	str	r2, [r3, #28]
 800d92e:	2304      	movs	r3, #4
 800d930:	e08f      	b.n	800da52 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	0a5b      	lsrs	r3, r3, #9
 800d936:	68fa      	ldr	r2, [r7, #12]
 800d938:	8952      	ldrh	r2, [r2, #10]
 800d93a:	3a01      	subs	r2, #1
 800d93c:	4013      	ands	r3, r2
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d17a      	bne.n	800da38 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d942:	687a      	ldr	r2, [r7, #4]
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	699b      	ldr	r3, [r3, #24]
 800d948:	4619      	mov	r1, r3
 800d94a:	4610      	mov	r0, r2
 800d94c:	f7ff fc83 	bl	800d256 <get_fat>
 800d950:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	2b01      	cmp	r3, #1
 800d956:	d801      	bhi.n	800d95c <dir_next+0x8c>
 800d958:	2302      	movs	r3, #2
 800d95a:	e07a      	b.n	800da52 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d95c:	697b      	ldr	r3, [r7, #20]
 800d95e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d962:	d101      	bne.n	800d968 <dir_next+0x98>
 800d964:	2301      	movs	r3, #1
 800d966:	e074      	b.n	800da52 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	695b      	ldr	r3, [r3, #20]
 800d96c:	697a      	ldr	r2, [r7, #20]
 800d96e:	429a      	cmp	r2, r3
 800d970:	d358      	bcc.n	800da24 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d104      	bne.n	800d982 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2200      	movs	r2, #0
 800d97c:	61da      	str	r2, [r3, #28]
 800d97e:	2304      	movs	r3, #4
 800d980:	e067      	b.n	800da52 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d982:	687a      	ldr	r2, [r7, #4]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	699b      	ldr	r3, [r3, #24]
 800d988:	4619      	mov	r1, r3
 800d98a:	4610      	mov	r0, r2
 800d98c:	f7ff fe59 	bl	800d642 <create_chain>
 800d990:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d101      	bne.n	800d99c <dir_next+0xcc>
 800d998:	2307      	movs	r3, #7
 800d99a:	e05a      	b.n	800da52 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	2b01      	cmp	r3, #1
 800d9a0:	d101      	bne.n	800d9a6 <dir_next+0xd6>
 800d9a2:	2302      	movs	r3, #2
 800d9a4:	e055      	b.n	800da52 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ac:	d101      	bne.n	800d9b2 <dir_next+0xe2>
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	e04f      	b.n	800da52 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d9b2:	68f8      	ldr	r0, [r7, #12]
 800d9b4:	f7ff fb50 	bl	800d058 <sync_window>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d001      	beq.n	800d9c2 <dir_next+0xf2>
 800d9be:	2301      	movs	r3, #1
 800d9c0:	e047      	b.n	800da52 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	3330      	adds	r3, #48	@ 0x30
 800d9c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d9ca:	2100      	movs	r1, #0
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	f7ff f97a 	bl	800ccc6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	613b      	str	r3, [r7, #16]
 800d9d6:	6979      	ldr	r1, [r7, #20]
 800d9d8:	68f8      	ldr	r0, [r7, #12]
 800d9da:	f7ff fc1d 	bl	800d218 <clust2sect>
 800d9de:	4602      	mov	r2, r0
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d9e4:	e012      	b.n	800da0c <dir_next+0x13c>
						fs->wflag = 1;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	2201      	movs	r2, #1
 800d9ea:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d9ec:	68f8      	ldr	r0, [r7, #12]
 800d9ee:	f7ff fb33 	bl	800d058 <sync_window>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d001      	beq.n	800d9fc <dir_next+0x12c>
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	e02a      	b.n	800da52 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	3301      	adds	r3, #1
 800da00:	613b      	str	r3, [r7, #16]
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da06:	1c5a      	adds	r2, r3, #1
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	895b      	ldrh	r3, [r3, #10]
 800da10:	461a      	mov	r2, r3
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	4293      	cmp	r3, r2
 800da16:	d3e6      	bcc.n	800d9e6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da1c:	693b      	ldr	r3, [r7, #16]
 800da1e:	1ad2      	subs	r2, r2, r3
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	697a      	ldr	r2, [r7, #20]
 800da28:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800da2a:	6979      	ldr	r1, [r7, #20]
 800da2c:	68f8      	ldr	r0, [r7, #12]
 800da2e:	f7ff fbf3 	bl	800d218 <clust2sect>
 800da32:	4602      	mov	r2, r0
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	68ba      	ldr	r2, [r7, #8]
 800da3c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da4a:	441a      	add	r2, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800da50:	2300      	movs	r3, #0
}
 800da52:	4618      	mov	r0, r3
 800da54:	3718      	adds	r7, #24
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}

0800da5a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	b086      	sub	sp, #24
 800da5e:	af00      	add	r7, sp, #0
 800da60:	6078      	str	r0, [r7, #4]
 800da62:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800da6a:	2100      	movs	r1, #0
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f7ff feb4 	bl	800d7da <dir_sdi>
 800da72:	4603      	mov	r3, r0
 800da74:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800da76:	7dfb      	ldrb	r3, [r7, #23]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d12b      	bne.n	800dad4 <dir_alloc+0x7a>
		n = 0;
 800da7c:	2300      	movs	r3, #0
 800da7e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	69db      	ldr	r3, [r3, #28]
 800da84:	4619      	mov	r1, r3
 800da86:	68f8      	ldr	r0, [r7, #12]
 800da88:	f7ff fb2a 	bl	800d0e0 <move_window>
 800da8c:	4603      	mov	r3, r0
 800da8e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800da90:	7dfb      	ldrb	r3, [r7, #23]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d11d      	bne.n	800dad2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6a1b      	ldr	r3, [r3, #32]
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	2be5      	cmp	r3, #229	@ 0xe5
 800da9e:	d004      	beq.n	800daaa <dir_alloc+0x50>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6a1b      	ldr	r3, [r3, #32]
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d107      	bne.n	800daba <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800daaa:	693b      	ldr	r3, [r7, #16]
 800daac:	3301      	adds	r3, #1
 800daae:	613b      	str	r3, [r7, #16]
 800dab0:	693a      	ldr	r2, [r7, #16]
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	429a      	cmp	r2, r3
 800dab6:	d102      	bne.n	800dabe <dir_alloc+0x64>
 800dab8:	e00c      	b.n	800dad4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800daba:	2300      	movs	r3, #0
 800dabc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800dabe:	2101      	movs	r1, #1
 800dac0:	6878      	ldr	r0, [r7, #4]
 800dac2:	f7ff ff05 	bl	800d8d0 <dir_next>
 800dac6:	4603      	mov	r3, r0
 800dac8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800daca:	7dfb      	ldrb	r3, [r7, #23]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d0d7      	beq.n	800da80 <dir_alloc+0x26>
 800dad0:	e000      	b.n	800dad4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800dad2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800dad4:	7dfb      	ldrb	r3, [r7, #23]
 800dad6:	2b04      	cmp	r3, #4
 800dad8:	d101      	bne.n	800dade <dir_alloc+0x84>
 800dada:	2307      	movs	r3, #7
 800dadc:	75fb      	strb	r3, [r7, #23]
	return res;
 800dade:	7dfb      	ldrb	r3, [r7, #23]
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3718      	adds	r7, #24
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	331a      	adds	r3, #26
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7ff f842 	bl	800cb80 <ld_word>
 800dafc:	4603      	mov	r3, r0
 800dafe:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	2b03      	cmp	r3, #3
 800db06:	d109      	bne.n	800db1c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	3314      	adds	r3, #20
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7ff f837 	bl	800cb80 <ld_word>
 800db12:	4603      	mov	r3, r0
 800db14:	041b      	lsls	r3, r3, #16
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	4313      	orrs	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800db1c:	68fb      	ldr	r3, [r7, #12]
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3710      	adds	r7, #16
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}

0800db26 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800db26:	b580      	push	{r7, lr}
 800db28:	b084      	sub	sp, #16
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	60f8      	str	r0, [r7, #12]
 800db2e:	60b9      	str	r1, [r7, #8]
 800db30:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	331a      	adds	r3, #26
 800db36:	687a      	ldr	r2, [r7, #4]
 800db38:	b292      	uxth	r2, r2
 800db3a:	4611      	mov	r1, r2
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7ff f85a 	bl	800cbf6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	2b03      	cmp	r3, #3
 800db48:	d109      	bne.n	800db5e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	f103 0214 	add.w	r2, r3, #20
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	0c1b      	lsrs	r3, r3, #16
 800db54:	b29b      	uxth	r3, r3
 800db56:	4619      	mov	r1, r3
 800db58:	4610      	mov	r0, r2
 800db5a:	f7ff f84c 	bl	800cbf6 <st_word>
	}
}
 800db5e:	bf00      	nop
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}

0800db66 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800db66:	b580      	push	{r7, lr}
 800db68:	b086      	sub	sp, #24
 800db6a:	af00      	add	r7, sp, #0
 800db6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800db74:	2100      	movs	r1, #0
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f7ff fe2f 	bl	800d7da <dir_sdi>
 800db7c:	4603      	mov	r3, r0
 800db7e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800db80:	7dfb      	ldrb	r3, [r7, #23]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d001      	beq.n	800db8a <dir_find+0x24>
 800db86:	7dfb      	ldrb	r3, [r7, #23]
 800db88:	e03e      	b.n	800dc08 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	69db      	ldr	r3, [r3, #28]
 800db8e:	4619      	mov	r1, r3
 800db90:	6938      	ldr	r0, [r7, #16]
 800db92:	f7ff faa5 	bl	800d0e0 <move_window>
 800db96:	4603      	mov	r3, r0
 800db98:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800db9a:	7dfb      	ldrb	r3, [r7, #23]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d12f      	bne.n	800dc00 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6a1b      	ldr	r3, [r3, #32]
 800dba4:	781b      	ldrb	r3, [r3, #0]
 800dba6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dba8:	7bfb      	ldrb	r3, [r7, #15]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d102      	bne.n	800dbb4 <dir_find+0x4e>
 800dbae:	2304      	movs	r3, #4
 800dbb0:	75fb      	strb	r3, [r7, #23]
 800dbb2:	e028      	b.n	800dc06 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	6a1b      	ldr	r3, [r3, #32]
 800dbb8:	330b      	adds	r3, #11
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dbc0:	b2da      	uxtb	r2, r3
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	6a1b      	ldr	r3, [r3, #32]
 800dbca:	330b      	adds	r3, #11
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	f003 0308 	and.w	r3, r3, #8
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d10a      	bne.n	800dbec <dir_find+0x86>
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6a18      	ldr	r0, [r3, #32]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	3324      	adds	r3, #36	@ 0x24
 800dbde:	220b      	movs	r2, #11
 800dbe0:	4619      	mov	r1, r3
 800dbe2:	f7ff f88b 	bl	800ccfc <mem_cmp>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d00b      	beq.n	800dc04 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800dbec:	2100      	movs	r1, #0
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f7ff fe6e 	bl	800d8d0 <dir_next>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800dbf8:	7dfb      	ldrb	r3, [r7, #23]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d0c5      	beq.n	800db8a <dir_find+0x24>
 800dbfe:	e002      	b.n	800dc06 <dir_find+0xa0>
		if (res != FR_OK) break;
 800dc00:	bf00      	nop
 800dc02:	e000      	b.n	800dc06 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dc04:	bf00      	nop

	return res;
 800dc06:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3718      	adds	r7, #24
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b084      	sub	sp, #16
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800dc1e:	2101      	movs	r1, #1
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f7ff ff1a 	bl	800da5a <dir_alloc>
 800dc26:	4603      	mov	r3, r0
 800dc28:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800dc2a:	7bfb      	ldrb	r3, [r7, #15]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d11c      	bne.n	800dc6a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	69db      	ldr	r3, [r3, #28]
 800dc34:	4619      	mov	r1, r3
 800dc36:	68b8      	ldr	r0, [r7, #8]
 800dc38:	f7ff fa52 	bl	800d0e0 <move_window>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dc40:	7bfb      	ldrb	r3, [r7, #15]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d111      	bne.n	800dc6a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6a1b      	ldr	r3, [r3, #32]
 800dc4a:	2220      	movs	r2, #32
 800dc4c:	2100      	movs	r1, #0
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f7ff f839 	bl	800ccc6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	6a18      	ldr	r0, [r3, #32]
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	3324      	adds	r3, #36	@ 0x24
 800dc5c:	220b      	movs	r2, #11
 800dc5e:	4619      	mov	r1, r3
 800dc60:	f7ff f810 	bl	800cc84 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	2201      	movs	r2, #1
 800dc68:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3710      	adds	r7, #16
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b088      	sub	sp, #32
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
 800dc7c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	60fb      	str	r3, [r7, #12]
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	3324      	adds	r3, #36	@ 0x24
 800dc88:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800dc8a:	220b      	movs	r2, #11
 800dc8c:	2120      	movs	r1, #32
 800dc8e:	68b8      	ldr	r0, [r7, #8]
 800dc90:	f7ff f819 	bl	800ccc6 <mem_set>
	si = i = 0; ni = 8;
 800dc94:	2300      	movs	r3, #0
 800dc96:	613b      	str	r3, [r7, #16]
 800dc98:	693b      	ldr	r3, [r7, #16]
 800dc9a:	61fb      	str	r3, [r7, #28]
 800dc9c:	2308      	movs	r3, #8
 800dc9e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800dca0:	69fb      	ldr	r3, [r7, #28]
 800dca2:	1c5a      	adds	r2, r3, #1
 800dca4:	61fa      	str	r2, [r7, #28]
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	4413      	add	r3, r2
 800dcaa:	781b      	ldrb	r3, [r3, #0]
 800dcac:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dcae:	7efb      	ldrb	r3, [r7, #27]
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d94e      	bls.n	800dd52 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800dcb4:	7efb      	ldrb	r3, [r7, #27]
 800dcb6:	2b2f      	cmp	r3, #47	@ 0x2f
 800dcb8:	d006      	beq.n	800dcc8 <create_name+0x54>
 800dcba:	7efb      	ldrb	r3, [r7, #27]
 800dcbc:	2b5c      	cmp	r3, #92	@ 0x5c
 800dcbe:	d110      	bne.n	800dce2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dcc0:	e002      	b.n	800dcc8 <create_name+0x54>
 800dcc2:	69fb      	ldr	r3, [r7, #28]
 800dcc4:	3301      	adds	r3, #1
 800dcc6:	61fb      	str	r3, [r7, #28]
 800dcc8:	68fa      	ldr	r2, [r7, #12]
 800dcca:	69fb      	ldr	r3, [r7, #28]
 800dccc:	4413      	add	r3, r2
 800dcce:	781b      	ldrb	r3, [r3, #0]
 800dcd0:	2b2f      	cmp	r3, #47	@ 0x2f
 800dcd2:	d0f6      	beq.n	800dcc2 <create_name+0x4e>
 800dcd4:	68fa      	ldr	r2, [r7, #12]
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	4413      	add	r3, r2
 800dcda:	781b      	ldrb	r3, [r3, #0]
 800dcdc:	2b5c      	cmp	r3, #92	@ 0x5c
 800dcde:	d0f0      	beq.n	800dcc2 <create_name+0x4e>
			break;
 800dce0:	e038      	b.n	800dd54 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800dce2:	7efb      	ldrb	r3, [r7, #27]
 800dce4:	2b2e      	cmp	r3, #46	@ 0x2e
 800dce6:	d003      	beq.n	800dcf0 <create_name+0x7c>
 800dce8:	693a      	ldr	r2, [r7, #16]
 800dcea:	697b      	ldr	r3, [r7, #20]
 800dcec:	429a      	cmp	r2, r3
 800dcee:	d30c      	bcc.n	800dd0a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	2b0b      	cmp	r3, #11
 800dcf4:	d002      	beq.n	800dcfc <create_name+0x88>
 800dcf6:	7efb      	ldrb	r3, [r7, #27]
 800dcf8:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcfa:	d001      	beq.n	800dd00 <create_name+0x8c>
 800dcfc:	2306      	movs	r3, #6
 800dcfe:	e044      	b.n	800dd8a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800dd00:	2308      	movs	r3, #8
 800dd02:	613b      	str	r3, [r7, #16]
 800dd04:	230b      	movs	r3, #11
 800dd06:	617b      	str	r3, [r7, #20]
			continue;
 800dd08:	e022      	b.n	800dd50 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800dd0a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	da04      	bge.n	800dd1c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800dd12:	7efb      	ldrb	r3, [r7, #27]
 800dd14:	3b80      	subs	r3, #128	@ 0x80
 800dd16:	4a1f      	ldr	r2, [pc, #124]	@ (800dd94 <create_name+0x120>)
 800dd18:	5cd3      	ldrb	r3, [r2, r3]
 800dd1a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800dd1c:	7efb      	ldrb	r3, [r7, #27]
 800dd1e:	4619      	mov	r1, r3
 800dd20:	481d      	ldr	r0, [pc, #116]	@ (800dd98 <create_name+0x124>)
 800dd22:	f7ff f812 	bl	800cd4a <chk_chr>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d001      	beq.n	800dd30 <create_name+0xbc>
 800dd2c:	2306      	movs	r3, #6
 800dd2e:	e02c      	b.n	800dd8a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800dd30:	7efb      	ldrb	r3, [r7, #27]
 800dd32:	2b60      	cmp	r3, #96	@ 0x60
 800dd34:	d905      	bls.n	800dd42 <create_name+0xce>
 800dd36:	7efb      	ldrb	r3, [r7, #27]
 800dd38:	2b7a      	cmp	r3, #122	@ 0x7a
 800dd3a:	d802      	bhi.n	800dd42 <create_name+0xce>
 800dd3c:	7efb      	ldrb	r3, [r7, #27]
 800dd3e:	3b20      	subs	r3, #32
 800dd40:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	1c5a      	adds	r2, r3, #1
 800dd46:	613a      	str	r2, [r7, #16]
 800dd48:	68ba      	ldr	r2, [r7, #8]
 800dd4a:	4413      	add	r3, r2
 800dd4c:	7efa      	ldrb	r2, [r7, #27]
 800dd4e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800dd50:	e7a6      	b.n	800dca0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dd52:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800dd54:	68fa      	ldr	r2, [r7, #12]
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	441a      	add	r2, r3
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d101      	bne.n	800dd68 <create_name+0xf4>
 800dd64:	2306      	movs	r3, #6
 800dd66:	e010      	b.n	800dd8a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	781b      	ldrb	r3, [r3, #0]
 800dd6c:	2be5      	cmp	r3, #229	@ 0xe5
 800dd6e:	d102      	bne.n	800dd76 <create_name+0x102>
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	2205      	movs	r2, #5
 800dd74:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dd76:	7efb      	ldrb	r3, [r7, #27]
 800dd78:	2b20      	cmp	r3, #32
 800dd7a:	d801      	bhi.n	800dd80 <create_name+0x10c>
 800dd7c:	2204      	movs	r2, #4
 800dd7e:	e000      	b.n	800dd82 <create_name+0x10e>
 800dd80:	2200      	movs	r2, #0
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	330b      	adds	r3, #11
 800dd86:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800dd88:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	3720      	adds	r7, #32
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	0800f8b4 	.word	0x0800f8b4
 800dd98:	0800f5c4 	.word	0x0800f5c4

0800dd9c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b086      	sub	sp, #24
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ddb0:	e002      	b.n	800ddb8 <follow_path+0x1c>
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	603b      	str	r3, [r7, #0]
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	2b2f      	cmp	r3, #47	@ 0x2f
 800ddbe:	d0f8      	beq.n	800ddb2 <follow_path+0x16>
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	2b5c      	cmp	r3, #92	@ 0x5c
 800ddc6:	d0f4      	beq.n	800ddb2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	781b      	ldrb	r3, [r3, #0]
 800ddd2:	2b1f      	cmp	r3, #31
 800ddd4:	d80a      	bhi.n	800ddec <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2280      	movs	r2, #128	@ 0x80
 800ddda:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ddde:	2100      	movs	r1, #0
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f7ff fcfa 	bl	800d7da <dir_sdi>
 800dde6:	4603      	mov	r3, r0
 800dde8:	75fb      	strb	r3, [r7, #23]
 800ddea:	e043      	b.n	800de74 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ddec:	463b      	mov	r3, r7
 800ddee:	4619      	mov	r1, r3
 800ddf0:	6878      	ldr	r0, [r7, #4]
 800ddf2:	f7ff ff3f 	bl	800dc74 <create_name>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ddfa:	7dfb      	ldrb	r3, [r7, #23]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d134      	bne.n	800de6a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f7ff feb0 	bl	800db66 <dir_find>
 800de06:	4603      	mov	r3, r0
 800de08:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800de10:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800de12:	7dfb      	ldrb	r3, [r7, #23]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d00a      	beq.n	800de2e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800de18:	7dfb      	ldrb	r3, [r7, #23]
 800de1a:	2b04      	cmp	r3, #4
 800de1c:	d127      	bne.n	800de6e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800de1e:	7afb      	ldrb	r3, [r7, #11]
 800de20:	f003 0304 	and.w	r3, r3, #4
 800de24:	2b00      	cmp	r3, #0
 800de26:	d122      	bne.n	800de6e <follow_path+0xd2>
 800de28:	2305      	movs	r3, #5
 800de2a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800de2c:	e01f      	b.n	800de6e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800de2e:	7afb      	ldrb	r3, [r7, #11]
 800de30:	f003 0304 	and.w	r3, r3, #4
 800de34:	2b00      	cmp	r3, #0
 800de36:	d11c      	bne.n	800de72 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	799b      	ldrb	r3, [r3, #6]
 800de3c:	f003 0310 	and.w	r3, r3, #16
 800de40:	2b00      	cmp	r3, #0
 800de42:	d102      	bne.n	800de4a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800de44:	2305      	movs	r3, #5
 800de46:	75fb      	strb	r3, [r7, #23]
 800de48:	e014      	b.n	800de74 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	695b      	ldr	r3, [r3, #20]
 800de54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de58:	4413      	add	r3, r2
 800de5a:	4619      	mov	r1, r3
 800de5c:	68f8      	ldr	r0, [r7, #12]
 800de5e:	f7ff fe43 	bl	800dae8 <ld_clust>
 800de62:	4602      	mov	r2, r0
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800de68:	e7c0      	b.n	800ddec <follow_path+0x50>
			if (res != FR_OK) break;
 800de6a:	bf00      	nop
 800de6c:	e002      	b.n	800de74 <follow_path+0xd8>
				break;
 800de6e:	bf00      	nop
 800de70:	e000      	b.n	800de74 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800de72:	bf00      	nop
			}
		}
	}

	return res;
 800de74:	7dfb      	ldrb	r3, [r7, #23]
}
 800de76:	4618      	mov	r0, r3
 800de78:	3718      	adds	r7, #24
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800de7e:	b480      	push	{r7}
 800de80:	b087      	sub	sp, #28
 800de82:	af00      	add	r7, sp, #0
 800de84:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800de86:	f04f 33ff 	mov.w	r3, #4294967295
 800de8a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d031      	beq.n	800def8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	617b      	str	r3, [r7, #20]
 800de9a:	e002      	b.n	800dea2 <get_ldnumber+0x24>
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	3301      	adds	r3, #1
 800dea0:	617b      	str	r3, [r7, #20]
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	2b20      	cmp	r3, #32
 800dea8:	d903      	bls.n	800deb2 <get_ldnumber+0x34>
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	2b3a      	cmp	r3, #58	@ 0x3a
 800deb0:	d1f4      	bne.n	800de9c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800deb2:	697b      	ldr	r3, [r7, #20]
 800deb4:	781b      	ldrb	r3, [r3, #0]
 800deb6:	2b3a      	cmp	r3, #58	@ 0x3a
 800deb8:	d11c      	bne.n	800def4 <get_ldnumber+0x76>
			tp = *path;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	1c5a      	adds	r2, r3, #1
 800dec4:	60fa      	str	r2, [r7, #12]
 800dec6:	781b      	ldrb	r3, [r3, #0]
 800dec8:	3b30      	subs	r3, #48	@ 0x30
 800deca:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	2b09      	cmp	r3, #9
 800ded0:	d80e      	bhi.n	800def0 <get_ldnumber+0x72>
 800ded2:	68fa      	ldr	r2, [r7, #12]
 800ded4:	697b      	ldr	r3, [r7, #20]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d10a      	bne.n	800def0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d107      	bne.n	800def0 <get_ldnumber+0x72>
					vol = (int)i;
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dee4:	697b      	ldr	r3, [r7, #20]
 800dee6:	3301      	adds	r3, #1
 800dee8:	617b      	str	r3, [r7, #20]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	697a      	ldr	r2, [r7, #20]
 800deee:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	e002      	b.n	800defa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800def4:	2300      	movs	r3, #0
 800def6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800def8:	693b      	ldr	r3, [r7, #16]
}
 800defa:	4618      	mov	r0, r3
 800defc:	371c      	adds	r7, #28
 800defe:	46bd      	mov	sp, r7
 800df00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df04:	4770      	bx	lr
	...

0800df08 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b082      	sub	sp, #8
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
 800df10:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2200      	movs	r2, #0
 800df16:	70da      	strb	r2, [r3, #3]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f04f 32ff 	mov.w	r2, #4294967295
 800df1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800df20:	6839      	ldr	r1, [r7, #0]
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f7ff f8dc 	bl	800d0e0 <move_window>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d001      	beq.n	800df32 <check_fs+0x2a>
 800df2e:	2304      	movs	r3, #4
 800df30:	e038      	b.n	800dfa4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	3330      	adds	r3, #48	@ 0x30
 800df36:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800df3a:	4618      	mov	r0, r3
 800df3c:	f7fe fe20 	bl	800cb80 <ld_word>
 800df40:	4603      	mov	r3, r0
 800df42:	461a      	mov	r2, r3
 800df44:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800df48:	429a      	cmp	r2, r3
 800df4a:	d001      	beq.n	800df50 <check_fs+0x48>
 800df4c:	2303      	movs	r3, #3
 800df4e:	e029      	b.n	800dfa4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800df56:	2be9      	cmp	r3, #233	@ 0xe9
 800df58:	d009      	beq.n	800df6e <check_fs+0x66>
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800df60:	2beb      	cmp	r3, #235	@ 0xeb
 800df62:	d11e      	bne.n	800dfa2 <check_fs+0x9a>
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800df6a:	2b90      	cmp	r3, #144	@ 0x90
 800df6c:	d119      	bne.n	800dfa2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	3330      	adds	r3, #48	@ 0x30
 800df72:	3336      	adds	r3, #54	@ 0x36
 800df74:	4618      	mov	r0, r3
 800df76:	f7fe fe1b 	bl	800cbb0 <ld_dword>
 800df7a:	4603      	mov	r3, r0
 800df7c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800df80:	4a0a      	ldr	r2, [pc, #40]	@ (800dfac <check_fs+0xa4>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d101      	bne.n	800df8a <check_fs+0x82>
 800df86:	2300      	movs	r3, #0
 800df88:	e00c      	b.n	800dfa4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	3330      	adds	r3, #48	@ 0x30
 800df8e:	3352      	adds	r3, #82	@ 0x52
 800df90:	4618      	mov	r0, r3
 800df92:	f7fe fe0d 	bl	800cbb0 <ld_dword>
 800df96:	4603      	mov	r3, r0
 800df98:	4a05      	ldr	r2, [pc, #20]	@ (800dfb0 <check_fs+0xa8>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d101      	bne.n	800dfa2 <check_fs+0x9a>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e000      	b.n	800dfa4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dfa2:	2302      	movs	r3, #2
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	3708      	adds	r7, #8
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}
 800dfac:	00544146 	.word	0x00544146
 800dfb0:	33544146 	.word	0x33544146

0800dfb4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b096      	sub	sp, #88	@ 0x58
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	60f8      	str	r0, [r7, #12]
 800dfbc:	60b9      	str	r1, [r7, #8]
 800dfbe:	4613      	mov	r3, r2
 800dfc0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dfc8:	68f8      	ldr	r0, [r7, #12]
 800dfca:	f7ff ff58 	bl	800de7e <get_ldnumber>
 800dfce:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dfd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	da01      	bge.n	800dfda <find_volume+0x26>
 800dfd6:	230b      	movs	r3, #11
 800dfd8:	e22d      	b.n	800e436 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dfda:	4aa1      	ldr	r2, [pc, #644]	@ (800e260 <find_volume+0x2ac>)
 800dfdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfe2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dfe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d101      	bne.n	800dfee <find_volume+0x3a>
 800dfea:	230c      	movs	r3, #12
 800dfec:	e223      	b.n	800e436 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dff2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dff4:	79fb      	ldrb	r3, [r7, #7]
 800dff6:	f023 0301 	bic.w	r3, r3, #1
 800dffa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dffe:	781b      	ldrb	r3, [r3, #0]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d01a      	beq.n	800e03a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e006:	785b      	ldrb	r3, [r3, #1]
 800e008:	4618      	mov	r0, r3
 800e00a:	f7fe fd19 	bl	800ca40 <disk_status>
 800e00e:	4603      	mov	r3, r0
 800e010:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e014:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e018:	f003 0301 	and.w	r3, r3, #1
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d10c      	bne.n	800e03a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e020:	79fb      	ldrb	r3, [r7, #7]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d007      	beq.n	800e036 <find_volume+0x82>
 800e026:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e02a:	f003 0304 	and.w	r3, r3, #4
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d001      	beq.n	800e036 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e032:	230a      	movs	r3, #10
 800e034:	e1ff      	b.n	800e436 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800e036:	2300      	movs	r3, #0
 800e038:	e1fd      	b.n	800e436 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03c:	2200      	movs	r2, #0
 800e03e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e042:	b2da      	uxtb	r2, r3
 800e044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e046:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e04a:	785b      	ldrb	r3, [r3, #1]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7fe fd11 	bl	800ca74 <disk_initialize>
 800e052:	4603      	mov	r3, r0
 800e054:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e058:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e05c:	f003 0301 	and.w	r3, r3, #1
 800e060:	2b00      	cmp	r3, #0
 800e062:	d001      	beq.n	800e068 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e064:	2303      	movs	r3, #3
 800e066:	e1e6      	b.n	800e436 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e068:	79fb      	ldrb	r3, [r7, #7]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d007      	beq.n	800e07e <find_volume+0xca>
 800e06e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e072:	f003 0304 	and.w	r3, r3, #4
 800e076:	2b00      	cmp	r3, #0
 800e078:	d001      	beq.n	800e07e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e07a:	230a      	movs	r3, #10
 800e07c:	e1db      	b.n	800e436 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e07e:	2300      	movs	r3, #0
 800e080:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e082:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e084:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e086:	f7ff ff3f 	bl	800df08 <check_fs>
 800e08a:	4603      	mov	r3, r0
 800e08c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e090:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e094:	2b02      	cmp	r3, #2
 800e096:	d149      	bne.n	800e12c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e098:	2300      	movs	r3, #0
 800e09a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e09c:	e01e      	b.n	800e0dc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e0a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0a6:	011b      	lsls	r3, r3, #4
 800e0a8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e0ac:	4413      	add	r3, r2
 800e0ae:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b2:	3304      	adds	r3, #4
 800e0b4:	781b      	ldrb	r3, [r3, #0]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d006      	beq.n	800e0c8 <find_volume+0x114>
 800e0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0bc:	3308      	adds	r3, #8
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f7fe fd76 	bl	800cbb0 <ld_dword>
 800e0c4:	4602      	mov	r2, r0
 800e0c6:	e000      	b.n	800e0ca <find_volume+0x116>
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	3358      	adds	r3, #88	@ 0x58
 800e0d0:	443b      	add	r3, r7
 800e0d2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e0d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0d8:	3301      	adds	r3, #1
 800e0da:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0de:	2b03      	cmp	r3, #3
 800e0e0:	d9dd      	bls.n	800e09e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e0e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d002      	beq.n	800e0f2 <find_volume+0x13e>
 800e0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0ee:	3b01      	subs	r3, #1
 800e0f0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e0f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0f4:	009b      	lsls	r3, r3, #2
 800e0f6:	3358      	adds	r3, #88	@ 0x58
 800e0f8:	443b      	add	r3, r7
 800e0fa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e0fe:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e100:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e102:	2b00      	cmp	r3, #0
 800e104:	d005      	beq.n	800e112 <find_volume+0x15e>
 800e106:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e108:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e10a:	f7ff fefd 	bl	800df08 <check_fs>
 800e10e:	4603      	mov	r3, r0
 800e110:	e000      	b.n	800e114 <find_volume+0x160>
 800e112:	2303      	movs	r3, #3
 800e114:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e118:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e11c:	2b01      	cmp	r3, #1
 800e11e:	d905      	bls.n	800e12c <find_volume+0x178>
 800e120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e122:	3301      	adds	r3, #1
 800e124:	643b      	str	r3, [r7, #64]	@ 0x40
 800e126:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e128:	2b03      	cmp	r3, #3
 800e12a:	d9e2      	bls.n	800e0f2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e12c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e130:	2b04      	cmp	r3, #4
 800e132:	d101      	bne.n	800e138 <find_volume+0x184>
 800e134:	2301      	movs	r3, #1
 800e136:	e17e      	b.n	800e436 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e138:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d901      	bls.n	800e144 <find_volume+0x190>
 800e140:	230d      	movs	r3, #13
 800e142:	e178      	b.n	800e436 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e146:	3330      	adds	r3, #48	@ 0x30
 800e148:	330b      	adds	r3, #11
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7fe fd18 	bl	800cb80 <ld_word>
 800e150:	4603      	mov	r3, r0
 800e152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e156:	d001      	beq.n	800e15c <find_volume+0x1a8>
 800e158:	230d      	movs	r3, #13
 800e15a:	e16c      	b.n	800e436 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e15e:	3330      	adds	r3, #48	@ 0x30
 800e160:	3316      	adds	r3, #22
 800e162:	4618      	mov	r0, r3
 800e164:	f7fe fd0c 	bl	800cb80 <ld_word>
 800e168:	4603      	mov	r3, r0
 800e16a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e16c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d106      	bne.n	800e180 <find_volume+0x1cc>
 800e172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e174:	3330      	adds	r3, #48	@ 0x30
 800e176:	3324      	adds	r3, #36	@ 0x24
 800e178:	4618      	mov	r0, r3
 800e17a:	f7fe fd19 	bl	800cbb0 <ld_dword>
 800e17e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e182:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e184:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e188:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800e18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e18e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e192:	789b      	ldrb	r3, [r3, #2]
 800e194:	2b01      	cmp	r3, #1
 800e196:	d005      	beq.n	800e1a4 <find_volume+0x1f0>
 800e198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e19a:	789b      	ldrb	r3, [r3, #2]
 800e19c:	2b02      	cmp	r3, #2
 800e19e:	d001      	beq.n	800e1a4 <find_volume+0x1f0>
 800e1a0:	230d      	movs	r3, #13
 800e1a2:	e148      	b.n	800e436 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1a6:	789b      	ldrb	r3, [r3, #2]
 800e1a8:	461a      	mov	r2, r3
 800e1aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1ac:	fb02 f303 	mul.w	r3, r2, r3
 800e1b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e1b8:	461a      	mov	r2, r3
 800e1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1bc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1c0:	895b      	ldrh	r3, [r3, #10]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d008      	beq.n	800e1d8 <find_volume+0x224>
 800e1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1c8:	895b      	ldrh	r3, [r3, #10]
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ce:	895b      	ldrh	r3, [r3, #10]
 800e1d0:	3b01      	subs	r3, #1
 800e1d2:	4013      	ands	r3, r2
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d001      	beq.n	800e1dc <find_volume+0x228>
 800e1d8:	230d      	movs	r3, #13
 800e1da:	e12c      	b.n	800e436 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1de:	3330      	adds	r3, #48	@ 0x30
 800e1e0:	3311      	adds	r3, #17
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7fe fccc 	bl	800cb80 <ld_word>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	461a      	mov	r2, r3
 800e1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ee:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f2:	891b      	ldrh	r3, [r3, #8]
 800e1f4:	f003 030f 	and.w	r3, r3, #15
 800e1f8:	b29b      	uxth	r3, r3
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d001      	beq.n	800e202 <find_volume+0x24e>
 800e1fe:	230d      	movs	r3, #13
 800e200:	e119      	b.n	800e436 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e204:	3330      	adds	r3, #48	@ 0x30
 800e206:	3313      	adds	r3, #19
 800e208:	4618      	mov	r0, r3
 800e20a:	f7fe fcb9 	bl	800cb80 <ld_word>
 800e20e:	4603      	mov	r3, r0
 800e210:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e214:	2b00      	cmp	r3, #0
 800e216:	d106      	bne.n	800e226 <find_volume+0x272>
 800e218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e21a:	3330      	adds	r3, #48	@ 0x30
 800e21c:	3320      	adds	r3, #32
 800e21e:	4618      	mov	r0, r3
 800e220:	f7fe fcc6 	bl	800cbb0 <ld_dword>
 800e224:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e228:	3330      	adds	r3, #48	@ 0x30
 800e22a:	330e      	adds	r3, #14
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7fe fca7 	bl	800cb80 <ld_word>
 800e232:	4603      	mov	r3, r0
 800e234:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e236:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d101      	bne.n	800e240 <find_volume+0x28c>
 800e23c:	230d      	movs	r3, #13
 800e23e:	e0fa      	b.n	800e436 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e240:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e244:	4413      	add	r3, r2
 800e246:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e248:	8912      	ldrh	r2, [r2, #8]
 800e24a:	0912      	lsrs	r2, r2, #4
 800e24c:	b292      	uxth	r2, r2
 800e24e:	4413      	add	r3, r2
 800e250:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e252:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e256:	429a      	cmp	r2, r3
 800e258:	d204      	bcs.n	800e264 <find_volume+0x2b0>
 800e25a:	230d      	movs	r3, #13
 800e25c:	e0eb      	b.n	800e436 <find_volume+0x482>
 800e25e:	bf00      	nop
 800e260:	240007e0 	.word	0x240007e0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e264:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e268:	1ad3      	subs	r3, r2, r3
 800e26a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e26c:	8952      	ldrh	r2, [r2, #10]
 800e26e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e272:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e276:	2b00      	cmp	r3, #0
 800e278:	d101      	bne.n	800e27e <find_volume+0x2ca>
 800e27a:	230d      	movs	r3, #13
 800e27c:	e0db      	b.n	800e436 <find_volume+0x482>
		fmt = FS_FAT32;
 800e27e:	2303      	movs	r3, #3
 800e280:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e286:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d802      	bhi.n	800e294 <find_volume+0x2e0>
 800e28e:	2302      	movs	r3, #2
 800e290:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e296:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d802      	bhi.n	800e2a4 <find_volume+0x2f0>
 800e29e:	2301      	movs	r3, #1
 800e2a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a6:	1c9a      	adds	r2, r3, #2
 800e2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2aa:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2b0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e2b2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e2b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2b6:	441a      	add	r2, r3
 800e2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ba:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800e2bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c0:	441a      	add	r2, r3
 800e2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2c4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800e2c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e2ca:	2b03      	cmp	r3, #3
 800e2cc:	d11e      	bne.n	800e30c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2d0:	3330      	adds	r3, #48	@ 0x30
 800e2d2:	332a      	adds	r3, #42	@ 0x2a
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	f7fe fc53 	bl	800cb80 <ld_word>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d001      	beq.n	800e2e4 <find_volume+0x330>
 800e2e0:	230d      	movs	r3, #13
 800e2e2:	e0a8      	b.n	800e436 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e6:	891b      	ldrh	r3, [r3, #8]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d001      	beq.n	800e2f0 <find_volume+0x33c>
 800e2ec:	230d      	movs	r3, #13
 800e2ee:	e0a2      	b.n	800e436 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2f2:	3330      	adds	r3, #48	@ 0x30
 800e2f4:	332c      	adds	r3, #44	@ 0x2c
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f7fe fc5a 	bl	800cbb0 <ld_dword>
 800e2fc:	4602      	mov	r2, r0
 800e2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e300:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e304:	695b      	ldr	r3, [r3, #20]
 800e306:	009b      	lsls	r3, r3, #2
 800e308:	647b      	str	r3, [r7, #68]	@ 0x44
 800e30a:	e01f      	b.n	800e34c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e30e:	891b      	ldrh	r3, [r3, #8]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d101      	bne.n	800e318 <find_volume+0x364>
 800e314:	230d      	movs	r3, #13
 800e316:	e08e      	b.n	800e436 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e31a:	6a1a      	ldr	r2, [r3, #32]
 800e31c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e31e:	441a      	add	r2, r3
 800e320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e322:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e324:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e328:	2b02      	cmp	r3, #2
 800e32a:	d103      	bne.n	800e334 <find_volume+0x380>
 800e32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e32e:	695b      	ldr	r3, [r3, #20]
 800e330:	005b      	lsls	r3, r3, #1
 800e332:	e00a      	b.n	800e34a <find_volume+0x396>
 800e334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e336:	695a      	ldr	r2, [r3, #20]
 800e338:	4613      	mov	r3, r2
 800e33a:	005b      	lsls	r3, r3, #1
 800e33c:	4413      	add	r3, r2
 800e33e:	085a      	lsrs	r2, r3, #1
 800e340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e342:	695b      	ldr	r3, [r3, #20]
 800e344:	f003 0301 	and.w	r3, r3, #1
 800e348:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e34a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e34e:	699a      	ldr	r2, [r3, #24]
 800e350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e352:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e356:	0a5b      	lsrs	r3, r3, #9
 800e358:	429a      	cmp	r2, r3
 800e35a:	d201      	bcs.n	800e360 <find_volume+0x3ac>
 800e35c:	230d      	movs	r3, #13
 800e35e:	e06a      	b.n	800e436 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e362:	f04f 32ff 	mov.w	r2, #4294967295
 800e366:	611a      	str	r2, [r3, #16]
 800e368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36a:	691a      	ldr	r2, [r3, #16]
 800e36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e372:	2280      	movs	r2, #128	@ 0x80
 800e374:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e376:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e37a:	2b03      	cmp	r3, #3
 800e37c:	d149      	bne.n	800e412 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e380:	3330      	adds	r3, #48	@ 0x30
 800e382:	3330      	adds	r3, #48	@ 0x30
 800e384:	4618      	mov	r0, r3
 800e386:	f7fe fbfb 	bl	800cb80 <ld_word>
 800e38a:	4603      	mov	r3, r0
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d140      	bne.n	800e412 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e392:	3301      	adds	r3, #1
 800e394:	4619      	mov	r1, r3
 800e396:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e398:	f7fe fea2 	bl	800d0e0 <move_window>
 800e39c:	4603      	mov	r3, r0
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d137      	bne.n	800e412 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3aa:	3330      	adds	r3, #48	@ 0x30
 800e3ac:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f7fe fbe5 	bl	800cb80 <ld_word>
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	461a      	mov	r2, r3
 800e3ba:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e3be:	429a      	cmp	r2, r3
 800e3c0:	d127      	bne.n	800e412 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e3c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c4:	3330      	adds	r3, #48	@ 0x30
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f7fe fbf2 	bl	800cbb0 <ld_dword>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	4a1c      	ldr	r2, [pc, #112]	@ (800e440 <find_volume+0x48c>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d11e      	bne.n	800e412 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d6:	3330      	adds	r3, #48	@ 0x30
 800e3d8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7fe fbe7 	bl	800cbb0 <ld_dword>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	4a17      	ldr	r2, [pc, #92]	@ (800e444 <find_volume+0x490>)
 800e3e6:	4293      	cmp	r3, r2
 800e3e8:	d113      	bne.n	800e412 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ec:	3330      	adds	r3, #48	@ 0x30
 800e3ee:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f7fe fbdc 	bl	800cbb0 <ld_dword>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e400:	3330      	adds	r3, #48	@ 0x30
 800e402:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e406:	4618      	mov	r0, r3
 800e408:	f7fe fbd2 	bl	800cbb0 <ld_dword>
 800e40c:	4602      	mov	r2, r0
 800e40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e410:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e414:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e418:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e41a:	4b0b      	ldr	r3, [pc, #44]	@ (800e448 <find_volume+0x494>)
 800e41c:	881b      	ldrh	r3, [r3, #0]
 800e41e:	3301      	adds	r3, #1
 800e420:	b29a      	uxth	r2, r3
 800e422:	4b09      	ldr	r3, [pc, #36]	@ (800e448 <find_volume+0x494>)
 800e424:	801a      	strh	r2, [r3, #0]
 800e426:	4b08      	ldr	r3, [pc, #32]	@ (800e448 <find_volume+0x494>)
 800e428:	881a      	ldrh	r2, [r3, #0]
 800e42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e42e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e430:	f7fe fdee 	bl	800d010 <clear_lock>
#endif
	return FR_OK;
 800e434:	2300      	movs	r3, #0
}
 800e436:	4618      	mov	r0, r3
 800e438:	3758      	adds	r7, #88	@ 0x58
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}
 800e43e:	bf00      	nop
 800e440:	41615252 	.word	0x41615252
 800e444:	61417272 	.word	0x61417272
 800e448:	240007e4 	.word	0x240007e4

0800e44c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b084      	sub	sp, #16
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
 800e454:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e456:	2309      	movs	r3, #9
 800e458:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d01c      	beq.n	800e49a <validate+0x4e>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d018      	beq.n	800e49a <validate+0x4e>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d013      	beq.n	800e49a <validate+0x4e>
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	889a      	ldrh	r2, [r3, #4]
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	88db      	ldrh	r3, [r3, #6]
 800e47c:	429a      	cmp	r2, r3
 800e47e:	d10c      	bne.n	800e49a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	785b      	ldrb	r3, [r3, #1]
 800e486:	4618      	mov	r0, r3
 800e488:	f7fe fada 	bl	800ca40 <disk_status>
 800e48c:	4603      	mov	r3, r0
 800e48e:	f003 0301 	and.w	r3, r3, #1
 800e492:	2b00      	cmp	r3, #0
 800e494:	d101      	bne.n	800e49a <validate+0x4e>
			res = FR_OK;
 800e496:	2300      	movs	r3, #0
 800e498:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e49a:	7bfb      	ldrb	r3, [r7, #15]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d102      	bne.n	800e4a6 <validate+0x5a>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	e000      	b.n	800e4a8 <validate+0x5c>
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	683a      	ldr	r2, [r7, #0]
 800e4aa:	6013      	str	r3, [r2, #0]
	return res;
 800e4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	3710      	adds	r7, #16
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}
	...

0800e4b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b088      	sub	sp, #32
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	60f8      	str	r0, [r7, #12]
 800e4c0:	60b9      	str	r1, [r7, #8]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e4ca:	f107 0310 	add.w	r3, r7, #16
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	f7ff fcd5 	bl	800de7e <get_ldnumber>
 800e4d4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e4d6:	69fb      	ldr	r3, [r7, #28]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	da01      	bge.n	800e4e0 <f_mount+0x28>
 800e4dc:	230b      	movs	r3, #11
 800e4de:	e02b      	b.n	800e538 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e4e0:	4a17      	ldr	r2, [pc, #92]	@ (800e540 <f_mount+0x88>)
 800e4e2:	69fb      	ldr	r3, [r7, #28]
 800e4e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4e8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d005      	beq.n	800e4fc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e4f0:	69b8      	ldr	r0, [r7, #24]
 800e4f2:	f7fe fd8d 	bl	800d010 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e4f6:	69bb      	ldr	r3, [r7, #24]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d002      	beq.n	800e508 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2200      	movs	r2, #0
 800e506:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e508:	68fa      	ldr	r2, [r7, #12]
 800e50a:	490d      	ldr	r1, [pc, #52]	@ (800e540 <f_mount+0x88>)
 800e50c:	69fb      	ldr	r3, [r7, #28]
 800e50e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d002      	beq.n	800e51e <f_mount+0x66>
 800e518:	79fb      	ldrb	r3, [r7, #7]
 800e51a:	2b01      	cmp	r3, #1
 800e51c:	d001      	beq.n	800e522 <f_mount+0x6a>
 800e51e:	2300      	movs	r3, #0
 800e520:	e00a      	b.n	800e538 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e522:	f107 010c 	add.w	r1, r7, #12
 800e526:	f107 0308 	add.w	r3, r7, #8
 800e52a:	2200      	movs	r2, #0
 800e52c:	4618      	mov	r0, r3
 800e52e:	f7ff fd41 	bl	800dfb4 <find_volume>
 800e532:	4603      	mov	r3, r0
 800e534:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e536:	7dfb      	ldrb	r3, [r7, #23]
}
 800e538:	4618      	mov	r0, r3
 800e53a:	3720      	adds	r7, #32
 800e53c:	46bd      	mov	sp, r7
 800e53e:	bd80      	pop	{r7, pc}
 800e540:	240007e0 	.word	0x240007e0

0800e544 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b098      	sub	sp, #96	@ 0x60
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	4613      	mov	r3, r2
 800e550:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d101      	bne.n	800e55c <f_open+0x18>
 800e558:	2309      	movs	r3, #9
 800e55a:	e1a9      	b.n	800e8b0 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e55c:	79fb      	ldrb	r3, [r7, #7]
 800e55e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e562:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e564:	79fa      	ldrb	r2, [r7, #7]
 800e566:	f107 0110 	add.w	r1, r7, #16
 800e56a:	f107 0308 	add.w	r3, r7, #8
 800e56e:	4618      	mov	r0, r3
 800e570:	f7ff fd20 	bl	800dfb4 <find_volume>
 800e574:	4603      	mov	r3, r0
 800e576:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e57a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e57e:	2b00      	cmp	r3, #0
 800e580:	f040 818d 	bne.w	800e89e <f_open+0x35a>
		dj.obj.fs = fs;
 800e584:	693b      	ldr	r3, [r7, #16]
 800e586:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e588:	68ba      	ldr	r2, [r7, #8]
 800e58a:	f107 0314 	add.w	r3, r7, #20
 800e58e:	4611      	mov	r1, r2
 800e590:	4618      	mov	r0, r3
 800e592:	f7ff fc03 	bl	800dd9c <follow_path>
 800e596:	4603      	mov	r3, r0
 800e598:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e59c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d118      	bne.n	800e5d6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e5a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e5a8:	b25b      	sxtb	r3, r3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	da03      	bge.n	800e5b6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e5ae:	2306      	movs	r3, #6
 800e5b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e5b4:	e00f      	b.n	800e5d6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e5b6:	79fb      	ldrb	r3, [r7, #7]
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	bf8c      	ite	hi
 800e5bc:	2301      	movhi	r3, #1
 800e5be:	2300      	movls	r3, #0
 800e5c0:	b2db      	uxtb	r3, r3
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	f107 0314 	add.w	r3, r7, #20
 800e5c8:	4611      	mov	r1, r2
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7fe fbd8 	bl	800cd80 <chk_lock>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e5d6:	79fb      	ldrb	r3, [r7, #7]
 800e5d8:	f003 031c 	and.w	r3, r3, #28
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d07f      	beq.n	800e6e0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e5e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d017      	beq.n	800e618 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e5e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e5ec:	2b04      	cmp	r3, #4
 800e5ee:	d10e      	bne.n	800e60e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e5f0:	f7fe fc22 	bl	800ce38 <enq_lock>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d006      	beq.n	800e608 <f_open+0xc4>
 800e5fa:	f107 0314 	add.w	r3, r7, #20
 800e5fe:	4618      	mov	r0, r3
 800e600:	f7ff fb06 	bl	800dc10 <dir_register>
 800e604:	4603      	mov	r3, r0
 800e606:	e000      	b.n	800e60a <f_open+0xc6>
 800e608:	2312      	movs	r3, #18
 800e60a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e60e:	79fb      	ldrb	r3, [r7, #7]
 800e610:	f043 0308 	orr.w	r3, r3, #8
 800e614:	71fb      	strb	r3, [r7, #7]
 800e616:	e010      	b.n	800e63a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e618:	7ebb      	ldrb	r3, [r7, #26]
 800e61a:	f003 0311 	and.w	r3, r3, #17
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d003      	beq.n	800e62a <f_open+0xe6>
					res = FR_DENIED;
 800e622:	2307      	movs	r3, #7
 800e624:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e628:	e007      	b.n	800e63a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e62a:	79fb      	ldrb	r3, [r7, #7]
 800e62c:	f003 0304 	and.w	r3, r3, #4
 800e630:	2b00      	cmp	r3, #0
 800e632:	d002      	beq.n	800e63a <f_open+0xf6>
 800e634:	2308      	movs	r3, #8
 800e636:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e63a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d168      	bne.n	800e714 <f_open+0x1d0>
 800e642:	79fb      	ldrb	r3, [r7, #7]
 800e644:	f003 0308 	and.w	r3, r3, #8
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d063      	beq.n	800e714 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e64c:	f7fd ffb2 	bl	800c5b4 <get_fattime>
 800e650:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e654:	330e      	adds	r3, #14
 800e656:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e658:	4618      	mov	r0, r3
 800e65a:	f7fe fae7 	bl	800cc2c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e65e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e660:	3316      	adds	r3, #22
 800e662:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e664:	4618      	mov	r0, r3
 800e666:	f7fe fae1 	bl	800cc2c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e66a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e66c:	330b      	adds	r3, #11
 800e66e:	2220      	movs	r2, #32
 800e670:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e672:	693b      	ldr	r3, [r7, #16]
 800e674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e676:	4611      	mov	r1, r2
 800e678:	4618      	mov	r0, r3
 800e67a:	f7ff fa35 	bl	800dae8 <ld_clust>
 800e67e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e680:	693b      	ldr	r3, [r7, #16]
 800e682:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e684:	2200      	movs	r2, #0
 800e686:	4618      	mov	r0, r3
 800e688:	f7ff fa4d 	bl	800db26 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e68c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e68e:	331c      	adds	r3, #28
 800e690:	2100      	movs	r1, #0
 800e692:	4618      	mov	r0, r3
 800e694:	f7fe faca 	bl	800cc2c <st_dword>
					fs->wflag = 1;
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	2201      	movs	r2, #1
 800e69c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e69e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d037      	beq.n	800e714 <f_open+0x1d0>
						dw = fs->winsect;
 800e6a4:	693b      	ldr	r3, [r7, #16]
 800e6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6a8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e6aa:	f107 0314 	add.w	r3, r7, #20
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7fe ff60 	bl	800d578 <remove_chain>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e6be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d126      	bne.n	800e714 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f7fe fd08 	bl	800d0e0 <move_window>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e6da:	3a01      	subs	r2, #1
 800e6dc:	60da      	str	r2, [r3, #12]
 800e6de:	e019      	b.n	800e714 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e6e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d115      	bne.n	800e714 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e6e8:	7ebb      	ldrb	r3, [r7, #26]
 800e6ea:	f003 0310 	and.w	r3, r3, #16
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d003      	beq.n	800e6fa <f_open+0x1b6>
					res = FR_NO_FILE;
 800e6f2:	2304      	movs	r3, #4
 800e6f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e6f8:	e00c      	b.n	800e714 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e6fa:	79fb      	ldrb	r3, [r7, #7]
 800e6fc:	f003 0302 	and.w	r3, r3, #2
 800e700:	2b00      	cmp	r3, #0
 800e702:	d007      	beq.n	800e714 <f_open+0x1d0>
 800e704:	7ebb      	ldrb	r3, [r7, #26]
 800e706:	f003 0301 	and.w	r3, r3, #1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d002      	beq.n	800e714 <f_open+0x1d0>
						res = FR_DENIED;
 800e70e:	2307      	movs	r3, #7
 800e710:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e714:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d126      	bne.n	800e76a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e71c:	79fb      	ldrb	r3, [r7, #7]
 800e71e:	f003 0308 	and.w	r3, r3, #8
 800e722:	2b00      	cmp	r3, #0
 800e724:	d003      	beq.n	800e72e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e726:	79fb      	ldrb	r3, [r7, #7]
 800e728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e72c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e72e:	693b      	ldr	r3, [r7, #16]
 800e730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e736:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e73c:	79fb      	ldrb	r3, [r7, #7]
 800e73e:	2b01      	cmp	r3, #1
 800e740:	bf8c      	ite	hi
 800e742:	2301      	movhi	r3, #1
 800e744:	2300      	movls	r3, #0
 800e746:	b2db      	uxtb	r3, r3
 800e748:	461a      	mov	r2, r3
 800e74a:	f107 0314 	add.w	r3, r7, #20
 800e74e:	4611      	mov	r1, r2
 800e750:	4618      	mov	r0, r3
 800e752:	f7fe fb93 	bl	800ce7c <inc_lock>
 800e756:	4602      	mov	r2, r0
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	691b      	ldr	r3, [r3, #16]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d102      	bne.n	800e76a <f_open+0x226>
 800e764:	2302      	movs	r3, #2
 800e766:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e76a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e76e:	2b00      	cmp	r3, #0
 800e770:	f040 8095 	bne.w	800e89e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e774:	693b      	ldr	r3, [r7, #16]
 800e776:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e778:	4611      	mov	r1, r2
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7ff f9b4 	bl	800dae8 <ld_clust>
 800e780:	4602      	mov	r2, r0
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e788:	331c      	adds	r3, #28
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fe fa10 	bl	800cbb0 <ld_dword>
 800e790:	4602      	mov	r2, r0
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	2200      	movs	r2, #0
 800e79a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e79c:	693a      	ldr	r2, [r7, #16]
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	88da      	ldrh	r2, [r3, #6]
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	79fa      	ldrb	r2, [r7, #7]
 800e7ae:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	3330      	adds	r3, #48	@ 0x30
 800e7c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7ca:	2100      	movs	r1, #0
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f7fe fa7a 	bl	800ccc6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e7d2:	79fb      	ldrb	r3, [r7, #7]
 800e7d4:	f003 0320 	and.w	r3, r3, #32
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d060      	beq.n	800e89e <f_open+0x35a>
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	68db      	ldr	r3, [r3, #12]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d05c      	beq.n	800e89e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	68da      	ldr	r2, [r3, #12]
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e7ec:	693b      	ldr	r3, [r7, #16]
 800e7ee:	895b      	ldrh	r3, [r3, #10]
 800e7f0:	025b      	lsls	r3, r3, #9
 800e7f2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	689b      	ldr	r3, [r3, #8]
 800e7f8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	68db      	ldr	r3, [r3, #12]
 800e7fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800e800:	e016      	b.n	800e830 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e806:	4618      	mov	r0, r3
 800e808:	f7fe fd25 	bl	800d256 <get_fat>
 800e80c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e80e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e810:	2b01      	cmp	r3, #1
 800e812:	d802      	bhi.n	800e81a <f_open+0x2d6>
 800e814:	2302      	movs	r3, #2
 800e816:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e81a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e820:	d102      	bne.n	800e828 <f_open+0x2e4>
 800e822:	2301      	movs	r3, #1
 800e824:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e828:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e82a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e82c:	1ad3      	subs	r3, r2, r3
 800e82e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e830:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e834:	2b00      	cmp	r3, #0
 800e836:	d103      	bne.n	800e840 <f_open+0x2fc>
 800e838:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e83a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e83c:	429a      	cmp	r2, r3
 800e83e:	d8e0      	bhi.n	800e802 <f_open+0x2be>
				}
				fp->clust = clst;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e844:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e846:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d127      	bne.n	800e89e <f_open+0x35a>
 800e84e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e854:	2b00      	cmp	r3, #0
 800e856:	d022      	beq.n	800e89e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fe fcdb 	bl	800d218 <clust2sect>
 800e862:	6478      	str	r0, [r7, #68]	@ 0x44
 800e864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e866:	2b00      	cmp	r3, #0
 800e868:	d103      	bne.n	800e872 <f_open+0x32e>
						res = FR_INT_ERR;
 800e86a:	2302      	movs	r3, #2
 800e86c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e870:	e015      	b.n	800e89e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e872:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e874:	0a5a      	lsrs	r2, r3, #9
 800e876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e878:	441a      	add	r2, r3
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e87e:	693b      	ldr	r3, [r7, #16]
 800e880:	7858      	ldrb	r0, [r3, #1]
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	6a1a      	ldr	r2, [r3, #32]
 800e88c:	2301      	movs	r3, #1
 800e88e:	f7fe f919 	bl	800cac4 <disk_read>
 800e892:	4603      	mov	r3, r0
 800e894:	2b00      	cmp	r3, #0
 800e896:	d002      	beq.n	800e89e <f_open+0x35a>
 800e898:	2301      	movs	r3, #1
 800e89a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e89e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d002      	beq.n	800e8ac <f_open+0x368>
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e8ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	3760      	adds	r7, #96	@ 0x60
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b08e      	sub	sp, #56	@ 0x38
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	60f8      	str	r0, [r7, #12]
 800e8c0:	60b9      	str	r1, [r7, #8]
 800e8c2:	607a      	str	r2, [r7, #4]
 800e8c4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	f107 0214 	add.w	r2, r7, #20
 800e8d6:	4611      	mov	r1, r2
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7ff fdb7 	bl	800e44c <validate>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e8e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d107      	bne.n	800e8fc <f_read+0x44>
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	7d5b      	ldrb	r3, [r3, #21]
 800e8f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e8f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d002      	beq.n	800e902 <f_read+0x4a>
 800e8fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e900:	e115      	b.n	800eb2e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	7d1b      	ldrb	r3, [r3, #20]
 800e906:	f003 0301 	and.w	r3, r3, #1
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d101      	bne.n	800e912 <f_read+0x5a>
 800e90e:	2307      	movs	r3, #7
 800e910:	e10d      	b.n	800eb2e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	68da      	ldr	r2, [r3, #12]
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	699b      	ldr	r3, [r3, #24]
 800e91a:	1ad3      	subs	r3, r2, r3
 800e91c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e91e:	687a      	ldr	r2, [r7, #4]
 800e920:	6a3b      	ldr	r3, [r7, #32]
 800e922:	429a      	cmp	r2, r3
 800e924:	f240 80fe 	bls.w	800eb24 <f_read+0x26c>
 800e928:	6a3b      	ldr	r3, [r7, #32]
 800e92a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e92c:	e0fa      	b.n	800eb24 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	699b      	ldr	r3, [r3, #24]
 800e932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e936:	2b00      	cmp	r3, #0
 800e938:	f040 80c6 	bne.w	800eac8 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	699b      	ldr	r3, [r3, #24]
 800e940:	0a5b      	lsrs	r3, r3, #9
 800e942:	697a      	ldr	r2, [r7, #20]
 800e944:	8952      	ldrh	r2, [r2, #10]
 800e946:	3a01      	subs	r2, #1
 800e948:	4013      	ands	r3, r2
 800e94a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d12f      	bne.n	800e9b2 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	699b      	ldr	r3, [r3, #24]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d103      	bne.n	800e962 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	689b      	ldr	r3, [r3, #8]
 800e95e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e960:	e013      	b.n	800e98a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e966:	2b00      	cmp	r3, #0
 800e968:	d007      	beq.n	800e97a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	699b      	ldr	r3, [r3, #24]
 800e96e:	4619      	mov	r1, r3
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f7fe fefe 	bl	800d772 <clmt_clust>
 800e976:	6338      	str	r0, [r7, #48]	@ 0x30
 800e978:	e007      	b.n	800e98a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e97a:	68fa      	ldr	r2, [r7, #12]
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	69db      	ldr	r3, [r3, #28]
 800e980:	4619      	mov	r1, r3
 800e982:	4610      	mov	r0, r2
 800e984:	f7fe fc67 	bl	800d256 <get_fat>
 800e988:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e98c:	2b01      	cmp	r3, #1
 800e98e:	d804      	bhi.n	800e99a <f_read+0xe2>
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	2202      	movs	r2, #2
 800e994:	755a      	strb	r2, [r3, #21]
 800e996:	2302      	movs	r3, #2
 800e998:	e0c9      	b.n	800eb2e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e99c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9a0:	d104      	bne.n	800e9ac <f_read+0xf4>
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	2201      	movs	r2, #1
 800e9a6:	755a      	strb	r2, [r3, #21]
 800e9a8:	2301      	movs	r3, #1
 800e9aa:	e0c0      	b.n	800eb2e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9b0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e9b2:	697a      	ldr	r2, [r7, #20]
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	69db      	ldr	r3, [r3, #28]
 800e9b8:	4619      	mov	r1, r3
 800e9ba:	4610      	mov	r0, r2
 800e9bc:	f7fe fc2c 	bl	800d218 <clust2sect>
 800e9c0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e9c2:	69bb      	ldr	r3, [r7, #24]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d104      	bne.n	800e9d2 <f_read+0x11a>
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	2202      	movs	r2, #2
 800e9cc:	755a      	strb	r2, [r3, #21]
 800e9ce:	2302      	movs	r3, #2
 800e9d0:	e0ad      	b.n	800eb2e <f_read+0x276>
			sect += csect;
 800e9d2:	69ba      	ldr	r2, [r7, #24]
 800e9d4:	69fb      	ldr	r3, [r7, #28]
 800e9d6:	4413      	add	r3, r2
 800e9d8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	0a5b      	lsrs	r3, r3, #9
 800e9de:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d039      	beq.n	800ea5a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e9e6:	69fa      	ldr	r2, [r7, #28]
 800e9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ea:	4413      	add	r3, r2
 800e9ec:	697a      	ldr	r2, [r7, #20]
 800e9ee:	8952      	ldrh	r2, [r2, #10]
 800e9f0:	4293      	cmp	r3, r2
 800e9f2:	d905      	bls.n	800ea00 <f_read+0x148>
					cc = fs->csize - csect;
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	895b      	ldrh	r3, [r3, #10]
 800e9f8:	461a      	mov	r2, r3
 800e9fa:	69fb      	ldr	r3, [r7, #28]
 800e9fc:	1ad3      	subs	r3, r2, r3
 800e9fe:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	7858      	ldrb	r0, [r3, #1]
 800ea04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea06:	69ba      	ldr	r2, [r7, #24]
 800ea08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ea0a:	f7fe f85b 	bl	800cac4 <disk_read>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d004      	beq.n	800ea1e <f_read+0x166>
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	2201      	movs	r2, #1
 800ea18:	755a      	strb	r2, [r3, #21]
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	e087      	b.n	800eb2e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	7d1b      	ldrb	r3, [r3, #20]
 800ea22:	b25b      	sxtb	r3, r3
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	da14      	bge.n	800ea52 <f_read+0x19a>
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	6a1a      	ldr	r2, [r3, #32]
 800ea2c:	69bb      	ldr	r3, [r7, #24]
 800ea2e:	1ad3      	subs	r3, r2, r3
 800ea30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea32:	429a      	cmp	r2, r3
 800ea34:	d90d      	bls.n	800ea52 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	6a1a      	ldr	r2, [r3, #32]
 800ea3a:	69bb      	ldr	r3, [r7, #24]
 800ea3c:	1ad3      	subs	r3, r2, r3
 800ea3e:	025b      	lsls	r3, r3, #9
 800ea40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea42:	18d0      	adds	r0, r2, r3
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	3330      	adds	r3, #48	@ 0x30
 800ea48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	f7fe f919 	bl	800cc84 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ea52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea54:	025b      	lsls	r3, r3, #9
 800ea56:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ea58:	e050      	b.n	800eafc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	6a1b      	ldr	r3, [r3, #32]
 800ea5e:	69ba      	ldr	r2, [r7, #24]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d02e      	beq.n	800eac2 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	7d1b      	ldrb	r3, [r3, #20]
 800ea68:	b25b      	sxtb	r3, r3
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	da18      	bge.n	800eaa0 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ea6e:	697b      	ldr	r3, [r7, #20]
 800ea70:	7858      	ldrb	r0, [r3, #1]
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6a1a      	ldr	r2, [r3, #32]
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	f7fe f841 	bl	800cb04 <disk_write>
 800ea82:	4603      	mov	r3, r0
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d004      	beq.n	800ea92 <f_read+0x1da>
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	755a      	strb	r2, [r3, #21]
 800ea8e:	2301      	movs	r3, #1
 800ea90:	e04d      	b.n	800eb2e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	7d1b      	ldrb	r3, [r3, #20]
 800ea96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea9a:	b2da      	uxtb	r2, r3
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	7858      	ldrb	r0, [r3, #1]
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eaaa:	2301      	movs	r3, #1
 800eaac:	69ba      	ldr	r2, [r7, #24]
 800eaae:	f7fe f809 	bl	800cac4 <disk_read>
 800eab2:	4603      	mov	r3, r0
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d004      	beq.n	800eac2 <f_read+0x20a>
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2201      	movs	r2, #1
 800eabc:	755a      	strb	r2, [r3, #21]
 800eabe:	2301      	movs	r3, #1
 800eac0:	e035      	b.n	800eb2e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	69ba      	ldr	r2, [r7, #24]
 800eac6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	699b      	ldr	r3, [r3, #24]
 800eacc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ead0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ead4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ead6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	429a      	cmp	r2, r3
 800eadc:	d901      	bls.n	800eae2 <f_read+0x22a>
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	699b      	ldr	r3, [r3, #24]
 800eaec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eaf0:	4413      	add	r3, r2
 800eaf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eaf8:	f7fe f8c4 	bl	800cc84 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800eafc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb00:	4413      	add	r3, r2
 800eb02:	627b      	str	r3, [r7, #36]	@ 0x24
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	699a      	ldr	r2, [r3, #24]
 800eb08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb0a:	441a      	add	r2, r3
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	619a      	str	r2, [r3, #24]
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	681a      	ldr	r2, [r3, #0]
 800eb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb16:	441a      	add	r2, r3
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	601a      	str	r2, [r3, #0]
 800eb1c:	687a      	ldr	r2, [r7, #4]
 800eb1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb20:	1ad3      	subs	r3, r2, r3
 800eb22:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	f47f af01 	bne.w	800e92e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800eb2c:	2300      	movs	r3, #0
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3738      	adds	r7, #56	@ 0x38
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}

0800eb36 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800eb36:	b580      	push	{r7, lr}
 800eb38:	b086      	sub	sp, #24
 800eb3a:	af00      	add	r7, sp, #0
 800eb3c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f107 0208 	add.w	r2, r7, #8
 800eb44:	4611      	mov	r1, r2
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7ff fc80 	bl	800e44c <validate>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eb50:	7dfb      	ldrb	r3, [r7, #23]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d168      	bne.n	800ec28 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	7d1b      	ldrb	r3, [r3, #20]
 800eb5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d062      	beq.n	800ec28 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	7d1b      	ldrb	r3, [r3, #20]
 800eb66:	b25b      	sxtb	r3, r3
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	da15      	bge.n	800eb98 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800eb6c:	68bb      	ldr	r3, [r7, #8]
 800eb6e:	7858      	ldrb	r0, [r3, #1]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	6a1a      	ldr	r2, [r3, #32]
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	f7fd ffc2 	bl	800cb04 <disk_write>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d001      	beq.n	800eb8a <f_sync+0x54>
 800eb86:	2301      	movs	r3, #1
 800eb88:	e04f      	b.n	800ec2a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	7d1b      	ldrb	r3, [r3, #20]
 800eb8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb92:	b2da      	uxtb	r2, r3
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800eb98:	f7fd fd0c 	bl	800c5b4 <get_fattime>
 800eb9c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800eb9e:	68ba      	ldr	r2, [r7, #8]
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eba4:	4619      	mov	r1, r3
 800eba6:	4610      	mov	r0, r2
 800eba8:	f7fe fa9a 	bl	800d0e0 <move_window>
 800ebac:	4603      	mov	r3, r0
 800ebae:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ebb0:	7dfb      	ldrb	r3, [r7, #23]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d138      	bne.n	800ec28 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebba:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	330b      	adds	r3, #11
 800ebc0:	781a      	ldrb	r2, [r3, #0]
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	330b      	adds	r3, #11
 800ebc6:	f042 0220 	orr.w	r2, r2, #32
 800ebca:	b2d2      	uxtb	r2, r2
 800ebcc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6818      	ldr	r0, [r3, #0]
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	461a      	mov	r2, r3
 800ebd8:	68f9      	ldr	r1, [r7, #12]
 800ebda:	f7fe ffa4 	bl	800db26 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	f103 021c 	add.w	r2, r3, #28
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	68db      	ldr	r3, [r3, #12]
 800ebe8:	4619      	mov	r1, r3
 800ebea:	4610      	mov	r0, r2
 800ebec:	f7fe f81e 	bl	800cc2c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	3316      	adds	r3, #22
 800ebf4:	6939      	ldr	r1, [r7, #16]
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f7fe f818 	bl	800cc2c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	3312      	adds	r3, #18
 800ec00:	2100      	movs	r1, #0
 800ec02:	4618      	mov	r0, r3
 800ec04:	f7fd fff7 	bl	800cbf6 <st_word>
					fs->wflag = 1;
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ec0e:	68bb      	ldr	r3, [r7, #8]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f7fe fa93 	bl	800d13c <sync_fs>
 800ec16:	4603      	mov	r3, r0
 800ec18:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	7d1b      	ldrb	r3, [r3, #20]
 800ec1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec22:	b2da      	uxtb	r2, r3
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ec28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3718      	adds	r7, #24
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}

0800ec32 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ec32:	b580      	push	{r7, lr}
 800ec34:	b084      	sub	sp, #16
 800ec36:	af00      	add	r7, sp, #0
 800ec38:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ec3a:	6878      	ldr	r0, [r7, #4]
 800ec3c:	f7ff ff7b 	bl	800eb36 <f_sync>
 800ec40:	4603      	mov	r3, r0
 800ec42:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ec44:	7bfb      	ldrb	r3, [r7, #15]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d118      	bne.n	800ec7c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f107 0208 	add.w	r2, r7, #8
 800ec50:	4611      	mov	r1, r2
 800ec52:	4618      	mov	r0, r3
 800ec54:	f7ff fbfa 	bl	800e44c <validate>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ec5c:	7bfb      	ldrb	r3, [r7, #15]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d10c      	bne.n	800ec7c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	691b      	ldr	r3, [r3, #16]
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7fe f996 	bl	800cf98 <dec_lock>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ec70:	7bfb      	ldrb	r3, [r7, #15]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d102      	bne.n	800ec7c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ec7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3710      	adds	r7, #16
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b090      	sub	sp, #64	@ 0x40
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
 800ec8e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f107 0208 	add.w	r2, r7, #8
 800ec96:	4611      	mov	r1, r2
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7ff fbd7 	bl	800e44c <validate>
 800ec9e:	4603      	mov	r3, r0
 800eca0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800eca4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d103      	bne.n	800ecb4 <f_lseek+0x2e>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	7d5b      	ldrb	r3, [r3, #21]
 800ecb0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ecb4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d002      	beq.n	800ecc2 <f_lseek+0x3c>
 800ecbc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ecc0:	e1e6      	b.n	800f090 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	f000 80d1 	beq.w	800ee6e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800eccc:	683b      	ldr	r3, [r7, #0]
 800ecce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecd2:	d15a      	bne.n	800ed8a <f_lseek+0x104>
			tbl = fp->cltbl;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecd8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ecda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecdc:	1d1a      	adds	r2, r3, #4
 800ecde:	627a      	str	r2, [r7, #36]	@ 0x24
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	617b      	str	r3, [r7, #20]
 800ece4:	2302      	movs	r3, #2
 800ece6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	689b      	ldr	r3, [r3, #8]
 800ecec:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800ecee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d03a      	beq.n	800ed6a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ecf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecf6:	613b      	str	r3, [r7, #16]
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ecfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecfe:	3302      	adds	r3, #2
 800ed00:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ed02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed04:	60fb      	str	r3, [r7, #12]
 800ed06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed08:	3301      	adds	r3, #1
 800ed0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ed10:	4618      	mov	r0, r3
 800ed12:	f7fe faa0 	bl	800d256 <get_fat>
 800ed16:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ed18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed1a:	2b01      	cmp	r3, #1
 800ed1c:	d804      	bhi.n	800ed28 <f_lseek+0xa2>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	2202      	movs	r2, #2
 800ed22:	755a      	strb	r2, [r3, #21]
 800ed24:	2302      	movs	r3, #2
 800ed26:	e1b3      	b.n	800f090 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ed28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed2e:	d104      	bne.n	800ed3a <f_lseek+0xb4>
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2201      	movs	r2, #1
 800ed34:	755a      	strb	r2, [r3, #21]
 800ed36:	2301      	movs	r3, #1
 800ed38:	e1aa      	b.n	800f090 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	3301      	adds	r3, #1
 800ed3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed40:	429a      	cmp	r2, r3
 800ed42:	d0de      	beq.n	800ed02 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ed44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	429a      	cmp	r2, r3
 800ed4a:	d809      	bhi.n	800ed60 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800ed4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed4e:	1d1a      	adds	r2, r3, #4
 800ed50:	627a      	str	r2, [r7, #36]	@ 0x24
 800ed52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed54:	601a      	str	r2, [r3, #0]
 800ed56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed58:	1d1a      	adds	r2, r3, #4
 800ed5a:	627a      	str	r2, [r7, #36]	@ 0x24
 800ed5c:	693a      	ldr	r2, [r7, #16]
 800ed5e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ed60:	68bb      	ldr	r3, [r7, #8]
 800ed62:	695b      	ldr	r3, [r3, #20]
 800ed64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed66:	429a      	cmp	r2, r3
 800ed68:	d3c4      	bcc.n	800ecf4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed70:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ed72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	429a      	cmp	r2, r3
 800ed78:	d803      	bhi.n	800ed82 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800ed7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	601a      	str	r2, [r3, #0]
 800ed80:	e184      	b.n	800f08c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ed82:	2311      	movs	r3, #17
 800ed84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ed88:	e180      	b.n	800f08c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	68db      	ldr	r3, [r3, #12]
 800ed8e:	683a      	ldr	r2, [r7, #0]
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d902      	bls.n	800ed9a <f_lseek+0x114>
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	68db      	ldr	r3, [r3, #12]
 800ed98:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	683a      	ldr	r2, [r7, #0]
 800ed9e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	f000 8172 	beq.w	800f08c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800eda8:	683b      	ldr	r3, [r7, #0]
 800edaa:	3b01      	subs	r3, #1
 800edac:	4619      	mov	r1, r3
 800edae:	6878      	ldr	r0, [r7, #4]
 800edb0:	f7fe fcdf 	bl	800d772 <clmt_clust>
 800edb4:	4602      	mov	r2, r0
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800edba:	68ba      	ldr	r2, [r7, #8]
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	69db      	ldr	r3, [r3, #28]
 800edc0:	4619      	mov	r1, r3
 800edc2:	4610      	mov	r0, r2
 800edc4:	f7fe fa28 	bl	800d218 <clust2sect>
 800edc8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800edca:	69bb      	ldr	r3, [r7, #24]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d104      	bne.n	800edda <f_lseek+0x154>
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	2202      	movs	r2, #2
 800edd4:	755a      	strb	r2, [r3, #21]
 800edd6:	2302      	movs	r3, #2
 800edd8:	e15a      	b.n	800f090 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	3b01      	subs	r3, #1
 800edde:	0a5b      	lsrs	r3, r3, #9
 800ede0:	68ba      	ldr	r2, [r7, #8]
 800ede2:	8952      	ldrh	r2, [r2, #10]
 800ede4:	3a01      	subs	r2, #1
 800ede6:	4013      	ands	r3, r2
 800ede8:	69ba      	ldr	r2, [r7, #24]
 800edea:	4413      	add	r3, r2
 800edec:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	699b      	ldr	r3, [r3, #24]
 800edf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	f000 8148 	beq.w	800f08c <f_lseek+0x406>
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	6a1b      	ldr	r3, [r3, #32]
 800ee00:	69ba      	ldr	r2, [r7, #24]
 800ee02:	429a      	cmp	r2, r3
 800ee04:	f000 8142 	beq.w	800f08c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	7d1b      	ldrb	r3, [r3, #20]
 800ee0c:	b25b      	sxtb	r3, r3
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	da18      	bge.n	800ee44 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	7858      	ldrb	r0, [r3, #1]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6a1a      	ldr	r2, [r3, #32]
 800ee20:	2301      	movs	r3, #1
 800ee22:	f7fd fe6f 	bl	800cb04 <disk_write>
 800ee26:	4603      	mov	r3, r0
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d004      	beq.n	800ee36 <f_lseek+0x1b0>
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	755a      	strb	r2, [r3, #21]
 800ee32:	2301      	movs	r3, #1
 800ee34:	e12c      	b.n	800f090 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	7d1b      	ldrb	r3, [r3, #20]
 800ee3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee3e:	b2da      	uxtb	r2, r3
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ee44:	68bb      	ldr	r3, [r7, #8]
 800ee46:	7858      	ldrb	r0, [r3, #1]
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ee4e:	2301      	movs	r3, #1
 800ee50:	69ba      	ldr	r2, [r7, #24]
 800ee52:	f7fd fe37 	bl	800cac4 <disk_read>
 800ee56:	4603      	mov	r3, r0
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d004      	beq.n	800ee66 <f_lseek+0x1e0>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2201      	movs	r2, #1
 800ee60:	755a      	strb	r2, [r3, #21]
 800ee62:	2301      	movs	r3, #1
 800ee64:	e114      	b.n	800f090 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	69ba      	ldr	r2, [r7, #24]
 800ee6a:	621a      	str	r2, [r3, #32]
 800ee6c:	e10e      	b.n	800f08c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	68db      	ldr	r3, [r3, #12]
 800ee72:	683a      	ldr	r2, [r7, #0]
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d908      	bls.n	800ee8a <f_lseek+0x204>
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	7d1b      	ldrb	r3, [r3, #20]
 800ee7c:	f003 0302 	and.w	r3, r3, #2
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d102      	bne.n	800ee8a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	68db      	ldr	r3, [r3, #12]
 800ee88:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	699b      	ldr	r3, [r3, #24]
 800ee8e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ee90:	2300      	movs	r3, #0
 800ee92:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee98:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ee9a:	683b      	ldr	r3, [r7, #0]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	f000 80a7 	beq.w	800eff0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800eea2:	68bb      	ldr	r3, [r7, #8]
 800eea4:	895b      	ldrh	r3, [r3, #10]
 800eea6:	025b      	lsls	r3, r3, #9
 800eea8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800eeaa:	6a3b      	ldr	r3, [r7, #32]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d01b      	beq.n	800eee8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800eeb0:	683b      	ldr	r3, [r7, #0]
 800eeb2:	1e5a      	subs	r2, r3, #1
 800eeb4:	69fb      	ldr	r3, [r7, #28]
 800eeb6:	fbb2 f2f3 	udiv	r2, r2, r3
 800eeba:	6a3b      	ldr	r3, [r7, #32]
 800eebc:	1e59      	subs	r1, r3, #1
 800eebe:	69fb      	ldr	r3, [r7, #28]
 800eec0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800eec4:	429a      	cmp	r2, r3
 800eec6:	d30f      	bcc.n	800eee8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800eec8:	6a3b      	ldr	r3, [r7, #32]
 800eeca:	1e5a      	subs	r2, r3, #1
 800eecc:	69fb      	ldr	r3, [r7, #28]
 800eece:	425b      	negs	r3, r3
 800eed0:	401a      	ands	r2, r3
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	699b      	ldr	r3, [r3, #24]
 800eeda:	683a      	ldr	r2, [r7, #0]
 800eedc:	1ad3      	subs	r3, r2, r3
 800eede:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	69db      	ldr	r3, [r3, #28]
 800eee4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eee6:	e022      	b.n	800ef2e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	689b      	ldr	r3, [r3, #8]
 800eeec:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800eeee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d119      	bne.n	800ef28 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2100      	movs	r1, #0
 800eef8:	4618      	mov	r0, r3
 800eefa:	f7fe fba2 	bl	800d642 <create_chain>
 800eefe:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ef00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef02:	2b01      	cmp	r3, #1
 800ef04:	d104      	bne.n	800ef10 <f_lseek+0x28a>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2202      	movs	r2, #2
 800ef0a:	755a      	strb	r2, [r3, #21]
 800ef0c:	2302      	movs	r3, #2
 800ef0e:	e0bf      	b.n	800f090 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ef10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef16:	d104      	bne.n	800ef22 <f_lseek+0x29c>
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	755a      	strb	r2, [r3, #21]
 800ef1e:	2301      	movs	r3, #1
 800ef20:	e0b6      	b.n	800f090 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef26:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef2c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ef2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d05d      	beq.n	800eff0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ef34:	e03a      	b.n	800efac <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ef36:	683a      	ldr	r2, [r7, #0]
 800ef38:	69fb      	ldr	r3, [r7, #28]
 800ef3a:	1ad3      	subs	r3, r2, r3
 800ef3c:	603b      	str	r3, [r7, #0]
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	699a      	ldr	r2, [r3, #24]
 800ef42:	69fb      	ldr	r3, [r7, #28]
 800ef44:	441a      	add	r2, r3
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	7d1b      	ldrb	r3, [r3, #20]
 800ef4e:	f003 0302 	and.w	r3, r3, #2
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d00b      	beq.n	800ef6e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f7fe fb71 	bl	800d642 <create_chain>
 800ef60:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ef62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d108      	bne.n	800ef7a <f_lseek+0x2f4>
							ofs = 0; break;
 800ef68:	2300      	movs	r3, #0
 800ef6a:	603b      	str	r3, [r7, #0]
 800ef6c:	e022      	b.n	800efb4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fe f96f 	bl	800d256 <get_fat>
 800ef78:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ef7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef80:	d104      	bne.n	800ef8c <f_lseek+0x306>
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2201      	movs	r2, #1
 800ef86:	755a      	strb	r2, [r3, #21]
 800ef88:	2301      	movs	r3, #1
 800ef8a:	e081      	b.n	800f090 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ef8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef8e:	2b01      	cmp	r3, #1
 800ef90:	d904      	bls.n	800ef9c <f_lseek+0x316>
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	695b      	ldr	r3, [r3, #20]
 800ef96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d304      	bcc.n	800efa6 <f_lseek+0x320>
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2202      	movs	r2, #2
 800efa0:	755a      	strb	r2, [r3, #21]
 800efa2:	2302      	movs	r3, #2
 800efa4:	e074      	b.n	800f090 <f_lseek+0x40a>
					fp->clust = clst;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800efaa:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800efac:	683a      	ldr	r2, [r7, #0]
 800efae:	69fb      	ldr	r3, [r7, #28]
 800efb0:	429a      	cmp	r2, r3
 800efb2:	d8c0      	bhi.n	800ef36 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	699a      	ldr	r2, [r3, #24]
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	441a      	add	r2, r3
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800efc0:	683b      	ldr	r3, [r7, #0]
 800efc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d012      	beq.n	800eff0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800efce:	4618      	mov	r0, r3
 800efd0:	f7fe f922 	bl	800d218 <clust2sect>
 800efd4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800efd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d104      	bne.n	800efe6 <f_lseek+0x360>
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2202      	movs	r2, #2
 800efe0:	755a      	strb	r2, [r3, #21]
 800efe2:	2302      	movs	r3, #2
 800efe4:	e054      	b.n	800f090 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800efe6:	683b      	ldr	r3, [r7, #0]
 800efe8:	0a5b      	lsrs	r3, r3, #9
 800efea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800efec:	4413      	add	r3, r2
 800efee:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	699a      	ldr	r2, [r3, #24]
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	68db      	ldr	r3, [r3, #12]
 800eff8:	429a      	cmp	r2, r3
 800effa:	d90a      	bls.n	800f012 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	699a      	ldr	r2, [r3, #24]
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	7d1b      	ldrb	r3, [r3, #20]
 800f008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f00c:	b2da      	uxtb	r2, r3
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	699b      	ldr	r3, [r3, #24]
 800f016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d036      	beq.n	800f08c <f_lseek+0x406>
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6a1b      	ldr	r3, [r3, #32]
 800f022:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f024:	429a      	cmp	r2, r3
 800f026:	d031      	beq.n	800f08c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	7d1b      	ldrb	r3, [r3, #20]
 800f02c:	b25b      	sxtb	r3, r3
 800f02e:	2b00      	cmp	r3, #0
 800f030:	da18      	bge.n	800f064 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	7858      	ldrb	r0, [r3, #1]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	6a1a      	ldr	r2, [r3, #32]
 800f040:	2301      	movs	r3, #1
 800f042:	f7fd fd5f 	bl	800cb04 <disk_write>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d004      	beq.n	800f056 <f_lseek+0x3d0>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2201      	movs	r2, #1
 800f050:	755a      	strb	r2, [r3, #21]
 800f052:	2301      	movs	r3, #1
 800f054:	e01c      	b.n	800f090 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	7d1b      	ldrb	r3, [r3, #20]
 800f05a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f05e:	b2da      	uxtb	r2, r3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	7858      	ldrb	r0, [r3, #1]
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f06e:	2301      	movs	r3, #1
 800f070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f072:	f7fd fd27 	bl	800cac4 <disk_read>
 800f076:	4603      	mov	r3, r0
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d004      	beq.n	800f086 <f_lseek+0x400>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2201      	movs	r2, #1
 800f080:	755a      	strb	r2, [r3, #21]
 800f082:	2301      	movs	r3, #1
 800f084:	e004      	b.n	800f090 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f08a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f08c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800f090:	4618      	mov	r0, r3
 800f092:	3740      	adds	r7, #64	@ 0x40
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}

0800f098 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f098:	b480      	push	{r7}
 800f09a:	b087      	sub	sp, #28
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	60f8      	str	r0, [r7, #12]
 800f0a0:	60b9      	str	r1, [r7, #8]
 800f0a2:	4613      	mov	r3, r2
 800f0a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f0a6:	2301      	movs	r3, #1
 800f0a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f0ae:	4b1f      	ldr	r3, [pc, #124]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0b0:	7a5b      	ldrb	r3, [r3, #9]
 800f0b2:	b2db      	uxtb	r3, r3
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d131      	bne.n	800f11c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f0b8:	4b1c      	ldr	r3, [pc, #112]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0ba:	7a5b      	ldrb	r3, [r3, #9]
 800f0bc:	b2db      	uxtb	r3, r3
 800f0be:	461a      	mov	r2, r3
 800f0c0:	4b1a      	ldr	r3, [pc, #104]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0c2:	2100      	movs	r1, #0
 800f0c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f0c6:	4b19      	ldr	r3, [pc, #100]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0c8:	7a5b      	ldrb	r3, [r3, #9]
 800f0ca:	b2db      	uxtb	r3, r3
 800f0cc:	4a17      	ldr	r2, [pc, #92]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0ce:	009b      	lsls	r3, r3, #2
 800f0d0:	4413      	add	r3, r2
 800f0d2:	68fa      	ldr	r2, [r7, #12]
 800f0d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f0d6:	4b15      	ldr	r3, [pc, #84]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0d8:	7a5b      	ldrb	r3, [r3, #9]
 800f0da:	b2db      	uxtb	r3, r3
 800f0dc:	461a      	mov	r2, r3
 800f0de:	4b13      	ldr	r3, [pc, #76]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0e0:	4413      	add	r3, r2
 800f0e2:	79fa      	ldrb	r2, [r7, #7]
 800f0e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f0e6:	4b11      	ldr	r3, [pc, #68]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0e8:	7a5b      	ldrb	r3, [r3, #9]
 800f0ea:	b2db      	uxtb	r3, r3
 800f0ec:	1c5a      	adds	r2, r3, #1
 800f0ee:	b2d1      	uxtb	r1, r2
 800f0f0:	4a0e      	ldr	r2, [pc, #56]	@ (800f12c <FATFS_LinkDriverEx+0x94>)
 800f0f2:	7251      	strb	r1, [r2, #9]
 800f0f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f0f6:	7dbb      	ldrb	r3, [r7, #22]
 800f0f8:	3330      	adds	r3, #48	@ 0x30
 800f0fa:	b2da      	uxtb	r2, r3
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f100:	68bb      	ldr	r3, [r7, #8]
 800f102:	3301      	adds	r3, #1
 800f104:	223a      	movs	r2, #58	@ 0x3a
 800f106:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	3302      	adds	r3, #2
 800f10c:	222f      	movs	r2, #47	@ 0x2f
 800f10e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	3303      	adds	r3, #3
 800f114:	2200      	movs	r2, #0
 800f116:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f118:	2300      	movs	r3, #0
 800f11a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f11c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f11e:	4618      	mov	r0, r3
 800f120:	371c      	adds	r7, #28
 800f122:	46bd      	mov	sp, r7
 800f124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f128:	4770      	bx	lr
 800f12a:	bf00      	nop
 800f12c:	24000808 	.word	0x24000808

0800f130 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f130:	b580      	push	{r7, lr}
 800f132:	b082      	sub	sp, #8
 800f134:	af00      	add	r7, sp, #0
 800f136:	6078      	str	r0, [r7, #4]
 800f138:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f13a:	2200      	movs	r2, #0
 800f13c:	6839      	ldr	r1, [r7, #0]
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f7ff ffaa 	bl	800f098 <FATFS_LinkDriverEx>
 800f144:	4603      	mov	r3, r0
}
 800f146:	4618      	mov	r0, r3
 800f148:	3708      	adds	r7, #8
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}
	...

0800f150 <JPEG_InitPostProcColorTables>:
  * @brief  Initializes the YCbCr -> RGB colors conversion Look Up Tables  
  * @param  None
  * @retval None
  */
void JPEG_InitPostProcColorTables(void)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
  int32_t index, i; 
    
  for (i = 0; i <= 255; i++) 
 800f156:	2300      	movs	r3, #0
 800f158:	607b      	str	r3, [r7, #4]
 800f15a:	e02e      	b.n	800f1ba <JPEG_InitPostProcColorTables+0x6a>
  {
    index = (i * 2) - 256;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	3b80      	subs	r3, #128	@ 0x80
 800f160:	005b      	lsls	r3, r3, #1
 800f162:	603b      	str	r3, [r7, #0]
    CR_RED_LUT[i] = ( (((int32_t) ((1.40200 / 2) * (1L << 16)))  * index) + ((int32_t) 1 << (16 - 1))) >> 16;
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	f24b 3274 	movw	r2, #45940	@ 0xb374
 800f16a:	fb02 f303 	mul.w	r3, r2, r3
 800f16e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f172:	141a      	asrs	r2, r3, #16
 800f174:	4916      	ldr	r1, [pc, #88]	@ (800f1d0 <JPEG_InitPostProcColorTables+0x80>)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    
    CB_BLUE_LUT[i] = ( (((int32_t) ((1.77200 / 2) * (1L << 16)))  * index) + ((int32_t) 1 << (16 - 1))) >> 16;
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	f24e 22d0 	movw	r2, #58064	@ 0xe2d0
 800f182:	fb02 f303 	mul.w	r3, r2, r3
 800f186:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f18a:	141a      	asrs	r2, r3, #16
 800f18c:	4911      	ldr	r1, [pc, #68]	@ (800f1d4 <JPEG_InitPostProcColorTables+0x84>)
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    
    CR_GREEN_LUT[i] = (-((int32_t) ((0.71414 / 2) * (1L << 16)))) * index;
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	4a10      	ldr	r2, [pc, #64]	@ (800f1d8 <JPEG_InitPostProcColorTables+0x88>)
 800f198:	fb03 f202 	mul.w	r2, r3, r2
 800f19c:	490f      	ldr	r1, [pc, #60]	@ (800f1dc <JPEG_InitPostProcColorTables+0x8c>)
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    CB_GREEN_LUT[i] = (-((int32_t) ((0.34414 / 2) * (1L << 16)))) * index;
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	4a0e      	ldr	r2, [pc, #56]	@ (800f1e0 <JPEG_InitPostProcColorTables+0x90>)
 800f1a8:	fb03 f202 	mul.w	r2, r3, r2
 800f1ac:	490d      	ldr	r1, [pc, #52]	@ (800f1e4 <JPEG_InitPostProcColorTables+0x94>)
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0; i <= 255; i++) 
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	607b      	str	r3, [r7, #4]
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	2bff      	cmp	r3, #255	@ 0xff
 800f1be:	ddcd      	ble.n	800f15c <JPEG_InitPostProcColorTables+0xc>
  }  
}
 800f1c0:	bf00      	nop
 800f1c2:	bf00      	nop
 800f1c4:	370c      	adds	r7, #12
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1cc:	4770      	bx	lr
 800f1ce:	bf00      	nop
 800f1d0:	24000814 	.word	0x24000814
 800f1d4:	24000c14 	.word	0x24000c14
 800f1d8:	ffffa498 	.word	0xffffa498
 800f1dc:	24001014 	.word	0x24001014
 800f1e0:	ffffd3f4 	.word	0xffffd3f4
 800f1e4:	24001414 	.word	0x24001414

0800f1e8 <JPEG_InitColorTables>:
  * @brief  Initializes the colors conversion Look Up Tables  
  * @param  None
  * @retval None
  */
void JPEG_InitColorTables(void)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	af00      	add	r7, sp, #0

#if (USE_JPEG_ENCODER == 1)
  JPEG_InitPreProcColorTables();
 800f1ec:	f000 f806 	bl	800f1fc <JPEG_InitPreProcColorTables>
  JPEG_Init_MCU_LUT();
 800f1f0:	f000 f888 	bl	800f304 <JPEG_Init_MCU_LUT>
#endif

#if (USE_JPEG_DECODER == 1)
  JPEG_InitPostProcColorTables();
 800f1f4:	f7ff ffac 	bl	800f150 <JPEG_InitPostProcColorTables>
#endif

}
 800f1f8:	bf00      	nop
 800f1fa:	bd80      	pop	{r7, pc}

0800f1fc <JPEG_InitPreProcColorTables>:
  * @brief  Initializes the RGB -> YCbCr colors conversion Look Up Tables  
  * @param  None
  * @retval None
  */
void JPEG_InitPreProcColorTables(void)
{
 800f1fc:	b480      	push	{r7}
 800f1fe:	b083      	sub	sp, #12
 800f200:	af00      	add	r7, sp, #0
  int32_t i; 

  for (i = 0; i <= 255; i++) 
 800f202:	2300      	movs	r3, #0
 800f204:	607b      	str	r3, [r7, #4]
 800f206:	e05a      	b.n	800f2be <JPEG_InitPreProcColorTables+0xc2>
  {
    RED_Y_LUT[i]           = ((  ((int32_t) ((0.299 )  * (1L << 16)))  * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f644 428b 	movw	r2, #19595	@ 0x4c8b
 800f20e:	fb02 f303 	mul.w	r3, r2, r3
 800f212:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f216:	141a      	asrs	r2, r3, #16
 800f218:	492e      	ldr	r1, [pc, #184]	@ (800f2d4 <JPEG_InitPreProcColorTables+0xd8>)
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    GREEN_Y_LUT[i]         = ((  ((int32_t) ((0.587 )  * (1L << 16)))  * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f249 6245 	movw	r2, #38469	@ 0x9645
 800f226:	fb02 f303 	mul.w	r3, r2, r3
 800f22a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f22e:	141a      	asrs	r2, r3, #16
 800f230:	4929      	ldr	r1, [pc, #164]	@ (800f2d8 <JPEG_InitPreProcColorTables+0xdc>)
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    BLUE_Y_LUT[i]          = ((  ((int32_t) ((0.114 )  * (1L << 16)))  * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	f641 522f 	movw	r2, #7471	@ 0x1d2f
 800f23e:	fb02 f303 	mul.w	r3, r2, r3
 800f242:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f246:	141a      	asrs	r2, r3, #16
 800f248:	4924      	ldr	r1, [pc, #144]	@ (800f2dc <JPEG_InitPreProcColorTables+0xe0>)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                          
    RED_CB_LUT[i]          = (((-((int32_t) ((0.1687 ) * (1L << 16)))) * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a23      	ldr	r2, [pc, #140]	@ (800f2e0 <JPEG_InitPreProcColorTables+0xe4>)
 800f254:	fb02 f303 	mul.w	r3, r2, r3
 800f258:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f25c:	141a      	asrs	r2, r3, #16
 800f25e:	4921      	ldr	r1, [pc, #132]	@ (800f2e4 <JPEG_InitPreProcColorTables+0xe8>)
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    GREEN_CB_LUT[i]        = (((-((int32_t) ((0.3313 ) * (1L << 16)))) * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	4a1f      	ldr	r2, [pc, #124]	@ (800f2e8 <JPEG_InitPreProcColorTables+0xec>)
 800f26a:	fb02 f303 	mul.w	r3, r2, r3
 800f26e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f272:	141a      	asrs	r2, r3, #16
 800f274:	491d      	ldr	r1, [pc, #116]	@ (800f2ec <JPEG_InitPreProcColorTables+0xf0>)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* BLUE_CB_LUT and RED_CR_LUT are identical */
    BLUE_CB_RED_CR_LUT[i]  = ((  ((int32_t) ((0.5 )    * (1L << 16)))  * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	3301      	adds	r3, #1
 800f280:	03db      	lsls	r3, r3, #15
 800f282:	141a      	asrs	r2, r3, #16
 800f284:	491a      	ldr	r1, [pc, #104]	@ (800f2f0 <JPEG_InitPreProcColorTables+0xf4>)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    GREEN_CR_LUT[i]        = (((-((int32_t) ((0.4187 ) * (1L << 16)))) * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	4a19      	ldr	r2, [pc, #100]	@ (800f2f4 <JPEG_InitPreProcColorTables+0xf8>)
 800f290:	fb02 f303 	mul.w	r3, r2, r3
 800f294:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f298:	141a      	asrs	r2, r3, #16
 800f29a:	4917      	ldr	r1, [pc, #92]	@ (800f2f8 <JPEG_InitPreProcColorTables+0xfc>)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    BLUE_CR_LUT[i]         = (((-((int32_t) ((0.0813 ) * (1L << 16)))) * i) + ((int32_t) 1 << (16 - 1))) >> 16 ;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	4a15      	ldr	r2, [pc, #84]	@ (800f2fc <JPEG_InitPreProcColorTables+0x100>)
 800f2a6:	fb02 f303 	mul.w	r3, r2, r3
 800f2aa:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800f2ae:	141a      	asrs	r2, r3, #16
 800f2b0:	4913      	ldr	r1, [pc, #76]	@ (800f300 <JPEG_InitPreProcColorTables+0x104>)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0; i <= 255; i++) 
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	607b      	str	r3, [r7, #4]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2bff      	cmp	r3, #255	@ 0xff
 800f2c2:	dda1      	ble.n	800f208 <JPEG_InitPreProcColorTables+0xc>
  }  
}
 800f2c4:	bf00      	nop
 800f2c6:	bf00      	nop
 800f2c8:	370c      	adds	r7, #12
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr
 800f2d2:	bf00      	nop
 800f2d4:	24001814 	.word	0x24001814
 800f2d8:	24002414 	.word	0x24002414
 800f2dc:	24003014 	.word	0x24003014
 800f2e0:	ffffd4d1 	.word	0xffffd4d1
 800f2e4:	24001c14 	.word	0x24001c14
 800f2e8:	ffffab30 	.word	0xffffab30
 800f2ec:	24002c14 	.word	0x24002c14
 800f2f0:	24002014 	.word	0x24002014
 800f2f4:	ffff94d1 	.word	0xffff94d1
 800f2f8:	24002814 	.word	0x24002814
 800f2fc:	ffffeb30 	.word	0xffffeb30
 800f300:	24003414 	.word	0x24003414

0800f304 <JPEG_Init_MCU_LUT>:
  * @brief  Initializes the MCU Look Up Tables  
  * @param  None
  * @retval None
  */
void JPEG_Init_MCU_LUT(void)
{
 800f304:	b480      	push	{r7}
 800f306:	b085      	sub	sp, #20
 800f308:	af00      	add	r7, sp, #0
  uint32_t i, j, offset;
  
  /*Y LUT */
  for(i = 0; i < 16; i++)
 800f30a:	2300      	movs	r3, #0
 800f30c:	60fb      	str	r3, [r7, #12]
 800f30e:	e036      	b.n	800f37e <JPEG_Init_MCU_LUT+0x7a>
  {
    for(j = 0; j < 16; j++)
 800f310:	2300      	movs	r3, #0
 800f312:	60bb      	str	r3, [r7, #8]
 800f314:	e02d      	b.n	800f372 <JPEG_Init_MCU_LUT+0x6e>
    {
      offset =  j + (i*8);  
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	00db      	lsls	r3, r3, #3
 800f31a:	68ba      	ldr	r2, [r7, #8]
 800f31c:	4413      	add	r3, r2
 800f31e:	607b      	str	r3, [r7, #4]
      if((j>=8) && (i>=8)) offset+= 120;
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	2b07      	cmp	r3, #7
 800f324:	d906      	bls.n	800f334 <JPEG_Init_MCU_LUT+0x30>
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	2b07      	cmp	r3, #7
 800f32a:	d903      	bls.n	800f334 <JPEG_Init_MCU_LUT+0x30>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	3378      	adds	r3, #120	@ 0x78
 800f330:	607b      	str	r3, [r7, #4]
 800f332:	e012      	b.n	800f35a <JPEG_Init_MCU_LUT+0x56>
      else  if((j>=8) && (i<8)) offset+= 56;
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	2b07      	cmp	r3, #7
 800f338:	d906      	bls.n	800f348 <JPEG_Init_MCU_LUT+0x44>
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	2b07      	cmp	r3, #7
 800f33e:	d803      	bhi.n	800f348 <JPEG_Init_MCU_LUT+0x44>
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	3338      	adds	r3, #56	@ 0x38
 800f344:	607b      	str	r3, [r7, #4]
 800f346:	e008      	b.n	800f35a <JPEG_Init_MCU_LUT+0x56>
      else  if((j<8) && (i>=8)) offset+= 64;
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	2b07      	cmp	r3, #7
 800f34c:	d805      	bhi.n	800f35a <JPEG_Init_MCU_LUT+0x56>
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	2b07      	cmp	r3, #7
 800f352:	d902      	bls.n	800f35a <JPEG_Init_MCU_LUT+0x56>
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	3340      	adds	r3, #64	@ 0x40
 800f358:	607b      	str	r3, [r7, #4]
      
      JPEG_Y_MCU_LUT[i*16 + j] = offset;
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	011a      	lsls	r2, r3, #4
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	4413      	add	r3, r2
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	b291      	uxth	r1, r2
 800f366:	4a62      	ldr	r2, [pc, #392]	@ (800f4f0 <JPEG_Init_MCU_LUT+0x1ec>)
 800f368:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(j = 0; j < 16; j++)
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	3301      	adds	r3, #1
 800f370:	60bb      	str	r3, [r7, #8]
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	2b0f      	cmp	r3, #15
 800f376:	d9ce      	bls.n	800f316 <JPEG_Init_MCU_LUT+0x12>
  for(i = 0; i < 16; i++)
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	3301      	adds	r3, #1
 800f37c:	60fb      	str	r3, [r7, #12]
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	2b0f      	cmp	r3, #15
 800f382:	d9c5      	bls.n	800f310 <JPEG_Init_MCU_LUT+0xc>
    }
  }
  
  /*Cb Cr K LUT*/
  for(i = 0; i < 16; i++)
 800f384:	2300      	movs	r3, #0
 800f386:	60fb      	str	r3, [r7, #12]
 800f388:	e072      	b.n	800f470 <JPEG_Init_MCU_LUT+0x16c>
  {
    for(j = 0; j < 16; j++)
 800f38a:	2300      	movs	r3, #0
 800f38c:	60bb      	str	r3, [r7, #8]
 800f38e:	e069      	b.n	800f464 <JPEG_Init_MCU_LUT+0x160>
    {      
      offset = i*16 + j;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	011b      	lsls	r3, r3, #4
 800f394:	68ba      	ldr	r2, [r7, #8]
 800f396:	4413      	add	r3, r2
 800f398:	607b      	str	r3, [r7, #4]
      
      JPEG_Cb_MCU_420_LUT[offset] = (j/2) + ((i/2)*8) + 256;
 800f39a:	68bb      	ldr	r3, [r7, #8]
 800f39c:	085b      	lsrs	r3, r3, #1
 800f39e:	b29a      	uxth	r2, r3
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	085b      	lsrs	r3, r3, #1
 800f3a4:	b29b      	uxth	r3, r3
 800f3a6:	00db      	lsls	r3, r3, #3
 800f3a8:	b29b      	uxth	r3, r3
 800f3aa:	4413      	add	r3, r2
 800f3ac:	b29b      	uxth	r3, r3
 800f3ae:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800f3b2:	b299      	uxth	r1, r3
 800f3b4:	4a4f      	ldr	r2, [pc, #316]	@ (800f4f4 <JPEG_Init_MCU_LUT+0x1f0>)
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_Cb_MCU_422_LUT[offset] = (j/2) + (i*8) + 128;
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	085b      	lsrs	r3, r3, #1
 800f3c0:	b29a      	uxth	r2, r3
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	00db      	lsls	r3, r3, #3
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	4413      	add	r3, r2
 800f3cc:	b29b      	uxth	r3, r3
 800f3ce:	3380      	adds	r3, #128	@ 0x80
 800f3d0:	b299      	uxth	r1, r3
 800f3d2:	4a49      	ldr	r2, [pc, #292]	@ (800f4f8 <JPEG_Init_MCU_LUT+0x1f4>)
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      
      JPEG_Cr_MCU_420_LUT[offset] = (j/2) + ((i/2)*8) + 320;
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	085b      	lsrs	r3, r3, #1
 800f3de:	b29a      	uxth	r2, r3
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	085b      	lsrs	r3, r3, #1
 800f3e4:	b29b      	uxth	r3, r3
 800f3e6:	00db      	lsls	r3, r3, #3
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	4413      	add	r3, r2
 800f3ec:	b29b      	uxth	r3, r3
 800f3ee:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800f3f2:	b299      	uxth	r1, r3
 800f3f4:	4a41      	ldr	r2, [pc, #260]	@ (800f4fc <JPEG_Init_MCU_LUT+0x1f8>)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_Cr_MCU_422_LUT[offset] = (j/2) + (i*8) + 192;
 800f3fc:	68bb      	ldr	r3, [r7, #8]
 800f3fe:	085b      	lsrs	r3, r3, #1
 800f400:	b29a      	uxth	r2, r3
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	b29b      	uxth	r3, r3
 800f406:	00db      	lsls	r3, r3, #3
 800f408:	b29b      	uxth	r3, r3
 800f40a:	4413      	add	r3, r2
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	33c0      	adds	r3, #192	@ 0xc0
 800f410:	b299      	uxth	r1, r3
 800f412:	4a3b      	ldr	r2, [pc, #236]	@ (800f500 <JPEG_Init_MCU_LUT+0x1fc>)
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      
      JPEG_K_MCU_420_LUT[offset] = (j/2) + ((i/2)*8) + 384;
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	085b      	lsrs	r3, r3, #1
 800f41e:	b29a      	uxth	r2, r3
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	085b      	lsrs	r3, r3, #1
 800f424:	b29b      	uxth	r3, r3
 800f426:	00db      	lsls	r3, r3, #3
 800f428:	b29b      	uxth	r3, r3
 800f42a:	4413      	add	r3, r2
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800f432:	b299      	uxth	r1, r3
 800f434:	4a33      	ldr	r2, [pc, #204]	@ (800f504 <JPEG_Init_MCU_LUT+0x200>)
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_K_MCU_422_LUT[offset] = (j/2) + ((i/2)*8) + 256;
 800f43c:	68bb      	ldr	r3, [r7, #8]
 800f43e:	085b      	lsrs	r3, r3, #1
 800f440:	b29a      	uxth	r2, r3
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	085b      	lsrs	r3, r3, #1
 800f446:	b29b      	uxth	r3, r3
 800f448:	00db      	lsls	r3, r3, #3
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	4413      	add	r3, r2
 800f44e:	b29b      	uxth	r3, r3
 800f450:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800f454:	b299      	uxth	r1, r3
 800f456:	4a2c      	ldr	r2, [pc, #176]	@ (800f508 <JPEG_Init_MCU_LUT+0x204>)
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(j = 0; j < 16; j++)
 800f45e:	68bb      	ldr	r3, [r7, #8]
 800f460:	3301      	adds	r3, #1
 800f462:	60bb      	str	r3, [r7, #8]
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	2b0f      	cmp	r3, #15
 800f468:	d992      	bls.n	800f390 <JPEG_Init_MCU_LUT+0x8c>
  for(i = 0; i < 16; i++)
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	3301      	adds	r3, #1
 800f46e:	60fb      	str	r3, [r7, #12]
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2b0f      	cmp	r3, #15
 800f474:	d989      	bls.n	800f38a <JPEG_Init_MCU_LUT+0x86>
    }
  }

  for(i = 0; i < 8; i++)
 800f476:	2300      	movs	r3, #0
 800f478:	60fb      	str	r3, [r7, #12]
 800f47a:	e02e      	b.n	800f4da <JPEG_Init_MCU_LUT+0x1d6>
  {
    for(j = 0; j < 8; j++)
 800f47c:	2300      	movs	r3, #0
 800f47e:	60bb      	str	r3, [r7, #8]
 800f480:	e025      	b.n	800f4ce <JPEG_Init_MCU_LUT+0x1ca>
    {      
      offset = i*8 + j;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	00db      	lsls	r3, r3, #3
 800f486:	68ba      	ldr	r2, [r7, #8]
 800f488:	4413      	add	r3, r2
 800f48a:	607b      	str	r3, [r7, #4]
      
      JPEG_Y_MCU_444_LUT[offset]  = offset;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	b299      	uxth	r1, r3
 800f490:	4a1e      	ldr	r2, [pc, #120]	@ (800f50c <JPEG_Init_MCU_LUT+0x208>)
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_Cb_MCU_444_LUT[offset] = offset + 64 ;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	b29b      	uxth	r3, r3
 800f49c:	3340      	adds	r3, #64	@ 0x40
 800f49e:	b299      	uxth	r1, r3
 800f4a0:	4a1b      	ldr	r2, [pc, #108]	@ (800f510 <JPEG_Init_MCU_LUT+0x20c>)
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_Cr_MCU_444_LUT[offset] = offset + 128 ;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	b29b      	uxth	r3, r3
 800f4ac:	3380      	adds	r3, #128	@ 0x80
 800f4ae:	b299      	uxth	r1, r3
 800f4b0:	4a18      	ldr	r2, [pc, #96]	@ (800f514 <JPEG_Init_MCU_LUT+0x210>)
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      JPEG_K_MCU_444_LUT[offset]  = offset + 192 ;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	b29b      	uxth	r3, r3
 800f4bc:	33c0      	adds	r3, #192	@ 0xc0
 800f4be:	b299      	uxth	r1, r3
 800f4c0:	4a15      	ldr	r2, [pc, #84]	@ (800f518 <JPEG_Init_MCU_LUT+0x214>)
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(j = 0; j < 8; j++)
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	3301      	adds	r3, #1
 800f4cc:	60bb      	str	r3, [r7, #8]
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	2b07      	cmp	r3, #7
 800f4d2:	d9d6      	bls.n	800f482 <JPEG_Init_MCU_LUT+0x17e>
  for(i = 0; i < 8; i++)
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	60fb      	str	r3, [r7, #12]
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	2b07      	cmp	r3, #7
 800f4de:	d9cd      	bls.n	800f47c <JPEG_Init_MCU_LUT+0x178>
    }
  }
}
 800f4e0:	bf00      	nop
 800f4e2:	bf00      	nop
 800f4e4:	3714      	adds	r7, #20
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ec:	4770      	bx	lr
 800f4ee:	bf00      	nop
 800f4f0:	24003814 	.word	0x24003814
 800f4f4:	24003a94 	.word	0x24003a94
 800f4f8:	24003c94 	.word	0x24003c94
 800f4fc:	24003f14 	.word	0x24003f14
 800f500:	24004114 	.word	0x24004114
 800f504:	24004394 	.word	0x24004394
 800f508:	24004594 	.word	0x24004594
 800f50c:	24003a14 	.word	0x24003a14
 800f510:	24003e94 	.word	0x24003e94
 800f514:	24004314 	.word	0x24004314
 800f518:	24004794 	.word	0x24004794

0800f51c <memset>:
 800f51c:	4402      	add	r2, r0
 800f51e:	4603      	mov	r3, r0
 800f520:	4293      	cmp	r3, r2
 800f522:	d100      	bne.n	800f526 <memset+0xa>
 800f524:	4770      	bx	lr
 800f526:	f803 1b01 	strb.w	r1, [r3], #1
 800f52a:	e7f9      	b.n	800f520 <memset+0x4>

0800f52c <__libc_init_array>:
 800f52c:	b570      	push	{r4, r5, r6, lr}
 800f52e:	4d0d      	ldr	r5, [pc, #52]	@ (800f564 <__libc_init_array+0x38>)
 800f530:	4c0d      	ldr	r4, [pc, #52]	@ (800f568 <__libc_init_array+0x3c>)
 800f532:	1b64      	subs	r4, r4, r5
 800f534:	10a4      	asrs	r4, r4, #2
 800f536:	2600      	movs	r6, #0
 800f538:	42a6      	cmp	r6, r4
 800f53a:	d109      	bne.n	800f550 <__libc_init_array+0x24>
 800f53c:	4d0b      	ldr	r5, [pc, #44]	@ (800f56c <__libc_init_array+0x40>)
 800f53e:	4c0c      	ldr	r4, [pc, #48]	@ (800f570 <__libc_init_array+0x44>)
 800f540:	f000 f818 	bl	800f574 <_init>
 800f544:	1b64      	subs	r4, r4, r5
 800f546:	10a4      	asrs	r4, r4, #2
 800f548:	2600      	movs	r6, #0
 800f54a:	42a6      	cmp	r6, r4
 800f54c:	d105      	bne.n	800f55a <__libc_init_array+0x2e>
 800f54e:	bd70      	pop	{r4, r5, r6, pc}
 800f550:	f855 3b04 	ldr.w	r3, [r5], #4
 800f554:	4798      	blx	r3
 800f556:	3601      	adds	r6, #1
 800f558:	e7ee      	b.n	800f538 <__libc_init_array+0xc>
 800f55a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f55e:	4798      	blx	r3
 800f560:	3601      	adds	r6, #1
 800f562:	e7f2      	b.n	800f54a <__libc_init_array+0x1e>
 800f564:	0800f93c 	.word	0x0800f93c
 800f568:	0800f93c 	.word	0x0800f93c
 800f56c:	0800f93c 	.word	0x0800f93c
 800f570:	0800f940 	.word	0x0800f940

0800f574 <_init>:
 800f574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f576:	bf00      	nop
 800f578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f57a:	bc08      	pop	{r3}
 800f57c:	469e      	mov	lr, r3
 800f57e:	4770      	bx	lr

0800f580 <_fini>:
 800f580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f582:	bf00      	nop
 800f584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f586:	bc08      	pop	{r3}
 800f588:	469e      	mov	lr, r3
 800f58a:	4770      	bx	lr
