// Seed: 1205010651
macromodule module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
  supply0 id_11;
  id_12(
      id_3, 1
  ); id_13 :
  assert property (@(id_11, 1'd0) 1)
  else;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
  wire id_16;
endmodule
