#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb  2 18:46:15 2019
# Process ID: 1520
# Current directory: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11876 C:\Users\SET165-02U\Documents\GitHub\Jordan-s-ENES246\-1Buffers\BeCreative\buffers.xpr
# Log file: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/vivado.log
# Journal file: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 735.191 ; gain = 140.078
update_compile_order -fileset sources_1
close_project
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v'; using path 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v'; using path 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v'; using path 'C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B159A
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: switchLED
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.156 ; gain = 82.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
WARNING: [Synth 8-3330] design switchLED has an empty top module
WARNING: [Synth 8-3917] design switchLED has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[15]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[14]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[13]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[12]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[11]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[10]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[9]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[8]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[7]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[6]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[5]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[4]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[3]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.773 ; gain = 120.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.773 ; gain = 120.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.773 ; gain = 120.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2243.348 ; gain = 490.617
8 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2243.348 ; gain = 490.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
WARNING: [Synth 8-3330] design switchLED has an empty top module
WARNING: [Synth 8-3917] design switchLED has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.734 ; gain = 5.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.734 ; gain = 5.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.734 ; gain = 5.016
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.328 ; gain = 20.609
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Feb  2 18:58:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2824.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.383 ; gain = 0.000
[Sat Feb  2 19:02:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2827.258 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2827.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb  2 19:06:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: switchLED
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
WARNING: [Synth 8-3330] design switchLED has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.094 ; gain = 16.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.094 ; gain = 16.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.094 ; gain = 16.898
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3040.898 ; gain = 113.703
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3040.898 ; gain = 113.703
launch_runs synth_1 -jobs 2
[Sat Feb  2 19:17:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/synth_1/runme.log
current_design impl_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3045.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.004 ; gain = 0.000
[Sat Feb  2 19:20:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3050.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3050.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb  2 19:23:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B159A
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B159A
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/BeCreative/buffers.runs/impl_1/switchLED.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Feb  2 19:27:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleLEDs/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
WARNING: [Vivado 12-584] No ports matched ']'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:33]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  2 19:34:48 2019...
