Loading plugins phase: Elapsed time ==> 0s.370ms
Initializing data phase: Elapsed time ==> 3s.549ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -d CY8C5868AXI-LP035 -s C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (SlowClock's accuracy range '40.000  Hz -50.000% +100.000%, (20.000  Hz - 80.000  Hz)' is not within the specified tolerance range '40.000  Hz ? 5.000%, (38.000  Hz - 42.000  Hz)'.).
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\TopDesign\TopDesign.cysch (Instance: SlowClock)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cydwr (SlowClock)

ADD: pft.M0028: warning: Clock Warning: (SlowClock_1's accuracy range '40.000  Hz -50.000% +100.000%, (20.000  Hz - 80.000  Hz)' is not within the specified tolerance range '40.000  Hz ? 5.000%, (38.000  Hz - 42.000  Hz)'.).
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\TopDesign\TopDesign.cysch (Instance: SlowClock_1)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cydwr (SlowClock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.779ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.040ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AutoSampler.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 AutoSampler.v -verilog
======================================================================

======================================================================
Compiling:  AutoSampler.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 AutoSampler.v -verilog
======================================================================

======================================================================
Compiling:  AutoSampler.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 -verilog AutoSampler.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jun 01 23:54:12 2014


======================================================================
Compiling:  AutoSampler.v
Program  :   vpp
Options  :    -yv2 -q10 AutoSampler.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jun 01 23:54:12 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AutoSampler.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  AutoSampler.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 -verilog AutoSampler.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jun 01 23:54:12 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  AutoSampler.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 -verilog AutoSampler.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jun 01 23:54:12 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter_2:MODULE_1:b_31\
	\BasicCounter_2:MODULE_1:b_30\
	\BasicCounter_2:MODULE_1:b_29\
	\BasicCounter_2:MODULE_1:b_28\
	\BasicCounter_2:MODULE_1:b_27\
	\BasicCounter_2:MODULE_1:b_26\
	\BasicCounter_2:MODULE_1:b_25\
	\BasicCounter_2:MODULE_1:b_24\
	\BasicCounter_2:MODULE_1:b_23\
	\BasicCounter_2:MODULE_1:b_22\
	\BasicCounter_2:MODULE_1:b_21\
	\BasicCounter_2:MODULE_1:b_20\
	\BasicCounter_2:MODULE_1:b_19\
	\BasicCounter_2:MODULE_1:b_18\
	\BasicCounter_2:MODULE_1:b_17\
	\BasicCounter_2:MODULE_1:b_16\
	\BasicCounter_2:MODULE_1:b_15\
	\BasicCounter_2:MODULE_1:b_14\
	\BasicCounter_2:MODULE_1:b_13\
	\BasicCounter_2:MODULE_1:b_12\
	\BasicCounter_2:MODULE_1:b_11\
	\BasicCounter_2:MODULE_1:b_10\
	\BasicCounter_2:MODULE_1:b_9\
	\BasicCounter_2:MODULE_1:b_8\
	\BasicCounter_2:MODULE_1:b_7\
	\BasicCounter_2:MODULE_1:b_6\
	\BasicCounter_2:MODULE_1:b_5\
	\BasicCounter_2:MODULE_1:b_4\
	\BasicCounter_2:MODULE_1:b_3\
	\BasicCounter_2:MODULE_1:b_2\
	\BasicCounter_2:MODULE_1:b_1\
	\BasicCounter_2:MODULE_1:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:a_31\
	\BasicCounter_2:MODULE_1:g2:a0:a_30\
	\BasicCounter_2:MODULE_1:g2:a0:a_29\
	\BasicCounter_2:MODULE_1:g2:a0:a_28\
	\BasicCounter_2:MODULE_1:g2:a0:a_27\
	\BasicCounter_2:MODULE_1:g2:a0:a_26\
	\BasicCounter_2:MODULE_1:g2:a0:a_25\
	\BasicCounter_2:MODULE_1:g2:a0:a_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_31\
	\BasicCounter_2:MODULE_1:g2:a0:b_30\
	\BasicCounter_2:MODULE_1:g2:a0:b_29\
	\BasicCounter_2:MODULE_1:g2:a0:b_28\
	\BasicCounter_2:MODULE_1:g2:a0:b_27\
	\BasicCounter_2:MODULE_1:g2:a0:b_26\
	\BasicCounter_2:MODULE_1:g2:a0:b_25\
	\BasicCounter_2:MODULE_1:g2:a0:b_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_23\
	\BasicCounter_2:MODULE_1:g2:a0:b_22\
	\BasicCounter_2:MODULE_1:g2:a0:b_21\
	\BasicCounter_2:MODULE_1:g2:a0:b_20\
	\BasicCounter_2:MODULE_1:g2:a0:b_19\
	\BasicCounter_2:MODULE_1:g2:a0:b_18\
	\BasicCounter_2:MODULE_1:g2:a0:b_17\
	\BasicCounter_2:MODULE_1:g2:a0:b_16\
	\BasicCounter_2:MODULE_1:g2:a0:b_15\
	\BasicCounter_2:MODULE_1:g2:a0:b_14\
	\BasicCounter_2:MODULE_1:g2:a0:b_13\
	\BasicCounter_2:MODULE_1:g2:a0:b_12\
	\BasicCounter_2:MODULE_1:g2:a0:b_11\
	\BasicCounter_2:MODULE_1:g2:a0:b_10\
	\BasicCounter_2:MODULE_1:g2:a0:b_9\
	\BasicCounter_2:MODULE_1:g2:a0:b_8\
	\BasicCounter_2:MODULE_1:g2:a0:b_7\
	\BasicCounter_2:MODULE_1:g2:a0:b_6\
	\BasicCounter_2:MODULE_1:g2:a0:b_5\
	\BasicCounter_2:MODULE_1:g2:a0:b_4\
	\BasicCounter_2:MODULE_1:g2:a0:b_3\
	\BasicCounter_2:MODULE_1:g2:a0:b_2\
	\BasicCounter_2:MODULE_1:g2:a0:b_1\
	\BasicCounter_2:MODULE_1:g2:a0:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:s_31\
	\BasicCounter_2:MODULE_1:g2:a0:s_30\
	\BasicCounter_2:MODULE_1:g2:a0:s_29\
	\BasicCounter_2:MODULE_1:g2:a0:s_28\
	\BasicCounter_2:MODULE_1:g2:a0:s_27\
	\BasicCounter_2:MODULE_1:g2:a0:s_26\
	\BasicCounter_2:MODULE_1:g2:a0:s_25\
	\BasicCounter_2:MODULE_1:g2:a0:s_24\
	\BasicCounter_2:MODULE_1:g2:a0:s_23\
	\BasicCounter_2:MODULE_1:g2:a0:s_22\
	\BasicCounter_2:MODULE_1:g2:a0:s_21\
	\BasicCounter_2:MODULE_1:g2:a0:s_20\
	\BasicCounter_2:MODULE_1:g2:a0:s_19\
	\BasicCounter_2:MODULE_1:g2:a0:s_18\
	\BasicCounter_2:MODULE_1:g2:a0:s_17\
	\BasicCounter_2:MODULE_1:g2:a0:s_16\
	\BasicCounter_2:MODULE_1:g2:a0:s_15\
	\BasicCounter_2:MODULE_1:g2:a0:s_14\
	\BasicCounter_2:MODULE_1:g2:a0:s_13\
	\BasicCounter_2:MODULE_1:g2:a0:s_12\
	\BasicCounter_2:MODULE_1:g2:a0:s_11\
	\BasicCounter_2:MODULE_1:g2:a0:s_10\
	\BasicCounter_2:MODULE_1:g2:a0:s_9\
	\BasicCounter_2:MODULE_1:g2:a0:s_8\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\BasicCounter_2:add_vi_vv_MODGEN_1_31\
	\BasicCounter_2:add_vi_vv_MODGEN_1_30\
	\BasicCounter_2:add_vi_vv_MODGEN_1_29\
	\BasicCounter_2:add_vi_vv_MODGEN_1_28\
	\BasicCounter_2:add_vi_vv_MODGEN_1_27\
	\BasicCounter_2:add_vi_vv_MODGEN_1_26\
	\BasicCounter_2:add_vi_vv_MODGEN_1_25\
	\BasicCounter_2:add_vi_vv_MODGEN_1_24\
	\BasicCounter_2:add_vi_vv_MODGEN_1_23\
	\BasicCounter_2:add_vi_vv_MODGEN_1_22\
	\BasicCounter_2:add_vi_vv_MODGEN_1_21\
	\BasicCounter_2:add_vi_vv_MODGEN_1_20\
	\BasicCounter_2:add_vi_vv_MODGEN_1_19\
	\BasicCounter_2:add_vi_vv_MODGEN_1_18\
	\BasicCounter_2:add_vi_vv_MODGEN_1_17\
	\BasicCounter_2:add_vi_vv_MODGEN_1_16\
	\BasicCounter_2:add_vi_vv_MODGEN_1_15\
	\BasicCounter_2:add_vi_vv_MODGEN_1_14\
	\BasicCounter_2:add_vi_vv_MODGEN_1_13\
	\BasicCounter_2:add_vi_vv_MODGEN_1_12\
	\BasicCounter_2:add_vi_vv_MODGEN_1_11\
	\BasicCounter_2:add_vi_vv_MODGEN_1_10\
	\BasicCounter_2:add_vi_vv_MODGEN_1_9\
	\BasicCounter_2:add_vi_vv_MODGEN_1_8\

Deleted 103 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Sampler_Power_net_0
Aliasing tmpOE__Pin_Sampler_Trigger_net_0 to tmpOE__Pin_Sampler_Power_net_0
Aliasing tmpOE__Pin_Sampler_Completed_Sample_net_0 to tmpOE__Pin_Sampler_Power_net_0
Aliasing tmpOE__Pin_Sampler_Sampler_Count_net_0 to tmpOE__Pin_Sampler_Power_net_0
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Sampler_Power_net_0
Aliasing \BottleCount:status_7\ to \BasicCounter_2:MODIN1_7\
Aliasing \BottleCount:status_6\ to \BasicCounter_2:MODIN1_6\
Aliasing \BottleCount:status_5\ to \BasicCounter_2:MODIN1_5\
Aliasing \BottleCount:status_4\ to \BasicCounter_2:MODIN1_4\
Aliasing \BottleCount:status_3\ to \BasicCounter_2:MODIN1_3\
Aliasing \BottleCount:status_2\ to \BasicCounter_2:MODIN1_2\
Aliasing \BottleCount:status_1\ to \BasicCounter_2:MODIN1_1\
Aliasing \BottleCount:status_0\ to \BasicCounter_2:MODIN1_0\
Removing Lhs of wire one[6] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Trigger_net_0[9] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Completed_Sample_net_0[15] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Sampler_Count_net_0[21] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Rhs of wire Net_721[26] = \PulseConvert_1:out_pulse\[27]
Removing Rhs of wire Net_853[32] = \PulseConvert_2:out_pulse\[33]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_7\[44] = \BasicCounter_2:MODULE_1:g2:a0:s_7\[211]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_6\[46] = \BasicCounter_2:MODULE_1:g2:a0:s_6\[212]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_5\[48] = \BasicCounter_2:MODULE_1:g2:a0:s_5\[213]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_4\[50] = \BasicCounter_2:MODULE_1:g2:a0:s_4\[214]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_3\[52] = \BasicCounter_2:MODULE_1:g2:a0:s_3\[215]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_2\[54] = \BasicCounter_2:MODULE_1:g2:a0:s_2\[216]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_1\[56] = \BasicCounter_2:MODULE_1:g2:a0:s_1\[217]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_0\[58] = \BasicCounter_2:MODULE_1:g2:a0:s_0\[218]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_23\[99] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_22\[100] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_21\[101] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_20\[102] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_19\[103] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_18\[104] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_17\[105] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_16\[106] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_15\[107] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_14\[108] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_13\[109] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_12\[110] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_11\[111] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_10\[112] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_9\[113] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_8\[114] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_7\[115] = \BasicCounter_2:MODIN1_7\[116]
Removing Lhs of wire \BasicCounter_2:MODIN1_7\[116] = Net_130_7[43]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_6\[117] = \BasicCounter_2:MODIN1_6\[118]
Removing Lhs of wire \BasicCounter_2:MODIN1_6\[118] = Net_130_6[45]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_5\[119] = \BasicCounter_2:MODIN1_5\[120]
Removing Lhs of wire \BasicCounter_2:MODIN1_5\[120] = Net_130_5[47]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_4\[121] = \BasicCounter_2:MODIN1_4\[122]
Removing Lhs of wire \BasicCounter_2:MODIN1_4\[122] = Net_130_4[49]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_3\[123] = \BasicCounter_2:MODIN1_3\[124]
Removing Lhs of wire \BasicCounter_2:MODIN1_3\[124] = Net_130_3[51]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_2\[125] = \BasicCounter_2:MODIN1_2\[126]
Removing Lhs of wire \BasicCounter_2:MODIN1_2\[126] = Net_130_2[53]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_1\[127] = \BasicCounter_2:MODIN1_1\[128]
Removing Lhs of wire \BasicCounter_2:MODIN1_1\[128] = Net_130_1[55]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_0\[129] = \BasicCounter_2:MODIN1_0\[130]
Removing Lhs of wire \BasicCounter_2:MODIN1_0\[130] = Net_130_0[57]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[256] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[257] = tmpOE__Pin_Sampler_Power_net_0[1]
Removing Lhs of wire \BottleCount:status_7\[259] = Net_130_7[43]
Removing Lhs of wire \BottleCount:status_6\[260] = Net_130_6[45]
Removing Lhs of wire \BottleCount:status_5\[261] = Net_130_5[47]
Removing Lhs of wire \BottleCount:status_4\[262] = Net_130_4[49]
Removing Lhs of wire \BottleCount:status_3\[263] = Net_130_3[51]
Removing Lhs of wire \BottleCount:status_2\[264] = Net_130_2[53]
Removing Lhs of wire \BottleCount:status_1\[265] = Net_130_1[55]
Removing Lhs of wire \BottleCount:status_0\[266] = Net_130_0[57]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Sampler_Power_net_0' (cost = 0):
tmpOE__Pin_Sampler_Power_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_130_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:s_0\ <= (not Net_130_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_1:g2:a0:s_1\ <= ((not Net_130_0 and Net_130_1)
	OR (not Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_1:g2:a0:s_2\ <= ((not Net_130_1 and Net_130_2)
	OR (not Net_130_0 and Net_130_2)
	OR (not Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_2:MODULE_1:g2:a0:s_3\ <= ((not Net_130_2 and Net_130_3)
	OR (not Net_130_1 and Net_130_3)
	OR (not Net_130_0 and Net_130_3)
	OR (not Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_2:MODULE_1:g2:a0:s_4\ <= ((not Net_130_3 and Net_130_4)
	OR (not Net_130_2 and Net_130_4)
	OR (not Net_130_1 and Net_130_4)
	OR (not Net_130_0 and Net_130_4)
	OR (not Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_2:MODULE_1:g2:a0:s_5\ <= ((not Net_130_4 and Net_130_5)
	OR (not Net_130_3 and Net_130_5)
	OR (not Net_130_2 and Net_130_5)
	OR (not Net_130_1 and Net_130_5)
	OR (not Net_130_0 and Net_130_5)
	OR (not Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_2:MODULE_1:g2:a0:s_6\ <= ((not Net_130_5 and Net_130_6)
	OR (not Net_130_4 and Net_130_6)
	OR (not Net_130_3 and Net_130_6)
	OR (not Net_130_2 and Net_130_6)
	OR (not Net_130_1 and Net_130_6)
	OR (not Net_130_0 and Net_130_6)
	OR (not Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_2:MODULE_1:g2:a0:s_7\ <= ((not Net_130_6 and Net_130_7)
	OR (not Net_130_5 and Net_130_7)
	OR (not Net_130_4 and Net_130_7)
	OR (not Net_130_3 and Net_130_7)
	OR (not Net_130_2 and Net_130_7)
	OR (not Net_130_1 and Net_130_7)
	OR (not Net_130_0 and Net_130_7)
	OR (not Net_130_7 and Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 31 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[227] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[237] = zero[2]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -dcpsoc3 AutoSampler.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.214ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Sunday, 01 June 2014 23:54:13
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\AutoSampler.cyprj -d CY8C5868AXI-LP035 AutoSampler.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
Assigning clock Clock_3 to clock ILO because it is a pass-through
Assigning clock Clock_4 to clock ILO because it is a pass-through
Assigning clock Clock_5 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SlowClock'. Fanout=10, Signal=Net_681
    Digital Clock 1: Automatic-assigning  clock 'SlowClock_1'. Fanout=2, Signal=Net_869
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: ILO
        Effective Clock: ILO
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_130_0D:macrocell'
    Removed unused cell/equation 'Net_130_1D:macrocell'
    Removed unused cell/equation 'Net_130_2D:macrocell'
    Removed unused cell/equation 'Net_130_3D:macrocell'
    Removed unused cell/equation 'Net_130_4D:macrocell'
    Removed unused cell/equation 'Net_130_5D:macrocell'
    Removed unused cell/equation 'Net_130_6D:macrocell'
    Removed unused cell/equation 'Net_130_7D:macrocell'
    Removed unused cell/equation '\PulseConvert_1:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_1:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_1:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:out_sample\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Sampler_Completed_Sample(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Completed_Sample(0)__PA ,
            fb => Net_629 ,
            pad => Pin_Sampler_Completed_Sample(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Power(0)__PA ,
            pad => Pin_Sampler_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Sampler_Count(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Sampler_Count(0)__PA ,
            fb => Net_860 ,
            pad => Pin_Sampler_Sampler_Count(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Trigger(0)__PA ,
            pad => Pin_Sampler_Trigger(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_130_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_721 * !Net_853 * Net_130_0
            + Net_721 * !Net_853 * !Net_130_0
        );
        Output = Net_130_0 (fanout=9)

    MacroCell: Name=Net_130_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_0
            + Net_853 * Net_130_1
        );
        Output = Net_130_1 (fanout=8)

    MacroCell: Name=Net_130_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_2
        );
        Output = Net_130_2 (fanout=7)

    MacroCell: Name=Net_130_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_3
        );
        Output = Net_130_3 (fanout=6)

    MacroCell: Name=Net_130_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_3 * Net_130_2 * Net_130_1 * 
              Net_130_0
            + Net_853 * Net_130_4
        );
        Output = Net_130_4 (fanout=5)

    MacroCell: Name=Net_130_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_4 * Net_130_3 * Net_130_2 * 
              Net_130_1 * Net_130_0
            + Net_853 * Net_130_5
        );
        Output = Net_130_5 (fanout=4)

    MacroCell: Name=Net_130_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_5 * Net_130_4 * Net_130_3 * 
              Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_6
        );
        Output = Net_130_6 (fanout=3)

    MacroCell: Name=Net_130_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_6 * Net_130_5 * Net_130_4 * 
              Net_130_3 * Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_7
        );
        Output = Net_130_7 (fanout=2)

    MacroCell: Name=Net_721, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_721 (fanout=9)

    MacroCell: Name=Net_853, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_853 (fanout=10)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + !Net_721 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629
            + !Net_853 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\BottleCount:sts:sts_reg\
        PORT MAP (
            status_7 => Net_130_7 ,
            status_6 => Net_130_6 ,
            status_5 => Net_130_5 ,
            status_4 => Net_130_4 ,
            status_3 => Net_130_3 ,
            status_2 => Net_130_2 ,
            status_1 => Net_130_1 ,
            status_0 => Net_130_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_SampleCounter
        PORT MAP (
            interrupt => Net_853 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    2 :    6 :    8 :  25.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :    7 :   65 :   72 :   9.72%
UDB Macrocells                :   14 :  178 :  192 :   7.29%
UDB Unique Pterms             :   24 :  360 :  384 :   6.25%
UDB Total Pterms              :   28 :      :      : 
UDB Datapath Cells            :    0 :   24 :   24 :   0.00%
UDB Status Cells              :    1 :   23 :   24 :   4.17%
             Status Registers :    1 
UDB Control Cells             :    0 :   24 :   24 :   0.00%
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : Pin_Sampler_Completed_Sample(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_Sampler_Power(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_Sampler_Sampler_Count(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_Sampler_Trigger(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.566ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            4.67
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 53, final cost is 53 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       8.00 :       4.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_130_7, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_6 * Net_130_5 * Net_130_4 * 
              Net_130_3 * Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_7
        );
        Output = Net_130_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130_6, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_5 * Net_130_4 * Net_130_3 * 
              Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_6
        );
        Output = Net_130_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130_5, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_4 * Net_130_3 * Net_130_2 * 
              Net_130_1 * Net_130_0
            + Net_853 * Net_130_5
        );
        Output = Net_130_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_130_4, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_3 * Net_130_2 * Net_130_1 * 
              Net_130_0
            + Net_853 * Net_130_4
        );
        Output = Net_130_4 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_130_3, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_2 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_3
        );
        Output = Net_130_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130_2, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_1 * Net_130_0
            + Net_853 * Net_130_2
        );
        Output = Net_130_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130_1, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_721 * !Net_853 * Net_130_0
            + Net_853 * Net_130_1
        );
        Output = Net_130_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_130_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_721 * !Net_853 * Net_130_0
            + Net_721 * !Net_853 * !Net_130_0
        );
        Output = Net_130_0 (fanout=9)
        Properties               : 
        {
        }
}

statuscell: Name =\BottleCount:sts:sts_reg\
    PORT MAP (
        status_7 => Net_130_7 ,
        status_6 => Net_130_6 ,
        status_5 => Net_130_5 ,
        status_4 => Net_130_4 ,
        status_3 => Net_130_3 ,
        status_2 => Net_130_2 ,
        status_1 => Net_130_1 ,
        status_0 => Net_130_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_853, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_853 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_869) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_629
            + !Net_853 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_721, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_721 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + !Net_721 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_SampleCounter
        PORT MAP (
            interrupt => Net_853 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Sampler_Sampler_Count(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Sampler_Count(0)__PA ,
        fb => Net_860 ,
        pad => Pin_Sampler_Sampler_Count(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Sampler_Completed_Sample(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Completed_Sample(0)__PA ,
        fb => Net_629 ,
        pad => Pin_Sampler_Completed_Sample(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Sampler_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Trigger(0)__PA ,
        pad => Pin_Sampler_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Sampler_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Power(0)__PA ,
        pad => Pin_Sampler_Power(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_681 ,
            dclk_0 => Net_681_local ,
            dclk_glb_1 => Net_869 ,
            dclk_1 => Net_869_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                 | 
Port | Pin | Fixed |      Type |       Drive Mode |                            Name | Connections
-----+-----+-------+-----------+------------------+---------------------------------+------------
   4 |   2 |     * |      NONE |    RES_PULL_DOWN |    Pin_Sampler_Sampler_Count(0) | FB(Net_860)
     |   4 |     * |      NONE |    RES_PULL_DOWN | Pin_Sampler_Completed_Sample(0) | FB(Net_629)
     |   6 |     * |      NONE |         CMOS_OUT |          Pin_Sampler_Trigger(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            Pin_Sampler_Power(0) | 
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.917ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.463ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: AutoSampler_timing.html: Warning-1350: Asynchronous path(s) exist from "CyILO" to "SlowClock_1". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler_timing.html)
Warning: sta.M0021: AutoSampler_timing.html: Warning-1350: Asynchronous path(s) exist from "CyILO" to "SlowClock". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler_timing.html)
Warning: sta.M0021: AutoSampler_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler_timing.html)
Warning: sta.M0021: AutoSampler_timing.html: Warning-1350: Asynchronous path(s) exist from "SlowClock_1" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler_timing.html)
Warning: sta.M0021: AutoSampler_timing.html: Warning-1350: Asynchronous path(s) exist from "SlowClock" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\AutoSampler.cydsn\codegentemp\AutoSampler_timing.html)
Timing report is in AutoSampler_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.984ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.019ms
API generation phase: Elapsed time ==> 0s.569ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.001ms
