<dec f='tvm/include/tvm/tir/builtin.h' l='513' type='const tvm::Op &amp; tvm::tir::builtin::tvm_warp_shuffle_down()'/>
<use f='tvm/src/target/llvm/codegen_nvptx.cc' l='238' u='c' c='_ZN3tvm7codegenL23GetWarpShuffleIntrinsicEPKNS_3tir8CallNodeEPj'/>
<use f='tvm/src/target/llvm/intrin_rule_rocm.cc' l='84' u='c' c='_ZN3tvm7codegen15DispatchShuffleERKNS_8PrimExprE'/>
<use f='tvm/src/target/source/intrin_rule_cuda.cc' l='116' u='c' c='_ZNK3tvm7codegen6intrin17CUDAWarpIntrinsicclENS_7runtime8DataTypeERKNS_2OpE'/>
<def f='tvm/src/tir/op/builtin.cc' l='219' macro='1' type='const tvm::Op &amp; tvm::tir::builtin::tvm_warp_shuffle_down()'/>
<use f='tvm/src/tir/transforms/lower_thread_allreduce.cc' l='403' u='c' c='_ZN3tvm3tir22ThreadAllreduceBuilder13MakeAllreduceEPKNS0_8CallNodeE'/>
