LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY bin_to_sseg IS
	PORT(
		 -- rest 		   :	IN			STD_LOGIC;
		  bin_1			:	IN		   STD_LOGIC_VECTOR(3 DOWNTO 0 );
		  bin_2			:	IN		   STD_LOGIC_VECTOR(3 DOWNTO 0 );
		  sseg3			:	OUT		STD_LOGIC_VECTOR(6 DOWNTO 0 );
		  sseg4			:	OUT		STD_LOGIC_VECTOR(6 DOWNTO 0 ));
END ENTITY bin_to_sseg;
ARCHITECTURE behaviour OF bin_to_sseg IS 
BEGIN
	WITH bin_2 SELECT
		sseg4 <=
		"1000000" WHEN "0000",
		"1111001" WHEN "0001",
		"0100100" WHEN "0010",
		"0110000" WHEN "0011",
		"0011001" WHEN "0100",
		"0010010" WHEN "0101",
		"0000010" WHEN "0110",
		"1111000" WHEN "0111",
		"0000000" WHEN "1000",
		"0010000" WHEN "1001",
		"0001110" WHEN OTHERS;
		
	
		
	sseg3 
		<="1000000" WHEN bin_1 = "0000" ELSE
		"1111001" WHEN bin_1 = "0001" ELSE
		"0100100" WHEN bin_1 = "0010" ELSE 
		"0110000" WHEN bin_1 = "0011" ELSE
		"0011001" WHEN bin_1 = "0100" ELSE
		"0010010" WHEN bin_1 = "0101" ELSE
		"0000010" WHEN bin_1 = "0110" ELSE
		"1111000" WHEN bin_1 = "0111" ELSE
		"0000000" WHEN bin_1 = "1000" ELSE
		"0010000" WHEN bin_1 = "1001" ELSE 
		"1111111" ;
		
		
		

END behaviour;