-- VHDL for IBM SMS ALD page 17.11.04.1
-- Title: EDIT TRANSLATOR
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 8:07:55 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_11_04_1_EDIT_TRANSLATOR is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE:	 in STD_LOGIC;
		PS_B_CYCLE:	 in STD_LOGIC;
		PS_EDIT_OP_CODE:	 in STD_LOGIC;
		PS_B_CH_B_AND_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_AND_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_AND_2_BIT:	 in STD_LOGIC;
		PS_B_CH_8_AND_1_BIT:	 in STD_LOGIC;
		PS_B_CH_B_AND_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_AND_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_AND_NOT_1_BIT:	 in STD_LOGIC;
		PS_Z_OP_DOT_B_CYCLE:	 out STD_LOGIC;
		MS_Z_OP_DOT_B_CYCLE:	 out STD_LOGIC;
		PS_E_OR_Z_OP_DOT_B_CYCLE:	 out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_1:	 out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2:	 out STD_LOGIC;
		PS_C_OR_R_OR_MINUS:	 out STD_LOGIC;
		MS_MINUS_SIGN:	 out STD_LOGIC);
end ALD_17_11_04_1_EDIT_TRANSLATOR;

architecture behavioral of ALD_17_11_04_1_EDIT_TRANSLATOR is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_2B_R: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_A: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_1F_E: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;

begin

	OUT_4B_C <= NOT(PS_MOVE_ZERO_SUP_OP_CODE AND PS_B_CYCLE );
	OUT_2B_R <= NOT(OUT_4B_C );
	OUT_2C_C <= NOT(OUT_4B_C AND OUT_3E_C );
	OUT_1C_A <= OUT_2C_C;
	OUT_2D_D <= NOT OUT_3E_C;
	OUT_4E_R <= NOT(PS_EDIT_OP_CODE AND PS_B_CYCLE );
	OUT_3E_C <= OUT_4E_R;
	OUT_2E_C <= NOT OUT_3E_C;
	OUT_4F_D <= NOT(PS_B_CH_B_AND_A_BIT AND PS_B_CH_NOT_8_AND_1_BIT AND PS_B_CH_NOT_4_AND_2_BIT );
	OUT_1F_E <= NOT(OUT_4F_D AND OUT_4G_E AND OUT_4H_D );
	OUT_4G_E <= NOT(PS_B_CH_B_AND_NOT_A_BIT AND PS_B_CH_8_AND_1_BIT AND PS_B_CH_NOT_4_AND_NOT_2_BIT );
	OUT_4H_D <= NOT(PS_B_CH_B_AND_NOT_A_BIT AND PS_B_CH_NOT_8_AND_NOT_1_BIT AND PS_B_CH_NOT_4_AND_NOT_2_BIT );

	MS_Z_OP_DOT_B_CYCLE <= OUT_4B_C;
	PS_Z_OP_DOT_B_CYCLE <= OUT_2B_R;
	PS_E_OR_Z_OP_DOT_B_CYCLE <= OUT_1C_A;
	PS_E_OP_DOT_B_CYCLE_1 <= OUT_2D_D;
	PS_E_OP_DOT_B_CYCLE_2 <= OUT_2E_C;
	PS_C_OR_R_OR_MINUS <= OUT_1F_E;
	MS_MINUS_SIGN <= OUT_4H_D;


end;
