

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sun Mar 28 21:17:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.871 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_bat_U0  |dataflow_in_loop_bat  |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- batching  |        ?|        ?|         ?|          -|          -|     1|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      117|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       17|     18|      652|     1287|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       18|    -|
|Register             |        -|      -|       64|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       17|     18|      716|     1422|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      3|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |dataflow_in_loop_bat_U0  |dataflow_in_loop_bat  |       17|     18|  652|  1287|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |       17|     18|  652|  1287|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |      0|  0|  39|          32|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 117|          96|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|out_word_V_din      | out |   32|   ap_fifo  |     out_word_V    |    pointer   |
|out_word_V_full_n   |  in |    1|   ap_fifo  |     out_word_V    |    pointer   |
|out_word_V_write    | out |    1|   ap_fifo  |     out_word_V    |    pointer   |
|in1_word_V_dout     |  in |   32|   ap_fifo  |     in1_word_V    |    pointer   |
|in1_word_V_empty_n  |  in |    1|   ap_fifo  |     in1_word_V    |    pointer   |
|in1_word_V_read     | out |    1|   ap_fifo  |     in1_word_V    |    pointer   |
|conf_info_mac_n     |  in |   32|   ap_none  |  conf_info_mac_n  |    scalar    |
|conf_info_mac_vec   |  in |   32|   ap_none  | conf_info_mac_vec |    scalar    |
|conf_info_mac_len   |  in |   32|   ap_none  | conf_info_mac_len |    scalar    |
|load_ctrl           | out |   96|    ap_hs   |     load_ctrl     |    pointer   |
|load_ctrl_ap_vld    | out |    1|    ap_hs   |     load_ctrl     |    pointer   |
|load_ctrl_ap_ack    |  in |    1|    ap_hs   |     load_ctrl     |    pointer   |
|store_ctrl          | out |   96|    ap_hs   |     store_ctrl    |    pointer   |
|store_ctrl_ap_vld   | out |    1|    ap_hs   |     store_ctrl    |    pointer   |
|store_ctrl_ap_ack   |  in |    1|    ap_hs   |     store_ctrl    |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_start            |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_done             | out |    1| ap_ctrl_hs |        top        | return value |
|ap_ready            | out |    1| ap_ctrl_hs |        top        | return value |
|ap_idle             | out |    1| ap_ctrl_hs |        top        | return value |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96* %store_ctrl), !map !51"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96* %load_ctrl), !map !63"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_word_V), !map !73"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in1_word_V), !map !79"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %conf_info_mac_n), !map !83"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %conf_info_mac_vec), !map !89"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %conf_info_mac_len), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* %load_ctrl, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/espacc.cc:119]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* %store_ctrl, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/espacc.cc:119]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conf_info_mac_len, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/espacc.cc:119]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conf_info_mac_n, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/espacc.cc:119]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conf_info_mac_vec, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/espacc.cc:119]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conf_info_mac_len_re = call i32 @_ssdm_op_Read.ap_none.i32(i32 %conf_info_mac_len)" [../src/espacc.cc:112]   --->   Operation 19 'read' 'conf_info_mac_len_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conf_info_mac_vec_re = call i32 @_ssdm_op_Read.ap_none.i32(i32 %conf_info_mac_vec)" [../src/espacc.cc:112]   --->   Operation 20 'read' 'conf_info_mac_vec_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conf_info_mac_n_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %conf_info_mac_n)" [../src/espacc.cc:112]   --->   Operation 21 'read' 'conf_info_mac_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "br label %1" [../src/espacc.cc:127]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_0 = phi i32 [ 0, %0 ], [ %b, %batching ]"   --->   Operation 23 'phi' 'b_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.26ns)   --->   "%icmp_ln127 = icmp eq i32 %b_0, %conf_info_mac_n_read" [../src/espacc.cc:127]   --->   Operation 24 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i32 %b_0, i32 %conf_info_mac_n)" [../src/espacc.cc:127]   --->   Operation 25 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.51ns)   --->   "%b = add i32 %b_0, 1" [../src/espacc.cc:127]   --->   Operation 26 'add' 'b' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %2, label %batching" [../src/espacc.cc:127]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (5.48ns)   --->   "call fastcc void @dataflow_in_loop_bat(i32* %in1_word_V, i32 %conf_info_mac_vec_re, i32 %conf_info_mac_len_re, i96* %load_ctrl, i32 %b_0, i32* %out_word_V, i32 %conf_info_mac_n_read, i96* %store_ctrl)" [../src/espacc.cc:112]   --->   Operation 28 'call' <Predicate = (!icmp_ln127)> <Delay = 5.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [../src/espacc.cc:156]   --->   Operation 29 'ret' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [../src/espacc.cc:128]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [../src/espacc.cc:128]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 32 'speclooptripcount' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str7) nounwind" [../src/espacc.cc:132]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_bat(i32* %in1_word_V, i32 %conf_info_mac_vec_re, i32 %conf_info_mac_len_re, i96* %load_ctrl, i32 %b_0, i32* %out_word_V, i32 %conf_info_mac_n_read, i96* %store_ctrl)" [../src/espacc.cc:112]   --->   Operation 34 'call' <Predicate = (!icmp_ln127)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp)" [../src/espacc.cc:155]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [../src/espacc.cc:127]   --->   Operation 36 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_word_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1_word_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conf_info_mac_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conf_info_mac_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conf_info_mac_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ store_ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
spectopmodule_ln0          (spectopmodule       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln119        (specinterface       ) [ 0000]
specinterface_ln119        (specinterface       ) [ 0000]
specinterface_ln119        (specinterface       ) [ 0000]
specinterface_ln119        (specinterface       ) [ 0000]
specinterface_ln119        (specinterface       ) [ 0000]
conf_info_mac_len_re       (read                ) [ 0011]
conf_info_mac_vec_re       (read                ) [ 0011]
conf_info_mac_n_read       (read                ) [ 0011]
br_ln127                   (br                  ) [ 0111]
b_0                        (phi                 ) [ 0011]
icmp_ln127                 (icmp                ) [ 0011]
specdataflowpipeline_ln127 (specdataflowpipeline) [ 0000]
b                          (add                 ) [ 0111]
br_ln127                   (br                  ) [ 0000]
ret_ln156                  (ret                 ) [ 0000]
specloopname_ln128         (specloopname        ) [ 0000]
tmp                        (specregionbegin     ) [ 0000]
speclooptripcount_ln0      (speclooptripcount   ) [ 0000]
specloopname_ln132         (specloopname        ) [ 0000]
call_ln112                 (call                ) [ 0000]
empty                      (specregionend       ) [ 0000]
br_ln127                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_word_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_word_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_word_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_word_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conf_info_mac_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conf_info_mac_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conf_info_mac_vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conf_info_mac_vec"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conf_info_mac_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conf_info_mac_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="load_ctrl">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_ctrl"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="store_ctrl">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_ctrl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_bat"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="conf_info_mac_len_re_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conf_info_mac_len_re/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conf_info_mac_vec_re_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conf_info_mac_vec_re/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conf_info_mac_n_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conf_info_mac_n_read/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="b_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_dataflow_in_loop_bat_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="0" index="3" bw="32" slack="1"/>
<pin id="97" dir="0" index="4" bw="96" slack="0"/>
<pin id="98" dir="0" index="5" bw="32" slack="0"/>
<pin id="99" dir="0" index="6" bw="32" slack="0"/>
<pin id="100" dir="0" index="7" bw="32" slack="1"/>
<pin id="101" dir="0" index="8" bw="96" slack="0"/>
<pin id="102" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln127_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="conf_info_mac_len_re_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conf_info_mac_len_re "/>
</bind>
</comp>

<comp id="125" class="1005" name="conf_info_mac_vec_re_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conf_info_mac_vec_re "/>
</bind>
</comp>

<comp id="130" class="1005" name="conf_info_mac_n_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conf_info_mac_n_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln127_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="140" class="1005" name="b_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="106"><net_src comp="84" pin="4"/><net_sink comp="92" pin=5"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="113"><net_src comp="84" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="84" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="128"><net_src comp="68" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="92" pin=7"/></net>

<net id="139"><net_src comp="109" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="114" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_word_V | {2 3 }
	Port: load_ctrl | {2 3 }
	Port: store_ctrl | {2 3 }
 - Input state : 
	Port: top : in1_word_V | {2 3 }
	Port: top : conf_info_mac_n | {1 }
	Port: top : conf_info_mac_vec | {1 }
	Port: top : conf_info_mac_len | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln127 : 1
		specdataflowpipeline_ln127 : 1
		b : 1
		br_ln127 : 2
		call_ln112 : 1
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |  grp_dataflow_in_loop_bat_fu_92 |    17   |    18   |  10.353 |   1269  |   712   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |             b_fu_114            |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |        icmp_ln127_fu_109        |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          | conf_info_mac_len_re_read_fu_62 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | conf_info_mac_vec_re_read_fu_68 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | conf_info_mac_n_read_read_fu_74 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    17   |    18   |  10.353 |   1269  |   769   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         b_0_reg_80         |   32   |
|          b_reg_140         |   32   |
|conf_info_mac_len_re_reg_120|   32   |
|conf_info_mac_n_read_reg_130|   32   |
|conf_info_mac_vec_re_reg_125|   32   |
|     icmp_ln127_reg_136     |    1   |
+----------------------------+--------+
|            Total           |   161  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| b_0_reg_80 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||   0.85  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   17   |   18   |   10   |  1269  |   769  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   17   |   18   |   11   |  1430  |   778  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
