{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 15:15:33 2010 " "Info: Processing started: Sun Oct 03 15:15:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ship_proto -c ship_proto --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ship_proto -c ship_proto --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\] register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n 31.538 ns " "Info: Slack time is 31.538 ns for clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" between source register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\]\" and destination register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.19 MHz 8.461 ns " "Info: Fmax is 118.19 MHz (period= 8.461 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.762 ns + Largest register register " "Info: + Largest register to register requirement is 39.762 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.999 ns + " "Info: + Setup relationship between source and destination is 39.999 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.615 ns " "Info: + Latch edge is 37.615 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns + Largest " "Info: + Largest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.616 ns + Shortest register " "Info: + Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.616 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n 3 REG LCFF_X35_Y16_N25 30 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X35_Y16_N25; Fanout = 30; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.53 % ) " "Info: Total cell delay = 0.537 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 79.47 % ) " "Info: Total interconnect delay = 2.079 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 source 2.639 ns - Longest register " "Info: - Longest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\] 3 REG LCFF_X27_Y15_N29 9 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y15_N29; Fanout = 9; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.224 ns - Longest register register " "Info: - Longest register to register delay is 8.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\] 1 REG LCFF_X27_Y15_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y15_N29; Fanout = 9; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter13a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/a_graycounter_egc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.420 ns) 1.762 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~4 2 COMB LCCOMB_X28_Y17_N20 1 " "Info: 2: + IC(1.342 ns) + CELL(0.420 ns) = 1.762 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 2.464 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5 3 COMB LCCOMB_X28_Y17_N30 3 " "Info: 3: + IC(0.264 ns) + CELL(0.438 ns) = 2.464 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 3; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:wrfull_eq_comp\|aneb_result_wire\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.438 ns) 5.032 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_halt 4 COMB LCCOMB_X48_Y19_N24 6 " "Info: 4: + IC(2.130 ns) + CELL(0.438 ns) = 5.032 ns; Loc. = LCCOMB_X48_Y19_N24; Fanout = 6; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_halt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 5.590 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector27~0 5 COMB LCCOMB_X48_Y19_N10 1 " "Info: 5: + IC(0.283 ns) + CELL(0.275 ns) = 5.590 ns; Loc. = LCCOMB_X48_Y19_N10; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector27~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 6.291 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector27~1 6 COMB LCCOMB_X48_Y19_N8 1 " "Info: 6: + IC(0.263 ns) + CELL(0.438 ns) = 6.291 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector27~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.420 ns) 8.140 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n~feeder 7 COMB LCCOMB_X35_Y16_N24 1 " "Info: 7: + IC(1.429 ns) + CELL(0.420 ns) = 8.140 ns; Loc. = LCCOMB_X35_Y16_N24; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.224 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n 8 REG LCFF_X35_Y16_N25 30 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 8.224 ns; Loc. = LCFF_X35_Y16_N25; Fanout = 30; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|enet_rd_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 30.56 % ) " "Info: Total cell delay = 2.513 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.711 ns ( 69.44 % ) " "Info: Total interconnect delay = 5.711 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.342ns 0.264ns 2.130ns 0.283ns 0.263ns 1.429ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.438ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_halt {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector27~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n~feeder {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n {} } { 0.000ns 1.342ns 0.264ns 2.130ns 0.283ns 0.263ns 1.429ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.438ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register count\[2\] register to_see2\[8\] 11.849 ns " "Info: Slack time is 11.849 ns for clock \"CLOCK_50\" between source register \"count\[2\]\" and destination register \"to_see2\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "122.68 MHz 8.151 ns " "Info: Fmax is 122.68 MHz (period= 8.151 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.784 ns + Largest register register " "Info: + Largest register to register requirement is 19.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 4043 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4043; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns to_see2\[8\] 3 REG LCFF_X40_Y23_N21 7 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X40_Y23_N21; Fanout = 7; REG Node = 'to_see2\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 4043 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4043; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns count\[2\] 3 REG LCFF_X44_Y23_N11 49 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y23_N11; Fanout = 49; REG Node = 'count\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl count[2] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.935 ns - Longest register register " "Info: - Longest register to register delay is 7.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[2\] 1 REG LCFF_X44_Y23_N11 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N11; Fanout = 49; REG Node = 'count\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.413 ns) 1.241 ns to_see2~58 2 COMB LCCOMB_X43_Y23_N24 1 " "Info: 2: + IC(0.828 ns) + CELL(0.413 ns) = 1.241 ns; Loc. = LCCOMB_X43_Y23_N24; Fanout = 1; COMB Node = 'to_see2~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { count[2] to_see2~58 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.438 ns) 2.644 ns to_see2~59 3 COMB LCCOMB_X44_Y22_N30 1 " "Info: 3: + IC(0.965 ns) + CELL(0.438 ns) = 2.644 ns; Loc. = LCCOMB_X44_Y22_N30; Fanout = 1; COMB Node = 'to_see2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { to_see2~58 to_see2~59 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.437 ns) 3.777 ns to_see2~60 4 COMB LCCOMB_X43_Y22_N0 1 " "Info: 4: + IC(0.696 ns) + CELL(0.437 ns) = 3.777 ns; Loc. = LCCOMB_X43_Y22_N0; Fanout = 1; COMB Node = 'to_see2~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { to_see2~59 to_see2~60 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.150 ns) 4.882 ns to_see2~61 5 COMB LCCOMB_X41_Y21_N24 1 " "Info: 5: + IC(0.955 ns) + CELL(0.150 ns) = 4.882 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = 'to_see2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { to_see2~60 to_see2~61 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.419 ns) 5.970 ns to_see2~62 6 COMB LCCOMB_X40_Y21_N4 1 " "Info: 6: + IC(0.669 ns) + CELL(0.419 ns) = 5.970 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 1; COMB Node = 'to_see2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { to_see2~61 to_see2~62 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.438 ns) 7.153 ns to_see2~63 7 COMB LCCOMB_X40_Y23_N10 1 " "Info: 7: + IC(0.745 ns) + CELL(0.438 ns) = 7.153 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 1; COMB Node = 'to_see2~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { to_see2~62 to_see2~63 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 7.851 ns to_see2~92 8 COMB LCCOMB_X40_Y23_N20 1 " "Info: 8: + IC(0.260 ns) + CELL(0.438 ns) = 7.851 ns; Loc. = LCCOMB_X40_Y23_N20; Fanout = 1; COMB Node = 'to_see2~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { to_see2~63 to_see2~92 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.935 ns to_see2\[8\] 9 REG LCFF_X40_Y23_N21 7 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.935 ns; Loc. = LCFF_X40_Y23_N21; Fanout = 7; REG Node = 'to_see2\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { to_see2~92 to_see2[8] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.817 ns ( 35.50 % ) " "Info: Total cell delay = 2.817 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.118 ns ( 64.50 % ) " "Info: Total interconnect delay = 5.118 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { count[2] to_see2~58 to_see2~59 to_see2~60 to_see2~61 to_see2~62 to_see2~63 to_see2~92 to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { count[2] {} to_see2~58 {} to_see2~59 {} to_see2~60 {} to_see2~61 {} to_see2~62 {} to_see2~63 {} to_see2~92 {} to_see2[8] {} } { 0.000ns 0.828ns 0.965ns 0.696ns 0.955ns 0.669ns 0.745ns 0.260ns 0.000ns } { 0.000ns 0.413ns 0.438ns 0.437ns 0.150ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { count[2] to_see2~58 to_see2~59 to_see2~60 to_see2~61 to_see2~62 to_see2~63 to_see2~92 to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { count[2] {} to_see2~58 {} to_see2~59 {} to_see2~60 {} to_see2~61 {} to_see2~62 {} to_see2~63 {} to_see2~92 {} to_see2[8] {} } { 0.000ns 0.828ns 0.965ns 0.696ns 0.955ns 0.669ns 0.745ns 0.260ns 0.000ns } { 0.000ns 0.413ns 0.438ns 0.437ns 0.150ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:auto_hub\|tdo 69.63 MHz 14.362 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 69.63 MHz between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 14.362 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.967 ns + Longest register register " "Info: + Longest register to register delay is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X30_Y25_N17 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y25_N17; Fanout = 50; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.275 ns) 1.891 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0 2 COMB LCCOMB_X32_Y23_N30 6 " "Info: 2: + IC(1.616 ns) + CELL(0.275 ns) = 1.891 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 900 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.415 ns) 2.565 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.415 ns) = 2.565 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 3.455 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.452 ns) + CELL(0.438 ns) = 3.455 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.438 ns) 4.887 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X31_Y24_N28 1 " "Info: 5: + IC(0.994 ns) + CELL(0.438 ns) = 4.887 ns; Loc. = LCCOMB_X31_Y24_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 5.550 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X31_Y24_N24 1 " "Info: 6: + IC(0.244 ns) + CELL(0.419 ns) = 5.550 ns; Loc. = LCCOMB_X31_Y24_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.393 ns) 6.883 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X29_Y25_N2 1 " "Info: 7: + IC(0.940 ns) + CELL(0.393 ns) = 6.883 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.967 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X29_Y25_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.967 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.462 ns ( 35.34 % ) " "Info: Total cell delay = 2.462 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 64.66 % ) " "Info: Total interconnect delay = 4.505 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.616ns 0.259ns 0.452ns 0.994ns 0.244ns 0.940ns 0.000ns } { 0.000ns 0.275ns 0.415ns 0.438ns 0.438ns 0.419ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.436 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1888 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G0; Fanout = 1888; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.436 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X29_Y25_N3 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 4.436 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.899 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.436 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1888 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G0; Fanout = 1888; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.436 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X30_Y25_N17 50 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 4.436 ns; Loc. = LCFF_X30_Y25_N17; Fanout = 50; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.899 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.616ns 0.259ns 0.452ns 0.994ns 0.244ns 0.940ns 0.000ns } { 0.000ns 0.275ns 0.415ns 0.438ns 0.438ns 0.419ns 0.393ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.877ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 391 ps " "Info: Minimum slack time is 391 ps for clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" between source register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status\" and destination register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 1 REG LCFF_X38_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status~0 2 COMB LCCOMB_X38_Y17_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X38_Y17_N16; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X38_Y17_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.625 ns + Longest register " "Info: + Longest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.625 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X38_Y17_N17 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.088 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 source 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to source register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.625 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X38_Y17_N17 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X38_Y17_N17; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.088 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X33_Y21_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X33_Y21_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y21_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X33_Y21_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 4043 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4043; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X33_Y21_N31 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 4043 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4043; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X33_Y21_N31 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\] ENET_DATA\[8\] CLOCK_27 9.359 ns register " "Info: tsu for register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\]\" (data pin = \"ENET_DATA\[8\]\", clock pin = \"CLOCK_27\") is 9.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.642 ns + Longest pin register " "Info: + Longest pin to register delay is 9.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENET_DATA\[8\] 1 PIN PIN_B20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B20; Fanout = 1; PIN Node = 'ENET_DATA\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ENET_DATA\[8\]~8 2 COMB IOC_X55_Y36_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X55_Y36_N1; Fanout = 5; COMB Node = 'ENET_DATA\[8\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ENET_DATA[8] ENET_DATA[8]~8 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.072 ns) + CELL(0.414 ns) 7.336 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~13 3 COMB LCCOMB_X46_Y20_N16 2 " "Info: 3: + IC(6.072 ns) + CELL(0.414 ns) = 7.336 ns; Loc. = LCCOMB_X46_Y20_N16; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.486 ns" { ENET_DATA[8]~8 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.407 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~15 4 COMB LCCOMB_X46_Y20_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.407 ns; Loc. = LCCOMB_X46_Y20_N18; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.478 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~17 5 COMB LCCOMB_X46_Y20_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.478 ns; Loc. = LCCOMB_X46_Y20_N20; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.549 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~19 6 COMB LCCOMB_X46_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.549 ns; Loc. = LCCOMB_X46_Y20_N22; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.959 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~20 7 COMB LCCOMB_X46_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.959 ns; Loc. = LCCOMB_X46_Y20_N24; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.366 ns) 9.642 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\] 8 REG LCFF_X47_Y20_N23 3 " "Info: 8: + IC(1.317 ns) + CELL(0.366 ns) = 9.642 ns; Loc. = LCFF_X47_Y20_N23; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.253 ns ( 23.37 % ) " "Info: Total cell delay = 2.253 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.389 ns ( 76.63 % ) " "Info: Total interconnect delay = 7.389 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.642 ns" { ENET_DATA[8] ENET_DATA[8]~8 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.642 ns" { ENET_DATA[8] {} ENET_DATA[8]~8 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 0.000ns 6.072ns 0.000ns 0.000ns 0.000ns 0.000ns 1.317ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ethernet_clk:e25\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 159 0 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\] 3 REG LCFF_X47_Y20_N23 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X47_Y20_N23; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.642 ns" { ENET_DATA[8] ENET_DATA[8]~8 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.642 ns" { ENET_DATA[8] {} ENET_DATA[8]~8 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~17 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~19 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~20 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 0.000ns 6.072ns 0.000ns 0.000ns 0.000ns 0.000ns 1.317ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] debounce_DE2_SW:debSW\|debouncer:sw15\|clean 12.572 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"debounce_DE2_SW:debSW\|debouncer:sw15\|clean\" is 12.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.709 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 4043 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4043; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 2.709 ns debounce_DE2_SW:debSW\|debouncer:sw15\|clean 3 REG LCFF_X29_Y2_N1 4 " "Info: 3: + IC(1.055 ns) + CELL(0.537 ns) = 2.709 ns; Loc. = LCFF_X29_Y2_N1; Fanout = 4; REG Node = 'debounce_DE2_SW:debSW\|debouncer:sw15\|clean'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw15|clean } "NODE_NAME" } } { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.70 % ) " "Info: Total cell delay = 1.536 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.173 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { CLOCK_50 CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw15|clean } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} debounce_DE2_SW:debSW|debouncer:sw15|clean {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.613 ns + Longest register pin " "Info: + Longest register to pin delay is 9.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce_DE2_SW:debSW\|debouncer:sw15\|clean 1 REG LCFF_X29_Y2_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N1; Fanout = 4; REG Node = 'debounce_DE2_SW:debSW\|debouncer:sw15\|clean'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce_DE2_SW:debSW|debouncer:sw15|clean } "NODE_NAME" } } { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.001 ns) + CELL(0.438 ns) 3.439 ns LEDR~0 2 COMB LCCOMB_X44_Y22_N24 1 " "Info: 2: + IC(3.001 ns) + CELL(0.438 ns) = 3.439 ns; Loc. = LCCOMB_X44_Y22_N24; Fanout = 1; COMB Node = 'LEDR~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { debounce_DE2_SW:debSW|debouncer:sw15|clean LEDR~0 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(2.818 ns) 9.613 ns LEDR\[0\] 3 PIN PIN_AE23 0 " "Info: 3: + IC(3.356 ns) + CELL(2.818 ns) = 9.613 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LEDR~0 LEDR[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 177 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 33.87 % ) " "Info: Total cell delay = 3.256 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.357 ns ( 66.13 % ) " "Info: Total interconnect delay = 6.357 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { debounce_DE2_SW:debSW|debouncer:sw15|clean LEDR~0 LEDR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { debounce_DE2_SW:debSW|debouncer:sw15|clean {} LEDR~0 {} LEDR[0] {} } { 0.000ns 3.001ns 3.356ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { CLOCK_50 CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw15|clean } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} debounce_DE2_SW:debSW|debouncer:sw15|clean {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { debounce_DE2_SW:debSW|debouncer:sw15|clean LEDR~0 LEDR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { debounce_DE2_SW:debSW|debouncer:sw15|clean {} LEDR~0 {} LEDR[0] {} } { 0.000ns 3.001ns 3.356ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] ENET_RST_N 5.599 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"ENET_RST_N\" is 5.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 990 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 990; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 163 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(2.818 ns) 5.599 ns ENET_RST_N 2 PIN PIN_B23 0 " "Info: 2: + IC(1.919 ns) + CELL(2.818 ns) = 5.599 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 265 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.680 ns ( 65.73 % ) " "Info: Total cell delay = 3.680 ns ( 65.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 34.27 % ) " "Info: Total interconnect delay = 1.919 ns ( 34.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { KEY[0] {} KEY[0]~combout {} ENET_RST_N {} } { 0.000ns 0.000ns 1.919ns } { 0.000ns 0.862ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.552 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.447 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.877 ns) + CELL(0.000 ns) 2.877 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1888 " "Info: 2: + IC(2.877 ns) + CELL(0.000 ns) = 2.877 ns; Loc. = CLKCTRL_G0; Fanout = 1888; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 4.447 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X28_Y23_N1 3 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 4.447 ns; Loc. = LCFF_X28_Y23_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.910 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.877ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.161 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.271 ns) 3.077 ns sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0 2 COMB LCCOMB_X28_Y23_N0 3 " "Info: 2: + IC(2.806 ns) + CELL(0.271 ns) = 3.077 ns; Loc. = LCCOMB_X28_Y23_N0; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|virtual_ir_dr_scan_proc~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.161 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\] 3 REG LCFF_X28_Y23_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.161 ns; Loc. = LCFF_X28_Y23_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 11.23 % ) " "Info: Total cell delay = 0.355 ns ( 11.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 88.77 % ) " "Info: Total interconnect delay = 2.806 ns ( 88.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.806ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.877ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|virtual_ir_dr_scan_proc~0 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15] {} } { 0.000ns 2.806ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 03 15:15:41 2010 " "Info: Processing ended: Sun Oct 03 15:15:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
