# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../neopixel-pwm.srcs/sources_1/ip/clk_wiz_0" \
"sim_top_time_synth.v" \

# Do not sort compile order
nosort
