#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa51fd00040 .scope module, "shiftertest" "shiftertest" 2 8;
 .timescale 0 0;
v0x7fa51fd135e0_0 .var "I", 25 0;
v0x7fa51fd136a0_0 .net "Q", 27 0, L_0x7fa51fd13770;  1 drivers
S_0x7fa51fd03560 .scope module, "UUT" "shifter26" 2 11, 2 1 0, S_0x7fa51fd00040;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "I"
    .port_info 1 /OUTPUT 28 "Q"
v0x7fa51fd001a0_0 .net "I", 25 0, v0x7fa51fd135e0_0;  1 drivers
v0x7fa51fd13460_0 .net "Q", 27 0, L_0x7fa51fd13770;  alias, 1 drivers
L_0x1049f0008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa51fd13500_0 .net/2u *"_s0", 1 0, L_0x1049f0008;  1 drivers
L_0x7fa51fd13770 .concat [ 2 26 0 0], L_0x1049f0008, v0x7fa51fd135e0_0;
    .scope S_0x7fa51fd00040;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 67108863, 0, 26;
    %store/vec4 v0x7fa51fd135e0_0, 0, 26;
    %delay 50, 0;
    %vpi_call 2 16 "$display", "%b", v0x7fa51fd136a0_0 {0 0 0};
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shifter26.v";
