\doxysubsubsubsection{DMA Memory burst}
\hypertarget{group__DMA__Memory__burst}{}\label{group__DMA__Memory__burst}\index{DMA Memory burst@{DMA Memory burst}}


DMA memory burst.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__DMA__Memory__burst_ga4e94b7250e6a4f53d702b42b15796953}\label{group__DMA__Memory__burst_ga4e94b7250e6a4f53d702b42b15796953} 
\#define {\bfseries DMA\+\_\+\+MBURST\+\_\+\+SINGLE}~0x00000000U
\item 
\Hypertarget{group__DMA__Memory__burst_gac9efcb13b2f0a715edb931dde213c000}\label{group__DMA__Memory__burst_gac9efcb13b2f0a715edb931dde213c000} 
\#define {\bfseries DMA\+\_\+\+MBURST\+\_\+\+INC4}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e3931a8f14ffe008b8717e1b3232fca}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}})
\item 
\Hypertarget{group__DMA__Memory__burst_ga4b8834930bb3b93cd3fcf04660b6933d}\label{group__DMA__Memory__burst_ga4b8834930bb3b93cd3fcf04660b6933d} 
\#define {\bfseries DMA\+\_\+\+MBURST\+\_\+\+INC8}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}})
\item 
\Hypertarget{group__DMA__Memory__burst_ga7812aea620b09c4f4281d614d86e6094}\label{group__DMA__Memory__burst_ga7812aea620b09c4f4281d614d86e6094} 
\#define {\bfseries DMA\+\_\+\+MBURST\+\_\+\+INC16}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
DMA memory burst. 

