# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sumator.srcs/sources_1/bd/sumator_design/ipshared/85a3" \
"../../../../sumator.ip_user_files/bd/sumator_design/ipshared/efb9/hdl/sum_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib  --include "../../../../sumator.srcs/sources_1/bd/sumator_design/ipshared/85a3" \
"../../../../sumator.ip_user_files/bd/sumator_design/ipshared/efb9/hdl/sumator.sv" \

verilog xil_defaultlib  --include "../../../../sumator.srcs/sources_1/bd/sumator_design/ipshared/85a3" \
"../../../../sumator.ip_user_files/bd/sumator_design/ipshared/efb9/hdl/sum_ip_v1_0.v" \
"../../../../sumator.ip_user_files/bd/sumator_design/ip/sumator_design_sum_ip_0_0/sim/sumator_design_sum_ip_0_0.v" \
"../../../../sumator.ip_user_files/bd/sumator_design/ip/sumator_design_lmb_bram_0/sim/sumator_design_lmb_bram_0.v" \
"../../../../sumator.ip_user_files/bd/sumator_design/ip/sumator_design_clk_wiz_1_0/sumator_design_clk_wiz_1_0_clk_wiz.v" \
"../../../../sumator.ip_user_files/bd/sumator_design/ip/sumator_design_clk_wiz_1_0/sumator_design_clk_wiz_1_0.v" \
"../../../../sumator.ip_user_files/bd/sumator_design/sim/sumator_design.v" \
"../../../../sumator.srcs/sources_1/bd/sumator_design/hdl/sumator_design_wrapper.v" \
"../../../../sumator.srcs/sim_1/new/sumator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
