<profile>

<section name = "Vitis HLS Report for 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'" level="0">
<item name = "Date">Wed Jul 16 18:22:37 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">FFT_DIT_RN</item>
<item name = "Solution">FFT_DIT_RN (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 4.956 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.183 us, 0.183 us, 34, 34, loop auto-rewind stp (delay=2 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FROM_BLOCK_TO_CYCLIC">35, 35, 5, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 857, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 56, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 837, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_5_1_1_U11">sparsemux_7_2_5_1_1, 0, 0, 0, 14, 0</column>
<column name="sparsemux_7_2_5_1_1_U12">sparsemux_7_2_5_1_1, 0, 0, 0, 14, 0</column>
<column name="sparsemux_7_2_5_1_1_U13">sparsemux_7_2_5_1_1, 0, 0, 0, 14, 0</column>
<column name="sparsemux_7_2_5_1_1_U14">sparsemux_7_2_5_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln285_1_fu_349_p2">+, 0, 0, 13, 5, 2</column>
<column name="add_ln285_2_fu_354_p2">+, 0, 0, 13, 5, 2</column>
<column name="i_fu_312_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_condition_316">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln279_fu_338_p2">icmp, 0, 0, 13, 5, 2</column>
<column name="icmp_ln298_1_fu_444_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln298_2_fu_449_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="icmp_ln298_fu_432_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="p_0_079_1_i_fu_624_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_079_2_i_fu_648_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_079_3_i_fu_672_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_079_i_fu_600_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_180_1_i_fu_636_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_180_2_i_fu_660_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_180_3_i_fu_684_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_0_180_i_fu_612_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_10_fu_485_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_11_fu_655_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_12_fu_493_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_13_fu_667_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_14_fu_500_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_15_fu_679_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_1_fu_595_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_2_fu_454_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_3_fu_607_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_4_fu_461_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_5_fu_619_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_6_fu_469_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_7_fu_631_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_8_fu_477_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_9_fu_643_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln298_fu_437_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i93_load">9, 2, 5, 10</column>
<column name="i93_fu_82">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="cyclic_offset_2_reg_755">3, 0, 3, 0</column>
<column name="cyclic_offset_3_reg_920">5, 0, 5, 0</column>
<column name="cyclic_offset_4_reg_925">5, 0, 5, 0</column>
<column name="cyclic_offset_5_reg_930">5, 0, 5, 0</column>
<column name="cyclic_offset_6_reg_935">5, 0, 5, 0</column>
<column name="i93_fu_82">5, 0, 5, 0</column>
<column name="i93_load_reg_718">5, 0, 5, 0</column>
<column name="i_reg_735">5, 0, 5, 0</column>
<column name="icmp_ln298_1_reg_861">1, 0, 1, 0</column>
<column name="icmp_ln298_2_reg_873">1, 0, 1, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838">32, 0, 32, 0</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850">32, 0, 32, 0</column>
<column name="select_ln298_10_reg_905">32, 0, 32, 0</column>
<column name="select_ln298_12_reg_910">32, 0, 32, 0</column>
<column name="select_ln298_14_reg_915">32, 0, 32, 0</column>
<column name="select_ln298_2_reg_885">32, 0, 32, 0</column>
<column name="select_ln298_4_reg_890">32, 0, 32, 0</column>
<column name="select_ln298_6_reg_895">32, 0, 32, 0</column>
<column name="select_ln298_8_reg_900">32, 0, 32, 0</column>
<column name="select_ln298_reg_856">32, 0, 32, 0</column>
<column name="tmp_1_reg_794">3, 0, 3, 0</column>
<column name="tmp_1_reg_794_pp0_iter2_reg">3, 0, 3, 0</column>
<column name="tmp_2_reg_799">3, 0, 3, 0</column>
<column name="tmp_2_reg_799_pp0_iter2_reg">3, 0, 3, 0</column>
<column name="tmp_reg_750">3, 0, 3, 0</column>
<column name="trunc_ln285_reg_724">2, 0, 2, 0</column>
<column name="cyclic_offset_2_reg_755">64, 32, 3, 0</column>
<column name="tmp_reg_750">64, 32, 3, 0</column>
<column name="trunc_ln285_reg_724">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, return value</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0">in, 32, ap_memory, reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3, array</column>
</table>
</item>
</section>
</profile>
