$date
	Fri Dec 12 20:37:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_subtractor $end
$var wire 1 ! d $end
$var wire 1 " bor $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 ! d $end
$var wire 1 " bor $end
$var reg 2 & temp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1"
b11 &
1$
#20
0"
b1 &
0$
1#
#30
0!
b0 &
1$
#40
1!
1"
b11 &
1%
0$
0#
#50
0!
b10 &
1$
#60
0"
b0 &
0$
1#
#70
1!
1"
b11 &
1$
#80
