# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/uarttxbuf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:13 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 21:40:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:13 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 21:40:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/printable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:13 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/lfsr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/latticehx1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/Lab4_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_buart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:14 on Jun 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 21:40:14 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:25 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 21:40:25 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:25 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 21:40:25 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:25 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 21:40:25 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 21:40:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:27 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 21:40:27 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:27 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 21:40:27 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:27 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 21:40:27 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:27 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 21:40:27 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 21:40:36 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L12345678Eabcd!L12345678Df0c0276cb0** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(246)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 246
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:11 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 21:43:11 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:11 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:12 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 21:43:12 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 21:43:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 21:43:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 21:43:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 21:43:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 21:43:13 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 21:43:19 on Jun 01,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 21:43:19 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
L12345run
678Erun
abcd!run
run
L12345run
678run
Df0run
c0276cbrun
0run
run
run
run
run
run -all
# ]}
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 21:43:54 on Jun 01,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 21:43:54 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run -all
# L12345678Eabcd!L12345678Df0c0276cb0]}
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 23:31:26 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 23:31:31 on Jun 01,2019, Elapsed time: 1:47:37
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 23:31:31 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L12345678Eabcd!L12345678Df0c0276cb0]}
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 23:31:48 on Jun 01,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 23:31:48 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:20 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 23:40:20 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:20 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 23:40:20 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:20 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 23:40:20 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:20 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 23:40:20 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:21 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 23:40:21 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 23:40:22 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 23:40:22 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 23:40:22 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Jun 01,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 23:40:22 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 23:40:27 on Jun 01,2019, Elapsed time: 0:08:39
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 23:40:27 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run
run
L123456run
# 78
# Eabcd!
# L12345678
run
# Df0c0276cb0
run
run -continue
run -all
# ]}
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 23:41:02 on Jun 01,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 23:41:02 on Jun 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L12345678
# Eabcd!
# L12345678
# Df0c0276cb0
# ]}
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:25 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 00:55:25 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 00:55:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:26 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 00:55:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 00:55:31 on Jun 02,2019, Elapsed time: 1:14:29
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 00:55:31 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run -all
# L12345678
# Eabcd!
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 01:13:49 on Jun 02,2019, Elapsed time: 0:18:18
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 01:13:50 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
run -all
# L12345678
# Eabcd!
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 02:04:13 on Jun 02,2019, Elapsed time: 0:50:23
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 02:04:13 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scdp/*
run -all
# L12345678
# Eabcd!
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 02:36:26 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:27 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 02:36:27 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:28 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 02:36:28 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:28 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 02:36:28 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:38 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 02:36:38 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:38 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 02:36:38 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:38 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 02:36:38 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:38 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:39 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 02:36:39 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:40 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 02:36:40 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:40 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 02:36:40 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:40 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 02:36:40 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:40 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 02:36:40 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 02:36:46 on Jun 02,2019, Elapsed time: 0:32:33
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 02:36:46 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scdp/*
run -all
# L12345678
# Eabcd!
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
