<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="simulation_top" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="lpcore_init_event_stream" src_type="stream&lt;TimeWarpEvent, 0&gt;*" src_isptr="1" src_bitwidth="160" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_init_event_stream_0" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_init_event_stream_1" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="lpcore_event_queue_full_stream" src_type="stream&lt;bool, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_event_queue_full_stream_0" hw_bitwidth="1" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_event_queue_full_stream_1" hw_bitwidth="1" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="lpcore_anti_message_stream" src_type="stream&lt;TimeWarpEvent, 0&gt;*" src_isptr="1" src_bitwidth="160" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_anti_message_stream_0" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_anti_message_stream_1" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="lpcore_enqueue_event_stream" src_type="stream&lt;TimeWarpEvent, 0&gt;*" src_isptr="1" src_bitwidth="160" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_enqueue_event_stream_0" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_enqueue_event_stream_1" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="lpcore_output_event_stream" src_type="stream&lt;TimeWarpEvent, 0&gt;*" src_isptr="1" src_bitwidth="160" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_output_event_stream_0" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_output_event_stream_1" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="lpcore_cancellation_unit_output_stream" src_type="stream&lt;TimeWarpEvent, 0&gt;*" src_isptr="1" src_bitwidth="160" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_cancellation_unit_output_stream_0" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_cancellation_unit_output_stream_1" hw_bitwidth="129" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="lpcore_commit_time_stream" src_type="stream&lt;ap_int&lt;32&gt;, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_commit_time_stream_0" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="lpcore_commit_time_stream_1" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
