{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 20:46:52 2011 " "Info: Processing started: Tue Nov 08 20:46:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Default EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_Default\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 16 3125 0 0 " "Info: Implementing clock multiplication of 16, clock division of 3125, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 64 3125 0 0 " "Info: Implementing clock multiplication of 64, clock division of 3125, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_SET_PLL_COMPENSATE" "CLKUN CLK\[4\] PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Info: Compensating output pin \"CLKUN\", which is fed by CLK\[4\] port of PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/the_pll.v" 138 0 0 } } { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/altpll_reconfig_rom.v" 84 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 72 400 784 328 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 0 "Compensating output pin \"%1!s!\", which is fed by %2!s! port of PLL \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 10 1 0 0 " "Info: Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 10 1 180 1000 " "Info: Implementing clock multiplication of 10, clock division of 1, and phase shift of 180 degrees (1000 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 5 2 180 4000 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 180 degrees (4000 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MainPLL_500MBPS.mif PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Warning: Scan chain Memory Initialization File Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/MainPLL_500MBPS.mif for PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clock0 " "Warning: Compensate clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has been set to clock0" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 49 100 0 0 " "Info: Implementing clock multiplication of 49, clock division of 100, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 180 250000 " "Info: Implementing clock multiplication of 1, clock division of 25, and phase shift of 180 degrees (250000 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 20000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 20000, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "196 196 " "Critical Warning: No exact pin location assignment(s) for 196 pins of 196 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENOUT " "Info: Pin ENOUT not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ENOUT } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 640 640 816 656 "ENOUT" "" } { 632 528 640 648 "ENOUT" "" } { 40 1896 1944 56 "ENOUT" "" } { 152 1552 1600 168 "ENOUT" "" } { 24 1896 1992 40 "ENOUT" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutCLK " "Info: Pin OutCLK not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OutCLK } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 48 2192 2368 64 "OutCLK" "" } { 128 1584 1664 144 "OutCLK" "" } { 40 2144 2192 56 "OutCLK" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENWFIFO " "Info: Pin ENWFIFO not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ENWFIFO } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 608 640 816 624 "ENWFIFO" "" } { 456 232 304 472 "ENWFIFO" "" } { 600 528 643 616 "ENWFIFO" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENWFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aclr " "Info: Pin aclr not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { aclr } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 656 640 816 672 "aclr" "" } { 504 232 304 520 "aclr" "" } { 648 528 640 664 "aclr" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[31\] " "Info: Pin SOUT\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[31] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[31\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1091 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[30\] " "Info: Pin SOUT\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[30] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[30\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1092 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[29\] " "Info: Pin SOUT\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[29] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[29\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1093 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[28\] " "Info: Pin SOUT\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[28] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[28\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1094 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[27\] " "Info: Pin SOUT\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[27] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[27\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1095 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[26\] " "Info: Pin SOUT\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[26] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[26\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1096 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[25\] " "Info: Pin SOUT\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[25] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[25\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1097 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[24\] " "Info: Pin SOUT\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[24] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[24\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1098 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[23\] " "Info: Pin SOUT\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[23] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[23\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1099 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[22\] " "Info: Pin SOUT\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[22] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[22\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[21\] " "Info: Pin SOUT\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[21] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[21\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[20\] " "Info: Pin SOUT\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[20] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[20\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[19\] " "Info: Pin SOUT\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[19] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[19\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[18\] " "Info: Pin SOUT\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[18] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[18\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[17\] " "Info: Pin SOUT\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[17] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[17\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[16\] " "Info: Pin SOUT\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[16] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[16\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[15\] " "Info: Pin SOUT\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[15] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[15\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[14\] " "Info: Pin SOUT\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[14] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[14\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[13\] " "Info: Pin SOUT\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[13] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[13\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[12\] " "Info: Pin SOUT\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[12] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[12\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[11\] " "Info: Pin SOUT\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[11] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[11\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[10\] " "Info: Pin SOUT\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[10] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[9\] " "Info: Pin SOUT\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[9] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[8\] " "Info: Pin SOUT\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[8] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[7\] " "Info: Pin SOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[6\] " "Info: Pin SOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[5\] " "Info: Pin SOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[4\] " "Info: Pin SOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[3\] " "Info: Pin SOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[2\] " "Info: Pin SOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[1\] " "Info: Pin SOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT\[0\] " "Info: Pin SOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SOUT[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[10\] " "Info: Pin Wrusedw0\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[10] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[9\] " "Info: Pin Wrusedw0\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[9] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[8\] " "Info: Pin Wrusedw0\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[8] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[7\] " "Info: Pin Wrusedw0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[6\] " "Info: Pin Wrusedw0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[5\] " "Info: Pin Wrusedw0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[4\] " "Info: Pin Wrusedw0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[3\] " "Info: Pin Wrusedw0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[2\] " "Info: Pin Wrusedw0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[1\] " "Info: Pin Wrusedw0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[0\] " "Info: Pin Wrusedw0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addEN " "Info: Pin addEN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { addEN } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 2232 2408 352 "addEN" "" } { 664 1056 1120 680 "adden" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENTrig " "Info: Pin ENTrig not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ENTrig } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 624 640 816 640 "ENTrig" "" } { 616 528 640 632 "ENTrig" "" } { 728 1056 1120 744 "EnTrig" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENTrig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TrigEN_CMD " "Info: Pin TrigEN_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TrigEN_CMD } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 368 2232 2408 384 "TrigEN_CMD" "" } { 760 1056 1127 776 "TrigEN_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetInit " "Info: Pin SetInit not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetInit } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 352 2232 2408 368 "SetInit" "" } { 792 1056 1120 808 "SetInit" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetInit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetTrigTime " "Info: Pin SetTrigTime not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetTrigTime } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 832 1552 1617 848 "SetTrigTime" "" } { 376 2162 2232 392 "SetTrigTime" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { state[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { state[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { state[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { state[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FIFO " "Info: Pin EN_FIFO not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { EN_FIFO } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 592 768 448 "EN_FIFO" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResTri " "Info: Pin ResTri not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ResTri } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 616 1888 2064 632 "ResTri" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResTri } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_DP " "Info: Pin HEX0_DP not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_DP } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 976 312 488 992 "HEX0_DP" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_DP " "Info: Pin HEX1_DP not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_DP } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 968 912 1088 984 "HEX1_DP" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_DP " "Info: Pin HEX2_DP not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_DP } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 1520 1696 976 "HEX2_DP" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_DP " "Info: Pin HEX3_DP not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_DP } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 2152 2328 976 "HEX3_DP" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKUN " "Info: Pin CLKUN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKUN } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLLbusy " "Info: Pin PLLbusy not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { PLLbusy } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 312 632 808 328 "PLLbusy" "" } { 248 456 512 264 "PLLbusy" "" } { 304 1080 1144 320 "PLLbusy" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLLbusy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxOut " "Info: Pin TxOut not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TxOut } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 32 2192 2368 48 "TxOut" "" } { 24 2144 2192 40 "TxOUT" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_RD " "Info: Pin OPC_RD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_RD } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 168 2048 2224 184 "OPC_RD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_FinishRD " "Info: Pin OPC_FinishRD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_FinishRD } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 184 2048 2224 200 "OPC_FinishRD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_FinishRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[6\] " "Info: Pin HEX0_D\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[5\] " "Info: Pin HEX0_D\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[4\] " "Info: Pin HEX0_D\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[3\] " "Info: Pin HEX0_D\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[2\] " "Info: Pin HEX0_D\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[1\] " "Info: Pin HEX0_D\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[0\] " "Info: Pin HEX0_D\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX0_D[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[6\] " "Info: Pin HEX1_D\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[5\] " "Info: Pin HEX1_D\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[4\] " "Info: Pin HEX1_D\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[3\] " "Info: Pin HEX1_D\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[2\] " "Info: Pin HEX1_D\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[1\] " "Info: Pin HEX1_D\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[0\] " "Info: Pin HEX1_D\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX1_D[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[6\] " "Info: Pin HEX2_D\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[5\] " "Info: Pin HEX2_D\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[4\] " "Info: Pin HEX2_D\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[3\] " "Info: Pin HEX2_D\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[2\] " "Info: Pin HEX2_D\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[1\] " "Info: Pin HEX2_D\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[0\] " "Info: Pin HEX2_D\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX2_D[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[6\] " "Info: Pin HEX3_D\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[5\] " "Info: Pin HEX3_D\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[4\] " "Info: Pin HEX3_D\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[3\] " "Info: Pin HEX3_D\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[2\] " "Info: Pin HEX3_D\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[1\] " "Info: Pin HEX3_D\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[0\] " "Info: Pin HEX3_D\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HEX3_D[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[9\] " "Info: Pin LED\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[9] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[8\] " "Info: Pin LED\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[8] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LED[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[7\] " "Info: Pin OPC_Data_For_TXOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[6\] " "Info: Pin OPC_Data_For_TXOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[5\] " "Info: Pin OPC_Data_For_TXOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[4\] " "Info: Pin OPC_Data_For_TXOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[3\] " "Info: Pin OPC_Data_For_TXOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[2\] " "Info: Pin OPC_Data_For_TXOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[1\] " "Info: Pin OPC_Data_For_TXOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_Data_For_TXOUT\[0\] " "Info: Pin OPC_Data_For_TXOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_Data_For_TXOUT[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_Data_For_TXOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[31\] " "Info: Pin OPC_TDataOut\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[31] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[30\] " "Info: Pin OPC_TDataOut\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[30] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[29\] " "Info: Pin OPC_TDataOut\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[29] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[28\] " "Info: Pin OPC_TDataOut\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[28] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[27\] " "Info: Pin OPC_TDataOut\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[27] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[26\] " "Info: Pin OPC_TDataOut\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[26] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[25\] " "Info: Pin OPC_TDataOut\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[25] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[24\] " "Info: Pin OPC_TDataOut\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[24] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[23\] " "Info: Pin OPC_TDataOut\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[23] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[22\] " "Info: Pin OPC_TDataOut\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[22] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[21\] " "Info: Pin OPC_TDataOut\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[21] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[20\] " "Info: Pin OPC_TDataOut\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[20] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[19\] " "Info: Pin OPC_TDataOut\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[19] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[18\] " "Info: Pin OPC_TDataOut\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[18] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[17\] " "Info: Pin OPC_TDataOut\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[17] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[16\] " "Info: Pin OPC_TDataOut\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[16] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[15\] " "Info: Pin OPC_TDataOut\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[15] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[14\] " "Info: Pin OPC_TDataOut\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[14] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[13\] " "Info: Pin OPC_TDataOut\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[13] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[12\] " "Info: Pin OPC_TDataOut\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[12] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[11\] " "Info: Pin OPC_TDataOut\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[11] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[10\] " "Info: Pin OPC_TDataOut\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[10] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[9\] " "Info: Pin OPC_TDataOut\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[9] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[8\] " "Info: Pin OPC_TDataOut\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[8] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[7\] " "Info: Pin OPC_TDataOut\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[6\] " "Info: Pin OPC_TDataOut\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[5\] " "Info: Pin OPC_TDataOut\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[4\] " "Info: Pin OPC_TDataOut\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[3\] " "Info: Pin OPC_TDataOut\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[2\] " "Info: Pin OPC_TDataOut\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[1\] " "Info: Pin OPC_TDataOut\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_TDataOut\[0\] " "Info: Pin OPC_TDataOut\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_TDataOut[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_TDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_tIndex\[4\] " "Info: Pin OPC_tIndex\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_tIndex[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_tIndex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_tIndex\[3\] " "Info: Pin OPC_tIndex\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_tIndex[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_tIndex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_tIndex\[2\] " "Info: Pin OPC_tIndex\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_tIndex[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_tIndex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_tIndex\[1\] " "Info: Pin OPC_tIndex\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_tIndex[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_tIndex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC_tIndex\[0\] " "Info: Pin OPC_tIndex\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { OPC_tIndex[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPC_tIndex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[15\] " "Info: Pin TestOut\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[15] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[14\] " "Info: Pin TestOut\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[14] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[13\] " "Info: Pin TestOut\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[13] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[12\] " "Info: Pin TestOut\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[12] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[11\] " "Info: Pin TestOut\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[11] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[10\] " "Info: Pin TestOut\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[10] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[9\] " "Info: Pin TestOut\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[9] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[8\] " "Info: Pin TestOut\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[8] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[7\] " "Info: Pin TestOut\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[6\] " "Info: Pin TestOut\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[5\] " "Info: Pin TestOut\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[4\] " "Info: Pin TestOut\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[3\] " "Info: Pin TestOut\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[2\] " "Info: Pin TestOut\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[1\] " "Info: Pin TestOut\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestOut\[0\] " "Info: Pin TestOut\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[7\] " "Info: Pin TX_DATAOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[7] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[6\] " "Info: Pin TX_DATAOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[6] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[5\] " "Info: Pin TX_DATAOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[5] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[4\] " "Info: Pin TX_DATAOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[4] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[3\] " "Info: Pin TX_DATAOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[3] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[2\] " "Info: Pin TX_DATAOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[2] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[1\] " "Info: Pin TX_DATAOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[1] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[0\] " "Info: Pin TX_DATAOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[0] } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 472 1968 2144 488 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKIN " "Info: Pin CLKIN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reload2 " "Info: Pin Reload2 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload2 } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 736 -24 144 752 "Reload2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reload1 " "Info: Pin Reload1 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload1 } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TrigEN_SW " "Info: Pin TrigEN_SW not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TrigEN_SW } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKIN2 " "Info: Pin CLKIN2 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN2 } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[3\] " "Info: Pin Xin\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1087 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[1\] " "Info: Pin Xin\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1089 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[2\] " "Info: Pin Xin\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1088 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[0\] " "Info: Pin Xin\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1090 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[5\] " "Info: Pin Xin\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1085 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[4\] " "Info: Pin Xin\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1086 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[7\] " "Info: Pin Xin\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1083 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[6\] " "Info: Pin Xin\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1084 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[9\] " "Info: Pin Xin\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[9] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1081 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[8\] " "Info: Pin Xin\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[8] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1082 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[10\] " "Info: Pin Xin\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[10] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1080 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[11\] " "Info: Pin Xin\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[11] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[11\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1079 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[13\] " "Info: Pin Xin\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[13] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[13\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1077 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[12\] " "Info: Pin Xin\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[12] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[12\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1078 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[15\] " "Info: Pin Xin\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[15] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[15\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xin\[14\] " "Info: Pin Xin\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[14] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[14\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1076 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rx " "Info: Pin Rx not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Rx } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 " "Warning: The input ports of the PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and the PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 ARESET " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 FBIN " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port FBIN" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 SCANDATA " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port SCANDATA" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 SCANCLK " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 SCANCLKENA " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port SCANCLKENA" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 CONFIGUPDATE " "Warning: PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 and PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 have different input signals for input port CONFIGUPDATE" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[11\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 2.5 V 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[11\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0} { 0 { 0 ""} 0 1225 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[11] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[10\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 2.5 V 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[10\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0} { 0 { 0 ""} 0 1226 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[10] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[9\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 2.5 V 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[9\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0} { 0 { 0 ""} 0 1227 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[9] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[8\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 2.5 V 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[8\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0} { 0 { 0 ""} 0 1228 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[8] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_CLKIN_FED_BY_GCLK" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 CLKIN " "Critical Warning: Input pin \"CLKIN\" feeds inclk port of PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" by global clock - I/O timing will be affected" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN } } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1247 3016 4146 0} { 0 { 0 ""} 0 849 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 216 480 88 "inst19" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKIN~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLKIN~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:inst14\|ENWFIFO " "Info: Destination node core:inst14\|ENWFIFO" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENWFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1055 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15220 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AllStore:inst2\|21mux:inst16\|5  " "Info: Automatically promoted node AllStore:inst2\|21mux:inst16\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1675 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyUart:inst15\|RdCLK  " "Info: Automatically promoted node MyUart:inst15\|RdCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputController:inst13\|RD " "Info: Destination node OutputController:inst13\|RD" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1036 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutCLK~output " "Info: Destination node OutCLK~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 48 2192 2368 64 "OutCLK" "" } { 128 1584 1664 144 "OutCLK" "" } { 40 2144 2192 56 "OutCLK" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15047 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|RdCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 885 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst5\|CLKout  " "Info: Automatically promoted node CLKD16:inst5\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst5\|CLKout~0 " "Info: Destination node CLKD16:inst5\|CLKout~0" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3350 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst10\|CLKout " "Info: Destination node CLKD16:inst10\|CLKout" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1287 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyRx:inst1\|DataReady  " "Info: Automatically promoted node MyRx:inst1\|DataReady " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime " "Info: Destination node Decode:inst3\|SetTrigTime" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SoftReload " "Info: Destination node Decode:inst3\|SoftReload" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SoftReload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyRx:inst1|DataReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:inst3\|SetTrigTime  " "Info: Automatically promoted node Decode:inst3\|SetTrigTime " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime~0 " "Info: Destination node Decode:inst3\|SetTrigTime~0" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3106 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SetTrigTime~output " "Info: Destination node SetTrigTime~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 832 1552 1617 848 "SetTrigTime" "" } { 376 2162 2232 392 "SetTrigTime" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetTrigTime~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15097 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst22\|CLKout  " "Info: Automatically promoted node CLKD16:inst22\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst22\|CLKout~0 " "Info: Destination node CLKD16:inst22\|CLKout~0" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3393 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1275 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst10\|CLKout  " "Info: Automatically promoted node CLKD16:inst10\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst12\|CLKout " "Info: Destination node CLKD16:inst12\|CLKout" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1293 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst10\|CLKout~0 " "Info: Destination node CLKD16:inst10\|CLKout~0" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3694 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1287 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst12\|CLKout  " "Info: Automatically promoted node CLKD16:inst12\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst21\|CLKout " "Info: Destination node CLKD16:inst21\|CLKout" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1299 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst12\|CLKout~0 " "Info: Destination node CLKD16:inst12\|CLKout~0" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3396 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1293 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst21\|CLKout  " "Info: Automatically promoted node CLKD16:inst21\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst22\|CLKout " "Info: Destination node CLKD16:inst22\|CLKout" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1275 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst21\|CLKout~0 " "Info: Destination node CLKD16:inst21\|CLKout~0" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[1\]~output " "Info: Destination node LED\[1\]~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15149 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1299 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:inst14\|ENOUT  " "Info: Automatically promoted node core:inst14\|ENOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|Tx~2 " "Info: Destination node MyUart:inst15\|Tx~2" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|Tx~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3152 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputController:inst13\|DataOut\[3\]~10 " "Info: Destination node OutputController:inst13\|DataOut\[3\]~10" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|DataOut[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3172 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|index~10 " "Info: Destination node MyUart:inst15\|index~10" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 10 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|index~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3287 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|always0~1 " "Info: Destination node MyUart:inst15\|always0~1" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|always0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3363 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|Tx~3 " "Info: Destination node MyUart:inst15\|Tx~3" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|Tx~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 3703 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ENOUT~output " "Info: Destination node ENOUT~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 640 640 816 656 "ENOUT" "" } { 632 528 640 648 "ENOUT" "" } { 40 1896 1944 56 "ENOUT" "" } { 152 1552 1600 168 "ENOUT" "" } { 24 1896 1992 40 "ENOUT" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENOUT~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 15046 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "77 I/O Output Buffer " "Extra Info: Packed 77 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "77 " "Extra Info: Created 77 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "192 unused 2.5V 20 172 0 " "Info: Number of I/O pins in group: 192 (unused VREF, 2.5V VCCIO, 20 input, 172 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 45 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 46 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 42 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 0 " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 driven by CLKIN~inputclkctrl which is OUTCLK output port of Clock control block type node CLKIN~inputclkctrl " "Info: Input port INCLK\[0\] of node \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" is driven by CLKIN~inputclkctrl which is OUTCLK output port of Clock control block type node CLKIN~inputclkctrl" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "uartpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 98 0 0 } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 216 480 88 "inst19" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "uartpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/uartpll.v" 98 0 0 } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 216 480 88 "inst19" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 0 " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[2\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[2\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[1\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[0\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[7\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[7\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[6\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[6\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[5\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[5\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[4\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[4\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[11\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[11\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[10\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[10\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[9\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[9\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[8\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[8\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ENOUT~clkctrl " "Info: Asynchronous signal \|Block1\|core:inst14\|ENOUT~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|Block1\|MyUart:inst15\|Tx~2 " "Info: Signal fans out to non asynchronous inputs at node \|Block1\|MyUart:inst15\|Tx~2. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ClrFIFO~_Duplicate_1 " "Info: Asynchronous signal \|Block1\|core:inst14\|ClrFIFO~_Duplicate_1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_areset~0 " "Info: Asynchronous signal \|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_areset~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|inst20~0 " "Info: Asynchronous signal \|Block1\|inst20~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|inst7~1 " "Info: Asynchronous signal \|Block1\|inst7~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|state\[3\]~_Duplicate_2 " "Info: Asynchronous signal \|Block1\|core:inst14\|state\[3\]~_Duplicate_2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|Block1\|core:inst14\|always2~0 " "Info: Signal fans out to non asynchronous inputs at node \|Block1\|core:inst14\|always2~0. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "6 0 " "Info: Found 6 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1900 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1900 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 712 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 712 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:50 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:50" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:02 " "Info: Fitter preparation operations ending: elapsed time is 00:02:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:25 " "Info: Fitter placement operations ending: elapsed time is 00:01:25" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 2544 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 2544 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:02:51 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:02:51" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.125 ns register register " "Info: Estimated most critical path is register to register delay of 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34 1 REG LAB_X19_Y15_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita0~COUT 2 COMB LAB_X19_Y15_N0 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita1~COUT 3 COMB LAB_X19_Y15_N0 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita1~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.768 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita2~COUT 4 COMB LAB_X19_Y15_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.768 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita2~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.826 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita3~COUT 5 COMB LAB_X19_Y15_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.826 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita3~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.884 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita4~COUT 6 COMB LAB_X19_Y15_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.884 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita4~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.942 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita5~COUT 7 COMB LAB_X19_Y15_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 0.942 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita5~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita6~COUT 8 COMB LAB_X19_Y15_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.000 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita6~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.058 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita7~COUT 9 COMB LAB_X19_Y15_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.058 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita7~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.116 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita8~COUT 10 COMB LAB_X19_Y15_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.116 ns; Loc. = LAB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita8~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.174 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT 11 COMB LAB_X19_Y15_N0 1 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.174 ns; Loc. = LAB_X19_Y15_N0; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.629 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10 12 COMB LAB_X19_Y15_N0 4 " "Info: 12: + IC(0.000 ns) + CELL(0.455 ns) = 1.629 ns; Loc. = LAB_X19_Y15_N0; Fanout = 4; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.408 ns) 3.125 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 13 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 13: + IC(1.088 ns) + CELL(0.408 ns) = 3.125 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 58.27 % ) " "Info: Total cell delay = 1.821 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.304 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "8 6282 " "Info: 8 (of 6282) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Info: Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "ECUT_CUT_PLL_OUTFREQ_ILLEGAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] the core 500.0 MHz less than 472.6 MHz " "Critical Warning: PLL clock output PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] feeding the core has illegal output frequency of 500.0 MHz that must be less than 472.6 MHz" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 1 0 "PLL clock output %1!s! feeding %2!s! has illegal output frequency of %3!s! that must be %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/DE0_Default.fit.smsg " "Info: Generated suppressed messages file Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/DE0_Default.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Info: Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 20:53:31 2011 " "Info: Processing ended: Tue Nov 08 20:53:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:06:39 " "Info: Elapsed time: 00:06:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:58 " "Info: Total CPU time (on all processors): 00:07:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
