

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Thu Apr 25 14:11:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       pipeline5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|         1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|         1|          -|          -|  88200|        no|
        |- VITIS_LOOP_83_2  |      100|      100|         1|          -|          -|    100|        no|
        |- VITIS_LOOP_96_3  |        ?|        ?|  9 ~ 6991|          -|          -|      ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 165
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 84 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 85 57 84 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 112 162 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 84 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 165 
164 --> 14 
165 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 166 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs"   --->   Operation 167 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples"   --->   Operation 168 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult"   --->   Operation 169 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 170 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold"   --->   Operation 170 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 171 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold"   --->   Operation 171 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 172 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold"   --->   Operation 172 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 173 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor"   --->   Operation 173 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 174 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold"   --->   Operation 174 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 175 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control"   --->   Operation 175 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 176 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 177 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [guitar_effects.cpp:23]   --->   Operation 178 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 179 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 222 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_output"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %starting_sample"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:66]   --->   Operation 236 'alloca' 'compression_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:75]   --->   Operation 237 'alloca' 'delay_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:80]   --->   Operation 238 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%control_signals_buffer = alloca i64 1" [guitar_effects.cpp:81]   --->   Operation 239 'alloca' 'control_signals_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln66 = store i9 0, i9 %empty" [guitar_effects.cpp:66]   --->   Operation 240 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln66 = br void %memset.loop50" [guitar_effects.cpp:66]   --->   Operation 241 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 242 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 243 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.66ns)   --->   "%exitcond3146 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 244 'icmp' 'exitcond3146' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 245 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.82ns)   --->   "%empty_46 = add i9 %p_load, i9 1"   --->   Operation 246 'add' 'empty_46' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3146, void %memset.loop50.split, void %memset.loop.preheader"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 248 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3146)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i9 %compression_buffer_addr"   --->   Operation 249 'store' 'store_ln0' <Predicate = (!exitcond3146)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_2 : Operation 250 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_46, i9 %empty"   --->   Operation 250 'store' 'store_ln0' <Predicate = (!exitcond3146)> <Delay = 1.58>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop50"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!exitcond3146)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%empty_47 = alloca i32 1"   --->   Operation 252 'alloca' 'empty_47' <Predicate = (exitcond3146)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_47"   --->   Operation 253 'store' 'store_ln0' <Predicate = (exitcond3146)> <Delay = 1.58>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 254 'br' 'br_ln0' <Predicate = (exitcond3146)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_load69 = load i17 %empty_47"   --->   Operation 255 'load' 'p_load69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast11 = zext i17 %p_load69"   --->   Operation 256 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (2.43ns)   --->   "%exitcond3093 = icmp_eq  i17 %p_load69, i17 88200"   --->   Operation 257 'icmp' 'exitcond3093' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 258 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (2.10ns)   --->   "%empty_49 = add i17 %p_load69, i17 1"   --->   Operation 259 'add' 'empty_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3093, void %memset.loop.split, void %for.inc11.preheader"   --->   Operation 260 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 %p_cast11"   --->   Operation 261 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3093)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i17 %delay_buffer_addr"   --->   Operation 262 'store' 'store_ln0' <Predicate = (!exitcond3093)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_3 : Operation 263 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_49, i17 %empty_47"   --->   Operation 263 'store' 'store_ln0' <Predicate = (!exitcond3093)> <Delay = 1.58>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 264 'br' 'br_ln0' <Predicate = (!exitcond3093)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 265 'alloca' 'i' <Predicate = (exitcond3093)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.58ns)   --->   "%store_ln83 = store i7 0, i7 %i" [guitar_effects.cpp:83]   --->   Operation 266 'store' 'store_ln83' <Predicate = (exitcond3093)> <Delay = 1.58>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc11" [guitar_effects.cpp:83]   --->   Operation 267 'br' 'br_ln83' <Predicate = (exitcond3093)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.74>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [guitar_effects.cpp:83]   --->   Operation 268 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %i_2" [guitar_effects.cpp:83]   --->   Operation 269 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (1.48ns)   --->   "%icmp_ln83 = icmp_eq  i7 %i_2, i7 100" [guitar_effects.cpp:83]   --->   Operation 270 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 271 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (1.87ns)   --->   "%add_ln83 = add i7 %i_2, i7 1" [guitar_effects.cpp:83]   --->   Operation 272 'add' 'add_ln83' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc11.split, void %for.end13" [guitar_effects.cpp:83]   --->   Operation 273 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [guitar_effects.cpp:83]   --->   Operation 274 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln83" [guitar_effects.cpp:84]   --->   Operation 275 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln84 = store i32 0, i7 %wah_values_buffer_addr" [guitar_effects.cpp:84]   --->   Operation 276 'store' 'store_ln84' <Predicate = (!icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%control_signals_buffer_addr = getelementptr i5 %control_signals_buffer, i64 0, i64 %zext_ln83" [guitar_effects.cpp:85]   --->   Operation 277 'getelementptr' 'control_signals_buffer_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln85 = store i5 0, i7 %control_signals_buffer_addr" [guitar_effects.cpp:85]   --->   Operation 278 'store' 'store_ln85' <Predicate = (!icmp_ln83)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_4 : Operation 279 [1/1] (1.58ns)   --->   "%store_ln83 = store i7 %add_ln83, i7 %i" [guitar_effects.cpp:83]   --->   Operation 279 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 1.58>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc11" [guitar_effects.cpp:83]   --->   Operation 280 'br' 'br_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%empty_51 = alloca i32 1"   --->   Operation 281 'alloca' 'empty_51' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%current_sample_assign = alloca i32 1"   --->   Operation 282 'alloca' 'current_sample_assign' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 283 'alloca' 'delay_buffer_index' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%compression_buffer_index = alloca i32 1"   --->   Operation 284 'alloca' 'compression_buffer_index' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%wah_buffer_index_1 = alloca i32 1"   --->   Operation 285 'alloca' 'wah_buffer_index_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%debug_output_local_0 = alloca i32 1"   --->   Operation 286 'alloca' 'debug_output_local_0' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3"   --->   Operation 287 'bitselect' 'tmp' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2"   --->   Operation 288 'bitselect' 'tmp_11' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1"   --->   Operation 289 'bitselect' 'tmp_12' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %wah_buffer_index_1" [guitar_effects.cpp:96]   --->   Operation 290 'store' 'store_ln96' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_4 : Operation 291 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %compression_buffer_index" [guitar_effects.cpp:96]   --->   Operation 291 'store' 'store_ln96' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_4 : Operation 292 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:96]   --->   Operation 292 'store' 'store_ln96' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_4 : Operation 293 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %current_sample_assign" [guitar_effects.cpp:96]   --->   Operation 293 'store' 'store_ln96' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_4 : Operation 294 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %empty_51" [guitar_effects.cpp:96]   --->   Operation 294 'store' 'store_ln96' <Predicate = (icmp_ln83)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %wah_coeffs_read, i32 2, i32 63" [guitar_effects.cpp:93]   --->   Operation 295 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i62 %trunc_ln4" [guitar_effects.cpp:93]   --->   Operation 296 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln93" [guitar_effects.cpp:93]   --->   Operation 297 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 298 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 299 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 299 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 300 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 300 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 301 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 301 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 302 [6/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 302 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 303 [6/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 303 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 304 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 305 [5/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 305 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 306 [5/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 306 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 307 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 307 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 308 [4/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 308 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 309 [4/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 309 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 310 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 310 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 311 [3/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 311 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 312 [3/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 312 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 313 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [guitar_effects.cpp:93]   --->   Operation 313 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 314 [2/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 314 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 315 [2/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 315 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 316 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp, i1 1"   --->   Operation 316 'xor' 'rev' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read"   --->   Operation 317 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read"   --->   Operation 318 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/6] (6.41ns)   --->   "%conv16_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 319 'sitofp' 'conv16_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 320 [1/6] (6.41ns)   --->   "%conv24_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 320 'sitofp' 'conv24_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %gmem_addr_read, i32 %debug_output_local_0" [guitar_effects.cpp:96]   --->   Operation 321 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.body_ifconv" [guitar_effects.cpp:96]   --->   Operation 322 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%empty_52 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 323 'read' 'empty_52' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_52"   --->   Operation 324 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_52"   --->   Operation 325 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_52"   --->   Operation 326 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_52"   --->   Operation 327 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_52"   --->   Operation 328 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_52"   --->   Operation 329 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_52"   --->   Operation 330 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (2.47ns)   --->   "%icmp_ln147 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:147]   --->   Operation 331 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (2.55ns)   --->   "%r_V_3 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:148]   --->   Operation 332 'sub' 'r_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:150]   --->   Operation 333 'add' 'r_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%xor_ln147 = xor i1 %icmp_ln147, i1 1" [guitar_effects.cpp:147]   --->   Operation 334 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (2.47ns)   --->   "%icmp_ln149 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:149]   --->   Operation 335 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%xor_ln149 = xor i1 %icmp_ln149, i1 1" [guitar_effects.cpp:149]   --->   Operation 336 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%and_ln149 = and i1 %xor_ln149, i1 %xor_ln147" [guitar_effects.cpp:149]   --->   Operation 337 'and' 'and_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln149 = or i1 %and_ln149, i1 %rev" [guitar_effects.cpp:149]   --->   Operation 338 'or' 'or_ln149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_3"   --->   Operation 339 'sext' 'sext_ln1317' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_15 : Operation 340 [2/2] (6.91ns)   --->   "%r_V_12 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 340 'mul' 'r_V_12' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 341 'sext' 'sext_ln1317_1' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_15 : Operation 342 [2/2] (6.91ns)   --->   "%r_V_13 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 342 'mul' 'r_V_13' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 343 [1/2] (6.91ns)   --->   "%r_V_12 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 343 'mul' 'r_V_12' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_12, i32 7, i32 38"   --->   Operation 344 'partselect' 'ret_V_cast' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_12"   --->   Operation 345 'trunc' 'trunc_ln1049' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_16 : Operation 346 [1/2] (6.91ns)   --->   "%r_V_13 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 346 'mul' 'r_V_13' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%ret_V_3_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_13, i32 7, i32 38"   --->   Operation 347 'partselect' 'ret_V_3_cast' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_13"   --->   Operation 348 'trunc' 'trunc_ln1049_1' <Predicate = (!or_ln149)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.08>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_12, i32 39"   --->   Operation 349 'bitselect' 'p_Result_s' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 350 'icmp' 'icmp_ln1049' <Predicate = (!or_ln149)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 351 'add' 'ret_V' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 352 'select' 'select_ln1048' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_1 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 353 'select' 'ret_V_1' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:148]   --->   Operation 354 'add' 'result' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_13, i32 39"   --->   Operation 355 'bitselect' 'p_Result_9' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 356 'icmp' 'icmp_ln1049_1' <Predicate = (!or_ln149)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 357 [1/1] (2.55ns)   --->   "%ret_V_2 = add i32 %ret_V_3_cast, i32 1"   --->   Operation 357 'add' 'ret_V_2' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_3_cast, i32 %ret_V_2"   --->   Operation 358 'select' 'select_ln1048_1' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_3 = select i1 %p_Result_9, i32 %select_ln1048_1, i32 %ret_V_3_cast"   --->   Operation 359 'select' 'ret_V_3' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = sub i32 %ret_V_3, i32 %distortion_threshold_read" [guitar_effects.cpp:150]   --->   Operation 360 'sub' 'result_1' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%and_ln147 = and i1 %icmp_ln147, i1 %tmp" [guitar_effects.cpp:147]   --->   Operation 361 'and' 'and_ln147' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%result_2 = select i1 %and_ln147, i32 %result, i32 %result_1" [guitar_effects.cpp:147]   --->   Operation 362 'select' 'result_2' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_4 = select i1 %or_ln149, i32 %tmp_data_V_1, i32 %result_2" [guitar_effects.cpp:149]   --->   Operation 363 'select' 'result_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.68>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%p_load70 = load i32 %empty_51"   --->   Operation 364 'load' 'p_load70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (0.00ns)   --->   "%current_sample_assign_load = load i32 %current_sample_assign" [guitar_effects.cpp:76]   --->   Operation 365 'load' 'current_sample_assign_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %current_sample_assign_load" [guitar_effects.cpp:76]   --->   Operation 366 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [guitar_effects.cpp:76]   --->   Operation 367 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node empty_53)   --->   "%or_ln104 = or i32 %p_load70, i32 8" [guitar_effects.cpp:104]   --->   Operation 368 'or' 'or_ln104' <Predicate = (tmp)> <Delay = 0.00>
ST_18 : Operation 369 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_53 = select i1 %tmp, i32 %or_ln104, i32 %p_load70" [guitar_effects.cpp:104]   --->   Operation 369 'select' 'empty_53' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 370 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_assign_load, i32 1" [guitar_effects.cpp:122]   --->   Operation 370 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [1/1] (1.70ns)   --->   "%br_ln107 = br i1 %tmp_11, void %if.end24, void %if.then20" [guitar_effects.cpp:107]   --->   Operation 371 'br' 'br_ln107' <Predicate = true> <Delay = 1.70>
ST_18 : Operation 372 [1/1] (0.00ns)   --->   "%compression_buffer_index_load = load i32 %compression_buffer_index" [guitar_effects.cpp:170]   --->   Operation 372 'load' 'compression_buffer_index_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_4, i32 31" [guitar_effects.cpp:164]   --->   Operation 373 'bitselect' 'tmp_16' <Predicate = (tmp_11)> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (2.55ns)   --->   "%sub_ln165 = sub i32 0, i32 %result_4" [guitar_effects.cpp:165]   --->   Operation 374 'sub' 'sub_ln165' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.69ns)   --->   "%abs_in_1 = select i1 %tmp_16, i32 %sub_ln165, i32 %result_4" [guitar_effects.cpp:164]   --->   Operation 375 'select' 'abs_in_1' <Predicate = (tmp_11)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i32 %compression_buffer_index_load" [guitar_effects.cpp:169]   --->   Operation 376 'zext' 'zext_ln169' <Predicate = (tmp_11)> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%compression_buffer_addr_1 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln169" [guitar_effects.cpp:169]   --->   Operation 377 'getelementptr' 'compression_buffer_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_18 : Operation 378 [1/1] (3.25ns)   --->   "%store_ln169 = store i32 %abs_in_1, i9 %compression_buffer_addr_1" [guitar_effects.cpp:169]   --->   Operation 378 'store' 'store_ln169' <Predicate = (tmp_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_18 : Operation 379 [1/1] (2.55ns)   --->   "%add_ln170 = add i32 %compression_buffer_index_load, i32 1" [guitar_effects.cpp:170]   --->   Operation 379 'add' 'add_ln170' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [36/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 380 'srem' 'compression_buffer_index_1' <Predicate = (tmp_11)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (2.47ns)   --->   "%icmp_ln180 = icmp_slt  i32 %current_sample_assign_load, i32 441" [guitar_effects.cpp:180]   --->   Operation 381 'icmp' 'icmp_ln180' <Predicate = (tmp_11)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 382 [35/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 382 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 383 [34/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 383 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 384 [33/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 384 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 385 [32/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 385 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 386 [31/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 386 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 387 [30/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 387 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 388 [29/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 388 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 389 [28/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 389 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 390 [27/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 390 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 391 [26/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 391 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 392 [25/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 392 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 393 [24/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 393 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 394 [23/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 394 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 395 [22/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 395 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 396 [21/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 396 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 397 [20/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 397 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 398 [19/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 398 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 399 [18/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 399 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 400 [17/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 400 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 401 [16/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 401 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 402 [15/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 402 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 403 [14/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 403 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 404 [13/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 404 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 405 [12/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 405 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 406 [11/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 406 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 407 [10/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 407 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 408 [9/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 408 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 409 [8/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 409 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 410 [7/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 410 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 411 [6/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 411 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 412 [5/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 412 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 413 [4/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 413 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 414 [3/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 414 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.13>
ST_52 : Operation 415 [2/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 415 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.13>
ST_53 : Operation 416 [1/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 416 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %compression_buffer_index_1" [guitar_effects.cpp:67]   --->   Operation 417 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 4.95>
ST_54 : Operation 418 [2/2] (4.95ns)   --->   "%call_ln67 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln67, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:67]   --->   Operation 418 'call' 'call_ln67' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 419 [1/2] (0.00ns)   --->   "%call_ln67 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln67, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:67]   --->   Operation 419 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.11>
ST_56 : Operation 420 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 420 'load' 'p_loc_load' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_56 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln109 = or i32 %empty_53, i32 4" [guitar_effects.cpp:109]   --->   Operation 421 'or' 'or_ln109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 422 [1/1] (0.69ns)   --->   "%current_level = select i1 %icmp_ln180, i32 %compression_min_threshold_read, i32 %p_loc_load" [guitar_effects.cpp:180]   --->   Operation 422 'select' 'current_level' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 423 [1/1] (2.47ns)   --->   "%icmp_ln188 = icmp_sgt  i32 %current_level, i32 %compression_max_threshold_read" [guitar_effects.cpp:188]   --->   Operation 423 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %if.else.i292, void %if.then15.i" [guitar_effects.cpp:188]   --->   Operation 424 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 425 [1/1] (2.47ns)   --->   "%icmp_ln193 = icmp_slt  i32 %current_level, i32 %compression_min_threshold_read" [guitar_effects.cpp:193]   --->   Operation 425 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln188)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 426 [1/1] (2.47ns)   --->   "%icmp_ln193_1 = icmp_sgt  i32 %current_level, i32 %compression_zero_threshold_read" [guitar_effects.cpp:193]   --->   Operation 426 'icmp' 'icmp_ln193_1' <Predicate = (!icmp_ln188)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 427 [1/1] (0.97ns)   --->   "%and_ln193 = and i1 %icmp_ln193, i1 %icmp_ln193_1" [guitar_effects.cpp:193]   --->   Operation 427 'and' 'and_ln193' <Predicate = (!icmp_ln188)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %and_ln193, void %if.else.i292.if.end24_crit_edge, void %if.then23.i" [guitar_effects.cpp:193]   --->   Operation 428 'br' 'br_ln193' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_56 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:193]   --->   Operation 429 'store' 'store_ln193' <Predicate = (!icmp_ln188 & !and_ln193)> <Delay = 1.58>
ST_56 : Operation 430 [1/1] (1.70ns)   --->   "%br_ln193 = br void %if.end24" [guitar_effects.cpp:193]   --->   Operation 430 'br' 'br_ln193' <Predicate = (!icmp_ln188 & !and_ln193)> <Delay = 1.70>
ST_56 : Operation 431 [6/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 431 'sitofp' 'conv25_i' <Predicate = (!icmp_ln188 & and_ln193)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 432 [1/1] (1.58ns)   --->   "%store_ln196 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:196]   --->   Operation 432 'store' 'store_ln196' <Predicate = (!icmp_ln188 & and_ln193)> <Delay = 1.58>
ST_56 : Operation 433 [6/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 433 'sitofp' 'conv17_i' <Predicate = (icmp_ln188)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 434 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:193]   --->   Operation 434 'store' 'store_ln193' <Predicate = (icmp_ln188)> <Delay = 1.58>

State 57 <SV = 56> <Delay = 6.41>
ST_57 : Operation 435 [5/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 435 'sitofp' 'conv25_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.41>
ST_58 : Operation 436 [4/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 436 'sitofp' 'conv25_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.41>
ST_59 : Operation 437 [3/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 437 'sitofp' 'conv25_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.41>
ST_60 : Operation 438 [2/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 438 'sitofp' 'conv25_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.41>
ST_61 : Operation 439 [1/6] (6.41ns)   --->   "%conv25_i = sitofp i32 %current_level" [guitar_effects.cpp:194]   --->   Operation 439 'sitofp' 'conv25_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 440 [16/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 440 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 441 [15/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 441 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 442 [14/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 442 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 443 [13/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 443 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 444 [12/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 444 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 445 [11/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 445 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 446 [10/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 446 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 447 [9/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 447 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 448 [8/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 448 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 449 [7/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 449 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.41>
ST_72 : Operation 450 [6/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 450 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 451 [6/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 451 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.41>
ST_73 : Operation 452 [5/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 452 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 453 [5/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 453 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.41>
ST_74 : Operation 454 [4/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 454 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 455 [4/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 455 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.41>
ST_75 : Operation 456 [3/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 456 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 457 [3/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 457 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.41>
ST_76 : Operation 458 [2/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 458 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 459 [2/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 459 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.41>
ST_77 : Operation 460 [1/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv24_i, i32 %conv25_i" [guitar_effects.cpp:194]   --->   Operation 460 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 461 [1/6] (6.41ns)   --->   "%conv27_i = sitofp i32 %result_4" [guitar_effects.cpp:195]   --->   Operation 461 'sitofp' 'conv27_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.70>
ST_78 : Operation 462 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv27_i, i32 %compression_factor_1" [guitar_effects.cpp:195]   --->   Operation 462 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.70>
ST_79 : Operation 463 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv27_i, i32 %compression_factor_1" [guitar_effects.cpp:195]   --->   Operation 463 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.70>
ST_80 : Operation 464 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv27_i, i32 %compression_factor_1" [guitar_effects.cpp:195]   --->   Operation 464 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.70>
ST_81 : Operation 465 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv27_i, i32 %compression_factor_1" [guitar_effects.cpp:195]   --->   Operation 465 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.88>
ST_82 : Operation 466 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 466 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 467 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 468 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 468 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 469 [1/1] (0.00ns)   --->   "%p_Result_22 = trunc i32 %data_V_1"   --->   Operation 469 'trunc' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 470 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 471 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 471 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 472 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 472 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 473 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 473 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_2"   --->   Operation 474 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 475 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 475 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.42>
ST_83 : Operation 476 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_22, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 476 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 477 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 478 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 479 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_8 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 480 'lshr' 'r_V_8' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_9 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 481 'shl' 'r_V_9' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_8, i32 24"   --->   Operation 482 'bitselect' 'tmp_26' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_83 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_26"   --->   Operation 483 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_83 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_9, i32 24, i32 55"   --->   Operation 484 'partselect' 'tmp_1' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_83 : Operation 485 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_1"   --->   Operation 485 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.68>
ST_84 : Operation 486 [1/1] (2.55ns)   --->   "%result_V_9 = sub i32 0, i32 %val_1"   --->   Operation 486 'sub' 'result_V_9' <Predicate = (tmp_11 & !icmp_ln188 & and_ln193 & p_Result_21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 487 [1/1] (0.69ns)   --->   "%result_V_13 = select i1 %p_Result_21, i32 %result_V_9, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 487 'select' 'result_V_13' <Predicate = (tmp_11 & !icmp_ln188 & and_ln193)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 488 [1/1] (1.70ns)   --->   "%br_ln196 = br void %if.end24" [guitar_effects.cpp:196]   --->   Operation 488 'br' 'br_ln196' <Predicate = (tmp_11 & !icmp_ln188 & and_ln193)> <Delay = 1.70>
ST_84 : Operation 489 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, i32 %val"   --->   Operation 489 'sub' 'result_V_6' <Predicate = (tmp_11 & icmp_ln188 & p_Result_19)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 490 [1/1] (0.69ns)   --->   "%result_V_12 = select i1 %p_Result_19, i32 %result_V_6, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 490 'select' 'result_V_12' <Predicate = (tmp_11 & icmp_ln188)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 491 [1/1] (1.70ns)   --->   "%br_ln193 = br void %if.end24" [guitar_effects.cpp:193]   --->   Operation 491 'br' 'br_ln193' <Predicate = (tmp_11 & icmp_ln188)> <Delay = 1.70>
ST_84 : Operation 492 [1/1] (0.00ns)   --->   "%empty_54 = phi i32 %or_ln109, void %if.then15.i, i32 %or_ln109, void %if.then23.i, i32 %empty_53, void %while.body_ifconv, i32 %or_ln109, void %if.else.i292.if.end24_crit_edge" [guitar_effects.cpp:109]   --->   Operation 492 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %result_V_12, void %if.then15.i, i32 %result_V_13, void %if.then23.i, i32 %result_4, void %while.body_ifconv, i32 %result_4, void %if.else.i292.if.end24_crit_edge"   --->   Operation 493 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 494 [1/1] (1.58ns)   --->   "%br_ln112 = br i1 %tmp_12, void %if.end32, void %if.then28" [guitar_effects.cpp:112]   --->   Operation 494 'br' 'br_ln112' <Predicate = true> <Delay = 1.58>
ST_84 : Operation 495 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:212]   --->   Operation 495 'load' 'delay_buffer_index_load' <Predicate = (tmp_12)> <Delay = 0.00>
ST_84 : Operation 496 [1/1] (2.55ns)   --->   "%sub_ln208 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:208]   --->   Operation 496 'sub' 'sub_ln208' <Predicate = (tmp_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 497 [36/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 497 'srem' 'srem_ln208' <Predicate = (tmp_12)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 498 [1/1] (2.55ns)   --->   "%add_ln212 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:212]   --->   Operation 498 'add' 'add_ln212' <Predicate = (tmp_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 499 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 499 'srem' 'delay_buffer_index_1' <Predicate = (tmp_12)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 56> <Delay = 6.41>
ST_85 : Operation 500 [5/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 500 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 57> <Delay = 6.41>
ST_86 : Operation 501 [4/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 501 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 58> <Delay = 6.41>
ST_87 : Operation 502 [3/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 502 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 59> <Delay = 6.41>
ST_88 : Operation 503 [2/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 503 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 60> <Delay = 6.41>
ST_89 : Operation 504 [1/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 504 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 61> <Delay = 6.07>
ST_90 : Operation 505 [16/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 505 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 62> <Delay = 6.07>
ST_91 : Operation 506 [15/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 506 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 63> <Delay = 6.07>
ST_92 : Operation 507 [14/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 507 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 64> <Delay = 6.07>
ST_93 : Operation 508 [13/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 508 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 65> <Delay = 6.07>
ST_94 : Operation 509 [12/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 509 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 66> <Delay = 6.07>
ST_95 : Operation 510 [11/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 510 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 67> <Delay = 6.07>
ST_96 : Operation 511 [10/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 511 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 68> <Delay = 6.07>
ST_97 : Operation 512 [9/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 512 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 69> <Delay = 6.07>
ST_98 : Operation 513 [8/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 513 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 70> <Delay = 6.07>
ST_99 : Operation 514 [7/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 514 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 71> <Delay = 6.41>
ST_100 : Operation 515 [6/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 515 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 516 [6/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 516 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 72> <Delay = 6.41>
ST_101 : Operation 517 [5/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 517 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 518 [5/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 518 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 73> <Delay = 6.41>
ST_102 : Operation 519 [4/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 519 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 520 [4/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 520 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 74> <Delay = 6.41>
ST_103 : Operation 521 [3/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 521 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 522 [3/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 522 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 75> <Delay = 6.41>
ST_104 : Operation 523 [2/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 523 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 524 [2/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 524 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 76> <Delay = 6.41>
ST_105 : Operation 525 [1/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv16_i, i32 %conv17_i" [guitar_effects.cpp:190]   --->   Operation 525 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 526 [1/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %result_4" [guitar_effects.cpp:191]   --->   Operation 526 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 77> <Delay = 5.70>
ST_106 : Operation 527 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv18_i, i32 %compression_factor" [guitar_effects.cpp:191]   --->   Operation 527 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 78> <Delay = 5.70>
ST_107 : Operation 528 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv18_i, i32 %compression_factor" [guitar_effects.cpp:191]   --->   Operation 528 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 79> <Delay = 5.70>
ST_108 : Operation 529 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv18_i, i32 %compression_factor" [guitar_effects.cpp:191]   --->   Operation 529 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 80> <Delay = 5.70>
ST_109 : Operation 530 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv18_i, i32 %compression_factor" [guitar_effects.cpp:191]   --->   Operation 530 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 81> <Delay = 2.88>
ST_110 : Operation 531 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 531 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 532 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 532 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 533 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 533 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 534 [1/1] (0.00ns)   --->   "%p_Result_20 = trunc i32 %data_V"   --->   Operation 534 'trunc' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 535 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 536 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 536 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 537 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 537 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 538 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V"   --->   Operation 538 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512_1"   --->   Operation 539 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 540 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 540 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 111 <SV = 82> <Delay = 4.42>
ST_111 : Operation 541 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_20, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 541 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 542 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 543 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 544 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_6 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 545 'lshr' 'r_V_6' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_7 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 546 'shl' 'r_V_7' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_6, i32 24"   --->   Operation 547 'bitselect' 'tmp_22' <Predicate = (isNeg)> <Delay = 0.00>
ST_111 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 548 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_111 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_7, i32 24, i32 55"   --->   Operation 549 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_111 : Operation 550 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 550 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 112 <SV = 84> <Delay = 4.13>
ST_112 : Operation 551 [35/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 551 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 552 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 552 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 85> <Delay = 4.13>
ST_113 : Operation 553 [34/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 553 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 554 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 554 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 86> <Delay = 4.13>
ST_114 : Operation 555 [33/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 555 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 556 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 556 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 87> <Delay = 4.13>
ST_115 : Operation 557 [32/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 557 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 558 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 558 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 88> <Delay = 4.13>
ST_116 : Operation 559 [31/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 559 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 560 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 560 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 89> <Delay = 4.13>
ST_117 : Operation 561 [30/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 561 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 562 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 562 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 90> <Delay = 4.13>
ST_118 : Operation 563 [29/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 563 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 564 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 564 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 91> <Delay = 4.13>
ST_119 : Operation 565 [28/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 565 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 566 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 566 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 92> <Delay = 4.13>
ST_120 : Operation 567 [27/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 567 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 568 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 568 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 93> <Delay = 4.13>
ST_121 : Operation 569 [26/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 569 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 570 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 570 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 94> <Delay = 4.13>
ST_122 : Operation 571 [25/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 571 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 572 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 572 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 95> <Delay = 4.13>
ST_123 : Operation 573 [24/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 573 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 574 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 574 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 96> <Delay = 4.13>
ST_124 : Operation 575 [23/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 575 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 576 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 576 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 97> <Delay = 4.13>
ST_125 : Operation 577 [22/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 577 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 578 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 578 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 98> <Delay = 4.13>
ST_126 : Operation 579 [21/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 579 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 580 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 580 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 99> <Delay = 4.13>
ST_127 : Operation 581 [20/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 581 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 582 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 582 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 100> <Delay = 4.13>
ST_128 : Operation 583 [19/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 583 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 584 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 584 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 101> <Delay = 4.13>
ST_129 : Operation 585 [18/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 585 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 586 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 586 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 102> <Delay = 4.13>
ST_130 : Operation 587 [17/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 587 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 588 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 588 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 103> <Delay = 4.13>
ST_131 : Operation 589 [16/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 589 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 590 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 590 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 104> <Delay = 4.13>
ST_132 : Operation 591 [15/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 591 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 592 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 592 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 105> <Delay = 4.13>
ST_133 : Operation 593 [14/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 593 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 594 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 594 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 106> <Delay = 4.13>
ST_134 : Operation 595 [13/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 595 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 596 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 596 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 107> <Delay = 4.13>
ST_135 : Operation 597 [12/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 597 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 598 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 598 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 108> <Delay = 4.13>
ST_136 : Operation 599 [11/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 599 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 600 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 600 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 109> <Delay = 4.13>
ST_137 : Operation 601 [10/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 601 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 602 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 602 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 110> <Delay = 4.13>
ST_138 : Operation 603 [9/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 603 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 604 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 604 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 111> <Delay = 4.13>
ST_139 : Operation 605 [8/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 605 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 606 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 606 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 112> <Delay = 4.13>
ST_140 : Operation 607 [7/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 607 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 608 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 608 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 113> <Delay = 4.13>
ST_141 : Operation 609 [6/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 609 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 610 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 610 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 114> <Delay = 4.13>
ST_142 : Operation 611 [5/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 611 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 612 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 612 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 115> <Delay = 4.13>
ST_143 : Operation 613 [4/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 613 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 614 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 614 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 116> <Delay = 4.13>
ST_144 : Operation 615 [3/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 615 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 616 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 616 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 117> <Delay = 4.13>
ST_145 : Operation 617 [2/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 617 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 618 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 618 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 118> <Delay = 5.72>
ST_146 : Operation 619 [1/36] (4.13ns)   --->   "%srem_ln208 = srem i32 %sub_ln208, i32 88200" [guitar_effects.cpp:208]   --->   Operation 619 'srem' 'srem_ln208' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 620 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln212, i32 88200" [guitar_effects.cpp:212]   --->   Operation 620 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 621 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:116]   --->   Operation 621 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 147 <SV = 119> <Delay = 3.25>
ST_147 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i17 %srem_ln208" [guitar_effects.cpp:208]   --->   Operation 622 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i17 %trunc_ln208" [guitar_effects.cpp:208]   --->   Operation 623 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 624 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln208" [guitar_effects.cpp:208]   --->   Operation 624 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 625 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:208]   --->   Operation 625 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 148 <SV = 120> <Delay = 3.25>
ST_148 : Operation 626 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:208]   --->   Operation 626 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 149 <SV = 121> <Delay = 6.41>
ST_149 : Operation 627 [6/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 627 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 122> <Delay = 6.41>
ST_150 : Operation 628 [5/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 628 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 123> <Delay = 6.41>
ST_151 : Operation 629 [4/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 629 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 124> <Delay = 6.41>
ST_152 : Operation 630 [3/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 630 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 125> <Delay = 6.41>
ST_153 : Operation 631 [2/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 631 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 126> <Delay = 6.41>
ST_154 : Operation 632 [1/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:208]   --->   Operation 632 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 127> <Delay = 5.70>
ST_155 : Operation 633 [4/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:208]   --->   Operation 633 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 128> <Delay = 5.70>
ST_156 : Operation 634 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:208]   --->   Operation 634 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 129> <Delay = 5.70>
ST_157 : Operation 635 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:208]   --->   Operation 635 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 130> <Delay = 5.70>
ST_158 : Operation 636 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:208]   --->   Operation 636 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 131> <Delay = 2.88>
ST_159 : Operation 637 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 637 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 638 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 638 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_24 = trunc i32 %data_V_2"   --->   Operation 639 'trunc' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 640 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 641 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 641 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 642 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 642 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 643 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 643 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512"   --->   Operation 644 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 645 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 645 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 160 <SV = 132> <Delay = 6.97>
ST_160 : Operation 646 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_24, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 646 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 647 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 648 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 649 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_10 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 650 'lshr' 'r_V_10' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_11 = shl i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 651 'shl' 'r_V_11' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_10, i32 24"   --->   Operation 652 'bitselect' 'tmp_30' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_160 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_30"   --->   Operation 653 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_160 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_11, i32 24, i32 55"   --->   Operation 654 'partselect' 'tmp_2' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_160 : Operation 655 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln818_2, i32 %tmp_2"   --->   Operation 655 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 656 [1/1] (2.55ns)   --->   "%result_V_10 = sub i32 0, i32 %val_2"   --->   Operation 656 'sub' 'result_V_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 133> <Delay = 5.80>
ST_161 : Operation 657 [1/1] (0.00ns)   --->   "%or_ln114 = or i32 %empty_54, i32 2" [guitar_effects.cpp:114]   --->   Operation 657 'or' 'or_ln114' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 658 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V = select i1 %p_Result_23, i32 %result_V_10, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 659 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 660 [1/1] (2.55ns) (out node of the LUT)   --->   "%output = add i32 %result_V, i32 %tmp_int" [guitar_effects.cpp:208]   --->   Operation 660 'add' 'output' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:211]   --->   Operation 661 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 662 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln211" [guitar_effects.cpp:211]   --->   Operation 662 'getelementptr' 'delay_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln211 = store i32 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:211]   --->   Operation 663 'store' 'store_ln211' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_161 : Operation 664 [1/1] (1.58ns)   --->   "%br_ln116 = br void %if.end32" [guitar_effects.cpp:116]   --->   Operation 664 'br' 'br_ln116' <Predicate = true> <Delay = 1.58>

State 162 <SV = 134> <Delay = 6.68>
ST_162 : Operation 665 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %or_ln114, void %if.then28, i32 %empty_54, void %if.end24" [guitar_effects.cpp:114]   --->   Operation 665 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_int_1 = phi i32 %output, void %if.then28, i32 %tmp_int, void %if.end24"   --->   Operation 666 'phi' 'tmp_int_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 667 [1/1] (1.58ns)   --->   "%br_ln117 = br i1 %trunc_ln23, void %if.end41, void %if.then36" [guitar_effects.cpp:117]   --->   Operation 667 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>
ST_162 : Operation 668 [1/1] (0.00ns)   --->   "%wah_buffer_index_1_load = load i32 %wah_buffer_index_1" [guitar_effects.cpp:120]   --->   Operation 668 'load' 'wah_buffer_index_1_load' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_162 : Operation 669 [2/2] (6.68ns)   --->   "%wah_ret = call i64 @wah, i32 %tmp_int_1, i31 %trunc_ln76, i32 %wah_buffer_index_1_load, i32 %wah_values_buffer, i32 %gmem, i64 %wah_coeffs_read, i5 %control_signals_buffer" [guitar_effects.cpp:120]   --->   Operation 669 'call' 'wah_ret' <Predicate = (trunc_ln23)> <Delay = 6.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 670 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 251658240, i32 %debug_output_local_0" [guitar_effects.cpp:121]   --->   Operation 670 'store' 'store_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>

State 163 <SV = 135> <Delay = 4.83>
ST_163 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln119 = or i32 %empty_55, i32 1" [guitar_effects.cpp:119]   --->   Operation 671 'or' 'or_ln119' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_163 : Operation 672 [1/2] (3.25ns)   --->   "%wah_ret = call i64 @wah, i32 %tmp_int_1, i31 %trunc_ln76, i32 %wah_buffer_index_1_load, i32 %wah_values_buffer, i32 %gmem, i64 %wah_coeffs_read, i5 %control_signals_buffer" [guitar_effects.cpp:120]   --->   Operation 672 'call' 'wah_ret' <Predicate = (trunc_ln23)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_163 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_int_3 = extractvalue i64 %wah_ret" [guitar_effects.cpp:120]   --->   Operation 673 'extractvalue' 'tmp_int_3' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_163 : Operation 674 [1/1] (0.00ns)   --->   "%wah_buffer_index = extractvalue i64 %wah_ret" [guitar_effects.cpp:120]   --->   Operation 674 'extractvalue' 'wah_buffer_index' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_163 : Operation 675 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 %wah_buffer_index, i32 %wah_buffer_index_1" [guitar_effects.cpp:121]   --->   Operation 675 'store' 'store_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>
ST_163 : Operation 676 [1/1] (1.58ns)   --->   "%br_ln121 = br void %if.end41" [guitar_effects.cpp:121]   --->   Operation 676 'br' 'br_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>
ST_163 : Operation 677 [1/1] (0.00ns)   --->   "%empty_56 = phi i32 %or_ln119, void %if.then36, i32 %empty_55, void %if.end32" [guitar_effects.cpp:119]   --->   Operation 677 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_int_5 = phi i32 %tmp_int_3, void %if.then36, i32 %tmp_int_1, void %if.end32"   --->   Operation 678 'phi' 'tmp_int_5' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp_last_V, void %if.end54, void %if.then53" [guitar_effects.cpp:131]   --->   Operation 679 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 680 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_5, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 680 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_163 : Operation 681 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %current_sample, i32 %current_sample_assign" [guitar_effects.cpp:96]   --->   Operation 681 'store' 'store_ln96' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_163 : Operation 682 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %empty_56, i32 %empty_51" [guitar_effects.cpp:96]   --->   Operation 682 'store' 'store_ln96' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_163 : Operation 683 [1/1] (0.00ns)   --->   "%debug_output_local_0_load = load i32 %debug_output_local_0"   --->   Operation 683 'load' 'debug_output_local_0_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_163 : Operation 684 [1/1] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %empty_56" [guitar_effects.cpp:104]   --->   Operation 684 'write' 'write_ln104' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_163 : Operation 685 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_5, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 685 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_163 : Operation 686 [1/1] (1.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %debug_output, i32 %debug_output_local_0_load"   --->   Operation 686 'write' 'write_ln0' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 164 <SV = 136> <Delay = 0.00>
ST_164 : Operation 687 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_5, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 687 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_164 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.body_ifconv" [guitar_effects.cpp:96]   --->   Operation 688 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 165 <SV = 136> <Delay = 0.00>
ST_165 : Operation 689 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_5, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 689 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_165 : Operation 690 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [guitar_effects.cpp:140]   --->   Operation 690 'ret' 'ret_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty') [30]  (0 ns)
	'store' operation ('store_ln66', guitar_effects.cpp:66) of constant 0 on local variable 'empty' [104]  (1.59 ns)

 <State 2>: 4.91ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [107]  (0 ns)
	'add' operation ('empty_46') [111]  (1.82 ns)
	'store' operation ('store_ln0') of variable 'empty_46' on local variable 'empty' [116]  (1.59 ns)
	blocking operation 1.5 ns on control path)

 <State 3>: 5.69ns
The critical path consists of the following:
	'load' operation ('p_load69') on local variable 'empty_47' [123]  (0 ns)
	'add' operation ('empty_49') [127]  (2.11 ns)
	'store' operation ('store_ln0') of variable 'empty_49' on local variable 'empty_47' [132]  (1.59 ns)
	blocking operation 1.99 ns on control path)

 <State 4>: 4.74ns
The critical path consists of the following:
	'load' operation ('i', guitar_effects.cpp:83) on local variable 'i' [139]  (0 ns)
	'add' operation ('add_ln83', guitar_effects.cpp:83) [143]  (1.87 ns)
	'store' operation ('store_ln83', guitar_effects.cpp:83) of variable 'add_ln83', guitar_effects.cpp:83 on local variable 'i' [151]  (1.59 ns)
	blocking operation 1.28 ns on control path)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', guitar_effects.cpp:93) [162]  (0 ns)
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [163]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [164]  (7.3 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv16_i') [171]  (6.41 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	axis read operation ('empty_52') on port 'INPUT_r_V_data_V' [185]  (0 ns)
	'icmp' operation ('icmp_ln147', guitar_effects.cpp:147) [194]  (2.47 ns)
	'xor' operation ('xor_ln147', guitar_effects.cpp:147) [220]  (0 ns)
	'and' operation ('and_ln149', guitar_effects.cpp:149) [223]  (0 ns)
	'or' operation ('or_ln149', guitar_effects.cpp:149) [224]  (0.978 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [197]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [197]  (6.91 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'add' operation ('ret.V') [202]  (2.55 ns)
	'select' operation ('select_ln1048') [203]  (0 ns)
	'select' operation ('ret.V') [204]  (0 ns)
	'add' operation ('result', guitar_effects.cpp:148) [205]  (2.55 ns)
	'select' operation ('result', guitar_effects.cpp:147) [219]  (0 ns)
	'select' operation ('result', guitar_effects.cpp:149) [225]  (0.978 ns)

 <State 18>: 6.69ns
The critical path consists of the following:
	'load' operation ('compression_buffer_index_load', guitar_effects.cpp:170) on local variable 'compression_buffer_index' [229]  (0 ns)
	'add' operation ('add_ln170', guitar_effects.cpp:170) [236]  (2.55 ns)
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 52>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 53>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [237]  (4.13 ns)

 <State 54>: 4.96ns
The critical path consists of the following:
	'call' operation ('call_ln67', guitar_effects.cpp:67) to 'guitar_effects_Pipeline_LPF_Loop' [239]  (4.96 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 7.11ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [240]  (0 ns)
	'select' operation ('current_level', guitar_effects.cpp:180) [243]  (0.698 ns)
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 59>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 61>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv25_i', guitar_effects.cpp:194) [255]  (6.41 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:194) [256]  (6.08 ns)

 <State 72>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 73>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 74>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 75>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 76>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 77>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv27_i', guitar_effects.cpp:195) [257]  (6.41 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:195) [258]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:195) [258]  (5.7 ns)

 <State 80>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:195) [258]  (5.7 ns)

 <State 81>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:195) [258]  (5.7 ns)

 <State 82>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [266]  (1.92 ns)
	'select' operation ('ush') [270]  (0.968 ns)

 <State 83>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [273]  (0 ns)
	'select' operation ('val') [278]  (4.42 ns)

 <State 84>: 6.69ns
The critical path consists of the following:
	'load' operation ('delay_buffer_index_load', guitar_effects.cpp:212) on local variable 'delay_buffer_index' [317]  (0 ns)
	'sub' operation ('sub_ln208', guitar_effects.cpp:208) [319]  (2.55 ns)
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 85>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv17_i', guitar_effects.cpp:190) [284]  (6.41 ns)

 <State 86>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv17_i', guitar_effects.cpp:190) [284]  (6.41 ns)

 <State 87>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv17_i', guitar_effects.cpp:190) [284]  (6.41 ns)

 <State 88>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv17_i', guitar_effects.cpp:190) [284]  (6.41 ns)

 <State 89>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv17_i', guitar_effects.cpp:190) [284]  (6.41 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 96>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 99>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:190) [285]  (6.08 ns)

 <State 100>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 101>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 102>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 103>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 104>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 105>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i', guitar_effects.cpp:191) [286]  (6.41 ns)

 <State 106>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:191) [287]  (5.7 ns)

 <State 107>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:191) [287]  (5.7 ns)

 <State 108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:191) [287]  (5.7 ns)

 <State 109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:191) [287]  (5.7 ns)

 <State 110>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512_1') [297]  (1.92 ns)
	'select' operation ('ush') [299]  (0.968 ns)

 <State 111>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [302]  (0 ns)
	'select' operation ('val') [307]  (4.42 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 118>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 119>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 120>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 121>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 122>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 123>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 124>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 125>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 126>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 127>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 128>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 129>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 130>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 131>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 132>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 133>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 134>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 135>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 136>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 137>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 138>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 139>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 140>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 141>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 142>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 143>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 144>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 145>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', guitar_effects.cpp:208) [320]  (4.13 ns)

 <State 146>: 5.72ns
The critical path consists of the following:
	'srem' operation ('delay_buffer_index', guitar_effects.cpp:212) [354]  (4.13 ns)
	'store' operation ('store_ln116', guitar_effects.cpp:116) of variable 'delay_buffer_index', guitar_effects.cpp:212 on local variable 'delay_buffer_index' [355]  (1.59 ns)

 <State 147>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('delay_buffer_addr_1', guitar_effects.cpp:208) [323]  (0 ns)
	'load' operation ('delay_buffer_load', guitar_effects.cpp:208) on array 'delay_buffer', guitar_effects.cpp:75 [324]  (3.25 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'load' operation ('delay_buffer_load', guitar_effects.cpp:208) on array 'delay_buffer', guitar_effects.cpp:75 [324]  (3.25 ns)

 <State 149>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 150>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 151>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 152>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 153>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 154>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:208) [325]  (6.41 ns)

 <State 155>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:208) [326]  (5.7 ns)

 <State 156>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:208) [326]  (5.7 ns)

 <State 157>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:208) [326]  (5.7 ns)

 <State 158>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:208) [326]  (5.7 ns)

 <State 159>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [336]  (1.92 ns)
	'select' operation ('ush') [338]  (0.968 ns)

 <State 160>: 6.97ns
The critical path consists of the following:
	'shl' operation ('r.V') [342]  (0 ns)
	'select' operation ('val') [346]  (4.42 ns)
	'sub' operation ('result.V') [347]  (2.55 ns)

 <State 161>: 5.81ns
The critical path consists of the following:
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [348]  (0 ns)
	'add' operation ('output', guitar_effects.cpp:208) [349]  (2.55 ns)
	'store' operation ('store_ln211', guitar_effects.cpp:211) of variable 'output', guitar_effects.cpp:208 on array 'delay_buffer', guitar_effects.cpp:75 [352]  (3.25 ns)

 <State 162>: 6.69ns
The critical path consists of the following:
	'phi' operation ('tmp_int') with incoming values : ('result', guitar_effects.cpp:149) ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) ('output', guitar_effects.cpp:208) [359]  (0 ns)
	'call' operation ('wah_ret', guitar_effects.cpp:120) to 'wah' [364]  (6.69 ns)

 <State 163>: 4.84ns
The critical path consists of the following:
	'call' operation ('wah_ret', guitar_effects.cpp:120) to 'wah' [364]  (3.25 ns)
	multiplexor before 'phi' operation ('tmp_int') with incoming values : ('result', guitar_effects.cpp:149) ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) ('output', guitar_effects.cpp:208) ('tmp_int', guitar_effects.cpp:120) [372]  (1.59 ns)
	'phi' operation ('tmp_int') with incoming values : ('result', guitar_effects.cpp:149) ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) ('output', guitar_effects.cpp:208) ('tmp_int', guitar_effects.cpp:120) [372]  (0 ns)
	axis write operation ('write_ln304') on port 'OUTPUT_r_V_data_V' [375]  (0 ns)

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
