{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1683401493680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio_digital_1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Relogio_digital_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683401493687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683401493707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683401493707 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683401493750 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683401493759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683401494161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683401494161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683401494161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683401494162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683401494162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683401494162 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683401494162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio_digital_1.sdc " "Synopsys Design Constraints File file not found: 'Relogio_digital_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683401494334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683401494334 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_HORAS\|Mux0  from: datac  to: combout " "Cell: FREQUENCIA_HORAS\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683401494336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_MINUTOS\|Mux0  from: datac  to: combout " "Cell: FREQUENCIA_MINUTOS\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683401494336 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: datac  to: combout " "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683401494336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683401494336 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683401494338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_FPGA (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node CLOCK_FPGA (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683401494352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_nHZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_nHZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|CLOCK_nHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_1HZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_1HZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|CLOCK_1HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS\|CLOCK_nHZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS\|CLOCK_nHZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS|CLOCK_nHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_HORAS\|CLOCK_nHZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_HORAS\|CLOCK_nHZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_HORAS|CLOCK_nHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683401494352 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_FPGA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_FPGA" } } } } { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_FPGA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683401494352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELETOR_FREQUENCIA:FREQUENCIA_HORAS\|Mux0  " "Automatically promoted node SELETOR_FREQUENCIA:FREQUENCIA_HORAS\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683401494354 ""}  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_HORAS|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683401494354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS\|Mux0  " "Automatically promoted node SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683401494354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " "Destination node BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA" {  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLOCO_CONTADOR59:CONTADOR_MINUTOS|FLAG_CONTAGEM_MAXIMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683401494354 ""}  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_MINUTOS|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683401494354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0  " "Automatically promoted node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683401494354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " "Destination node BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA" {  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLOCO_CONTADOR59:CONTADOR_SEGUNDOS|FLAG_CONTAGEM_MAXIMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683401494354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683401494354 ""}  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683401494354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683401494413 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683401494413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683401494413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683401494414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683401494414 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683401494415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683401494429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1683401494430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683401494430 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TESTE_FLG_CLK_HOR " "Node \"TESTE_FLG_CLK_HOR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TESTE_FLG_CLK_HOR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1683401494445 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TESTE_FLG_CLK_MIN " "Node \"TESTE_FLG_CLK_MIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TESTE_FLG_CLK_MIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1683401494445 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683401494445 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683401494445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683401495697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683401495822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683401495828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683401496894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683401496894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683401496959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1683401497711 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683401497711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683401498095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1683401498096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683401498096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1683401498106 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683401498107 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[0\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[1\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[2\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[3\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[4\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[5\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[6\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[0\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[1\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[2\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[3\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[4\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[5\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[6\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[0\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[1\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[2\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[3\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[4\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[5\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[6\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[0\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[1\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[2\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[3\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[4\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[5\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[6\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[0\] 0 " "Pin \"DCD_UNIDADE_HORAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[1\] 0 " "Pin \"DCD_UNIDADE_HORAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[2\] 0 " "Pin \"DCD_UNIDADE_HORAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[3\] 0 " "Pin \"DCD_UNIDADE_HORAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[4\] 0 " "Pin \"DCD_UNIDADE_HORAS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[5\] 0 " "Pin \"DCD_UNIDADE_HORAS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[6\] 0 " "Pin \"DCD_UNIDADE_HORAS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[0\] 0 " "Pin \"DCD_DEZENA_HORAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[1\] 0 " "Pin \"DCD_DEZENA_HORAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[2\] 0 " "Pin \"DCD_DEZENA_HORAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[3\] 0 " "Pin \"DCD_DEZENA_HORAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[4\] 0 " "Pin \"DCD_DEZENA_HORAS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[5\] 0 " "Pin \"DCD_DEZENA_HORAS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[6\] 0 " "Pin \"DCD_DEZENA_HORAS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683401498115 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1683401498115 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683401498231 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683401498252 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683401498377 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683401498626 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683401498706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/output_files/Relogio_digital_1.fit.smsg " "Generated suppressed messages file C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/output_files/Relogio_digital_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683401498771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683401498904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 16:31:38 2023 " "Processing ended: Sat May 06 16:31:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683401498904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683401498904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683401498904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683401498904 ""}
