`timescale 1ns/1ps

import as_pack::*;

module as_uart (input  logic                  clk_i,
                input  logic                  rst_i,
                input  logic                  rx_i,
                output logic                  tx_o,
                input  logic                  start_i,
                input  logic [uart_width-1:0] data_i,
                output logic [uart_width-1:0] data_o,
                output logic                  rdy_rx_o,
                output logic                  rdy_tx_o
               );
endmodule : as_uart

