Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:46:35 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0052        --    0.0501    0.0449    0.0488    0.0015        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0052        --    0.0501    0.0449        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0501 r    0.0501 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0449 r    0.0449 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0449 r    0.0449 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0458 r    0.0458 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0458 r    0.0458 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_1_/CP
                                                                        0.0459 r    0.0459 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0501
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0049    0.0096    0.0358 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0049    0.0002    0.0360 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0110    0.0040    0.0041    0.0401 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0040    0.0004    0.0405 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0305    0.0125    0.0079    0.0484 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0017    0.0501 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0501


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0049    0.0096    0.0358 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0049    0.0002    0.0360 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0110    0.0040    0.0041    0.0401 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0040    0.0004    0.0405 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0305    0.0125    0.0079    0.0484 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0017    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0049    0.0096    0.0358 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0049    0.0002    0.0360 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0110    0.0040    0.0041    0.0401 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0040    0.0004    0.0405 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0305    0.0125    0.0079    0.0484 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0017    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0049    0.0096    0.0358 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0049    0.0002    0.0360 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0110    0.0040    0.0041    0.0401 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0040    0.0004    0.0405 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0305    0.0125    0.0079    0.0484 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0017    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0049    0.0096    0.0358 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0049    0.0002    0.0360 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0110    0.0040    0.0041    0.0401 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0040    0.0004    0.0405 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0305    0.0125    0.0079    0.0484 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0016    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0449
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0086    0.0348 r
  ctstcts_inv_813993/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0348 r
  ctstcts_inv_813993/ZN (CKND3BWP16P90CPDULVT)      2      0.0061    0.0051    0.0046    0.0395 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0002    0.0396 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0032    0.0057    0.0051    0.0447 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)     0.0057    0.0001    0.0449 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0449


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0449
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0003    0.0159 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0100    0.0259 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0262 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0086    0.0348 r
  ctstcts_inv_813993/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0348 r
  ctstcts_inv_813993/ZN (CKND3BWP16P90CPDULVT)      2      0.0061    0.0051    0.0046    0.0395 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0002    0.0396 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0032    0.0057    0.0051    0.0447 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0057    0.0001    0.0449 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0449


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0458
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0130    0.0133 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0000    0.0133 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0080    0.0213 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0213 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0293 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0344 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0347 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0273    0.0159    0.0107    0.0454 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0160    0.0003    0.0458 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0458


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0458
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0130    0.0133 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0000    0.0133 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0080    0.0213 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0213 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0293 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0344 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0347 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0273    0.0159    0.0107    0.0454 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0160    0.0003    0.0458 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0458


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_1_/CP
Latency             : 0.0459
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0088    0.0060    0.0154    0.0157 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0060    0.0002    0.0159 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0060    0.0091    0.0250 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0060    0.0002    0.0252 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0147    0.0178    0.0204    0.0456 r
  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)      0.0178    0.0002    0.0459 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0459


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0117        --    0.0838    0.0721    0.0805    0.0036        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0117        --    0.0838    0.0721        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0837 r    0.0837 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0837 r    0.0837 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0836 r    0.0836 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0835 r    0.0835 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0721 r    0.0721 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0721 r    0.0721 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0722 f    0.0722 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0723 f    0.0723 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0728 r    0.0728 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0084    0.0100    0.0220    0.0234 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0105    0.0015    0.0249 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0099    0.0159    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0106    0.0017    0.0424 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0079    0.0158    0.0583 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0009    0.0592 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0067    0.0065    0.0657 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0025    0.0682 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0289    0.0180    0.0092    0.0774 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0228    0.0064    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0837
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0084    0.0100    0.0220    0.0234 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0105    0.0015    0.0249 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0099    0.0159    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0106    0.0017    0.0424 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0079    0.0158    0.0583 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0009    0.0592 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0067    0.0065    0.0657 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0025    0.0682 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0289    0.0180    0.0092    0.0774 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0228    0.0063    0.0837 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0837


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0837
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0084    0.0100    0.0220    0.0234 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0105    0.0015    0.0249 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0099    0.0159    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0106    0.0017    0.0424 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0079    0.0158    0.0583 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0009    0.0592 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0067    0.0065    0.0657 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0025    0.0682 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0289    0.0180    0.0092    0.0774 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0229    0.0063    0.0837 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0837


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0836
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0084    0.0100    0.0220    0.0234 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0105    0.0015    0.0249 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0099    0.0159    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0106    0.0017    0.0424 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0079    0.0158    0.0583 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0009    0.0592 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0067    0.0065    0.0657 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0025    0.0682 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0289    0.0180    0.0092    0.0774 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0227    0.0063    0.0836 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0836


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0835
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0084    0.0100    0.0220    0.0234 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0105    0.0015    0.0249 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0099    0.0159    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0106    0.0017    0.0424 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0079    0.0158    0.0583 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0009    0.0592 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0067    0.0065    0.0657 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0025    0.0682 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0289    0.0180    0.0092    0.0774 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0227    0.0061    0.0835 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0835


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0721
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0200 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0327 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0329 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0545 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0016    0.0560 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0259    0.0239    0.0140    0.0700 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0253    0.0021    0.0721 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0721


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0721
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0200 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0327 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0329 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0545 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0016    0.0560 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0259    0.0239    0.0140    0.0700 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0253    0.0021    0.0721 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0721


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0722
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0086    0.0300    0.0000    0.0000 f
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 f
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0172    0.0182 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0183 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0122    0.0305 f
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0002    0.0306 f
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0052    0.0122    0.0429 f
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0431 f
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0125    0.0095    0.0526 r
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0125    0.0015    0.0541 r
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0249    0.0156    0.0698 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0263    0.0024    0.0722 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0722


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0723
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0086    0.0300    0.0000    0.0000 f
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 f
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0172    0.0182 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0183 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0122    0.0305 f
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0002    0.0306 f
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0052    0.0122    0.0429 f
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0431 f
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0125    0.0095    0.0526 r
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0125    0.0015    0.0541 r
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0249    0.0156    0.0698 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0263    0.0026    0.0723 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0723


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0728
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0200 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0327 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0329 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0545 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0016    0.0560 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0259    0.0239    0.0140    0.0700 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0254    0.0028    0.0728 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0728


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0071        --    0.0657    0.0586    0.0636    0.0022        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0071        --    0.0657    0.0586        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0657 r    0.0657 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0657 r    0.0657 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0655 r    0.0655 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0586 r    0.0586 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0586 r    0.0586 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0587 f    0.0587 f        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0588 r    0.0588 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0588 r    0.0588 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0657
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0340 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0064    0.0125    0.0464 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0005    0.0470 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0055    0.0053    0.0522 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0056    0.0013    0.0535 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0297    0.0152    0.0084    0.0619 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0172    0.0038    0.0657 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0657


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0657
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0340 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0064    0.0125    0.0464 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0005    0.0470 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0055    0.0053    0.0522 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0056    0.0013    0.0535 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0297    0.0152    0.0084    0.0619 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0172    0.0037    0.0657 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0657


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0340 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0064    0.0125    0.0464 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0005    0.0470 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0055    0.0053    0.0522 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0056    0.0013    0.0535 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0297    0.0152    0.0084    0.0619 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0172    0.0037    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0340 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0064    0.0125    0.0464 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0005    0.0470 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0055    0.0053    0.0522 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0056    0.0013    0.0535 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0297    0.0152    0.0084    0.0619 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0172    0.0037    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0655
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0340 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0057    0.0064    0.0125    0.0464 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0005    0.0470 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0111    0.0055    0.0053    0.0522 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0056    0.0013    0.0535 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0297    0.0152    0.0084    0.0619 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0172    0.0036    0.0655 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0655


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0586
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0339 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0049    0.0114    0.0453 r
  ctstcts_inv_813993/I (CKND3BWP16P90CPDULVT)                        0.0049    0.0002    0.0454 r
  ctstcts_inv_813993/ZN (CKND3BWP16P90CPDULVT)      2      0.0062    0.0071    0.0063    0.0517 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0071    0.0005    0.0522 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0031    0.0070    0.0061    0.0583 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0070    0.0003    0.0586 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0586


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0586
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0086    0.0082    0.0187    0.0194 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0079    0.0128    0.0330 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0081    0.0009    0.0339 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0049    0.0114    0.0453 r
  ctstcts_inv_813993/I (CKND3BWP16P90CPDULVT)                        0.0049    0.0002    0.0454 r
  ctstcts_inv_813993/ZN (CKND3BWP16P90CPDULVT)      2      0.0062    0.0071    0.0063    0.0517 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0071    0.0005    0.0522 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0031    0.0070    0.0061    0.0583 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)     0.0070    0.0003    0.0586 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0586


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0587
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 f
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 f
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0143    0.0149 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0150 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0040    0.0100    0.0250 f
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0251 f
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0100    0.0351 f
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0352 f
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0102    0.0078    0.0430 r
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0439 r
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0206    0.0136    0.0575 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0211    0.0013    0.0587 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0587


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0588
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0167 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0104    0.0271 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0272 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0043    0.0103    0.0375 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0376 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0086    0.0070    0.0447 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0086    0.0009    0.0455 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0198    0.0121    0.0577 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0203    0.0011    0.0588 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0588


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0588
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0088    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0167 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0104    0.0271 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0272 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0043    0.0103    0.0375 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0376 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0086    0.0070    0.0447 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0086    0.0009    0.0455 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0198    0.0121    0.0577 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0202    0.0011    0.0588 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0588


1
