#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000221a31eca40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000221a31ecbd0 .scope module, "debouncer" "debouncer" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "dirty_in";
    .port_info 3 /OUTPUT 1 "clean_out";
P_00000221a323b040 .param/l "CLK_PERIOD_NS" 0 3 6, +C4<00000000000000000000000000001010>;
P_00000221a323b078 .param/l "COUNTER_MAX" 0 3 13, +C4<00000000000001111010000100100000>;
P_00000221a323b0b0 .param/l "COUNTER_SIZE" 0 3 14, +C4<00000000000000000000000000010011>;
P_00000221a323b0e8 .param/l "DEBOUNCE_TIME_MS" 0 3 7, +C4<00000000000000000000000000000101>;
L_00000221a321cba0 .functor BUFZ 1, v00000221a3246b30_0, C4<0>, C4<0>, C4<0>;
v00000221a3246450_0 .net "clean_out", 0 0, L_00000221a321cba0;  1 drivers
o00000221a3249138 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a32466d0_0 .net "clk_in", 0 0, o00000221a3249138;  0 drivers
v00000221a3246a90_0 .var "counter", 18 0;
v00000221a3246b30_0 .var "current", 0 0;
o00000221a32491c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a32463b0_0 .net "dirty_in", 0 0, o00000221a32491c8;  0 drivers
v00000221a3246f90_0 .var "old_dirty_in", 0 0;
o00000221a3249228 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3246bd0_0 .net "rst_in", 0 0, o00000221a3249228;  0 drivers
E_00000221a31de460 .event posedge, v00000221a32466d0_0;
S_00000221a321fde0 .scope module, "dog_tb" "dog_tb" 4 4;
 .timescale -9 -12;
L_00000221a32a8098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221a3246130_0 .net *"_ivl_3", 1 0, L_00000221a32a8098;  1 drivers
v00000221a3246310_0 .var "br", 0 0;
v00000221a3297c40_0 .var "clk", 0 0;
v00000221a3297060_0 .net "dog_address", 13 0, L_00000221a329aa00;  1 drivers
v00000221a32988c0_0 .net "dog_busy", 0 0, v00000221a32464f0_0;  1 drivers
v00000221a3297920_0 .net/s "dog_out", 8 0, v00000221a3246810_0;  1 drivers
v00000221a32979c0_0 .net "dog_state", 1 0, v00000221a3246ef0_0;  1 drivers
v00000221a3297e20_0 .var "img1_out", 7 0;
v00000221a3297a60_0 .var "img2_out", 7 0;
v00000221a3297ba0_0 .var "sys_rst", 0 0;
L_00000221a329aa00 .concat [ 12 2 0 0], v00000221a3246630_0, L_00000221a32a8098;
S_00000221a320a2d0 .scope module, "builder" "dog" 4 15, 5 13 0, S_00000221a321fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 12 "address";
    .port_info 7 /OUTPUT 9 "data_out";
    .port_info 8 /OUTPUT 2 "state_num";
P_00000221a3199270 .param/l "BRAM_LENGTH" 0 5 26, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
P_00000221a31992a8 .param/l "DIMENSION" 0 5 13, +C4<00000000000000000000000000000100>;
enum00000221a3223de0 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v00000221a3246630_0 .var "address", 11 0;
v00000221a3246e50_0 .net "bram_ready", 0 0, v00000221a3246310_0;  1 drivers
v00000221a32464f0_0 .var "busy", 0 0;
v00000221a32468b0_0 .net "clk", 0 0, v00000221a3297c40_0;  1 drivers
v00000221a32461d0_0 .var "counter", 1 0;
v00000221a3246810_0 .var/s "data_out", 8 0;
v00000221a3246590_0 .var/s "fuzz_sign", 8 0;
v00000221a32469f0_0 .net "fuzzier_pix", 7 0, v00000221a3297a60_0;  1 drivers
v00000221a3246950_0 .var "old_bram", 0 0;
v00000221a3246d10_0 .net "rst_in", 0 0, v00000221a3297ba0_0;  1 drivers
v00000221a3246c70_0 .var/s "sharp_sign", 8 0;
v00000221a3246db0_0 .net "sharper_pix", 7 0, v00000221a3297e20_0;  1 drivers
v00000221a3246270_0 .var/2s "state", 31 0;
v00000221a3246ef0_0 .var "state_num", 1 0;
v00000221a3247030_0 .var "write", 0 0;
E_00000221a31de9e0 .event posedge, v00000221a32468b0_0;
S_00000221a321ff70 .scope module, "send_img" "send_img" 6 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "img_ready";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 14 "address";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 2 "out_state";
    .port_info 9 /OUTPUT 1 "tx_free";
P_00000221a31de8e0 .param/l "BRAM_LENGTH" 0 6 5, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
enum00000221a3233e90 .enum2/s (32)
   "INACTIVE" 0,
   "WAITING" 1,
   "TRANSMITTING" 2
 ;
v00000221a3298280_0 .var "address", 13 0;
v00000221a3297240_0 .var "busy", 0 0;
o00000221a3249888 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3297b00_0 .net "clk", 0 0, o00000221a3249888;  0 drivers
v00000221a3297ce0_0 .var "counter", 3 0;
o00000221a3249af8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000221a3298960_0 .net "data", 7 0, o00000221a3249af8;  0 drivers
o00000221a3249b28 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3298780_0 .net "img_ready", 0 0, o00000221a3249b28;  0 drivers
v00000221a3298dc0_0 .var "out_state", 1 0;
v00000221a3298f00_0 .var "pixel", 7 0;
o00000221a3249b88 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3298e60_0 .net "rst_in", 0 0, o00000221a3249b88;  0 drivers
v00000221a3297d80_0 .var "send", 0 0;
v00000221a32976a0_0 .var/2s "state", 31 0;
v00000221a3297740_0 .net "tx", 0 0, v00000221a3297380_0;  1 drivers
v00000221a3298320_0 .net "tx_free", 0 0, v00000221a3297100_0;  1 drivers
S_00000221a320a460 .scope module, "utx" "uart_tx" 6 25, 7 4 0, S_00000221a321ff70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_00000221a31de920 .param/l "CLOCKS_PER_BAUD" 0 7 14, +C4<00000000000000000000000000110010>;
v00000221a3298460_0 .var "baud_counter", 5 0;
v00000221a3298b40_0 .var "bit_index", 3 0;
v00000221a3298500_0 .var "buffer", 8 0;
v00000221a3298d20_0 .net "clk", 0 0, o00000221a3249888;  alias, 0 drivers
v00000221a3297560_0 .net "data_i", 7 0, v00000221a3298f00_0;  1 drivers
v00000221a3297100_0 .var "done_o", 0 0;
v00000221a3298aa0_0 .net "start_i", 0 0, v00000221a3297d80_0;  1 drivers
v00000221a3297380_0 .var "tx", 0 0;
E_00000221a31dea20 .event posedge, v00000221a3298d20_0;
S_00000221a3203b40 .scope module, "uart_rx" "uart_rx" 8 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "data_o";
    .port_info 3 /OUTPUT 1 "valid_o";
P_00000221a3220100 .param/l "BIT_ZERO" 1 8 17, +C4<00000000000000000000000000000001>;
P_00000221a3220138 .param/l "CLOCKS_PER_BAUD" 0 8 15, +C4<00000000000000000000000000000000>;
P_00000221a3220170 .param/l "IDLE" 1 8 16, +C4<00000000000000000000000000000000>;
P_00000221a32201a8 .param/l "STOP_BIT" 1 8 18, +C4<00000000000000000000000000001001>;
v00000221a32977e0_0 .net *"_ivl_0", 31 0, L_00000221a3299d80;  1 drivers
L_00000221a32a80e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221a3298a00_0 .net *"_ivl_3", 15 0, L_00000221a32a80e0;  1 drivers
L_00000221a32a8128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221a3297600_0 .net/2u *"_ivl_4", 31 0, L_00000221a32a8128;  1 drivers
v00000221a3297880_0 .var "baud_counter", 15 0;
v00000221a3297ec0_0 .var "ck_uart", 0 0;
o00000221a3249eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3298000_0 .net "clk", 0 0, o00000221a3249eb8;  0 drivers
v00000221a3297f60_0 .var "data_o", 7 0;
v00000221a32980a0_0 .var "q_uart", 0 0;
o00000221a3249f48 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3298820_0 .net "rx", 0 0, o00000221a3249f48;  0 drivers
v00000221a32981e0_0 .var "state", 3 0;
v00000221a3298140_0 .var "valid_o", 0 0;
v00000221a3298be0_0 .net "zero_baud_counter", 0 0, L_00000221a329a8c0;  1 drivers
E_00000221a31df160 .event posedge, v00000221a3298000_0;
L_00000221a3299d80 .concat [ 16 16 0 0], v00000221a3297880_0, L_00000221a32a80e0;
L_00000221a329a8c0 .cmp/eq 32, L_00000221a3299d80, L_00000221a32a8128;
S_00000221a3203cd0 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_00000221a3203e60 .param/str "INIT_FILE" 0 9 14, "\000";
P_00000221a3203e98 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_00000221a3203ed0 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_00000221a3203f08 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v00000221a3298c80 .array "BRAM", 0 1023, 17 0;
o00000221a324a1b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000221a32971a0_0 .net "addra", 9 0, o00000221a324a1b8;  0 drivers
o00000221a324a1e8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000221a32974c0_0 .net "addrb", 9 0, o00000221a324a1e8;  0 drivers
o00000221a324a218 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a32972e0_0 .net "clka", 0 0, o00000221a324a218;  0 drivers
o00000221a324a248 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329a460_0 .net "clkb", 0 0, o00000221a324a248;  0 drivers
o00000221a324a278 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000221a329a820_0 .net "dina", 17 0, o00000221a324a278;  0 drivers
o00000221a324a2a8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000221a3299a60_0 .net "dinb", 17 0, o00000221a324a2a8;  0 drivers
v00000221a329a1e0_0 .net "douta", 17 0, L_00000221a321d0e0;  1 drivers
v00000221a329aaa0_0 .net "doutb", 17 0, L_00000221a321c510;  1 drivers
o00000221a324a338 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329b680_0 .net "ena", 0 0, o00000221a324a338;  0 drivers
o00000221a324a368 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3299920_0 .net "enb", 0 0, o00000221a324a368;  0 drivers
v00000221a329ab40_0 .var/i "idx", 31 0;
v00000221a3299ce0_0 .var "ram_data_a", 17 0;
v00000221a3299b00_0 .var "ram_data_b", 17 0;
o00000221a324a428 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329b540_0 .net "regcea", 0 0, o00000221a324a428;  0 drivers
o00000221a324a458 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329ae60_0 .net "regceb", 0 0, o00000221a324a458;  0 drivers
o00000221a324a488 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329b400_0 .net "rsta", 0 0, o00000221a324a488;  0 drivers
o00000221a324a4b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a3299ba0_0 .net "rstb", 0 0, o00000221a324a4b8;  0 drivers
o00000221a324a4e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a32999c0_0 .net "wea", 0 0, o00000221a324a4e8;  0 drivers
o00000221a324a518 .functor BUFZ 1, C4<z>; HiZ drive
v00000221a329b5e0_0 .net "web", 0 0, o00000221a324a518;  0 drivers
S_00000221a3217580 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_00000221a3203cd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000221a3217580
v00000221a32983c0_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000221a32983c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000221a32983c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000221a32983c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000221a3217710 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_00000221a3203cd0;
 .timescale -9 -12;
v00000221a32985a0_0 .var/i "ram_index", 31 0;
S_00000221a31febb0 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_00000221a3203cd0;
 .timescale -9 -12;
L_00000221a321d0e0 .functor BUFZ 18, v00000221a3298640_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_00000221a321c510 .functor BUFZ 18, v00000221a32986e0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v00000221a3298640_0 .var "douta_reg", 17 0;
v00000221a32986e0_0 .var "doutb_reg", 17 0;
E_00000221a31deae0 .event posedge, v00000221a329a460_0;
E_00000221a31dea60 .event posedge, v00000221a32972e0_0;
    .scope S_00000221a31ecbd0;
T_1 ;
    %wait E_00000221a31de460;
    %load/vec4 v00000221a3246bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000221a3246a90_0, 0;
    %load/vec4 v00000221a32463b0_0;
    %assign/vec4 v00000221a3246b30_0, 0;
    %load/vec4 v00000221a32463b0_0;
    %assign/vec4 v00000221a3246f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000221a3246a90_0;
    %pad/u 32;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000221a3246f90_0;
    %assign/vec4 v00000221a3246b30_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000221a3246a90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000221a32463b0_0;
    %load/vec4 v00000221a3246f90_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000221a3246a90_0;
    %addi 1, 0, 19;
    %assign/vec4 v00000221a3246a90_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000221a3246a90_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v00000221a32463b0_0;
    %assign/vec4 v00000221a3246f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000221a320a2d0;
T_2 ;
    %wait E_00000221a31de9e0;
    %load/vec4 v00000221a3246e50_0;
    %assign/vec4 v00000221a3246950_0, 0;
    %load/vec4 v00000221a3246d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221a3246270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a3246ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a32461d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000221a3246630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a32464f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3247030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000221a3246270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000221a3246e50_0;
    %load/vec4 v00000221a3246950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221a32464f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221a3246270_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000221a3246ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000221a3246630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a32461d0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000221a32461d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000221a3246270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a32461d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000221a3246ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000221a3246db0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000221a3246c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000221a32469f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000221a3246590_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000221a32461d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000221a32461d0_0, 0;
T_2.9 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000221a3247030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221a3247030_0, 0;
    %load/vec4 v00000221a3246c70_0;
    %load/vec4 v00000221a3246590_0;
    %sub;
    %assign/vec4 v00000221a3246810_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3247030_0, 0;
    %load/vec4 v00000221a3246630_0;
    %pad/u 65;
    %cmpi/e 15, 0, 65;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000221a3246630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221a3246270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a3246ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a32464f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000221a3246630_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000221a3246630_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221a3246270_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000221a3246ef0_0, 0;
T_2.13 ;
T_2.11 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000221a321fde0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000221a3297c40_0;
    %nor/r;
    %store/vec4 v00000221a3297c40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000221a321fde0;
T_4 ;
    %vpi_call/w 4 56 "$dumpfile", "dog.vcd" {0 0 0};
    %vpi_call/w 4 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000221a321fde0 {0 0 0};
    %vpi_call/w 4 58 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221a3297c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221a3246310_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000221a3297e20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000221a3297a60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a3297ba0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221a3297ba0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a3246310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221a3246310_0, 0, 1;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v00000221a3297e20_0, 0, 8;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v00000221a3297a60_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v00000221a3297e20_0, 0, 8;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v00000221a3297a60_0, 0, 8;
    %delay 1000000, 0;
    %vpi_call/w 4 80 "$display", "Sent!" {0 0 0};
    %vpi_call/w 4 81 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000221a320a460;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000221a3298460_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000221a3298500_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000221a3298b40_0, 0, 4;
    %end;
    .thread T_5, $init;
    .scope S_00000221a320a460;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a3297100_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000221a320a460;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a3297380_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000221a320a460;
T_8 ;
    %wait E_00000221a31dea20;
    %load/vec4 v00000221a3298aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000221a3297100_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000221a3298460_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000221a3297560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000221a3298500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a3298b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297380_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000221a3297100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v00000221a3298460_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000221a3298460_0, 0;
    %load/vec4 v00000221a3298460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.5, 4;
    %load/vec4 v00000221a3298b40_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.5;
    %assign/vec4 v00000221a3297100_0, 0;
    %load/vec4 v00000221a3298460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000221a3298460_0, 0;
    %load/vec4 v00000221a3298b40_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v00000221a3298500_0;
    %load/vec4 v00000221a3298b40_0;
    %part/u 1;
    %assign/vec4 v00000221a3297380_0, 0;
    %load/vec4 v00000221a3298b40_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000221a3298b40_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000221a3298aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000221a3297560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000221a3298500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a3298b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297380_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221a3297100_0, 0;
T_8.11 ;
T_8.9 ;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000221a321ff70;
T_9 ;
    %wait E_00000221a31dea20;
    %load/vec4 v00000221a3298e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a3297ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000221a3298f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000221a3298280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297240_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000221a32976a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v00000221a3298780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a3297ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221a3297240_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000221a3298280_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v00000221a3298320_0;
    %inv;
    %load/vec4 v00000221a3297d80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v00000221a3297ce0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v00000221a3298960_0;
    %assign/vec4 v00000221a3298f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v00000221a3297ce0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000221a3297ce0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
T_9.11 ;
T_9.9 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000221a3298320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v00000221a3298280_0;
    %pad/u 64;
    %cmpi/e 4095, 0, 64;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v00000221a3298280_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000221a3298280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a3297ce0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
T_9.15 ;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000221a32976a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000221a3298dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221a3297d80_0, 0;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000221a3203b40;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000221a32981e0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000221a3297880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a3297ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221a32980a0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_00000221a3203b40;
T_11 ;
    %wait E_00000221a31df160;
    %load/vec4 v00000221a32980a0_0;
    %load/vec4 v00000221a3298820_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000221a32980a0_0, 0;
    %assign/vec4 v00000221a3297ec0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000221a3203b40;
T_12 ;
    %wait E_00000221a31df160;
    %load/vec4 v00000221a32981e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a32981e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000221a3297880_0, 0;
    %load/vec4 v00000221a3297ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000221a32981e0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v00000221a3297880_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000221a3298be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000221a32981e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000221a32981e0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v00000221a3297880_0, 0;
    %load/vec4 v00000221a32981e0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221a32981e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000221a3297880_0, 0;
T_12.6 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000221a3297880_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000221a3297880_0, 0;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000221a3203b40;
T_13 ;
    %wait E_00000221a31df160;
    %load/vec4 v00000221a3298be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v00000221a32981e0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000221a3297ec0_0;
    %load/vec4 v00000221a3297f60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000221a3297f60_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000221a3203b40;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221a3298140_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000221a3203b40;
T_15 ;
    %wait E_00000221a31df160;
    %load/vec4 v00000221a3298be0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v00000221a32981e0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.0;
    %assign/vec4 v00000221a3298140_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000221a3217710;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221a32985a0_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000221a32985a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v00000221a32985a0_0;
    %store/vec4a v00000221a3298c80, 4, 0;
    %load/vec4 v00000221a32985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221a32985a0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_00000221a31febb0;
T_17 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000221a3298640_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000221a32986e0_0, 0, 18;
    %end;
    .thread T_17, $init;
    .scope S_00000221a31febb0;
T_18 ;
    %wait E_00000221a31dea60;
    %load/vec4 v00000221a329b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000221a3298640_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000221a329b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000221a3299ce0_0;
    %assign/vec4 v00000221a3298640_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000221a31febb0;
T_19 ;
    %wait E_00000221a31deae0;
    %load/vec4 v00000221a3299ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000221a32986e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000221a329ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000221a3299b00_0;
    %assign/vec4 v00000221a32986e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000221a3203cd0;
T_20 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000221a3299ce0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000221a3299b00_0, 0, 18;
    %end;
    .thread T_20, $init;
    .scope S_00000221a3203cd0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221a329ab40_0, 0, 32;
T_21.0 ;
    %load/vec4 v00000221a329ab40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_21.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000221a3298c80, v00000221a329ab40_0 > {0 0 0};
    %load/vec4 v00000221a329ab40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221a329ab40_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_00000221a3203cd0;
T_22 ;
    %wait E_00000221a31dea60;
    %load/vec4 v00000221a329b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000221a32999c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000221a329a820_0;
    %load/vec4 v00000221a32971a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221a3298c80, 0, 4;
T_22.2 ;
    %load/vec4 v00000221a32971a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000221a3298c80, 4;
    %assign/vec4 v00000221a3299ce0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000221a3203cd0;
T_23 ;
    %wait E_00000221a31deae0;
    %load/vec4 v00000221a3299920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000221a329b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000221a3299a60_0;
    %load/vec4 v00000221a32974c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221a3298c80, 0, 4;
T_23.2 ;
    %load/vec4 v00000221a32974c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000221a3298c80, 4;
    %assign/vec4 v00000221a3299b00_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "hdl\debouncer.sv";
    "sim\dog_tb.sv";
    "hdl\dog.sv";
    "hdl\send_img.sv";
    "hdl\uart_tx.v";
    "hdl\uart_rx.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
