DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i12_0_dtport"
duLibraryName "NSK600_lib"
duName "dt_port"
elements [
]
mwi 0
uid 336,0
)
(Instance
name "i12_1_dtbuff"
duLibraryName "NSK600_lib"
duName "dt_buffer"
elements [
]
mwi 0
uid 417,0
)
(Instance
name "i12_2_dttest"
duLibraryName "NSK600_lib"
duName "dt_test_mode"
elements [
]
mwi 0
uid 2453,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port"
)
(vvPair
variable "date"
value "2011-07-04"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "digtrans_port"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "digtrans_port"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\digtrans_port\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:00:28"
)
(vvPair
variable "unit"
value "digtrans_port"
)
(vvPair
variable "user"
value "CHSTRUE"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 198,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,14625,-500,15375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,15000,0,15000"
pts [
"-500,15000"
"0,15000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-9300,14500,-3000,15500"
st "control_digtrans"
ju 2
blo "-3000,15300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 4
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,5400,41000,6200"
st "control_digtrans          : t_control_digtrans"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "77500,25625,79000,26375"
)
(Line
uid 26,0
sl 0
ro 270
xt "77000,26000,77500,26000"
pts [
"77000,26000"
"77500,26000"
]
)
]
)
stc 0
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "80000,25500,83000,26500"
st "DTEN1"
blo "80000,26300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "DTEN1"
t "std_logic"
o 12
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,7000,36000,7800"
st "DTEN1                     : std_logic"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "77500,31625,79000,32375"
)
(Line
uid 40,0
sl 0
ro 270
xt "77000,32000,77500,32000"
pts [
"77000,32000"
"77500,32000"
]
)
]
)
stc 0
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "80000,31500,83000,32500"
st "DTEN2"
blo "80000,32300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "DTEN2"
t "std_logic"
o 13
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,7800,36000,8600"
st "DTEN2                     : std_logic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "77500,28625,79000,29375"
)
(Line
uid 54,0
sl 0
ro 90
xt "77000,29000,77500,29000"
pts [
"77500,29000"
"77000,29000"
]
)
]
)
stc 0
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "80000,28500,83000,29500"
st "DTRX1"
blo "80000,29300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,3000,36000,3800"
st "DTRX1                     : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "77500,34625,79000,35375"
)
(Line
uid 68,0
sl 0
ro 90
xt "77000,35000,77500,35000"
pts [
"77500,35000"
"77000,35000"
]
)
]
)
stc 0
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "80000,34500,83000,35500"
st "DTRX2"
blo "80000,35300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,3800,36000,4600"
st "DTRX2                     : std_logic"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "77500,27625,79000,28375"
)
(Line
uid 82,0
sl 0
ro 270
xt "77000,28000,77500,28000"
pts [
"77000,28000"
"77500,28000"
]
)
]
)
stc 0
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "80000,27500,82900,28500"
st "DTTX1"
blo "80000,28300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "DTTX1"
t "std_logic"
o 14
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,8600,36000,9400"
st "DTTX1                     : std_logic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "77500,33625,79000,34375"
)
(Line
uid 96,0
sl 0
ro 270
xt "77000,34000,77500,34000"
pts [
"77000,34000"
"77500,34000"
]
)
]
)
stc 0
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "80000,33500,82900,34500"
st "DTTX2"
blo "80000,34300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "DTTX2"
t "std_logic"
o 15
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,9400,36000,10200"
st "DTTX2                     : std_logic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-2000,10625,-500,11375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-500,11000,0,11000"
pts [
"-500,11000"
"0,11000"
]
)
]
)
stc 0
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "-4300,10500,-3000,11500"
st "clk"
ju 2
blo "-3000,11300"
tm "WireNameMgr"
)
)
)
*16 (GlobalConnector
uid 113,0
shape (Circle
uid 114,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,10000,4000,12000"
radius 1000
)
name (Text
uid 115,0
va (VaSet
font "Arial,8,1"
)
xt "2500,10500,3500,11500"
st "G"
blo "2500,11300"
)
)
*17 (Net
uid 120,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 8,0
)
declText (MLText
uid 121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,4600,36000,5400"
st "clk                       : std_logic"
)
)
*18 (PortIoIn
uid 122,0
shape (CompositeShape
uid 123,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 124,0
sl 0
ro 270
xt "-2000,12625,-500,13375"
)
(Line
uid 125,0
sl 0
ro 270
xt "-500,13000,0,13000"
pts [
"-500,13000"
"0,13000"
]
)
]
)
stc 0
tg (WTG
uid 126,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 127,0
va (VaSet
)
xt "-5900,12500,-3000,13500"
st "reset_n"
ju 2
blo "-3000,13300"
tm "WireNameMgr"
)
)
)
*19 (GlobalConnector
uid 128,0
shape (Circle
uid 129,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,12000,4000,14000"
radius 1000
)
name (Text
uid 130,0
va (VaSet
font "Arial,8,1"
)
xt "2500,12500,3500,13500"
st "G"
blo "2500,13300"
)
)
*20 (Net
uid 135,0
decl (Decl
n "reset_n"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,6200,36000,7000"
st "reset_n                   : std_logic"
)
)
*21 (Grouping
uid 155,0
optionalChildren [
*22 (CommentText
uid 157,0
shape (Rectangle
uid 158,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "26000,48000,43000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 159,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,36000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 160,0
shape (Rectangle
uid 161,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "43000,44000,47000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 162,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,44000,46200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 163,0
shape (Rectangle
uid 164,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "26000,46000,43000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 165,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,46000,36200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 166,0
shape (Rectangle
uid 167,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,46000,26000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 168,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,46000,24300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 169,0
shape (Rectangle
uid 170,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "43000,45000,63000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 171,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,45200,52400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 172,0
shape (Rectangle
uid 173,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "47000,44000,63000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 174,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,44000,50400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 175,0
shape (Rectangle
uid 176,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,44000,43000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 177,0
va (VaSet
isHidden 1
fg "32768,0,0"
)
xt "30850,44500,34150,45500"
st "
ABB CH
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 178,0
shape (Rectangle
uid 179,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,47000,26000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 180,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,47000,24300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 181,0
shape (Rectangle
uid 182,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "22000,48000,26000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 183,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,48000,24900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 184,0
shape (Rectangle
uid 185,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "26000,47000,43000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 186,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,47000,38200,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 156,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,44000,63000,49000"
)
oxt "14000,66000,55000,71000"
)
*32 (SaComponent
uid 336,0
optionalChildren [
*33 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,24625,49000,25375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
)
xt "50000,24500,57000,25500"
st "dt_start_sequence"
blo "50000,25300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 6
)
)
)
*34 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,25625,69750,26375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "65000,25500,68000,26500"
st "DTEN1"
ju 2
blo "68000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 9
)
)
)
*35 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,31625,69750,32375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "65000,31500,68000,32500"
st "DTEN2"
ju 2
blo "68000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 10
)
)
)
*36 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,28625,69750,29375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "65000,28500,68000,29500"
st "DTRX1"
ju 2
blo "68000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
)
)
)
*37 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,34625,69750,35375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "65000,34500,68000,35500"
st "DTRX2"
ju 2
blo "68000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
)
)
)
*38 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,27625,69750,28375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "65100,27500,68000,28500"
st "DTTX1"
ju 2
blo "68000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 11
)
)
)
*39 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,33625,69750,34375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "65100,33500,68000,34500"
st "DTTX2"
ju 2
blo "68000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 12
)
)
)
*40 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,19625,49000,20375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "50000,19500,51300,20500"
st "clk"
blo "50000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*41 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,20625,49000,21375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "50000,20500,52900,21500"
st "reset_n"
blo "50000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
)
)
)
*42 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,22625,49000,23375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "50000,22500,56300,23500"
st "control_digtrans"
blo "50000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 4
)
)
)
*43 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,26625,49000,27375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "50000,26500,56800,27500"
st "dt_get_tx_data_bit"
blo "50000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 15
)
)
)
*44 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,31625,49000,32375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "50000,31500,56800,32500"
st "dt_put_rx_data_bit"
blo "50000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 19
)
)
)
*45 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,33625,49000,34375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "50000,33500,58300,34500"
st "dt_rx_current_bit_nbr"
blo "50000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
)
)
)
*46 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,32625,49000,33375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "50000,32500,58300,33500"
st "dt_rx_current_ch_nbr"
blo "50000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
)
)
)
*47 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,34625,49000,35375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "50000,34500,55400,35500"
st "dt_rx_data_bit"
blo "50000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 22
)
)
)
*48 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,28625,49000,29375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "50000,28500,58200,29500"
st "dt_tx_current_bit_nbr"
blo "50000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 23
)
)
)
*49 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,27625,49000,28375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "50000,27500,58200,28500"
st "dt_tx_current_ch_nbr"
blo "50000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
)
)
)
*50 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,29625,49000,30375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "50000,29500,55300,30500"
st "dt_tx_data_bit"
blo "50000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 7
)
)
)
*51 (CptPort
uid 1616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1617,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,35625,49000,36375"
)
tg (CPTG
uid 1618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1619,0
va (VaSet
)
xt "50000,35500,56500,36500"
st "dt_burst_finished"
blo "50000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 13
suid 59,0
)
)
)
*52 (CptPort
uid 1620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1621,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,36625,49000,37375"
)
tg (CPTG
uid 1622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1623,0
va (VaSet
)
xt "50000,36500,56200,37500"
st "dt_burst_started"
blo "50000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_started"
t "std_logic"
o 14
suid 58,0
)
)
)
*53 (CptPort
uid 1733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,23625,49000,24375"
)
tg (CPTG
uid 1735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
)
xt "50000,23500,54800,24500"
st "control_mux"
blo "50000,24300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 5
suid 63,0
)
)
)
*54 (CptPort
uid 1737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1738,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,37625,49000,38375"
)
tg (CPTG
uid 1739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1740,0
va (VaSet
)
xt "50000,37500,59100,38500"
st "dt_insert_AIS_2_framer"
blo "50000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 16
suid 66,0
)
)
)
*55 (CptPort
uid 1741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,36625,69750,37375"
)
tg (CPTG
uid 1743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1744,0
va (VaSet
)
xt "62100,36500,68000,37500"
st "dt_no_data_chx"
ju 2
blo "68000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 65,0
)
)
)
*56 (CptPort
uid 1745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,37625,69750,38375"
)
tg (CPTG
uid 1747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1748,0
va (VaSet
)
xt "63500,37500,68000,38500"
st "dt_no_sync"
ju 2
blo "68000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_sync"
t "std_logic"
o 18
suid 64,0
)
)
)
]
shape (Rectangle
uid 337,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,19000,69000,40000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 338,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 339,0
va (VaSet
font "Arial,8,1"
)
xt "59500,20500,64500,21500"
st "NSK600_lib"
blo "59500,21300"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 340,0
va (VaSet
font "Arial,8,1"
)
xt "59500,21500,62700,22500"
st "dt_port"
blo "59500,22300"
tm "CptNameMgr"
)
*59 (Text
uid 341,0
va (VaSet
font "Arial,8,1"
)
xt "59500,22500,64900,23500"
st "i12_0_dtport"
blo "59500,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 342,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 343,0
text (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "22500,20000,22500,20000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (Blk
uid 417,0
shape (Rectangle
uid 418,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "29000,20000,38000,47000"
)
oxt "27000,22000,40000,39000"
ttg (MlTextGroup
uid 419,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 420,0
va (VaSet
font "Arial,8,1"
)
xt "30500,24500,35500,25500"
st "NSK600_lib"
blo "30500,25300"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 421,0
va (VaSet
font "Arial,8,1"
)
xt "30500,25500,34400,26500"
st "dt_buffer"
blo "30500,26300"
tm "BlkNameMgr"
)
*63 (Text
uid 422,0
va (VaSet
font "Arial,8,1"
)
xt "30500,26500,35900,27500"
st "i12_1_dtbuff"
blo "30500,27300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 423,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 424,0
text (MLText
uid 425,0
va (VaSet
font "Courier New,8,0"
)
xt "30500,34500,30500,34500"
)
header ""
)
elements [
]
)
)
*64 (Net
uid 483,0
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 23
suid 11,0
)
declText (MLText
uid 484,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,12800,40000,13600"
st "SIGNAL dt_get_tx_data_bit        : std_logic"
)
)
*65 (Net
uid 491,0
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 27
suid 12,0
)
declText (MLText
uid 492,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,13600,40000,14400"
st "SIGNAL dt_put_rx_data_bit        : std_logic"
)
)
*66 (Net
uid 499,0
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 28
suid 13,0
)
declText (MLText
uid 500,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,14400,49500,15200"
st "SIGNAL dt_rx_current_bit_nbr     : std_logic_vector(6 DOWNTO 0)"
)
)
*67 (Net
uid 507,0
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 14,0
)
declText (MLText
uid 508,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,15200,49500,16000"
st "SIGNAL dt_rx_current_ch_nbr      : std_logic_vector(3 DOWNTO 0)"
)
)
*68 (Net
uid 515,0
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 30
suid 15,0
)
declText (MLText
uid 516,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,16000,40000,16800"
st "SIGNAL dt_rx_data_bit            : std_logic"
)
)
*69 (Net
uid 523,0
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 31
suid 16,0
)
declText (MLText
uid 524,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,17600,49500,18400"
st "SIGNAL dt_tx_current_bit_nbr     : std_logic_vector(6 DOWNTO 0)"
)
)
*70 (Net
uid 531,0
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 17,0
)
declText (MLText
uid 532,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,18400,49500,19200"
st "SIGNAL dt_tx_current_ch_nbr      : std_logic_vector(3 DOWNTO 0)"
)
)
*71 (Net
uid 539,0
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 33
suid 18,0
)
declText (MLText
uid 540,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,19200,40000,20000"
st "SIGNAL dt_tx_data_bit            : std_logic"
)
)
*72 (PortIoOut
uid 610,0
shape (CompositeShape
uid 611,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 612,0
sl 0
ro 270
xt "77500,41625,79000,42375"
)
(Line
uid 613,0
sl 0
ro 270
xt "77000,42000,77500,42000"
pts [
"77000,42000"
"77500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 614,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
)
xt "80000,41500,86000,42500"
st "status_digtrans"
blo "80000,42300"
tm "WireNameMgr"
)
)
)
*73 (HdlText
uid 616,0
optionalChildren [
*74 (EmbeddedText
uid 622,0
commentText (CommentText
uid 623,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 624,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,45000,94000,51000"
)
oxt "0,0,18000,5000"
text (MLText
uid 625,0
va (VaSet
isHidden 1
)
xt "76200,45200,93600,51200"
st "
-- eb2 2
status_digtrans.fdcr      <= frames_removed_rx;
status_digtrans.ficr      <= frames_inserted_rx;
status_digtrans.fdct      <= frames_removed_tx;
status_digtrans.fict      <= frames_inserted_tx;
status_digtrans.gdts.nsto <= dt_no_sync;
status_digtrans.tnd       <= dt_no_data_chx;

                               




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 617,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,36000,76000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 618,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 619,0
va (VaSet
font "Arial,8,1"
)
xt "73150,40000,74850,41000"
st "eb4"
blo "73150,40800"
tm "HdlTextNameMgr"
)
*76 (Text
uid 620,0
va (VaSet
font "Arial,8,1"
)
xt "73150,41000,73950,42000"
st "4"
blo "73150,41800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 621,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,44250,73750,45750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*77 (Net
uid 632,0
decl (Decl
n "status_digtrans"
t "t_status_digtrans"
o 18
suid 19,0
)
declText (MLText
uid 633,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,10200,40500,11000"
st "status_digtrans           : t_status_digtrans"
)
)
*78 (Net
uid 650,0
decl (Decl
n "data_dt_tx_in"
t "std_logic"
o 6
suid 20,0
)
declText (MLText
uid 651,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,12000,36000,12800"
st "data_dt_tx_in             : std_logic"
)
)
*79 (Net
uid 660,0
decl (Decl
n "frame_start_def"
t "std_logic"
o 7
suid 21,0
)
declText (MLText
uid 661,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,20000,36000,20800"
st "frame_start_def           : std_logic"
)
)
*80 (Net
uid 670,0
decl (Decl
n "frame_start_enf"
t "std_logic"
o 8
suid 22,0
)
declText (MLText
uid 671,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,20800,36000,21600"
st "frame_start_enf           : std_logic"
)
)
*81 (Net
uid 680,0
decl (Decl
n "frames_inserted_rx"
t "integer"
b "range 0 to 255"
o 35
suid 23,0
)
declText (MLText
uid 681,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,21600,46500,22400"
st "SIGNAL frames_inserted_rx        : integer range 0 to 255"
)
)
*82 (Net
uid 690,0
decl (Decl
n "frames_inserted_tx"
t "integer"
b "range 0 to 255"
o 36
suid 24,0
)
declText (MLText
uid 691,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,22400,46500,23200"
st "SIGNAL frames_inserted_tx        : integer range 0 to 255"
)
)
*83 (Net
uid 700,0
decl (Decl
n "frames_removed_rx"
t "integer"
b "range 0 to 255"
o 37
suid 25,0
)
declText (MLText
uid 701,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,23200,46500,24000"
st "SIGNAL frames_removed_rx         : integer range 0 to 255"
)
)
*84 (Net
uid 710,0
decl (Decl
n "frames_removed_tx"
t "integer"
b "range 0 to 255"
o 38
suid 26,0
)
declText (MLText
uid 711,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,24000,46500,24800"
st "SIGNAL frames_removed_tx         : integer range 0 to 255"
)
)
*85 (Net
uid 720,0
decl (Decl
n "ptr_dt_tx_ram1"
t "integer"
b "range 0 to 16383"
o 16
suid 27,0
)
declText (MLText
uid 721,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,24800,44000,25600"
st "ptr_dt_tx_ram1            : integer range 0 to 16383"
)
)
*86 (Net
uid 730,0
decl (Decl
n "ram_ctrl_dt_rx"
t "t_ram_ctrl_dt"
o 17
suid 28,0
)
declText (MLText
uid 731,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,25600,38500,26400"
st "ram_ctrl_dt_rx            : t_ram_ctrl_dt"
)
)
*87 (PortIoIn
uid 756,0
shape (CompositeShape
uid 757,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 758,0
sl 0
ro 270
xt "-2000,39625,-500,40375"
)
(Line
uid 759,0
sl 0
ro 270
xt "-500,40000,0,40000"
pts [
"-500,40000"
"0,40000"
]
)
]
)
stc 0
tg (WTG
uid 760,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
)
xt "-8500,39500,-3000,40500"
st "tdm_page_enf"
ju 2
blo "-3000,40300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 762,0
decl (Decl
n "tdm_page_enf"
t "std_logic"
o 11
suid 30,0
)
declText (MLText
uid 763,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,14000,1800"
st "tdm_page_enf              : std_logic"
)
)
*89 (PortIoIn
uid 786,0
shape (CompositeShape
uid 787,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 788,0
sl 0
ro 270
xt "-2000,40625,-500,41375"
)
(Line
uid 789,0
sl 0
ro 270
xt "-500,41000,0,41000"
pts [
"-500,41000"
"0,41000"
]
)
]
)
stc 0
tg (WTG
uid 790,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "-8500,40500,-3000,41500"
st "tdm_page_def"
ju 2
blo "-3000,41300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 798,0
decl (Decl
n "tdm_page_def"
t "std_logic"
o 10
suid 31,0
)
declText (MLText
uid 799,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,14000,1800"
st "tdm_page_def              : std_logic"
)
)
*91 (PortIoOut
uid 802,0
shape (CompositeShape
uid 803,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 804,0
sl 0
ro 90
xt "-2000,41625,-500,42375"
)
(Line
uid 805,0
sl 0
ro 90
xt "-500,42000,0,42000"
pts [
"0,42000"
"-500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 806,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "-8600,41500,-3000,42500"
st "ram_ctrl_dt_rx"
ju 2
blo "-3000,42300"
tm "WireNameMgr"
)
)
)
*92 (PortIoIn
uid 808,0
shape (CompositeShape
uid 809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 810,0
sl 0
ro 270
xt "-2000,44625,-500,45375"
)
(Line
uid 811,0
sl 0
ro 270
xt "-500,45000,0,45000"
pts [
"-500,45000"
"0,45000"
]
)
]
)
stc 0
tg (WTG
uid 812,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
)
xt "-8100,44500,-3000,45500"
st "data_dt_tx_in"
ju 2
blo "-3000,45300"
tm "WireNameMgr"
)
)
)
*93 (PortIoOut
uid 814,0
shape (CompositeShape
uid 815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 816,0
sl 0
ro 90
xt "-2000,42625,-500,43375"
)
(Line
uid 817,0
sl 0
ro 90
xt "-500,43000,0,43000"
pts [
"0,43000"
"-500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
)
xt "-8700,42500,-3000,43500"
st "ptr_dt_tx_ram1"
ju 2
blo "-3000,43300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 1632,0
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 21
suid 36,0
)
declText (MLText
uid 1633,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,18000,1800"
st "SIGNAL dt_burst_finished         : std_logic"
)
)
*95 (Net
uid 1642,0
decl (Decl
n "dt_burst_started"
t "std_logic"
o 22
suid 37,0
)
declText (MLText
uid 1643,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,18000,1800"
st "SIGNAL dt_burst_started          : std_logic"
)
)
*96 (Net
uid 1836,0
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 24
suid 38,0
)
declText (MLText
uid 1837,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,18000,1800"
st "SIGNAL dt_insert_AIS_2_framer    : std_logic"
)
)
*97 (Net
uid 1846,0
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 39,0
)
declText (MLText
uid 1847,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,28000,1800"
st "SIGNAL dt_no_data_chx            : std_logic_vector(15 DOWNTO 0)"
)
)
*98 (Net
uid 1854,0
decl (Decl
n "dt_no_sync"
t "std_logic"
o 26
suid 40,0
)
declText (MLText
uid 1855,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,18000,1800"
st "SIGNAL dt_no_sync                : std_logic"
)
)
*99 (PortIoIn
uid 1953,0
shape (CompositeShape
uid 1954,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1955,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 1956,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
tg (WTG
uid 1957,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1958,0
va (VaSet
)
xt "-7800,15500,-3000,16500"
st "control_mux"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 1959,0
decl (Decl
n "control_mux"
t "t_control_mux"
o 5
suid 41,0
)
declText (MLText
uid 1960,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,16500,1800"
st "control_mux               : t_control_mux"
)
)
*101 (HdlText
uid 2196,0
optionalChildren [
*102 (EmbeddedText
uid 2201,0
commentText (CommentText
uid 2202,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2203,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-1000,27000,12000,30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2204,0
va (VaSet
)
xt "-800,27200,11400,29200"
st "
-- eb1 1                                        
disable_dt_test_mode <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 2197,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-1000,21000,3000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2198,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 2199,0
va (VaSet
font "Arial,8,1"
)
xt "150,23000,1850,24000"
st "eb1"
blo "150,23800"
tm "HdlTextNameMgr"
)
*104 (Text
uid 2200,0
va (VaSet
font "Arial,8,1"
)
xt "150,24000,950,25000"
st "1"
blo "150,24800"
tm "HdlTextNumberMgr"
)
]
)
)
*105 (Net
uid 2213,0
lang 1
decl (Decl
n "disable_dt_test_mode"
t "std_logic"
o 20
suid 43,0
)
declText (MLText
uid 2214,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,1000,18000,1800"
st "SIGNAL disable_dt_test_mode      : std_logic"
)
)
*106 (Blk
uid 2453,0
shape (Rectangle
uid 2454,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,17000,15000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2455,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 2456,0
va (VaSet
font "Arial,8,1"
)
xt "9500,20500,14500,21500"
st "NSK600_lib"
blo "9500,21300"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 2457,0
va (VaSet
font "Arial,8,1"
)
xt "9500,21500,15400,22500"
st "dt_test_mode"
blo "9500,22300"
tm "BlkNameMgr"
)
*109 (Text
uid 2458,0
va (VaSet
font "Arial,8,1"
)
xt "9500,22500,14700,23500"
st "i12_2_dttest"
blo "9500,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2459,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2460,0
text (MLText
uid 2461,0
va (VaSet
font "Courier New,8,0"
)
xt "8500,32500,8500,32500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"clk"
"reset_n"
"frame_start_supp_dt_port"
"control_digtrans"
"frame_start_def"
"frame_start_enf"
"disable_dt_test_mode"
"dt_put_rx_data_bit"
"frame_start_def_dt_buffer"
"frame_start_enf_dt_buffer"
"disturb_dt_buffer"
]
)
*110 (Net
uid 2506,0
lang 1
decl (Decl
n "frame_start_supp_dt_port"
t "std_logic"
o 40
suid 46,0
)
declText (MLText
uid 2507,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "SIGNAL frame_start_supp_dt_port  : std_logic"
)
)
*111 (Net
uid 2518,0
lang 1
decl (Decl
n "disturb_dt_buffer"
t "std_logic"
o 39
suid 47,0
)
declText (MLText
uid 2519,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "SIGNAL disturb_dt_buffer         : std_logic"
)
)
*112 (Net
uid 2538,0
lang 1
decl (Decl
n "frame_start_def_dt_buffer"
t "std_logic"
o 40
suid 48,0
)
declText (MLText
uid 2539,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "SIGNAL frame_start_def_dt_buffer : std_logic"
)
)
*113 (Net
uid 2556,0
lang 1
decl (Decl
n "frame_start_enf_dt_buffer"
t "std_logic"
o 41
suid 49,0
)
declText (MLText
uid 2557,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "SIGNAL frame_start_enf_dt_buffer : std_logic"
)
)
*114 (PortIoIn
uid 2574,0
shape (CompositeShape
uid 2575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2576,0
sl 0
ro 270
xt "-2000,18625,-500,19375"
)
(Line
uid 2577,0
sl 0
ro 270
xt "-500,19000,0,19000"
pts [
"-500,19000"
"0,19000"
]
)
]
)
stc 0
tg (WTG
uid 2578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2579,0
va (VaSet
)
xt "-9000,18500,-3000,19500"
st "frame_start_def"
ju 2
blo "-3000,19300"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 2580,0
shape (CompositeShape
uid 2581,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2582,0
sl 0
ro 270
xt "-2000,19625,-500,20375"
)
(Line
uid 2583,0
sl 0
ro 270
xt "-500,20000,0,20000"
pts [
"-500,20000"
"0,20000"
]
)
]
)
stc 0
tg (WTG
uid 2584,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2585,0
va (VaSet
)
xt "-9000,19500,-3000,20500"
st "frame_start_enf"
ju 2
blo "-3000,20300"
tm "WireNameMgr"
)
)
)
*116 (CommentText
uid 2804,0
shape (Rectangle
uid 2805,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "26000,3000,56000,8000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 2806,0
va (VaSet
fg "0,0,32768"
)
xt "26200,3200,55200,7200"
st "
Last edited:
110630: R4 implementation

NOTE: TO DISABLE TESTFUNCTION: Set SIGNAL disable_dt_test_mode to '1' 

"
tm "CommentText"
visibleHeight 5000
visibleWidth 30000
)
)
*117 (Wire
uid 15,0
optionalChildren [
*118 (BdJunction
uid 742,0
ps "OnConnectorStrategy"
shape (Circle
uid 743,0
va (VaSet
vasetType 1
)
xt "26600,14600,27400,15400"
radius 400
)
)
*119 (BdJunction
uid 2572,0
ps "OnConnectorStrategy"
shape (Circle
uid 2573,0
va (VaSet
vasetType 1
)
xt "6600,14600,7400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,15000,48250,23000"
pts [
"0,15000"
"44000,15000"
"44000,23000"
"48250,23000"
]
)
start &1
end &42
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "40000,22000,46300,23000"
st "control_digtrans"
blo "40000,22800"
tm "WireNameMgr"
)
)
on &2
)
*120 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "69750,26000,77000,26000"
pts [
"77000,26000"
"69750,26000"
]
)
start &3
end &34
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "76000,25000,79000,26000"
st "DTEN1"
blo "76000,25800"
tm "WireNameMgr"
)
)
on &4
)
*121 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "69750,32000,77000,32000"
pts [
"77000,32000"
"69750,32000"
]
)
start &5
end &35
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "76000,31000,79000,32000"
st "DTEN2"
blo "76000,31800"
tm "WireNameMgr"
)
)
on &6
)
*122 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "69750,29000,77000,29000"
pts [
"77000,29000"
"69750,29000"
]
)
start &7
end &36
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "79000,28000,82000,29000"
st "DTRX1"
blo "79000,28800"
tm "WireNameMgr"
)
)
on &8
)
*123 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "69750,35000,77000,35000"
pts [
"77000,35000"
"69750,35000"
]
)
start &9
end &37
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "79000,34000,82000,35000"
st "DTRX2"
blo "79000,34800"
tm "WireNameMgr"
)
)
on &10
)
*124 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "69750,28000,77000,28000"
pts [
"77000,28000"
"69750,28000"
]
)
start &11
end &38
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "76000,27000,78900,28000"
st "DTTX1"
blo "76000,27800"
tm "WireNameMgr"
)
)
on &12
)
*125 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "69750,34000,77000,34000"
pts [
"77000,34000"
"69750,34000"
]
)
start &13
end &39
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "76000,33000,78900,34000"
st "DTTX2"
blo "76000,33800"
tm "WireNameMgr"
)
)
on &14
)
*126 (Wire
uid 116,0
shape (OrthoPolyLine
uid 117,0
va (VaSet
vasetType 3
)
xt "0,11000,2000,11000"
pts [
"0,11000"
"2000,11000"
]
)
start &15
end &16
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
isHidden 1
)
xt "2000,10000,3300,11000"
st "clk"
blo "2000,10800"
tm "WireNameMgr"
)
)
on &17
)
*127 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "0,13000,2000,13000"
pts [
"0,13000"
"2000,13000"
]
)
start &18
end &19
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "2000,12000,4900,13000"
st "reset_n"
blo "2000,12800"
tm "WireNameMgr"
)
)
on &20
)
*128 (Wire
uid 471,0
shape (OrthoPolyLine
uid 472,0
va (VaSet
vasetType 3
)
xt "45000,20000,48250,20000"
pts [
"45000,20000"
"48250,20000"
]
)
end &40
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "46000,19000,47300,20000"
st "clk"
blo "46000,19800"
tm "WireNameMgr"
)
)
on &17
)
*129 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "45000,21000,48250,21000"
pts [
"45000,21000"
"48250,21000"
]
)
end &41
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
)
xt "46000,20000,48900,21000"
st "reset_n"
blo "46000,20800"
tm "WireNameMgr"
)
)
on &20
)
*130 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "38000,27000,48250,27000"
pts [
"48250,27000"
"38000,27000"
]
)
start &43
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "39000,26000,45800,27000"
st "dt_get_tx_data_bit"
blo "39000,26800"
tm "WireNameMgr"
)
)
on &64
)
*131 (Wire
uid 493,0
optionalChildren [
*132 (BdJunction
uid 2570,0
ps "OnConnectorStrategy"
shape (Circle
uid 2571,0
va (VaSet
vasetType 1
)
xt "40600,31600,41400,32400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
)
xt "38000,32000,48250,32000"
pts [
"48250,32000"
"38000,32000"
]
)
start &44
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
isHidden 1
)
xt "39000,31000,45800,32000"
st "dt_put_rx_data_bit"
blo "39000,31800"
tm "WireNameMgr"
)
)
on &65
)
*133 (Wire
uid 501,0
shape (OrthoPolyLine
uid 502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,34000,48250,34000"
pts [
"48250,34000"
"38000,34000"
]
)
start &45
end &60
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 506,0
va (VaSet
isHidden 1
)
xt "39000,33000,47300,34000"
st "dt_rx_current_bit_nbr"
blo "39000,33800"
tm "WireNameMgr"
)
)
on &66
)
*134 (Wire
uid 509,0
shape (OrthoPolyLine
uid 510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,33000,48250,33000"
pts [
"48250,33000"
"38000,33000"
]
)
start &46
end &60
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 514,0
va (VaSet
isHidden 1
)
xt "39000,32000,47300,33000"
st "dt_rx_current_ch_nbr"
blo "39000,32800"
tm "WireNameMgr"
)
)
on &67
)
*135 (Wire
uid 517,0
shape (OrthoPolyLine
uid 518,0
va (VaSet
vasetType 3
)
xt "38000,35000,48250,35000"
pts [
"48250,35000"
"38000,35000"
]
)
start &47
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 522,0
va (VaSet
isHidden 1
)
xt "39000,34000,44400,35000"
st "dt_rx_data_bit"
blo "39000,34800"
tm "WireNameMgr"
)
)
on &68
)
*136 (Wire
uid 525,0
shape (OrthoPolyLine
uid 526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,29000,48250,29000"
pts [
"48250,29000"
"38000,29000"
]
)
start &48
end &60
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
isHidden 1
)
xt "39000,28000,47200,29000"
st "dt_tx_current_bit_nbr"
blo "39000,28800"
tm "WireNameMgr"
)
)
on &69
)
*137 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,28000,48250,28000"
pts [
"48250,28000"
"38000,28000"
]
)
start &49
end &60
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
)
xt "39000,27000,47200,28000"
st "dt_tx_current_ch_nbr"
blo "39000,27800"
tm "WireNameMgr"
)
)
on &70
)
*138 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "38000,30000,48250,30000"
pts [
"38000,30000"
"48250,30000"
]
)
start &60
end &50
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "39000,29000,44300,30000"
st "dt_tx_data_bit"
blo "39000,29800"
tm "WireNameMgr"
)
)
on &71
)
*139 (Wire
uid 626,0
shape (OrthoPolyLine
uid 627,0
va (VaSet
vasetType 3
)
xt "76000,42000,77000,42000"
pts [
"76000,42000"
"77000,42000"
]
)
start &73
end &72
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 631,0
va (VaSet
isHidden 1
)
xt "77000,41000,83000,42000"
st "status_digtrans"
blo "77000,41800"
tm "WireNameMgr"
)
)
on &77
)
*140 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "27000,15000,29000,21000"
pts [
"27000,15000"
"27000,21000"
"29000,21000"
]
)
start &118
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 641,0
va (VaSet
isHidden 1
)
xt "23000,17000,29300,18000"
st "control_digtrans"
blo "23000,17800"
tm "WireNameMgr"
)
)
on &2
)
*141 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "0,45000,29000,45000"
pts [
"0,45000"
"29000,45000"
]
)
start &92
end &60
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 649,0
va (VaSet
isHidden 1
)
xt "2000,44000,7100,45000"
st "data_dt_tx_in"
blo "2000,44800"
tm "WireNameMgr"
)
)
on &78
)
*142 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,42000,72000,42000"
pts [
"38000,42000"
"72000,42000"
]
)
start &60
end &73
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
)
xt "42000,41000,49200,42000"
st "frames_inserted_rx"
blo "42000,41800"
tm "WireNameMgr"
)
)
on &81
)
*143 (Wire
uid 682,0
shape (OrthoPolyLine
uid 683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,43000,72000,43000"
pts [
"38000,43000"
"72000,43000"
]
)
start &60
end &73
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "42000,42000,49100,43000"
st "frames_inserted_tx"
blo "42000,42800"
tm "WireNameMgr"
)
)
on &82
)
*144 (Wire
uid 692,0
shape (OrthoPolyLine
uid 693,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,44000,72000,44000"
pts [
"38000,44000"
"72000,44000"
]
)
start &60
end &73
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
)
xt "42000,43000,49300,44000"
st "frames_removed_rx"
blo "42000,43800"
tm "WireNameMgr"
)
)
on &83
)
*145 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,45000,72000,45000"
pts [
"38000,45000"
"72000,45000"
]
)
start &60
end &73
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "42000,44000,49200,45000"
st "frames_removed_tx"
blo "42000,44800"
tm "WireNameMgr"
)
)
on &84
)
*146 (Wire
uid 712,0
shape (OrthoPolyLine
uid 713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,43000,29000,43000"
pts [
"29000,43000"
"0,43000"
]
)
start &60
end &93
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
isHidden 1
)
xt "1000,42000,6700,43000"
st "ptr_dt_tx_ram1"
blo "1000,42800"
tm "WireNameMgr"
)
)
on &85
)
*147 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
va (VaSet
vasetType 3
)
xt "0,42000,29000,42000"
pts [
"29000,42000"
"0,42000"
]
)
start &60
end &91
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
va (VaSet
isHidden 1
)
xt "1000,41000,6600,42000"
st "ram_ctrl_dt_rx"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &86
)
*148 (Wire
uid 732,0
shape (OrthoPolyLine
uid 733,0
va (VaSet
vasetType 3
)
xt "0,40000,29000,40000"
pts [
"0,40000"
"29000,40000"
]
)
start &87
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 739,0
va (VaSet
isHidden 1
)
xt "2000,39000,7500,40000"
st "tdm_page_enf"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &88
)
*149 (Wire
uid 792,0
shape (OrthoPolyLine
uid 793,0
va (VaSet
vasetType 3
)
xt "0,41000,29000,41000"
pts [
"0,41000"
"29000,41000"
]
)
start &89
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 797,0
va (VaSet
isHidden 1
)
xt "23000,40000,28500,41000"
st "tdm_page_def"
blo "23000,40800"
tm "WireNameMgr"
)
)
on &90
)
*150 (Wire
uid 1624,0
shape (OrthoPolyLine
uid 1625,0
va (VaSet
vasetType 3
)
xt "38000,36000,48250,36000"
pts [
"48250,36000"
"38000,36000"
]
)
start &51
end &60
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1631,0
va (VaSet
isHidden 1
)
xt "40000,35000,46500,36000"
st "dt_burst_finished"
blo "40000,35800"
tm "WireNameMgr"
)
)
on &94
)
*151 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
)
xt "38000,37000,48250,37000"
pts [
"48250,37000"
"38000,37000"
]
)
start &52
end &60
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1641,0
va (VaSet
isHidden 1
)
xt "39000,36000,45200,37000"
st "dt_burst_started"
blo "39000,36800"
tm "WireNameMgr"
)
)
on &95
)
*152 (Wire
uid 1838,0
shape (OrthoPolyLine
uid 1839,0
va (VaSet
vasetType 3
)
xt "38000,38000,48250,38000"
pts [
"48250,38000"
"38000,38000"
]
)
start &54
end &60
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1843,0
va (VaSet
isHidden 1
)
xt "38250,37000,47350,38000"
st "dt_insert_AIS_2_framer"
blo "38250,37800"
tm "WireNameMgr"
)
)
on &96
)
*153 (Wire
uid 1848,0
shape (OrthoPolyLine
uid 1849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,37000,72000,37000"
pts [
"69750,37000"
"72000,37000"
]
)
start &55
end &73
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1853,0
va (VaSet
isHidden 1
)
xt "71750,36000,77650,37000"
st "dt_no_data_chx"
blo "71750,36800"
tm "WireNameMgr"
)
)
on &97
)
*154 (Wire
uid 1856,0
shape (OrthoPolyLine
uid 1857,0
va (VaSet
vasetType 3
)
xt "69750,38000,72000,38000"
pts [
"69750,38000"
"72000,38000"
]
)
start &56
end &73
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1861,0
va (VaSet
isHidden 1
)
xt "71750,37000,76250,38000"
st "dt_no_sync"
blo "71750,37800"
tm "WireNameMgr"
)
)
on &98
)
*155 (Wire
uid 1961,0
shape (OrthoPolyLine
uid 1962,0
va (VaSet
vasetType 3
)
xt "0,16000,48250,24000"
pts [
"0,16000"
"43000,16000"
"43000,24000"
"48250,24000"
]
)
start &99
end &53
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1964,0
va (VaSet
isHidden 1
)
xt "2000,15000,6800,16000"
st "control_mux"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &100
)
*156 (Wire
uid 2462,0
shape (OrthoPolyLine
uid 2463,0
va (VaSet
vasetType 3
)
xt "7000,15000,9000,18000"
pts [
"7000,15000"
"7000,18000"
"9000,18000"
]
)
start &119
end &106
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2469,0
va (VaSet
isHidden 1
)
xt "1000,17000,7300,18000"
st "control_digtrans"
blo "1000,17800"
tm "WireNameMgr"
)
)
on &2
)
*157 (Wire
uid 2470,0
shape (OrthoPolyLine
uid 2471,0
va (VaSet
vasetType 3
)
xt "3000,24000,9000,24000"
pts [
"3000,24000"
"9000,24000"
]
)
start &101
end &106
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2477,0
va (VaSet
isHidden 1
)
xt "-2000,21000,6400,22000"
st "disable_dt_test_mode"
blo "-2000,21800"
tm "WireNameMgr"
)
)
on &105
)
*158 (Wire
uid 2478,0
shape (OrthoPolyLine
uid 2479,0
va (VaSet
vasetType 3
)
xt "0,19000,9000,19000"
pts [
"0,19000"
"9000,19000"
]
)
start &114
end &106
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2485,0
va (VaSet
isHidden 1
)
xt "6000,18000,12000,19000"
st "frame_start_def"
blo "6000,18800"
tm "WireNameMgr"
)
)
on &79
)
*159 (Wire
uid 2498,0
shape (OrthoPolyLine
uid 2499,0
va (VaSet
vasetType 3
)
xt "15000,18000,48250,25000"
pts [
"15000,18000"
"42000,18000"
"42000,25000"
"48250,25000"
]
)
start &106
end &33
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2505,0
va (VaSet
)
xt "16000,17000,25700,18000"
st "frame_start_supp_dt_port"
blo "16000,17800"
tm "WireNameMgr"
)
)
on &110
)
*160 (Wire
uid 2510,0
shape (OrthoPolyLine
uid 2511,0
va (VaSet
vasetType 3
)
xt "15000,24000,29000,24000"
pts [
"15000,24000"
"29000,24000"
]
)
start &106
end &60
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2517,0
va (VaSet
)
xt "16000,23000,22400,24000"
st "disturb_dt_buffer"
blo "16000,23800"
tm "WireNameMgr"
)
)
on &111
)
*161 (Wire
uid 2520,0
shape (OrthoPolyLine
uid 2521,0
va (VaSet
vasetType 3
)
xt "15000,19000,41000,32000"
pts [
"41000,32000"
"41000,19000"
"17000,19000"
"15000,19000"
]
)
start &132
end &106
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2527,0
va (VaSet
)
xt "16000,18000,22800,19000"
st "dt_put_rx_data_bit"
blo "16000,18800"
tm "WireNameMgr"
)
)
on &65
)
*162 (Wire
uid 2530,0
shape (OrthoPolyLine
uid 2531,0
va (VaSet
vasetType 3
)
xt "15000,22000,29000,22000"
pts [
"15000,22000"
"29000,22000"
]
)
start &106
end &60
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2537,0
va (VaSet
)
xt "16000,21000,25700,22000"
st "frame_start_def_dt_buffer"
blo "16000,21800"
tm "WireNameMgr"
)
)
on &112
)
*163 (Wire
uid 2540,0
shape (OrthoPolyLine
uid 2541,0
va (VaSet
vasetType 3
)
xt "0,20000,9000,20000"
pts [
"0,20000"
"9000,20000"
]
)
start &115
end &106
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2547,0
va (VaSet
isHidden 1
)
xt "2000,19000,8000,20000"
st "frame_start_enf"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &80
)
*164 (Wire
uid 2548,0
shape (OrthoPolyLine
uid 2549,0
va (VaSet
vasetType 3
)
xt "15000,23000,29000,23000"
pts [
"15000,23000"
"29000,23000"
]
)
start &106
end &60
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2555,0
va (VaSet
)
xt "16000,22000,25700,23000"
st "frame_start_enf_dt_buffer"
blo "16000,22800"
tm "WireNameMgr"
)
)
on &113
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *165 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 188,0
va (VaSet
font "arial,8,1"
)
xt "-6000,1000,-600,2000"
st "Package List"
blo "-6000,1800"
)
*167 (MLText
uid 189,0
va (VaSet
)
xt "-6000,2000,5500,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 191,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*169 (Text
uid 192,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*170 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*171 (Text
uid 194,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*172 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*173 (Text
uid 196,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*174 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,800"
viewArea "-31400,-7600,108337,79242"
cachedDiagramExtent "-9300,0,94000,51200"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3 (297 x 420 mm)"
windowsPaperName "A3 (297 x 420 mm)"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-10000,0"
lastUid 2915,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*191 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*193 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*195 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "14000,1000,19400,2000"
st "Declarations"
blo "14000,1800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,2000,16700,3000"
st "Ports:"
blo "14000,2800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,1000,17800,2000"
st "Pre User:"
blo "14000,1800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,1000,14000,1000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,11000,21100,12000"
st "Diagram Signals:"
blo "14000,11800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,1000,18700,2000"
st "Post User:"
blo "14000,1800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,1000,14000,1000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 49,0
usingSuid 1
emptyRow *196 (LEmptyRow
)
uid 200,0
optionalChildren [
*197 (RefLabelRowHdr
)
*198 (TitleRowHdr
)
*199 (FilterRowHdr
)
*200 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*201 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*202 (GroupColHdr
tm "GroupColHdrMgr"
)
*203 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*204 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*205 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*206 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*207 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*208 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*209 (LeafLogPort
port (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 4,0
)
)
uid 137,0
)
*210 (LeafLogPort
port (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 5,0
)
)
uid 139,0
)
*211 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 8,0
)
)
uid 141,0
)
*212 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 4
suid 1,0
)
)
uid 143,0
)
*213 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 9
suid 9,0
)
)
uid 145,0
)
*214 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 12
suid 2,0
)
)
uid 147,0
)
*215 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 13
suid 3,0
)
)
uid 149,0
)
*216 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 14
suid 6,0
)
)
uid 151,0
)
*217 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 15
suid 7,0
)
)
uid 153,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 23
suid 11,0
)
)
uid 549,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 27
suid 12,0
)
)
uid 551,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 28
suid 13,0
)
)
uid 553,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 14,0
)
)
uid 555,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 30
suid 15,0
)
)
uid 557,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 31
suid 16,0
)
)
uid 559,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 17,0
)
)
uid 561,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 33
suid 18,0
)
)
uid 563,0
)
*226 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "status_digtrans"
t "t_status_digtrans"
o 18
suid 19,0
)
)
uid 764,0
)
*227 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_dt_tx_in"
t "std_logic"
o 6
suid 20,0
)
)
uid 766,0
)
*228 (LeafLogPort
port (LogicalPort
decl (Decl
n "frame_start_def"
t "std_logic"
o 7
suid 21,0
)
)
uid 768,0
)
*229 (LeafLogPort
port (LogicalPort
decl (Decl
n "frame_start_enf"
t "std_logic"
o 8
suid 22,0
)
)
uid 770,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_inserted_rx"
t "integer"
b "range 0 to 255"
o 35
suid 23,0
)
)
uid 772,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_inserted_tx"
t "integer"
b "range 0 to 255"
o 36
suid 24,0
)
)
uid 774,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_removed_rx"
t "integer"
b "range 0 to 255"
o 37
suid 25,0
)
)
uid 776,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_removed_tx"
t "integer"
b "range 0 to 255"
o 38
suid 26,0
)
)
uid 778,0
)
*234 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ptr_dt_tx_ram1"
t "integer"
b "range 0 to 16383"
o 16
suid 27,0
)
)
uid 780,0
)
*235 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ram_ctrl_dt_rx"
t "t_ram_ctrl_dt"
o 17
suid 28,0
)
)
uid 782,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "tdm_page_enf"
t "std_logic"
o 11
suid 30,0
)
)
uid 784,0
)
*237 (LeafLogPort
port (LogicalPort
decl (Decl
n "tdm_page_def"
t "std_logic"
o 10
suid 31,0
)
)
uid 800,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 21
suid 36,0
)
)
uid 1644,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_burst_started"
t "std_logic"
o 22
suid 37,0
)
)
uid 1646,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 24
suid 38,0
)
)
uid 1844,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 39,0
)
)
uid 1862,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_no_sync"
t "std_logic"
o 26
suid 40,0
)
)
uid 1864,0
)
*243 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_mux"
t "t_control_mux"
o 5
suid 41,0
)
)
uid 1965,0
)
*244 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "disable_dt_test_mode"
t "std_logic"
o 20
suid 43,0
)
)
uid 2215,0
)
*245 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "frame_start_supp_dt_port"
t "std_logic"
o 40
suid 46,0
)
)
uid 2508,0
)
*246 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "disturb_dt_buffer"
t "std_logic"
o 39
suid 47,0
)
)
uid 2528,0
)
*247 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "frame_start_def_dt_buffer"
t "std_logic"
o 40
suid 48,0
)
)
uid 2558,0
)
*248 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "frame_start_enf_dt_buffer"
t "std_logic"
o 41
suid 49,0
)
)
uid 2560,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 213,0
optionalChildren [
*249 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *250 (MRCItem
litem &196
pos 40
dimension 20
)
uid 215,0
optionalChildren [
*251 (MRCItem
litem &197
pos 0
dimension 20
uid 216,0
)
*252 (MRCItem
litem &198
pos 1
dimension 23
uid 217,0
)
*253 (MRCItem
litem &199
pos 2
hidden 1
dimension 20
uid 218,0
)
*254 (MRCItem
litem &209
pos 5
dimension 20
uid 138,0
)
*255 (MRCItem
litem &210
pos 6
dimension 20
uid 140,0
)
*256 (MRCItem
litem &211
pos 16
dimension 20
uid 142,0
)
*257 (MRCItem
litem &212
pos 0
dimension 20
uid 144,0
)
*258 (MRCItem
litem &213
pos 17
dimension 20
uid 146,0
)
*259 (MRCItem
litem &214
pos 3
dimension 20
uid 148,0
)
*260 (MRCItem
litem &215
pos 4
dimension 20
uid 150,0
)
*261 (MRCItem
litem &216
pos 7
dimension 20
uid 152,0
)
*262 (MRCItem
litem &217
pos 8
dimension 20
uid 154,0
)
*263 (MRCItem
litem &218
pos 18
dimension 20
uid 550,0
)
*264 (MRCItem
litem &219
pos 19
dimension 20
uid 552,0
)
*265 (MRCItem
litem &220
pos 20
dimension 20
uid 554,0
)
*266 (MRCItem
litem &221
pos 21
dimension 20
uid 556,0
)
*267 (MRCItem
litem &222
pos 22
dimension 20
uid 558,0
)
*268 (MRCItem
litem &223
pos 23
dimension 20
uid 560,0
)
*269 (MRCItem
litem &224
pos 24
dimension 20
uid 562,0
)
*270 (MRCItem
litem &225
pos 25
dimension 20
uid 564,0
)
*271 (MRCItem
litem &226
pos 13
dimension 20
uid 765,0
)
*272 (MRCItem
litem &227
pos 2
dimension 20
uid 767,0
)
*273 (MRCItem
litem &228
pos 9
dimension 20
uid 769,0
)
*274 (MRCItem
litem &229
pos 10
dimension 20
uid 771,0
)
*275 (MRCItem
litem &230
pos 26
dimension 20
uid 773,0
)
*276 (MRCItem
litem &231
pos 27
dimension 20
uid 775,0
)
*277 (MRCItem
litem &232
pos 28
dimension 20
uid 777,0
)
*278 (MRCItem
litem &233
pos 29
dimension 20
uid 779,0
)
*279 (MRCItem
litem &234
pos 11
dimension 20
uid 781,0
)
*280 (MRCItem
litem &235
pos 12
dimension 20
uid 783,0
)
*281 (MRCItem
litem &236
pos 15
dimension 20
uid 785,0
)
*282 (MRCItem
litem &237
pos 14
dimension 20
uid 801,0
)
*283 (MRCItem
litem &238
pos 30
dimension 20
uid 1645,0
)
*284 (MRCItem
litem &239
pos 31
dimension 20
uid 1647,0
)
*285 (MRCItem
litem &240
pos 32
dimension 20
uid 1845,0
)
*286 (MRCItem
litem &241
pos 33
dimension 20
uid 1863,0
)
*287 (MRCItem
litem &242
pos 34
dimension 20
uid 1865,0
)
*288 (MRCItem
litem &243
pos 1
dimension 20
uid 1966,0
)
*289 (MRCItem
litem &244
pos 35
dimension 20
uid 2216,0
)
*290 (MRCItem
litem &245
pos 36
dimension 20
uid 2509,0
)
*291 (MRCItem
litem &246
pos 37
dimension 20
uid 2529,0
)
*292 (MRCItem
litem &247
pos 38
dimension 20
uid 2559,0
)
*293 (MRCItem
litem &248
pos 39
dimension 20
uid 2561,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 219,0
optionalChildren [
*294 (MRCItem
litem &200
pos 0
dimension 20
uid 220,0
)
*295 (MRCItem
litem &202
pos 1
dimension 50
uid 221,0
)
*296 (MRCItem
litem &203
pos 2
dimension 100
uid 222,0
)
*297 (MRCItem
litem &204
pos 3
dimension 50
uid 223,0
)
*298 (MRCItem
litem &205
pos 4
dimension 100
uid 224,0
)
*299 (MRCItem
litem &206
pos 5
dimension 100
uid 225,0
)
*300 (MRCItem
litem &207
pos 6
dimension 50
uid 226,0
)
*301 (MRCItem
litem &208
pos 7
dimension 80
uid 227,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 214,0
vaOverrides [
]
)
]
)
uid 199,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *302 (LEmptyRow
)
uid 229,0
optionalChildren [
*303 (RefLabelRowHdr
)
*304 (TitleRowHdr
)
*305 (FilterRowHdr
)
*306 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*307 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*308 (GroupColHdr
tm "GroupColHdrMgr"
)
*309 (NameColHdr
tm "GenericNameColHdrMgr"
)
*310 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*311 (InitColHdr
tm "GenericValueColHdrMgr"
)
*312 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*313 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 241,0
optionalChildren [
*314 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *315 (MRCItem
litem &302
pos 0
dimension 20
)
uid 243,0
optionalChildren [
*316 (MRCItem
litem &303
pos 0
dimension 20
uid 244,0
)
*317 (MRCItem
litem &304
pos 1
dimension 23
uid 245,0
)
*318 (MRCItem
litem &305
pos 2
hidden 1
dimension 20
uid 246,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 247,0
optionalChildren [
*319 (MRCItem
litem &306
pos 0
dimension 20
uid 248,0
)
*320 (MRCItem
litem &308
pos 1
dimension 50
uid 249,0
)
*321 (MRCItem
litem &309
pos 2
dimension 100
uid 250,0
)
*322 (MRCItem
litem &310
pos 3
dimension 100
uid 251,0
)
*323 (MRCItem
litem &311
pos 4
dimension 50
uid 252,0
)
*324 (MRCItem
litem &312
pos 5
dimension 50
uid 253,0
)
*325 (MRCItem
litem &313
pos 6
dimension 80
uid 254,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 242,0
vaOverrides [
]
)
]
)
uid 228,0
type 1
)
activeModelName "BlockDiag"
)
