<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:5</a>: Missing details for module port `\addr'.


</pre>