
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 333.965 ; gain = 65.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:32]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clkgen' of component 'clk_wiz_0' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ram2ddr' declared at 'E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:27' bound to instance 'uut_ram2ddr' of component 'ram2ddr' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ram2ddr' [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:62]
INFO: [Synth 8-3491] module 'ddr' declared at 'E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/realtime/ddr_stub.vhdl:5' bound to instance 'Inst_DDR' of component 'ddr' [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ddr' [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/realtime/ddr_stub.vhdl:49]
INFO: [Synth 8-226] default block is never used [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:350]
INFO: [Synth 8-226] default block is never used [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'ram2ddr' (1#1) [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element num_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element led_t_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element led_t_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element led_t_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:32]
WARNING: [Synth 8-3331] design top has unconnected port swt[2]
WARNING: [Synth 8-3331] design top has unconnected port swt[1]
WARNING: [Synth 8-3331] design top has unconnected port swt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 373.293 ; gain = 105.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 373.293 ; gain = 105.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc] for cell 'uut_ram2ddr/Inst_DDR'
Finished Parsing XDC File [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc] for cell 'uut_ram2ddr/Inst_DDR'
Parsing XDC File [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp7/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp7/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'swt_IBUF[2]'. [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'led_OBUF[2]'. [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc:14]
Finished Parsing XDC File [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/HITCS/exp5/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 691.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp5/ddr_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for I_CLK_100MHZ. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for I_CLK_100MHZ. (constraint file  E:/HITCS/exp5/test/test.runs/synth_1/.Xil/Vivado-16936-DESKTOP-3F16N34/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_ram2ddr/Inst_DDR. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mem_wdf_end_reg' into 'mem_wdf_wren_reg' [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element mem_wdf_end_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:243]
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'ram2ddr'
WARNING: [Synth 8-6014] Unused sequential element cState_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:273]
INFO: [Synth 8-5544] ROM "mem_wdf_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_1khz_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element bfr_mem_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element ram_a_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element cState_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element cState_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:273]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
                stsetcmd |                              001 |                              001
              stcheckrdy |                              010 |                              010
               stwaitrdy |                              011 |                              011
               stwaitcen |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'ram2ddr'
WARNING: [Synth 8-6014] Unused sequential element cState_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/ram2drr.vhd:273]
WARNING: [Synth 8-327] inferring latch for variable 'digits_reg[4]' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 'digits_reg[5]' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'digits_reg[6]' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:144]
WARNING: [Synth 8-327] inferring latch for variable 'digits_reg[7]' [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram2ddr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_1khz_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element bfr_mem_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/HITCS/exp5/test/test.srcs/sources_1/new/top.vhd:174]
WARNING: [Synth 8-3331] design top has unconnected port swt[2]
WARNING: [Synth 8-3331] design top has unconnected port swt[1]
WARNING: [Synth 8-3331] design top has unconnected port swt[0]
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_53' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_52' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_51' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_50' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_49' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_retimed_reg[4]' (FDE) to 'ram_dq_i_retimed_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_48' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_retimed_reg[5]' (FDE) to 'ram_dq_i_retimed_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_47' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_retimed_reg[6]' (FDE) to 'ram_dq_i_retimed_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_46' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_retimed_reg[7]' (FDE) to 'ram_dq_i_retimed_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_45' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_44' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_43' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_42' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_dq_i_retimed_reg[11] )
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_41' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_40' (FDE) to 'ram_dq_i_reg__0i_39'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg__0i_39' (FDE) to 'ram_dq_i_reg__0i_38'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[5]' (FDRE) to 'ram_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[6]' (FDRE) to 'ram_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[7]' (FDRE) to 'ram_a_reg[8]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[8]' (FDRE) to 'ram_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[9]' (FDRE) to 'ram_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[10]' (FDRE) to 'ram_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[11]' (FDRE) to 'ram_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[12]' (FDRE) to 'ram_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[13]' (FDRE) to 'ram_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[14]' (FDRE) to 'ram_a_reg[15]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[15]' (FDRE) to 'ram_a_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_a_reg[16] )
INFO: [Synth 8-3886] merging instance 'ram_a_reg[18]' (FDRE) to 'ram_a_reg[19]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[19]' (FDRE) to 'ram_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[20]' (FDRE) to 'ram_a_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[21]' (FDRE) to 'ram_a_reg[22]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[22]' (FDRE) to 'ram_a_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[23]' (FDRE) to 'ram_a_reg[24]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[24]' (FDRE) to 'ram_a_reg[25]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[25]' (FDRE) to 'ram_a_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_a_reg[26] )
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_lb_int_reg' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_ub_int_reg' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[5]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[6]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[7]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[8]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[9]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[10]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[11]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[12]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[13]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[14]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[15]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[16]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[18]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[19]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[20]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[21]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[22]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[23]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[24]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/ram_a_int_reg[25]' (FD) to 'uut_ram2ddr/ram_a_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[0]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[1]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[2]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[3]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[4]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[5]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[6]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[7]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[8]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[9]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[10]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[11]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[12]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[13]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[14]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[15]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[16]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[17]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[18]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[19]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[20]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[21]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[22]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[23]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[24]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[25]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[26]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[27]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[28]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[29]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[30]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[31]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[32]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[33]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[34]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[35]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[36]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[37]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[38]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[54]'
INFO: [Synth 8-3886] merging instance 'uut_ram2ddr/mem_wdf_data_reg[39]' (FDE) to 'uut_ram2ddr/mem_wdf_data_reg[55]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/mem_cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\digits_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/ram_a_int_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/mem_addr_reg[26] )
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/ram_a_int_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/mem_addr_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/mem_cmd_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/ram_a_int_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_dq_i_retimed_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_a_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_a_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_a_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (digits_reg[4][11]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/mem_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut_ram2ddr/mem_addr_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/mem_addr_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/mem_addr_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut_ram2ddr/mem_addr_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uut_ram2ddr/Inst_DDR/ui_clk' to pin 'uut_ram2ddr/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk_out1' to pin 'clkgen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ddr           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |ddr_bbox       |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    68|
|5     |LUT1           |   163|
|6     |LUT2           |   180|
|7     |LUT3           |    12|
|8     |LUT4           |    31|
|9     |LUT5           |     5|
|10    |LUT6           |    33|
|11    |FDRE           |   364|
|12    |FDSE           |     8|
|13    |LD             |    16|
|14    |OBUF           |    20|
+------+---------------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |  1002|
|2     |  uut_ram2ddr |ram2ddr |   348|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 691.723 ; gain = 105.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 691.723 ; gain = 423.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

146 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 691.723 ; gain = 423.684
INFO: [Common 17-1381] The checkpoint 'E:/HITCS/exp5/test/test.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 691.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 26 08:34:38 2017...
