module wideexpr_00274(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(1'sb0);
  assign y1 = (s4)-(s1);
  assign y2 = 5'sb11001;
  assign y3 = (~&(s6))&((ctrl[5]?(ctrl[1]?((ctrl[1]?+(4'b0011):(2'sb11)>>>(s5)))<<($signed(s4)):~(-(s6))):3'sb010));
  assign y4 = (u4)>>>((s1)>>>(-(u6)));
  assign y5 = s5;
  assign y6 = ((+((((s4)<<(+((ctrl[6]?s3:s5))))>>(6'sb111001))>=((ctrl[1]?-(($signed(5'b01000))>>>({5'sb11101})):(ctrl[3]?+({4'sb1111}):6'sb101110)))))&(s3))>>($unsigned($signed(u7)));
  assign y7 = !(!(((ctrl[2]?(4'sb1011)<<(s4):{4{(ctrl[2]?+(s3):{5'sb11010})}}))^((ctrl[2]?(s6)^~((ctrl[5]?2'b11:{4'sb1101,2'b00,s3})):{1{~|(6'b011011)}}))));
endmodule
