// Seed: 3986444342
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2
);
  tri1 id_4 = 1 <= id_4;
  assign module_2.id_9   = 0;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output wor   id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_0 (
    input wire id_0 id_26,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    output wand id_9,
    output wire id_10,
    input uwire id_11,
    input wand id_12,
    output wand id_13,
    output tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input wire id_17,
    output tri0 id_18
    , id_27,
    input uwire module_2,
    input supply0 id_20,
    input wor id_21,
    output supply0 id_22,
    input wire id_23,
    input wand id_24
);
  xor primCall (
      id_10,
      id_6,
      id_17,
      id_4,
      id_12,
      id_3,
      id_26,
      id_24,
      id_21,
      id_11,
      id_0,
      id_23,
      id_28,
      id_7,
      id_15,
      id_16,
      id_20,
      id_5
  );
  wire id_28;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_6
  );
endmodule
