onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/reset_sink_reset
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/data_in
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/data_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/strobe_in
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/strobe_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/interrupt_sender_irq
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/clock_sink_200_clk
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_address
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_read
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_readdata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_writedata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_windowing_waitrequest
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_L_buffer_address
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_L_buffer_waitrequest
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_L_buffer_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_L_buffer_writedata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_R_buffer_address
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_R_buffer_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_R_buffer_writedata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/avalon_slave_R_buffer_waitrequest
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_buffer_empty_delayed
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_buffer_empty_delayed
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_avalon_mm_windwoing_read_waitrequest
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_avalon_mm_windwoing_write_waitrequest
add wave -noupdate -group comm_v1_01_top -expand -subitemconfig {/testbench_top/comm_v1_01_top_inst/s_spacewire_write_registers.interrupt_flag_clear -expand /testbench_top/comm_v1_01_top_inst/s_spacewire_write_registers.interrupt_control -expand} /testbench_top/comm_v1_01_top_inst/s_spacewire_write_registers
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spacewire_read_registers
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_data
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_data_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_mask_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_data_read
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_mask_read
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_data_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_mask_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_data_ready
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_R_window_mask_ready
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_data
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_data_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_mask_write
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_data_read
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_mask_read
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_data_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_mask_out
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_data_ready
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_L_window_mask_ready
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_rxvalid
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_rxhalff
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_rxflag
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_rxdata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_rxread
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_txrdy
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_txhalff
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_txwrite
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_txflag
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/s_spw_txdata
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/a_reset
add wave -noupdate -group comm_v1_01_top /testbench_top/comm_v1_01_top_inst/a_clock
add wave -noupdate -group config_write /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/clk_i
add wave -noupdate -group config_write /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/rst_i
add wave -noupdate -group config_write -expand /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/avalon_mm_spacewire_i
add wave -noupdate -group config_write -expand /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/avalon_mm_spacewire_o
add wave -noupdate -group config_write -expand /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/spacewire_write_registers_o
add wave -noupdate -group config_write /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/p_avalon_mm_spacewire_write/v_write_address
add wave -noupdate -group config_read /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/clk_i
add wave -noupdate -group config_read /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/rst_i
add wave -noupdate -group config_read /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/avalon_mm_spacewire_i
add wave -noupdate -group config_read /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/avalon_mm_spacewire_o
add wave -noupdate -group config_read /testbench_top/comm_v1_01_top_inst/avalon_mm_spacewire_write_ent_inst/spacewire_write_registers_o
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/clk_i
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/rst_i
add wave -noupdate -group R_buffer_write -childformat {{/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.address -radix unsigned} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata -radix hexadecimal -childformat {{/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(63) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(62) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(61) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(60) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(59) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(58) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(57) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(56) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(55) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(54) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(53) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(52) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(51) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(50) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(49) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(48) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(47) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(46) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(45) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(44) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(43) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(42) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(41) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(40) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(39) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(38) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(37) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(36) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(35) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(34) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(33) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(32) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(31) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(30) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(29) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(28) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(27) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(26) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(25) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(24) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(23) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(22) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(21) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(20) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(19) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(18) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(17) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(16) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(15) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(14) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(13) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(12) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(11) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(10) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(9) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(8) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(7) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(6) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(5) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(4) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(3) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(2) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(1) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(0) -radix hexadecimal}}}} -expand -subitemconfig {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.address {-height 15 -radix unsigned} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata {-height 15 -radix hexadecimal -childformat {{/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(63) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(62) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(61) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(60) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(59) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(58) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(57) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(56) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(55) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(54) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(53) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(52) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(51) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(50) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(49) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(48) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(47) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(46) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(45) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(44) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(43) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(42) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(41) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(40) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(39) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(38) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(37) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(36) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(35) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(34) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(33) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(32) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(31) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(30) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(29) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(28) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(27) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(26) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(25) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(24) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(23) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(22) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(21) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(20) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(19) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(18) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(17) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(16) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(15) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(14) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(13) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(12) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(11) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(10) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(9) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(8) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(7) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(6) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(5) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(4) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(3) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(2) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(1) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(0) -radix hexadecimal}}} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(63) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(62) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(61) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(60) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(59) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(58) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(57) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(56) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(55) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(54) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(53) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(52) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(51) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(50) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(49) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(48) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(47) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(46) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(45) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(44) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(43) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(42) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(41) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(40) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(39) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(38) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(37) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(36) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(35) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(34) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(33) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(32) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(31) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(30) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(29) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(28) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(27) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(26) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(25) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(24) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(23) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(22) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(21) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(20) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(19) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(18) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(17) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(16) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(15) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(14) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(13) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(12) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(11) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(10) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(9) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(8) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(7) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(6) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(5) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(4) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(3) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(2) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(1) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata(0) {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/mask_enable_i
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_o
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/window_data_write_o
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/window_mask_write_o
add wave -noupdate -group R_buffer_write -radix hexadecimal /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/window_data_o
add wave -noupdate -group R_buffer_write /testbench_top/comm_v1_01_top_inst/rigth_avalon_mm_windowing_write_ent_inst/s_windown_data_ctn
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/clk_i
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/rst_i
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_data_write_i
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_mask_write_i
add wave -noupdate -group R_buffer -radix hexadecimal /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_data_i
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_data_read_i
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_mask_read_i
add wave -noupdate -group R_buffer -radix hexadecimal /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_data_o
add wave -noupdate -group R_buffer -radix hexadecimal /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_mask_o
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_data_ready_o
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_mask_ready_o
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/window_buffer_empty_o
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_control
add wave -noupdate -group R_buffer -childformat {{/testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_wr_data.data -radix hexadecimal}} -subitemconfig {/testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_wr_data.data {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_wr_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_status
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_0_rd_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_control
add wave -noupdate -group R_buffer -radix hexadecimal -childformat {{/testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_wr_data.data -radix hexadecimal}} -subitemconfig {/testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_wr_data.data {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_wr_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_status
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_rd_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_1_control
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_1_wr_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_1_status
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_data_fifo_1_rd_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_control
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_wr_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_status
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_rd_data
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_write_data_buffer_0_active
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_write_mask_buffer_0_active
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_read_data_buffer_0_active
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_read_mask_buffer_0_active
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_data_buffer_0_ready
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_data_buffer_1_ready
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_mask_buffer_0_ready
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_mask_buffer_1_ready
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_data_buffer_0_lock
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_data_buffer_1_lock
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_mask_buffer_0_lock
add wave -noupdate -group R_buffer /testbench_top/comm_v1_01_top_inst/rigth_windowing_buffer_ent_inst/s_mask_buffer_1_lock
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/clk_i
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/rst_i
add wave -noupdate -group L_buffer_write -childformat {{/testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.address -radix decimal} {/testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata -radix hexadecimal}} -expand -subitemconfig {/testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.address {-height 15 -radix decimal} /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i.writedata {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_i
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/mask_enable_i
add wave -noupdate -group L_buffer_write -expand /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/avalon_mm_windowing_o
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/window_data_write_o
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/window_mask_write_o
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/window_data_o
add wave -noupdate -group L_buffer_write /testbench_top/comm_v1_01_top_inst/left_avalon_mm_windowing_write_ent_inst/s_windown_data_ctn
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/clk_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/rst_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_data_write_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_mask_write_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_data_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_data_read_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_mask_read_i
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_data_o
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_mask_o
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_data_ready_o
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_mask_ready_o
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/window_buffer_empty_o
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_0_control
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_0_wr_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_0_status
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_0_rd_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_control
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_wr_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_status
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_0_rd_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_1_control
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_1_wr_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_1_status
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_data_fifo_1_rd_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_control
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_wr_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_status
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_windowing_mask_fifo_1_rd_data
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_write_data_buffer_0_active
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_write_mask_buffer_0_active
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_read_data_buffer_0_active
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_read_mask_buffer_0_active
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_data_buffer_0_ready
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_data_buffer_1_ready
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_mask_buffer_0_ready
add wave -noupdate -group L_buffer /testbench_top/comm_v1_01_top_inst/left_windowing_buffer_ent_inst/s_mask_buffer_1_ready
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/clk_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/rst_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/mask_enable_i
add wave -noupdate -group data_controller -radix hexadecimal -childformat {{/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(63) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(62) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(61) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(60) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(59) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(58) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(57) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(56) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(55) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(54) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(53) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(52) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(51) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(50) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(49) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(48) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(47) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(46) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(45) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(44) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(43) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(42) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(41) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(40) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(39) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(38) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(37) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(36) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(35) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(34) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(33) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(32) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(31) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(30) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(29) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(28) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(27) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(26) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(25) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(24) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(23) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(22) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(21) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(20) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(19) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(18) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(17) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(16) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(15) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(14) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(13) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(12) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(11) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(10) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(9) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(8) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(7) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(6) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(5) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(4) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(3) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(2) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(1) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(0) -radix hexadecimal}} -subitemconfig {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(63) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(62) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(61) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(60) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(59) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(58) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(57) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(56) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(55) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(54) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(53) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(52) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(51) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(50) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(49) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(48) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(47) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(46) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(45) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(44) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(43) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(42) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(41) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(40) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(39) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(38) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(37) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(36) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(35) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(34) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(33) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(32) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(31) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(30) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(29) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(28) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(27) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(26) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(25) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(24) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(23) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(22) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(21) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(20) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(19) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(18) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(17) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(16) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(15) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(14) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(13) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(12) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(11) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(10) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(9) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(8) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(7) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(6) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(5) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(4) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(3) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(2) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(1) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i(0) {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_i
add wave -noupdate -group data_controller -radix hexadecimal /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_R_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_ready_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_R_ready_i
add wave -noupdate -group data_controller -radix hexadecimal /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_L_i
add wave -noupdate -group data_controller -radix hexadecimal /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_L_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_L_ready_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_L_ready_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txrdy_i
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_R_read_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_R_read_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_data_L_read_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/window_mask_L_read_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txwrite_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txflag_o
add wave -noupdate -group data_controller -radix hexadecimal -childformat {{/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(7) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(6) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(5) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(4) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(3) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(2) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(1) -radix hexadecimal} {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(0) -radix hexadecimal}} -subitemconfig {/testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(7) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(6) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(5) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(4) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(3) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(2) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(1) {-height 15 -radix hexadecimal} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o(0) {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/spw_txdata_o
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_data_controller_state
add wave -noupdate -group data_controller -radix hexadecimal /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_registered_window_data
add wave -noupdate -group data_controller -radix hexadecimal /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_registered_window_mask
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_packet_size_counter
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_mask_counter
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_windowing_buffer_side
add wave -noupdate -group data_controller /testbench_top/comm_v1_01_top_inst/data_controller_ent_inst/s_next_windowing_buffer_side
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/clk_200
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/rst
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_link_command_i
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_ds_encoding_rx_i
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_timecode_tx_i
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_rx_command_i
add wave -noupdate -group spw_codec -childformat {{/testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_tx_command_i.txdata -radix hexadecimal}} -expand -subitemconfig {/testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_tx_command_i.txdata {-height 15 -radix hexadecimal}} /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_tx_command_i
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_link_status_o
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_ds_encoding_tx_o
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_link_error_o
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_timecode_rx_o
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_rx_status_o
add wave -noupdate -group spw_codec /testbench_top/comm_v1_01_top_inst/spw_codec_ent_inst/spw_codec_data_tx_status_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {221552500 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 355
configure wave -valuecolwidth 230
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {525 us}
