@ File generated by CompCert 2.3pl2@ Command line: -S -c stress.c@ Arm Cortex Support, Per Lindgren, Johan Eriksson Luleå University of Technology	.syntax unified	.cpu cortex-m3	.fpu softvfp	.thumb	.comm	p, 1, 1	.text	.thumb_func	.balign 4	.global	stressstress:	.cfi_startproc	mov	r12, sp	sub	sp, sp, #32	.cfi_adjust_cfa_offset	32	str	r12, [sp, #28]	str	lr, [sp, #24]	.cfi_rel_offset	lr, 24	str	r4, [sp, #0]	str	r5, [sp, #4]	str	r6, [sp, #8]	str	r7, [sp, #12]	str	r8, [sp, #16]	ldrb	r1, [r5, #4095]	add	lr, r5, #4096	ldrb	r6, [lr, #0]	ldrb	r3, [r5, #-255]	sub	lr, r5, #256	ldrb	r12, [lr, #0]@ begin __builtin_barrier_dsb	dsb     @ data barrier@ end __builtin_barrier_dsb@ begin __builtin_barrier_isb	isb     @ instruction barrier@ end __builtin_barrier_isb	ldrb	r4, [r5, r0, lsl #3]	ldrb	r2, [r5, r0]@ begin __builtin_barrier	@ compiler barrier@ end __builtin_barrier	mvn	r7, #0	mov	r7, r0, lsl r7	ldrb	r8, [r5, r7]	mov	lr, r0, lsl #4	ldrb	r7, [r5, lr, lsl #0]	mov	lr, r0, asr #1	ldrb	r0, [r5, lr, lsl #0]	add	r1, r1, r6	add	r3, r1, r3	add	r12, r3, r12	add	r3, r12, r4	add	r3, r3, r2	add	r1, r3, r8	add	r1, r1, r7	add	r0, r1, r0	and	r0, r0, #255	ldr	r4, [sp, #0]	ldr	r5, [sp, #4]	ldr	r6, [sp, #8]	ldr	r7, [sp, #12]	ldr	r8, [sp, #16]	ldr	lr, [sp, #24]	add	sp, sp, #32	bx	lr	.cfi_endproc	.type	stress, %function	.size	stress, . - stress