Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 16:47:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (487)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2057)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (487)
--------------------------
 There are 459 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce/r_1khz_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2057)
---------------------------------------------------
 There are 2057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.738        0.000                      0                 2986        0.171        0.000                      0                 2986        4.500        0.000                       0                  3067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.738        0.000                      0                 2986        0.171        0.000                      0                 2986        4.500        0.000                       0                  3067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 4.133ns (48.596%)  route 4.372ns (51.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[11]
                         net (fo=5, routed)           1.085    10.256    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[11]
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_7/O
                         net (fo=10, routed)          3.286    13.667    U_FRAMEBUFFER/mem_reg_0_0_1[11]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.485    14.826    U_FRAMEBUFFER/CLK
    RAMB36_X2Y11         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.405    U_FRAMEBUFFER/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_2__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 4.133ns (49.781%)  route 4.169ns (50.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[5]
                         net (fo=5, routed)           1.175    10.345    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[5]
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.124    10.469 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_15_i_10/O
                         net (fo=10, routed)          2.995    13.464    U_FRAMEBUFFER/mem_reg_0_8_2[5]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_2__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.486    14.827    U_FRAMEBUFFER/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_2__0/CLKBWRCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.406    U_FRAMEBUFFER/mem_reg_1_2__0
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 4.159ns (51.753%)  route 3.877ns (48.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[3]
                         net (fo=5, routed)           1.382    10.553    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[3]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.703 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_15/O
                         net (fo=10, routed)          2.496    13.198    U_FRAMEBUFFER/mem_reg_0_0_1[3]
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.471    14.812    U_FRAMEBUFFER/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_1/CLKBWRCLK
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.957    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.770    14.187    U_FRAMEBUFFER/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 4.159ns (51.825%)  route 3.866ns (48.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[12]
                         net (fo=5, routed)           0.958    10.129    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[12]
    SLICE_X14Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.279 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_6/O
                         net (fo=10, routed)          2.908    13.187    U_FRAMEBUFFER/mem_reg_0_0_1[12]
    RAMB36_X2Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.482    14.823    U_FRAMEBUFFER/CLK
    RAMB36_X2Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_0/CLKBWRCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.770    14.198    U_FRAMEBUFFER/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 4.159ns (52.020%)  route 3.836ns (47.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[5]
                         net (fo=5, routed)           1.336    10.507    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[5]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.150    10.657 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_13/O
                         net (fo=10, routed)          2.500    13.157    U_FRAMEBUFFER/mem_reg_0_0_1[5]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.485    14.826    U_FRAMEBUFFER/CLK
    RAMB36_X2Y11         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    14.201    U_FRAMEBUFFER/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 4.133ns (50.486%)  route 4.053ns (49.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[10]
                         net (fo=5, routed)           0.780     9.950    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[10]
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.074 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_8/O
                         net (fo=10, routed)          3.274    13.348    U_FRAMEBUFFER/mem_reg_0_0_1[10]
    RAMB36_X0Y17         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.477    14.818    U_FRAMEBUFFER/CLK
    RAMB36_X0Y17         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_4/CLKBWRCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.397    U_FRAMEBUFFER/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.133ns (50.360%)  route 4.074ns (49.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[8]
                         net (fo=5, routed)           0.923    10.093    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[8]
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.124    10.217 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_5_i_7/O
                         net (fo=10, routed)          3.151    13.369    U_FRAMEBUFFER/ADDRBWRADDR[8]
    RAMB36_X2Y1          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.496    14.837    U_FRAMEBUFFER/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.188    15.025    
                         clock uncertainty           -0.035    14.989    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.423    U_FRAMEBUFFER/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 4.133ns (50.604%)  route 4.034ns (49.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[2]
                         net (fo=5, routed)           1.311    10.482    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[2]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.606 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_16/O
                         net (fo=10, routed)          2.723    13.329    U_FRAMEBUFFER/mem_reg_0_0_1[2]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.468    14.809    U_FRAMEBUFFER/CLK
    RAMB36_X1Y15         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    14.388    U_FRAMEBUFFER/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 4.159ns (52.223%)  route 3.805ns (47.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[5]
                         net (fo=5, routed)           1.336    10.507    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[5]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.150    10.657 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_13/O
                         net (fo=10, routed)          2.469    13.126    U_FRAMEBUFFER/mem_reg_0_0_1[5]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.473    14.814    U_FRAMEBUFFER/CLK
    RAMB36_X1Y16         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_2/CLKBWRCLK
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.959    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    14.189    U_FRAMEBUFFER/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 4.133ns (50.607%)  route 4.034ns (49.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.641     5.162    U_QVGA_MemController/U_convex_lens_warp/CLK
    DSP48_X0Y10          DSP48E1                                      r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.171 r  U_QVGA_MemController/U_convex_lens_warp/rAddr__0/P[11]
                         net (fo=5, routed)           1.085    10.256    U_QVGA_MemController/U_convex_lens_warp/rAddr__0__0[11]
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  U_QVGA_MemController/U_convex_lens_warp/mem_reg_0_0_i_7/O
                         net (fo=10, routed)          2.948    13.329    U_FRAMEBUFFER/mem_reg_0_0_1[11]
    RAMB36_X2Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        1.482    14.823    U_FRAMEBUFFER/CLK
    RAMB36_X2Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_1_0/CLKBWRCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.402    U_FRAMEBUFFER/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 y_out_reg[7]_i_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/U_convex_lens_warp/y_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  y_out_reg[7]_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  y_out_reg[7]_i_5/Q
                         net (fo=23, routed)          0.126     1.712    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[7]_i_5
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.048     1.760 r  U_QVGA_MemController/U_convex_lens_warp/y_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    U_QVGA_MemController/U_convex_lens_warp/y_out[5]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.831     1.958    U_QVGA_MemController/U_convex_lens_warp/CLK
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.131     1.589    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 y_out_reg[7]_i_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/U_convex_lens_warp/y_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  y_out_reg[7]_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  y_out_reg[7]_i_5/Q
                         net (fo=23, routed)          0.122     1.708    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[7]_i_5
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  U_QVGA_MemController/U_convex_lens_warp/y_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.753    U_QVGA_MemController/U_convex_lens_warp/y_out[3]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.831     1.958    U_QVGA_MemController/U_convex_lens_warp/CLK
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.578    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 y_out_reg[7]_i_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/U_convex_lens_warp/y_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  y_out_reg[7]_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  y_out_reg[7]_i_5/Q
                         net (fo=23, routed)          0.126     1.712    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[7]_i_5
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  U_QVGA_MemController/U_convex_lens_warp/y_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.757    U_QVGA_MemController/U_convex_lens_warp/y_out[4]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.831     1.958    U_QVGA_MemController/U_convex_lens_warp/CLK
    SLICE_X8Y13          FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/y_out_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.121     1.579    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_out_reg[8]_i_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/U_convex_lens_warp/x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.627%)  route 0.133ns (41.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  x_out_reg[8]_i_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  x_out_reg[8]_i_6/Q
                         net (fo=22, routed)          0.133     1.714    U_QVGA_MemController/U_convex_lens_warp/x_out_reg[8]_i_6
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.048     1.762 r  U_QVGA_MemController/U_convex_lens_warp/x_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    U_QVGA_MemController/U_convex_lens_warp/x_out[5]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.824     1.951    U_QVGA_MemController/U_convex_lens_warp/CLK
    SLICE_X10Y21         FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/x_out_reg[5]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.131     1.583    U_QVGA_MemController/U_convex_lens_warp/x_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_FILTER/v_sync_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FILTER/v_sync_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.550     1.433    U_FILTER/CLK
    SLICE_X39Y24         FDCE                                         r  U_FILTER/v_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  U_FILTER/v_sync_d1_reg/Q
                         net (fo=4, routed)           0.124     1.698    U_FILTER/v_sync_d1
    SLICE_X39Y23         FDCE                                         r  U_FILTER/v_sync_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.817     1.944    U_FILTER/CLK
    SLICE_X39Y23         FDCE                                         r  U_FILTER/v_sync_d2_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.071     1.518    U_FILTER/v_sync_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_scl_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.171%)  route 0.099ns (34.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.666     1.550    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X4Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/Q
                         net (fo=14, routed)          0.099     1.790    U_SCCB/U_SCCB_controlUnit/scl_state[0]
    SLICE_X5Y130         LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  U_SCCB/U_SCCB_controlUnit/r_scl_i_2/O
                         net (fo=1, routed)           0.000     1.835    U_SCCB/U_SCCB_controlUnit/r_scl_i_2_n_0
    SLICE_X5Y130         FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.938     2.066    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X5Y130         FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_scl_reg/C
                         clock pessimism             -0.503     1.563    
    SLICE_X5Y130         FDSE (Hold_fdse_C_D)         0.091     1.654    U_SCCB/U_SCCB_controlUnit/r_scl_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.638     1.522    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X9Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.133     1.795    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  U_SCCB/U_SCCB_controlUnit/r_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_SCCB/U_SCCB_controlUnit/r_addr[1]_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.911     2.039    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X8Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.120     1.655    U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 x_out_reg[8]_i_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QVGA_MemController/U_convex_lens_warp/x_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  x_out_reg[8]_i_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  x_out_reg[8]_i_6/Q
                         net (fo=22, routed)          0.133     1.714    U_QVGA_MemController/U_convex_lens_warp/x_out_reg[8]_i_6
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.759 r  U_QVGA_MemController/U_convex_lens_warp/x_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_QVGA_MemController/U_convex_lens_warp/x_out[4]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/x_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.824     1.951    U_QVGA_MemController/U_convex_lens_warp/CLK
    SLICE_X10Y21         FDRE                                         r  U_QVGA_MemController/U_convex_lens_warp/x_out_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.120     1.572    U_QVGA_MemController/U_convex_lens_warp/x_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.638     1.522    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X8Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.083     1.769    U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X9Y130         LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.814    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.911     2.039    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X9Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.092     1.627    U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.638     1.522    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X9Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.137     1.799    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X8Y130         LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  U_SCCB/U_SCCB_controlUnit/r_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_SCCB/U_SCCB_controlUnit/r_addr[4]_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3067, routed)        0.911     2.039    U_SCCB/U_SCCB_controlUnit/CLK
    SLICE_X8Y130         FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[4]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.121     1.656    U_SCCB/U_SCCB_controlUnit/r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12   U_FRAMEBUFFER/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15   U_FRAMEBUFFER/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14   U_FRAMEBUFFER/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16   U_FRAMEBUFFER/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16   U_FRAMEBUFFER/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11   U_FRAMEBUFFER/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15   U_FRAMEBUFFER/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1    U_FRAMEBUFFER/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    U_FRAMEBUFFER/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17   U_FRAMEBUFFER/mem_reg_1_4/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y130   U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130   U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   U_SCCB/U_SCCB_controlUnit/r_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   U_SCCB/U_SCCB_controlUnit/r_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130   U_SCCB/U_SCCB_controlUnit/r_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130   U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y130   U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y121  U_FILTER/U_Sobel/line_buffer_reg[0][180][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y121  U_FILTER/U_Sobel/line_buffer_reg[0][182][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y121  U_FILTER/U_Sobel/line_buffer_reg[0][182][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    U_QVGA_MemController/U_convex_lens_warp/scale_fixed_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    U_QVGA_MemController/U_convex_lens_warp/y_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y130   U_SCCB/U_I2C_clk_gen/I2C_clk_400khz_reg/C



