#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 30 15:25:41 2021
# Process ID: 18580
# Current directory: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2952 C:\Users\rrine\VivadoProjects\ECE369AryDavidRusty\Competition\labs9-15\labs9-15.xpr
# Log file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/vivado.log
# Journal file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property top TopLevel [current_fileset]
update_compile_order -fileset sources_1
set_property top TopLevel_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 903.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/xsim.dir/TopLevel_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/xsim.dir/TopLevel_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 30 15:29:05 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 30 15:29:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 903.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory was not found in the design.
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8172] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8173] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 903.629 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 903.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 903.629 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/InstructionWB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 930.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 930.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 930.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 930.965 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 930.965 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopLevel
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.785 ; gain = 228.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:419]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
WARNING: [Synth 8-7023] instance 'ID_EX' of module 'RegID_EX' has 104 connections declared, but only 72 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:428]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:472]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_EX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1465.199 ; gain = 289.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1486.082 ; gain = 310.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1486.082 ; gain = 310.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1486.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.953 ; gain = 467.406
88 Infos, 163 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1642.953 ; gain = 711.988
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/ID_EX/f0In}} {{/TopLevel_tb/tl/ID_EX/f1In}} {{/TopLevel_tb/tl/ID_EX/f2In}} {{/TopLevel_tb/tl/ID_EX/f3In}} {{/TopLevel_tb/tl/ID_EX/f4In}} {{/TopLevel_tb/tl/ID_EX/f5In}} {{/TopLevel_tb/tl/ID_EX/f6In}} {{/TopLevel_tb/tl/ID_EX/f7In}} {{/TopLevel_tb/tl/ID_EX/f8In}} {{/TopLevel_tb/tl/ID_EX/f9In}} {{/TopLevel_tb/tl/ID_EX/f10In}} {{/TopLevel_tb/tl/ID_EX/f11In}} {{/TopLevel_tb/tl/ID_EX/f12In}} {{/TopLevel_tb/tl/ID_EX/f13In}} {{/TopLevel_tb/tl/ID_EX/f14In}} {{/TopLevel_tb/tl/ID_EX/f15In}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1642.977 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB0}} 
WARNING: [Wavedata 42-489] Can't add object "/TopLevel_tb/tl/DataB0/Memory" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB0/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB0/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB1/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB1/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB2/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB2/Address2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB3/Address1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB3/Address2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1696.320 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB0/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB0/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB1/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB1/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB2/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB2/ReadData2}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB3/ReadData1}} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/DataB3/ReadData2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1696.320 ; gain = 0.000
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8172] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8173] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1696.320 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1696.320 ; gain = 0.000
refresh_design
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.230 ; gain = 41.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:419]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
WARNING: [Synth 8-7023] instance 'ID_EX' of module 'RegID_EX' has 104 connections declared, but only 72 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:428]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:472]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_EX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.898 ; gain = 92.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1811.008 ; gain = 114.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1811.008 ; gain = 114.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1811.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.008 ; gain = 114.688
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/Control/MemRead}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1811.008 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
log_wave {/TopLevel_tb/tl/Control/Instruction} 
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/Control/Instruction}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.008 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1811.008 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.008 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/Control/HiLoOrNormal}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.008 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.008 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1811.008 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.008 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.008 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'printf' is not declared [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.008 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.008 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.008 ; gain = 0.000
refresh_design
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1811.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:420]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
WARNING: [Synth 8-7023] instance 'ID_EX' of module 'RegID_EX' has 104 connections declared, but only 72 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:428]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:472]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_EX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.641 ; gain = 22.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.887 ; gain = 43.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.887 ; gain = 43.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1860.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.750 ; gain = 138.742
refresh_design
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:419]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
WARNING: [Synth 8-7023] instance 'ID_EX' of module 'RegID_EX' has 104 connections declared, but only 72 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:428]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:472]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_EX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1949.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1949.750 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1949.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.750 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.750 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.750 ; gain = 0.000
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg} -view {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav3.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
open_wave_config C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav4.wcfg
WARNING: Simulation object /TopLevel_tb/tl/Data/WriteData was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8172] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8173] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8174] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8175] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8176] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8177] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8178] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8179] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8180] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8181] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8182] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8183] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8184] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8185] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8186] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8187] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8188] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8189] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8190] was not found in the design.
WARNING: Simulation object /TopLevel_tb/tl/Data/Memory[8191] was not found in the design.
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1949.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.750 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1949.750 ; gain = 0.000
current_wave_config {TopLevel_tb_behav2.wcfg}
TopLevel_tb_behav2.wcfg
add_wave {{/TopLevel_tb/tl/EX_MEM/ALUResultOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1949.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1949.750 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1949.750 ; gain = 0.000
refresh_design
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:402]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
WARNING: [Synth 8-7023] instance 'ID_EX' of module 'RegID_EX' has 104 connections declared, but only 72 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:627]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:428]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:472]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ID_EX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:222]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1949.750 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1966.484 ; gain = 16.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1966.484 ; gain = 16.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1972.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.277 ; gain = 111.527
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:194]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:198]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:203]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:205]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:209]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 198 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 194 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:236]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:334]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:421]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 203 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:423]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:424]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:450]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:474]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:583]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 474 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:590]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:592]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:593]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:594]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:595]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2241.273 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2241.273 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2241.273 ; gain = 0.000
run 250 ms
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2241.273 ; gain = 0.000
save_wave_config {C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/TopLevel_tb_behav2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 22:14:36 2021...
