<stg><name>Linear_layer_ds2</name>


<trans_list>

<trans id="664" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="18" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="44" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="45" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="47" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="74" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="75" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="76" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="77" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="81" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="84" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="121" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %max_inp3 = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="max_inp3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %max_W3 = alloca [768 x float], align 16

]]></Node>
<StgValue><ssdm name="max_W3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="64">
<![CDATA[
:2  %q_inp3_V = alloca [36864 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_inp3_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="64">
<![CDATA[
:3  %q_W3_V = alloca [2359296 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_W3_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4  %q_outp5 = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_outp5"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln790"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v480_0 = phi i4 [ 0, %0 ], [ %v480, %2 ]

]]></Node>
<StgValue><ssdm name="v480_0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln790 = icmp eq i4 %v480_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln790"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v480 = add i4 %v480_0, 1

]]></Node>
<StgValue><ssdm name="v480"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln790, label %.preheader81.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln790"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln791 = zext i4 %v480_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_inp3_addr = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln791

]]></Node>
<StgValue><ssdm name="max_inp3_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %max_inp3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln790"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln790" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.preheader:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader81:0  %v482_0 = phi i10 [ %v482, %3 ], [ 0, %.preheader81.preheader ]

]]></Node>
<StgValue><ssdm name="v482_0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader81:1  %icmp_ln794 = icmp eq i10 %v482_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln794"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader81:2  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader81:3  %v482 = add i10 %v482_0, 1

]]></Node>
<StgValue><ssdm name="v482"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:4  br i1 %icmp_ln794, label %.preheader80.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln795 = zext i10 %v482_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln795"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_W3_addr = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln795

]]></Node>
<StgValue><ssdm name="max_W3_addr"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store float 0.000000e+00, float* %max_W3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln795"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln794" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln800"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader80:0  %v486_0 = phi i4 [ %v486, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="v486_0"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:1  %icmp_ln800 = icmp eq i4 %v486_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln800"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:2  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:3  %v486 = add i4 %v486_0, 1

]]></Node>
<StgValue><ssdm name="v486"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:4  br i1 %icmp_ln800, label %.preheader78.preheader, label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name="br_ln800"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader79.preheader:0  %tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v486_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="14">
<![CDATA[
.preheader79.preheader:1  %zext_ln802 = zext i14 %tmp_44 to i15

]]></Node>
<StgValue><ssdm name="zext_ln802"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader79.preheader:2  %tmp_45 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v486_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="12">
<![CDATA[
.preheader79.preheader:3  %zext_ln802_1 = zext i12 %tmp_45 to i15

]]></Node>
<StgValue><ssdm name="zext_ln802_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:4  %sub_ln802 = sub i15 %zext_ln802, %zext_ln802_1

]]></Node>
<StgValue><ssdm name="sub_ln802"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln801"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln800" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader79:0  %v487_0 = phi i10 [ %v487, %4 ], [ 0, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="v487_0"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79:1  %icmp_ln801 = icmp eq i10 %v487_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln801"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:2  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79:3  %v487 = add i10 %v487_0, 1

]]></Node>
<StgValue><ssdm name="v487"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:4  br i1 %icmp_ln801, label %.preheader80.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln801"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln802_2 = zext i10 %v487_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln802_2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln802 = add i15 %sub_ln802, %zext_ln802_2

]]></Node>
<StgValue><ssdm name="add_ln802"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln802 = sext i15 %add_ln802 to i64

]]></Node>
<StgValue><ssdm name="sext_ln802"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_outp5_addr = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln802

]]></Node>
<StgValue><ssdm name="q_outp5_addr"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %q_outp5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln802"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln801"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln801" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.loopexit:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader78:0  %i39_0 = phi i4 [ %i39, %l_max_inp_i39_end ], [ 0, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="i39_0"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:1  %icmp_ln805 = icmp eq i4 %i39_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:2  %empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:3  %i39 = add i4 %i39_0, 1

]]></Node>
<StgValue><ssdm name="i39"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:4  br i1 %icmp_ln805, label %.preheader77.preheader, label %l_max_inp_i39_begin

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_inp_i39_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln805"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_inp_i39_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str83)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
l_max_inp_i39_begin:2  %zext_ln807 = zext i4 %i39_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln807"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_max_inp_i39_begin:3  %tmp_46 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i39_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="16">
<![CDATA[
l_max_inp_i39_begin:4  %zext_ln807_1 = zext i16 %tmp_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln807_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_max_inp_i39_begin:5  %tmp_47 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i39_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="14">
<![CDATA[
l_max_inp_i39_begin:6  %zext_ln807_2 = zext i14 %tmp_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln807_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_max_inp_i39_begin:7  %sub_ln807 = sub i17 %zext_ln807_1, %zext_ln807_2

]]></Node>
<StgValue><ssdm name="sub_ln807"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_inp_i39_begin:8  %max_inp3_addr_1 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln807

]]></Node>
<StgValue><ssdm name="max_inp3_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
l_max_inp_i39_begin:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:0  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j38_0 = phi i12 [ 0, %l_max_inp_i39_begin ], [ %j38, %11 ]

]]></Node>
<StgValue><ssdm name="j38_0"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln806 = icmp eq i12 %j38_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln806"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_377 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j38 = add i12 %j38_0, 1

]]></Node>
<StgValue><ssdm name="j38"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln806, label %l_max_inp_i39_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="12">
<![CDATA[
:1  %zext_ln807_3 = zext i12 %j38_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln807_3"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %add_ln807 = add i17 %sub_ln807, %zext_ln807_3

]]></Node>
<StgValue><ssdm name="add_ln807"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="17">
<![CDATA[
:3  %sext_ln807 = sext i17 %add_ln807 to i64

]]></Node>
<StgValue><ssdm name="sext_ln807"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v475_addr = getelementptr [36864 x float]* %v475, i64 0, i64 %sext_ln807

]]></Node>
<StgValue><ssdm name="v475_addr"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
:5  %v490 = load float* %v475_addr, align 4

]]></Node>
<StgValue><ssdm name="v490"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_inp_i39_end:0  %empty_378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str83, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln806" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
l_max_inp_i39_end:1  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
:5  %v490 = load float* %v475_addr, align 4

]]></Node>
<StgValue><ssdm name="v490"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_23 = fcmp oge float %v490, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
:14  %v492 = load float* %max_inp3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v492"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln806"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln808 = bitcast float %v490 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln808"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln808, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln808 = trunc i32 %bitcast_ln808 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln808"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln808 = icmp ne i8 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln808"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln808_1 = icmp eq i23 %trunc_ln808, 0

]]></Node>
<StgValue><ssdm name="icmp_ln808_1"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln808 = or i1 %icmp_ln808_1, %icmp_ln808

]]></Node>
<StgValue><ssdm name="or_ln808"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_23 = fcmp oge float %v490, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln808 = and i1 %or_ln808, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln808"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
:14  %v492 = load float* %max_inp3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v492"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln808, label %7, label %9

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln820 = xor i32 %bitcast_ln808, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln820"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %v498 = bitcast i32 %xor_ln820 to float

]]></Node>
<StgValue><ssdm name="v498"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln821 = bitcast float %v492 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln821"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln821, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln821 = trunc i32 %bitcast_ln821 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln821"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln820, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln821 = icmp ne i8 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln821"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln821_1 = icmp eq i23 %trunc_ln821, 0

]]></Node>
<StgValue><ssdm name="icmp_ln821_1"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln821_2 = icmp ne i8 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln821_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_28 = fcmp olt float %v492, %v498

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln812 = bitcast float %v492 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln812"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln812, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln812 = trunc i32 %bitcast_ln812 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln812"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln812 = icmp ne i8 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln812"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln812_1 = icmp eq i23 %trunc_ln812, 0

]]></Node>
<StgValue><ssdm name="icmp_ln812_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_25 = fcmp olt float %v492, %v490

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln821 = or i1 %icmp_ln821_1, %icmp_ln821

]]></Node>
<StgValue><ssdm name="or_ln821"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln821_1 = or i1 %icmp_ln808_1, %icmp_ln821_2

]]></Node>
<StgValue><ssdm name="or_ln821_1"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln821 = and i1 %or_ln821, %or_ln821_1

]]></Node>
<StgValue><ssdm name="and_ln821"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_28 = fcmp olt float %v492, %v498

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v499 = and i1 %and_ln821, %tmp_28

]]></Node>
<StgValue><ssdm name="v499"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v499, label %10, label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln822"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
<literal name="v499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v498, float* %max_inp3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln825"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
<literal name="v499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln826"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln812 = or i1 %icmp_ln812_1, %icmp_ln812

]]></Node>
<StgValue><ssdm name="or_ln812"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_25 = fcmp olt float %v492, %v490

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v494 = and i1 %or_ln812, %tmp_25

]]></Node>
<StgValue><ssdm name="v494"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v494, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
<literal name="v494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v490, float* %max_inp3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln815"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
<literal name="v494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln808" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln817"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader77:0  %i40_0 = phi i10 [ %i40, %l_max_W_i40_end ], [ 0, %.preheader77.preheader ]

]]></Node>
<StgValue><ssdm name="i40_0"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader77:1  %icmp_ln830 = icmp eq i10 %i40_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln830"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader77:2  %empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader77:3  %i40 = add i10 %i40_0, 1

]]></Node>
<StgValue><ssdm name="i40"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader77:4  br i1 %icmp_ln830, label %.preheader76.preheader, label %l_max_W_i40_begin

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_W_i40_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str85) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln830"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_W_i40_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
l_max_W_i40_begin:2  %zext_ln832 = zext i10 %i40_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln832"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_max_W_i40_begin:3  %tmp_48 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %i40_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="23" op_0_bw="22">
<![CDATA[
l_max_W_i40_begin:4  %zext_ln832_1 = zext i22 %tmp_48 to i23

]]></Node>
<StgValue><ssdm name="zext_ln832_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_max_W_i40_begin:5  %tmp_49 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i40_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="20">
<![CDATA[
l_max_W_i40_begin:6  %zext_ln832_2 = zext i20 %tmp_49 to i23

]]></Node>
<StgValue><ssdm name="zext_ln832_2"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_max_W_i40_begin:7  %sub_ln832 = sub i23 %zext_ln832_1, %zext_ln832_2

]]></Node>
<StgValue><ssdm name="sub_ln832"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_W_i40_begin:8  %max_W3_addr_1 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln832

]]></Node>
<StgValue><ssdm name="max_W3_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
l_max_W_i40_begin:9  br label %12

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j39_0 = phi i12 [ 0, %l_max_W_i40_begin ], [ %j39, %18 ]

]]></Node>
<StgValue><ssdm name="j39_0"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln831 = icmp eq i12 %j39_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln831"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j39 = add i12 %j39_0, 1

]]></Node>
<StgValue><ssdm name="j39"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln831, label %l_max_W_i40_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="12">
<![CDATA[
:1  %zext_ln832_3 = zext i12 %j39_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln832_3"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %add_ln832 = add i23 %sub_ln832, %zext_ln832_3

]]></Node>
<StgValue><ssdm name="add_ln832"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="23">
<![CDATA[
:3  %sext_ln832 = sext i23 %add_ln832 to i64

]]></Node>
<StgValue><ssdm name="sext_ln832"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v476_addr = getelementptr [2359296 x float]* %v476, i64 0, i64 %sext_ln832

]]></Node>
<StgValue><ssdm name="v476_addr"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="22">
<![CDATA[
:5  %v504 = load float* %v476_addr, align 4

]]></Node>
<StgValue><ssdm name="v504"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_W_i40_end:0  %empty_381 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str85, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
l_max_W_i40_end:1  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="275" st_id="13" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="22">
<![CDATA[
:5  %v504 = load float* %v476_addr, align 4

]]></Node>
<StgValue><ssdm name="v504"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="276" st_id="14" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="22">
<![CDATA[
:5  %v504 = load float* %v476_addr, align 4

]]></Node>
<StgValue><ssdm name="v504"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="277" st_id="15" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="22">
<![CDATA[
:5  %v504 = load float* %v476_addr, align 4

]]></Node>
<StgValue><ssdm name="v504"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_30 = fcmp oge float %v504, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
:14  %v506 = load float* %max_W3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v506"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str86) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln831"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln833 = bitcast float %v504 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln833"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln833, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln833 = trunc i32 %bitcast_ln833 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln833"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln833 = icmp ne i8 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln833_7 = icmp eq i23 %trunc_ln833, 0

]]></Node>
<StgValue><ssdm name="icmp_ln833_7"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln833 = or i1 %icmp_ln833_7, %icmp_ln833

]]></Node>
<StgValue><ssdm name="or_ln833"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_30 = fcmp oge float %v504, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln833 = and i1 %or_ln833, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln833"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
:14  %v506 = load float* %max_W3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v506"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln833, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln834"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln845 = xor i32 %bitcast_ln833, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln845"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:1  %v512 = bitcast i32 %xor_ln845 to float

]]></Node>
<StgValue><ssdm name="v512"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln846 = bitcast float %v506 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln846"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln846, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln846 = trunc i32 %bitcast_ln846 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln846"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln845, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln846 = icmp ne i8 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln846"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln846_1 = icmp eq i23 %trunc_ln846, 0

]]></Node>
<StgValue><ssdm name="icmp_ln846_1"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln846_2 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln846_2"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_35 = fcmp olt float %v506, %v512

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln837 = bitcast float %v506 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln837"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln837, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln837 = trunc i32 %bitcast_ln837 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln837"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln837 = icmp ne i8 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln837"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln837_1 = icmp eq i23 %trunc_ln837, 0

]]></Node>
<StgValue><ssdm name="icmp_ln837_1"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_32 = fcmp olt float %v506, %v504

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="307" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln846 = or i1 %icmp_ln846_1, %icmp_ln846

]]></Node>
<StgValue><ssdm name="or_ln846"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln846_1 = or i1 %icmp_ln833_7, %icmp_ln846_2

]]></Node>
<StgValue><ssdm name="or_ln846_1"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln846 = and i1 %or_ln846, %or_ln846_1

]]></Node>
<StgValue><ssdm name="and_ln846"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_35 = fcmp olt float %v506, %v512

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v513 = and i1 %and_ln846, %tmp_35

]]></Node>
<StgValue><ssdm name="v513"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v513, label %17, label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln847"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
<literal name="v513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  store float %v512, float* %max_W3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln850"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
<literal name="v513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln851"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge84:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln837 = or i1 %icmp_ln837_1, %icmp_ln837

]]></Node>
<StgValue><ssdm name="or_ln837"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_32 = fcmp olt float %v506, %v504

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v508 = and i1 %or_ln837, %tmp_32

]]></Node>
<StgValue><ssdm name="v508"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v508, label %15, label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
<literal name="v508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  store float %v504, float* %max_W3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
<literal name="v508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln841"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln833" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln842"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader76:0  %i41_0 = phi i4 [ %i41, %l_inp_to_int_i41_end ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="i41_0"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:1  %icmp_ln855 = icmp eq i4 %i41_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln855"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:3  %i41 = add i4 %i41_0, 1

]]></Node>
<StgValue><ssdm name="i41"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %icmp_ln855, label %.preheader75.preheader, label %l_inp_to_int_i41_begin

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="4">
<![CDATA[
l_inp_to_int_i41_begin:2  %zext_ln857 = zext i4 %i41_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln857"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_inp_to_int_i41_begin:8  %max_inp3_addr_2 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln857

]]></Node>
<StgValue><ssdm name="max_inp3_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_inp_to_int_i41_begin:9  %v520 = load float* %max_inp3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v520"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_inp_to_int_i41_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str87) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln855"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_inp_to_int_i41_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str87)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_inp_to_int_i41_begin:3  %tmp_50 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i41_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="16">
<![CDATA[
l_inp_to_int_i41_begin:4  %zext_ln857_1 = zext i16 %tmp_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln857_1"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_inp_to_int_i41_begin:5  %tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i41_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="14">
<![CDATA[
l_inp_to_int_i41_begin:6  %zext_ln857_2 = zext i14 %tmp_51 to i17

]]></Node>
<StgValue><ssdm name="zext_ln857_2"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_inp_to_int_i41_begin:7  %sub_ln857 = sub i17 %zext_ln857_1, %zext_ln857_2

]]></Node>
<StgValue><ssdm name="sub_ln857"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_inp_to_int_i41_begin:9  %v520 = load float* %max_inp3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v520"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
l_inp_to_int_i41_begin:10  br label %19

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j40_0 = phi i12 [ 0, %l_inp_to_int_i41_begin ], [ %j40, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j40_0"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln856 = icmp eq i12 %j40_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln856"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j40 = add i12 %j40_0, 1

]]></Node>
<StgValue><ssdm name="j40"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln856, label %l_inp_to_int_i41_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="12">
<![CDATA[
_ifconv:1  %zext_ln857_3 = zext i12 %j40_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln857_3"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:2  %add_ln857 = add i17 %sub_ln857, %zext_ln857_3

]]></Node>
<StgValue><ssdm name="add_ln857"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="17">
<![CDATA[
_ifconv:3  %sext_ln857 = sext i17 %add_ln857 to i64

]]></Node>
<StgValue><ssdm name="sext_ln857"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %v475_addr_1 = getelementptr [36864 x float]* %v475, i64 0, i64 %sext_ln857

]]></Node>
<StgValue><ssdm name="v475_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:6  %v518 = load float* %v475_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v518"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_inp_to_int_i41_end:0  %empty_384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str87, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln856" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
l_inp_to_int_i41_end:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="354" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:6  %v518 = load float* %v475_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v518"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="355" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v519 = fmul float %v518, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v519"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="356" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v519 = fmul float %v518, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v519"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="357" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v519 = fmul float %v518, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v519"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="358" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v519 = fmul float %v518, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v519"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="359" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="360" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="361" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="362" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="363" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="364" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="366" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="367" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="368" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="369" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="370" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="371" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="372" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="373" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="374" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v521 = fdiv float %v519, %v520

]]></Node>
<StgValue><ssdm name="v521"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="375" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:9  %reg_V = bitcast float %v521 to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:10  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:13  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:14  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:15  %v522_V = trunc i32 %reg_V to i12

]]></Node>
<StgValue><ssdm name="v522_V"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:16  %tmp_6 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:17  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:18  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:19  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:21  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:23  %sh_amt_4 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:25  %icmp_ln295 = icmp slt i9 %sh_amt_4, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:26  %lshr_ln286 = lshr i24 %tmp_6, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="24">
<![CDATA[
_ifconv:27  %v522_V_1 = trunc i24 %lshr_ln286 to i12

]]></Node>
<StgValue><ssdm name="v522_V_1"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:36  %v522_V_3 = select i1 %and_ln285, i12 %v522_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v522_V_3"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="401" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:24  %sext_ln294 = sext i9 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="403" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:29  %select_ln288 = select i1 %tmp_42, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="404" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:30  %sext_ln294cast = trunc i32 %sext_ln294 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294cast"/></StgValue>
</operation>

<operation id="405" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %shl_ln297 = shl i12 %v522_V, %sext_ln294cast

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="406" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:40  %v522_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v522_V_3

]]></Node>
<StgValue><ssdm name="v522_V_4"/></StgValue>
</operation>

<operation id="407" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:41  %v522_V_5 = select i1 %icmp_ln278, i12 0, i12 %v522_V_4

]]></Node>
<StgValue><ssdm name="v522_V_5"/></StgValue>
</operation>

<operation id="408" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="409" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln285_4 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_4"/></StgValue>
</operation>

<operation id="410" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:44  %v522_V_6 = select i1 %and_ln285_4, i12 %select_ln288, i12 %v522_V_5

]]></Node>
<StgValue><ssdm name="v522_V_6"/></StgValue>
</operation>

<operation id="411" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:47  %v522_V_7 = select i1 %and_ln282, i12 %v522_V, i12 %v522_V_6

]]></Node>
<StgValue><ssdm name="v522_V_7"/></StgValue>
</operation>

<operation id="414" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:48  %v522_V_8 = sub i12 0, %v522_V_7

]]></Node>
<StgValue><ssdm name="v522_V_8"/></StgValue>
</operation>

<operation id="415" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:49  %v522_V_9 = select i1 %p_Result_73, i12 %v522_V_8, i12 %v522_V_7

]]></Node>
<StgValue><ssdm name="v522_V_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str88) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln856"/></StgValue>
</operation>

<operation id="417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %q_inp3_V_addr_1 = getelementptr [36864 x i12]* %q_inp3_V, i64 0, i64 %sext_ln857

]]></Node>
<StgValue><ssdm name="q_inp3_V_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="12" op_1_bw="16">
<![CDATA[
_ifconv:50  store i12 %v522_V_9, i12* %q_inp3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln862"/></StgValue>
</operation>

<operation id="419" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:51  br label %19

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader75:0  %i42_0 = phi i10 [ %i42, %l_W_to_int_i42_end ], [ 0, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="i42_0"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75:1  %icmp_ln865 = icmp eq i10 %i42_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln865"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:2  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75:3  %i42 = add i10 %i42_0, 1

]]></Node>
<StgValue><ssdm name="i42"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:4  br i1 %icmp_ln865, label %.preheader74.preheader, label %l_W_to_int_i42_begin

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
l_W_to_int_i42_begin:2  %zext_ln867 = zext i10 %i42_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln867"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_W_to_int_i42_begin:8  %max_W3_addr_2 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln867

]]></Node>
<StgValue><ssdm name="max_W3_addr_2"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
l_W_to_int_i42_begin:9  %v527 = load float* %max_W3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v527"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_W_to_int_i42_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str89) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln865"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_W_to_int_i42_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str89)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_W_to_int_i42_begin:3  %tmp_52 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %i42_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="23" op_0_bw="22">
<![CDATA[
l_W_to_int_i42_begin:4  %zext_ln867_1 = zext i22 %tmp_52 to i23

]]></Node>
<StgValue><ssdm name="zext_ln867_1"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_W_to_int_i42_begin:5  %tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i42_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="20">
<![CDATA[
l_W_to_int_i42_begin:6  %zext_ln867_2 = zext i20 %tmp_53 to i23

]]></Node>
<StgValue><ssdm name="zext_ln867_2"/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_W_to_int_i42_begin:7  %sub_ln867 = sub i23 %zext_ln867_1, %zext_ln867_2

]]></Node>
<StgValue><ssdm name="sub_ln867"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
l_W_to_int_i42_begin:9  %v527 = load float* %max_W3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v527"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
l_W_to_int_i42_begin:10  br label %20

]]></Node>
<StgValue><ssdm name="br_ln866"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="438" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j41_0 = phi i12 [ 0, %l_W_to_int_i42_begin ], [ %j41, %_ifconv24 ]

]]></Node>
<StgValue><ssdm name="j41_0"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln866 = icmp eq i12 %j41_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln866"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j41 = add i12 %j41_0, 1

]]></Node>
<StgValue><ssdm name="j41"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln866, label %l_W_to_int_i42_end, label %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln866"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="12">
<![CDATA[
_ifconv24:1  %zext_ln867_3 = zext i12 %j41_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln867_3"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv24:2  %add_ln867 = add i23 %sub_ln867, %zext_ln867_3

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="23">
<![CDATA[
_ifconv24:3  %sext_ln867 = sext i23 %add_ln867 to i64

]]></Node>
<StgValue><ssdm name="sext_ln867"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:4  %v476_addr_1 = getelementptr [2359296 x float]* %v476, i64 0, i64 %sext_ln867

]]></Node>
<StgValue><ssdm name="v476_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="22">
<![CDATA[
_ifconv24:6  %v525 = load float* %v476_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v525"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_W_to_int_i42_end:0  %empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str89, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln866" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
l_W_to_int_i42_end:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="450" st_id="48" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="22">
<![CDATA[
_ifconv24:6  %v525 = load float* %v476_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v525"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="451" st_id="49" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="22">
<![CDATA[
_ifconv24:6  %v525 = load float* %v476_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v525"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="452" st_id="50" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="22">
<![CDATA[
_ifconv24:6  %v525 = load float* %v476_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v525"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="453" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v526 = fmul float %v525, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v526"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="454" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v526 = fmul float %v525, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v526"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="455" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v526 = fmul float %v525, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v526"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="456" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v526 = fmul float %v525, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v526"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="457" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="458" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="459" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="460" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="461" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="462" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="463" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="464" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="465" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="466" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="467" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="468" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="469" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="470" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="471" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="472" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v528 = fdiv float %v526, %v527

]]></Node>
<StgValue><ssdm name="v528"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="473" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:9  %reg_V_2 = bitcast float %v528 to i32

]]></Node>
<StgValue><ssdm name="reg_V_2"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="31" op_0_bw="32">
<![CDATA[
_ifconv24:10  %trunc_ln262_2 = trunc i32 %reg_V_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_2"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:11  %p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_2, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="476" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:12  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="477" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
_ifconv24:13  %exp_V_2 = zext i8 %p_Result_7 to i9

]]></Node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="478" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="23" op_0_bw="32">
<![CDATA[
_ifconv24:14  %trunc_ln270_2 = trunc i32 %reg_V_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_2"/></StgValue>
</operation>

<operation id="479" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:15  %v529_V = trunc i32 %reg_V_2 to i12

]]></Node>
<StgValue><ssdm name="v529_V"/></StgValue>
</operation>

<operation id="480" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv24:16  %tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="481" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:17  %icmp_ln278_2 = icmp eq i31 %trunc_ln262_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_2"/></StgValue>
</operation>

<operation id="482" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:18  %sh_amt_5 = sub i9 150, %exp_V_2

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="483" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="9">
<![CDATA[
_ifconv24:19  %sext_ln281_2 = sext i9 %sh_amt_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_2"/></StgValue>
</operation>

<operation id="484" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:20  %icmp_ln282_2 = icmp eq i8 %p_Result_7, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_2"/></StgValue>
</operation>

<operation id="485" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:21  %icmp_ln284_2 = icmp sgt i9 %sh_amt_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_2"/></StgValue>
</operation>

<operation id="486" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:22  %icmp_ln285_2 = icmp slt i9 %sh_amt_5, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_2"/></StgValue>
</operation>

<operation id="487" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:23  %sh_amt_6 = sub i9 0, %sh_amt_5

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="488" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:25  %icmp_ln295_2 = icmp slt i9 %sh_amt_6, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295_2"/></StgValue>
</operation>

<operation id="489" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv24:26  %lshr_ln286_2 = lshr i24 %tmp_8, %sext_ln281_2

]]></Node>
<StgValue><ssdm name="lshr_ln286_2"/></StgValue>
</operation>

<operation id="490" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="24">
<![CDATA[
_ifconv24:27  %v529_V_1 = trunc i24 %lshr_ln286_2 to i12

]]></Node>
<StgValue><ssdm name="v529_V_1"/></StgValue>
</operation>

<operation id="491" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:32  %or_ln282_2 = or i1 %icmp_ln278_2, %icmp_ln282_2

]]></Node>
<StgValue><ssdm name="or_ln282_2"/></StgValue>
</operation>

<operation id="492" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:33  %xor_ln282_2 = xor i1 %or_ln282_2, true

]]></Node>
<StgValue><ssdm name="xor_ln282_2"/></StgValue>
</operation>

<operation id="493" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %and_ln284_2 = and i1 %icmp_ln284_2, %xor_ln282_2

]]></Node>
<StgValue><ssdm name="and_ln284_2"/></StgValue>
</operation>

<operation id="494" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %and_ln285_5 = and i1 %and_ln284_2, %icmp_ln285_2

]]></Node>
<StgValue><ssdm name="and_ln285_5"/></StgValue>
</operation>

<operation id="495" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:36  %v529_V_3 = select i1 %and_ln285_5, i12 %v529_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v529_V_3"/></StgValue>
</operation>

<operation id="496" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %or_ln284_2 = or i1 %or_ln282_2, %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="or_ln284_2"/></StgValue>
</operation>

<operation id="497" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %xor_ln284_2 = xor i1 %or_ln284_2, true

]]></Node>
<StgValue><ssdm name="xor_ln284_2"/></StgValue>
</operation>

<operation id="498" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %and_ln295_2 = and i1 %icmp_ln295_2, %xor_ln284_2

]]></Node>
<StgValue><ssdm name="and_ln295_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="499" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_2" val="1"/>
<literal name="icmp_ln278_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
_ifconv24:24  %sext_ln294_2 = sext i9 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_2"/></StgValue>
</operation>

<operation id="500" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:28  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="501" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:29  %select_ln288_2 = select i1 %tmp_57, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288_2"/></StgValue>
</operation>

<operation id="502" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_2" val="1"/>
<literal name="icmp_ln278_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:30  %sext_ln294_2cast = trunc i32 %sext_ln294_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294_2cast"/></StgValue>
</operation>

<operation id="503" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_2" val="1"/>
<literal name="icmp_ln278_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:31  %shl_ln297_2 = shl i12 %v529_V, %sext_ln294_2cast

]]></Node>
<StgValue><ssdm name="shl_ln297_2"/></StgValue>
</operation>

<operation id="504" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:40  %v529_V_4 = select i1 %and_ln295_2, i12 %shl_ln297_2, i12 %v529_V_3

]]></Node>
<StgValue><ssdm name="v529_V_4"/></StgValue>
</operation>

<operation id="505" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:41  %v529_V_5 = select i1 %icmp_ln278_2, i12 0, i12 %v529_V_4

]]></Node>
<StgValue><ssdm name="v529_V_5"/></StgValue>
</operation>

<operation id="506" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:42  %xor_ln285_2 = xor i1 %icmp_ln285_2, true

]]></Node>
<StgValue><ssdm name="xor_ln285_2"/></StgValue>
</operation>

<operation id="507" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:43  %and_ln285_6 = and i1 %and_ln284_2, %xor_ln285_2

]]></Node>
<StgValue><ssdm name="and_ln285_6"/></StgValue>
</operation>

<operation id="508" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:44  %v529_V_6 = select i1 %and_ln285_6, i12 %select_ln288_2, i12 %v529_V_5

]]></Node>
<StgValue><ssdm name="v529_V_6"/></StgValue>
</operation>

<operation id="509" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:45  %xor_ln278_2 = xor i1 %icmp_ln278_2, true

]]></Node>
<StgValue><ssdm name="xor_ln278_2"/></StgValue>
</operation>

<operation id="510" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:46  %and_ln282_2 = and i1 %icmp_ln282_2, %xor_ln278_2

]]></Node>
<StgValue><ssdm name="and_ln282_2"/></StgValue>
</operation>

<operation id="511" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:47  %v529_V_7 = select i1 %and_ln282_2, i12 %v529_V, i12 %v529_V_6

]]></Node>
<StgValue><ssdm name="v529_V_7"/></StgValue>
</operation>

<operation id="512" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:48  %v529_V_8 = sub i12 0, %v529_V_7

]]></Node>
<StgValue><ssdm name="v529_V_8"/></StgValue>
</operation>

<operation id="513" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:49  %v529_V_9 = select i1 %p_Result_74, i12 %v529_V_8, i12 %v529_V_7

]]></Node>
<StgValue><ssdm name="v529_V_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="514" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="22" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:5  %q_W3_V_addr_1 = getelementptr [2359296 x i12]* %q_W3_V, i64 0, i64 %sext_ln867

]]></Node>
<StgValue><ssdm name="q_W3_V_addr_1"/></StgValue>
</operation>

<operation id="515" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="12" op_1_bw="22">
<![CDATA[
_ifconv24:50  store i12 %v529_V_9, i12* %q_W3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln872"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="516" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv24:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str90) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln866"/></StgValue>
</operation>

<operation id="517" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="12" op_1_bw="22">
<![CDATA[
_ifconv24:50  store i12 %v529_V_9, i12* %q_W3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln872"/></StgValue>
</operation>

<operation id="518" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:51  br label %20

]]></Node>
<StgValue><ssdm name="br_ln866"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="519" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader74:0  %i43_0 = phi i4 [ %i43, %l_gemm_i43_end ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="i43_0"/></StgValue>
</operation>

<operation id="520" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:1  %icmp_ln875 = icmp eq i4 %i43_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln875"/></StgValue>
</operation>

<operation id="521" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="522" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:3  %i43 = add i4 %i43_0, 1

]]></Node>
<StgValue><ssdm name="i43"/></StgValue>
</operation>

<operation id="523" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:4  br i1 %icmp_ln875, label %.preheader.preheader, label %l_gemm_i43_begin

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>

<operation id="524" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_gemm_i43_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str91) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln875"/></StgValue>
</operation>

<operation id="525" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_gemm_i43_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str91)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="526" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_gemm_i43_begin:2  %tmp_54 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i43_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="527" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="16">
<![CDATA[
l_gemm_i43_begin:3  %zext_ln878 = zext i16 %tmp_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="528" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_gemm_i43_begin:4  %tmp_55 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i43_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="529" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="14">
<![CDATA[
l_gemm_i43_begin:5  %zext_ln878_1 = zext i14 %tmp_55 to i15

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="530" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="14">
<![CDATA[
l_gemm_i43_begin:6  %zext_ln878_2 = zext i14 %tmp_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln878_2"/></StgValue>
</operation>

<operation id="531" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_gemm_i43_begin:7  %sub_ln878 = sub i17 %zext_ln878, %zext_ln878_2

]]></Node>
<StgValue><ssdm name="sub_ln878"/></StgValue>
</operation>

<operation id="532" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_gemm_i43_begin:8  %tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i43_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="533" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="12">
<![CDATA[
l_gemm_i43_begin:9  %zext_ln883 = zext i12 %tmp_56 to i15

]]></Node>
<StgValue><ssdm name="zext_ln883"/></StgValue>
</operation>

<operation id="534" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_gemm_i43_begin:10  %sub_ln883 = sub i15 %zext_ln878_1, %zext_ln883

]]></Node>
<StgValue><ssdm name="sub_ln883"/></StgValue>
</operation>

<operation id="535" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i43_begin:11  br label %21

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>

<operation id="536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="537" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j42_0 = phi i10 [ 0, %l_gemm_i43_begin ], [ %j42, %l_j42_end ]

]]></Node>
<StgValue><ssdm name="j42_0"/></StgValue>
</operation>

<operation id="538" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln876 = icmp eq i10 %j42_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln876"/></StgValue>
</operation>

<operation id="539" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="540" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j42 = add i10 %j42_0, 1

]]></Node>
<StgValue><ssdm name="j42"/></StgValue>
</operation>

<operation id="541" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln876, label %l_gemm_i43_end, label %l_j42_begin

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>

<operation id="542" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j42_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str92) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln876"/></StgValue>
</operation>

<operation id="543" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j42_begin:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str92)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="544" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="10">
<![CDATA[
l_j42_begin:2  %zext_ln879 = zext i10 %j42_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="545" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_j42_begin:3  %tmp_60 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %j42_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="546" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="23" op_0_bw="22">
<![CDATA[
l_j42_begin:4  %zext_ln879_1 = zext i22 %tmp_60 to i23

]]></Node>
<StgValue><ssdm name="zext_ln879_1"/></StgValue>
</operation>

<operation id="547" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j42_begin:5  %tmp_61 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j42_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="23" op_0_bw="20">
<![CDATA[
l_j42_begin:6  %zext_ln879_2 = zext i20 %tmp_61 to i23

]]></Node>
<StgValue><ssdm name="zext_ln879_2"/></StgValue>
</operation>

<operation id="549" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j42_begin:7  %sub_ln879 = sub i23 %zext_ln879_1, %zext_ln879_2

]]></Node>
<StgValue><ssdm name="sub_ln879"/></StgValue>
</operation>

<operation id="550" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j42_begin:8  %add_ln883 = add i15 %sub_ln883, %zext_ln879

]]></Node>
<StgValue><ssdm name="add_ln883"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="15">
<![CDATA[
l_j42_begin:9  %sext_ln883 = sext i15 %add_ln883 to i64

]]></Node>
<StgValue><ssdm name="sext_ln883"/></StgValue>
</operation>

<operation id="552" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j42_begin:10  %q_outp5_addr_1 = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln883

]]></Node>
<StgValue><ssdm name="q_outp5_addr_1"/></StgValue>
</operation>

<operation id="553" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
l_j42_begin:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln877"/></StgValue>
</operation>

<operation id="554" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_gemm_i43_end:0  %empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str91, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="555" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i43_end:1  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="556" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %k5_0 = phi i12 [ 0, %l_j42_begin ], [ %k5, %23 ]

]]></Node>
<StgValue><ssdm name="k5_0"/></StgValue>
</operation>

<operation id="557" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln877 = icmp eq i12 %k5_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln877"/></StgValue>
</operation>

<operation id="558" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="559" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %k5 = add i12 %k5_0, 1

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="560" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln877, label %l_j42_end, label %23

]]></Node>
<StgValue><ssdm name="br_ln877"/></StgValue>
</operation>

<operation id="561" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="23" op_0_bw="12">
<![CDATA[
:1  %zext_ln878_3 = zext i12 %k5_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln878_3"/></StgValue>
</operation>

<operation id="562" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="12">
<![CDATA[
:2  %zext_ln878_4 = zext i12 %k5_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln878_4"/></StgValue>
</operation>

<operation id="563" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln878 = add i17 %sub_ln878, %zext_ln878_4

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="564" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="17">
<![CDATA[
:4  %sext_ln878 = sext i17 %add_ln878 to i64

]]></Node>
<StgValue><ssdm name="sext_ln878"/></StgValue>
</operation>

<operation id="565" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %q_inp3_V_addr = getelementptr [36864 x i12]* %q_inp3_V, i64 0, i64 %sext_ln878

]]></Node>
<StgValue><ssdm name="q_inp3_V_addr"/></StgValue>
</operation>

<operation id="566" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %add_ln879 = add i23 %sub_ln879, %zext_ln878_3

]]></Node>
<StgValue><ssdm name="add_ln879"/></StgValue>
</operation>

<operation id="567" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="23">
<![CDATA[
:7  %sext_ln879 = sext i23 %add_ln879 to i64

]]></Node>
<StgValue><ssdm name="sext_ln879"/></StgValue>
</operation>

<operation id="568" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="22" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %q_W3_V_addr = getelementptr [2359296 x i12]* %q_W3_V, i64 0, i64 %sext_ln879

]]></Node>
<StgValue><ssdm name="q_W3_V_addr"/></StgValue>
</operation>

<operation id="569" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="16">
<![CDATA[
:9  %v533_V = load i12* %q_inp3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v533_V"/></StgValue>
</operation>

<operation id="570" st_id="77" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="22">
<![CDATA[
:10  %v534_V = load i12* %q_W3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v534_V"/></StgValue>
</operation>

<operation id="571" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j42_end:0  %empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str92, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="572" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln877" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
l_j42_end:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln876"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="573" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="16">
<![CDATA[
:9  %v533_V = load i12* %q_inp3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v533_V"/></StgValue>
</operation>

<operation id="574" st_id="78" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="22">
<![CDATA[
:10  %v534_V = load i12* %q_W3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v534_V"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="575" st_id="79" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="22">
<![CDATA[
:10  %v534_V = load i12* %q_W3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v534_V"/></StgValue>
</operation>

<operation id="576" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
:14  %v538 = load i32* %q_outp5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v538"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="577" st_id="80" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="22">
<![CDATA[
:10  %v534_V = load i12* %q_W3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v534_V"/></StgValue>
</operation>

<operation id="578" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
:14  %v538 = load i32* %q_outp5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v538"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="579" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str93) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln877"/></StgValue>
</operation>

<operation id="580" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="12">
<![CDATA[
:11  %sext_ln68 = sext i12 %v533_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="581" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="12">
<![CDATA[
:12  %sext_ln68_2 = sext i12 %v534_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="582" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:13  %v537_V = mul i24 %sext_ln68_2, %sext_ln68

]]></Node>
<StgValue><ssdm name="v537_V"/></StgValue>
</operation>

<operation id="583" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="24">
<![CDATA[
:15  %v539 = sext i24 %v537_V to i32

]]></Node>
<StgValue><ssdm name="v539"/></StgValue>
</operation>

<operation id="584" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v540 = add nsw i32 %v539, %v538

]]></Node>
<StgValue><ssdm name="v540"/></StgValue>
</operation>

<operation id="585" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:17  store i32 %v540, i32* %q_outp5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="586" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %22

]]></Node>
<StgValue><ssdm name="br_ln877"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="587" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i44_0 = phi i4 [ %i44, %l_outp_to_float_bias_i44_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i44_0"/></StgValue>
</operation>

<operation id="588" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln890 = icmp eq i4 %i44_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="589" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="590" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i44 = add i4 %i44_0, 1

]]></Node>
<StgValue><ssdm name="i44"/></StgValue>
</operation>

<operation id="591" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln890, label %26, label %l_outp_to_float_bias_i44_begin

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="592" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i44_begin:2  %zext_ln892 = zext i4 %i44_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln892"/></StgValue>
</operation>

<operation id="593" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_outp_to_float_bias_i44_begin:8  %max_inp3_addr_3 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln892

]]></Node>
<StgValue><ssdm name="max_inp3_addr_3"/></StgValue>
</operation>

<operation id="594" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i44_begin:9  %v544 = load float* %max_inp3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v544"/></StgValue>
</operation>

<operation id="595" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln904"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="596" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_outp_to_float_bias_i44_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str94) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln890"/></StgValue>
</operation>

<operation id="597" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_outp_to_float_bias_i44_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str94)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="598" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_outp_to_float_bias_i44_begin:3  %tmp_58 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i44_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="599" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="14">
<![CDATA[
l_outp_to_float_bias_i44_begin:4  %zext_ln901 = zext i14 %tmp_58 to i15

]]></Node>
<StgValue><ssdm name="zext_ln901"/></StgValue>
</operation>

<operation id="600" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_outp_to_float_bias_i44_begin:5  %tmp_59 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i44_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="601" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="12">
<![CDATA[
l_outp_to_float_bias_i44_begin:6  %zext_ln901_1 = zext i12 %tmp_59 to i15

]]></Node>
<StgValue><ssdm name="zext_ln901_1"/></StgValue>
</operation>

<operation id="602" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_outp_to_float_bias_i44_begin:7  %sub_ln901 = sub i15 %zext_ln901, %zext_ln901_1

]]></Node>
<StgValue><ssdm name="sub_ln901"/></StgValue>
</operation>

<operation id="603" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i44_begin:9  %v544 = load float* %max_inp3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v544"/></StgValue>
</operation>

<operation id="604" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_bias_i44_begin:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln891"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="605" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j43_0 = phi i10 [ 0, %l_outp_to_float_bias_i44_begin ], [ %j43, %25 ]

]]></Node>
<StgValue><ssdm name="j43_0"/></StgValue>
</operation>

<operation id="606" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln891 = icmp eq i10 %j43_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="607" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="608" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j43 = add i10 %j43_0, 1

]]></Node>
<StgValue><ssdm name="j43"/></StgValue>
</operation>

<operation id="609" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln891, label %l_outp_to_float_bias_i44_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln891"/></StgValue>
</operation>

<operation id="610" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln901_2 = zext i10 %j43_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln901_2"/></StgValue>
</operation>

<operation id="611" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln901 = add i15 %sub_ln901, %zext_ln901_2

]]></Node>
<StgValue><ssdm name="add_ln901"/></StgValue>
</operation>

<operation id="612" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln901 = sext i15 %add_ln901 to i64

]]></Node>
<StgValue><ssdm name="sext_ln901"/></StgValue>
</operation>

<operation id="613" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %q_outp5_addr_2 = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln901

]]></Node>
<StgValue><ssdm name="q_outp5_addr_2"/></StgValue>
</operation>

<operation id="614" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
:7  %v543 = load i32* %q_outp5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v543"/></StgValue>
</operation>

<operation id="615" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_outp_to_float_bias_i44_end:0  %empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str94, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="616" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_bias_i44_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="617" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
:7  %v543 = load i32* %q_outp5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v543"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="618" st_id="86" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="619" st_id="87" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="620" st_id="88" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="621" st_id="89" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="622" st_id="90" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="623" st_id="91" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:8  %v545 = sitofp i32 %v543 to float

]]></Node>
<StgValue><ssdm name="v545"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="624" st_id="92" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v546 = fmul float %v545, %v544

]]></Node>
<StgValue><ssdm name="v546"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="625" st_id="93" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v546 = fmul float %v545, %v544

]]></Node>
<StgValue><ssdm name="v546"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="626" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln892_1 = zext i10 %j43_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln892_1"/></StgValue>
</operation>

<operation id="627" st_id="94" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v546 = fmul float %v545, %v544

]]></Node>
<StgValue><ssdm name="v546"/></StgValue>
</operation>

<operation id="628" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %max_W3_addr_3 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln892_1

]]></Node>
<StgValue><ssdm name="max_W3_addr_3"/></StgValue>
</operation>

<operation id="629" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:11  %v547 = load float* %max_W3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v547"/></StgValue>
</operation>

<operation id="630" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %v477_addr = getelementptr [768 x float]* %v477, i64 0, i64 %zext_ln892_1

]]></Node>
<StgValue><ssdm name="v477_addr"/></StgValue>
</operation>

<operation id="631" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
:15  %v550 = load float* %v477_addr, align 4

]]></Node>
<StgValue><ssdm name="v550"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="632" st_id="95" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v546 = fmul float %v545, %v544

]]></Node>
<StgValue><ssdm name="v546"/></StgValue>
</operation>

<operation id="633" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:11  %v547 = load float* %max_W3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v547"/></StgValue>
</operation>

<operation id="634" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
:15  %v550 = load float* %v477_addr, align 4

]]></Node>
<StgValue><ssdm name="v550"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="635" st_id="96" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v548 = fmul float %v546, %v547

]]></Node>
<StgValue><ssdm name="v548"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="636" st_id="97" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v548 = fmul float %v546, %v547

]]></Node>
<StgValue><ssdm name="v548"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="637" st_id="98" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v548 = fmul float %v546, %v547

]]></Node>
<StgValue><ssdm name="v548"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="638" st_id="99" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v548 = fmul float %v546, %v547

]]></Node>
<StgValue><ssdm name="v548"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="639" st_id="100" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="640" st_id="101" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="641" st_id="102" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="642" st_id="103" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="643" st_id="104" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="644" st_id="105" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="645" st_id="106" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="646" st_id="107" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="647" st_id="108" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="648" st_id="109" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="649" st_id="110" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="650" st_id="111" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="651" st_id="112" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="652" st_id="113" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="653" st_id="114" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="654" st_id="115" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v549 = fdiv float %v548, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v549"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="655" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v551 = fadd float %v549, %v550

]]></Node>
<StgValue><ssdm name="v551"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="656" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v551 = fadd float %v549, %v550

]]></Node>
<StgValue><ssdm name="v551"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="657" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v551 = fadd float %v549, %v550

]]></Node>
<StgValue><ssdm name="v551"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="658" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v551 = fadd float %v549, %v550

]]></Node>
<StgValue><ssdm name="v551"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="659" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v551 = fadd float %v549, %v550

]]></Node>
<StgValue><ssdm name="v551"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="660" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str95) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln891"/></StgValue>
</operation>

<operation id="661" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v478_addr = getelementptr [9216 x float]* %v478, i64 0, i64 %sext_ln901

]]></Node>
<StgValue><ssdm name="v478_addr"/></StgValue>
</operation>

<operation id="662" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:17  store float %v551, float* %v478_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln901"/></StgValue>
</operation>

<operation id="663" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %24

]]></Node>
<StgValue><ssdm name="br_ln891"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
