// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="infer_infer,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.036000,HLS_SYN_LAT=37098703,HLS_SYN_TPT=none,HLS_SYN_MEM=458,HLS_SYN_DSP=0,HLS_SYN_FF=6549,HLS_SYN_LUT=11381,HLS_VERSION=2020_2}" *)

module infer (
        ap_clk,
        ap_rst_n,
        infer_input_V_TDATA,
        infer_input_V_TVALID,
        infer_input_V_TREADY,
        infer_output_V_TDATA,
        infer_output_V_TVALID,
        infer_output_V_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 129'd1;
parameter    ap_ST_fsm_pp0_stage0 = 129'd2;
parameter    ap_ST_fsm_state8 = 129'd4;
parameter    ap_ST_fsm_pp1_stage0 = 129'd8;
parameter    ap_ST_fsm_state22 = 129'd16;
parameter    ap_ST_fsm_state23 = 129'd32;
parameter    ap_ST_fsm_state24 = 129'd64;
parameter    ap_ST_fsm_state25 = 129'd128;
parameter    ap_ST_fsm_state26 = 129'd256;
parameter    ap_ST_fsm_state27 = 129'd512;
parameter    ap_ST_fsm_state28 = 129'd1024;
parameter    ap_ST_fsm_state29 = 129'd2048;
parameter    ap_ST_fsm_state30 = 129'd4096;
parameter    ap_ST_fsm_state31 = 129'd8192;
parameter    ap_ST_fsm_state32 = 129'd16384;
parameter    ap_ST_fsm_state33 = 129'd32768;
parameter    ap_ST_fsm_state34 = 129'd65536;
parameter    ap_ST_fsm_state35 = 129'd131072;
parameter    ap_ST_fsm_state36 = 129'd262144;
parameter    ap_ST_fsm_state37 = 129'd524288;
parameter    ap_ST_fsm_state38 = 129'd1048576;
parameter    ap_ST_fsm_state39 = 129'd2097152;
parameter    ap_ST_fsm_state40 = 129'd4194304;
parameter    ap_ST_fsm_state41 = 129'd8388608;
parameter    ap_ST_fsm_state42 = 129'd16777216;
parameter    ap_ST_fsm_state43 = 129'd33554432;
parameter    ap_ST_fsm_state44 = 129'd67108864;
parameter    ap_ST_fsm_state45 = 129'd134217728;
parameter    ap_ST_fsm_state46 = 129'd268435456;
parameter    ap_ST_fsm_state47 = 129'd536870912;
parameter    ap_ST_fsm_state48 = 129'd1073741824;
parameter    ap_ST_fsm_state49 = 129'd2147483648;
parameter    ap_ST_fsm_state50 = 129'd4294967296;
parameter    ap_ST_fsm_state51 = 129'd8589934592;
parameter    ap_ST_fsm_state52 = 129'd17179869184;
parameter    ap_ST_fsm_state53 = 129'd34359738368;
parameter    ap_ST_fsm_state54 = 129'd68719476736;
parameter    ap_ST_fsm_state55 = 129'd137438953472;
parameter    ap_ST_fsm_state56 = 129'd274877906944;
parameter    ap_ST_fsm_state57 = 129'd549755813888;
parameter    ap_ST_fsm_state58 = 129'd1099511627776;
parameter    ap_ST_fsm_state59 = 129'd2199023255552;
parameter    ap_ST_fsm_pp12_stage0 = 129'd4398046511104;
parameter    ap_ST_fsm_pp12_stage1 = 129'd8796093022208;
parameter    ap_ST_fsm_pp12_stage2 = 129'd17592186044416;
parameter    ap_ST_fsm_pp12_stage3 = 129'd35184372088832;
parameter    ap_ST_fsm_pp12_stage4 = 129'd70368744177664;
parameter    ap_ST_fsm_pp12_stage5 = 129'd140737488355328;
parameter    ap_ST_fsm_pp12_stage6 = 129'd281474976710656;
parameter    ap_ST_fsm_pp12_stage7 = 129'd562949953421312;
parameter    ap_ST_fsm_pp12_stage8 = 129'd1125899906842624;
parameter    ap_ST_fsm_pp12_stage9 = 129'd2251799813685248;
parameter    ap_ST_fsm_pp12_stage10 = 129'd4503599627370496;
parameter    ap_ST_fsm_pp12_stage11 = 129'd9007199254740992;
parameter    ap_ST_fsm_pp12_stage12 = 129'd18014398509481984;
parameter    ap_ST_fsm_pp12_stage13 = 129'd36028797018963968;
parameter    ap_ST_fsm_pp12_stage14 = 129'd72057594037927936;
parameter    ap_ST_fsm_pp12_stage15 = 129'd144115188075855872;
parameter    ap_ST_fsm_pp12_stage16 = 129'd288230376151711744;
parameter    ap_ST_fsm_pp12_stage17 = 129'd576460752303423488;
parameter    ap_ST_fsm_pp12_stage18 = 129'd1152921504606846976;
parameter    ap_ST_fsm_pp12_stage19 = 129'd2305843009213693952;
parameter    ap_ST_fsm_pp12_stage20 = 129'd4611686018427387904;
parameter    ap_ST_fsm_pp12_stage21 = 129'd9223372036854775808;
parameter    ap_ST_fsm_pp12_stage22 = 129'd18446744073709551616;
parameter    ap_ST_fsm_pp12_stage23 = 129'd36893488147419103232;
parameter    ap_ST_fsm_pp12_stage24 = 129'd73786976294838206464;
parameter    ap_ST_fsm_pp12_stage25 = 129'd147573952589676412928;
parameter    ap_ST_fsm_pp12_stage26 = 129'd295147905179352825856;
parameter    ap_ST_fsm_pp12_stage27 = 129'd590295810358705651712;
parameter    ap_ST_fsm_pp12_stage28 = 129'd1180591620717411303424;
parameter    ap_ST_fsm_pp12_stage29 = 129'd2361183241434822606848;
parameter    ap_ST_fsm_pp12_stage30 = 129'd4722366482869645213696;
parameter    ap_ST_fsm_pp12_stage31 = 129'd9444732965739290427392;
parameter    ap_ST_fsm_pp12_stage32 = 129'd18889465931478580854784;
parameter    ap_ST_fsm_pp12_stage33 = 129'd37778931862957161709568;
parameter    ap_ST_fsm_pp12_stage34 = 129'd75557863725914323419136;
parameter    ap_ST_fsm_pp12_stage35 = 129'd151115727451828646838272;
parameter    ap_ST_fsm_pp12_stage36 = 129'd302231454903657293676544;
parameter    ap_ST_fsm_pp12_stage37 = 129'd604462909807314587353088;
parameter    ap_ST_fsm_pp12_stage38 = 129'd1208925819614629174706176;
parameter    ap_ST_fsm_pp12_stage39 = 129'd2417851639229258349412352;
parameter    ap_ST_fsm_pp12_stage40 = 129'd4835703278458516698824704;
parameter    ap_ST_fsm_pp12_stage41 = 129'd9671406556917033397649408;
parameter    ap_ST_fsm_pp12_stage42 = 129'd19342813113834066795298816;
parameter    ap_ST_fsm_pp12_stage43 = 129'd38685626227668133590597632;
parameter    ap_ST_fsm_pp12_stage44 = 129'd77371252455336267181195264;
parameter    ap_ST_fsm_pp12_stage45 = 129'd154742504910672534362390528;
parameter    ap_ST_fsm_pp12_stage46 = 129'd309485009821345068724781056;
parameter    ap_ST_fsm_pp12_stage47 = 129'd618970019642690137449562112;
parameter    ap_ST_fsm_pp12_stage48 = 129'd1237940039285380274899124224;
parameter    ap_ST_fsm_pp12_stage49 = 129'd2475880078570760549798248448;
parameter    ap_ST_fsm_pp12_stage50 = 129'd4951760157141521099596496896;
parameter    ap_ST_fsm_pp12_stage51 = 129'd9903520314283042199192993792;
parameter    ap_ST_fsm_pp12_stage52 = 129'd19807040628566084398385987584;
parameter    ap_ST_fsm_pp12_stage53 = 129'd39614081257132168796771975168;
parameter    ap_ST_fsm_pp12_stage54 = 129'd79228162514264337593543950336;
parameter    ap_ST_fsm_pp12_stage55 = 129'd158456325028528675187087900672;
parameter    ap_ST_fsm_pp12_stage56 = 129'd316912650057057350374175801344;
parameter    ap_ST_fsm_pp12_stage57 = 129'd633825300114114700748351602688;
parameter    ap_ST_fsm_pp12_stage58 = 129'd1267650600228229401496703205376;
parameter    ap_ST_fsm_pp12_stage59 = 129'd2535301200456458802993406410752;
parameter    ap_ST_fsm_pp12_stage60 = 129'd5070602400912917605986812821504;
parameter    ap_ST_fsm_pp12_stage61 = 129'd10141204801825835211973625643008;
parameter    ap_ST_fsm_pp12_stage62 = 129'd20282409603651670423947251286016;
parameter    ap_ST_fsm_pp12_stage63 = 129'd40564819207303340847894502572032;
parameter    ap_ST_fsm_pp12_stage64 = 129'd81129638414606681695789005144064;
parameter    ap_ST_fsm_pp12_stage65 = 129'd162259276829213363391578010288128;
parameter    ap_ST_fsm_pp12_stage66 = 129'd324518553658426726783156020576256;
parameter    ap_ST_fsm_pp12_stage67 = 129'd649037107316853453566312041152512;
parameter    ap_ST_fsm_pp12_stage68 = 129'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_pp12_stage69 = 129'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_pp12_stage70 = 129'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_pp12_stage71 = 129'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_pp12_stage72 = 129'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_pp12_stage73 = 129'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_pp12_stage74 = 129'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_pp12_stage75 = 129'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_pp12_stage76 = 129'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_pp12_stage77 = 129'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_pp12_stage78 = 129'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_pp12_stage79 = 129'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_pp12_stage80 = 129'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_pp12_stage81 = 129'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_pp12_stage82 = 129'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_pp12_stage83 = 129'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state150 = 129'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_pp13_stage0 = 129'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state154 = 129'd340282366920938463463374607431768211456;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] infer_input_V_TDATA;
input   infer_input_V_TVALID;
output   infer_input_V_TREADY;
output  [31:0] infer_output_V_TDATA;
output   infer_output_V_TVALID;
input   infer_output_V_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [128:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [5:0] layer_12_weights_address0;
reg    layer_12_weights_ce0;
wire   [31:0] layer_12_weights_q0;
reg    infer_input_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln200_fu_1062_p2;
reg    infer_output_V_TDATA_blk_n;
wire    ap_CS_fsm_pp13_stage0;
reg    ap_enable_reg_pp13_iter1;
wire    ap_block_pp13_stage0;
reg   [0:0] icmp_ln299_reg_2230;
reg    ap_enable_reg_pp13_iter2;
reg   [0:0] icmp_ln299_reg_2230_pp13_iter1_reg;
reg   [11:0] i_reg_736;
reg   [11:0] i_reg_736_pp0_iter1_reg;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [11:0] i_reg_736_pp0_iter2_reg;
reg   [11:0] i_reg_736_pp0_iter3_reg;
reg   [11:0] i_reg_736_pp0_iter4_reg;
reg   [11:0] indvar_flatten_reg_748;
reg   [5:0] i_1_reg_759;
reg   [5:0] ii_reg_770;
reg   [2:0] i_2_reg_891;
reg   [2:0] i_3_reg_903;
wire    ap_CS_fsm_pp12_stage1;
reg    ap_enable_reg_pp12_iter0;
wire    ap_block_state61_pp12_stage1_iter0;
wire    ap_block_state145_pp12_stage1_iter1;
wire    ap_block_pp12_stage1_11001;
reg   [0:0] icmp_ln176_reg_2043;
wire    ap_CS_fsm_pp12_stage4;
wire    ap_block_state64_pp12_stage4_iter0;
wire    ap_block_state148_pp12_stage4_iter1;
wire    ap_block_pp12_stage4_11001;
wire    ap_CS_fsm_pp12_stage7;
wire    ap_block_state67_pp12_stage7_iter0;
wire    ap_block_pp12_stage7_11001;
wire    ap_CS_fsm_pp12_stage10;
wire    ap_block_state70_pp12_stage10_iter0;
wire    ap_block_pp12_stage10_11001;
wire    ap_CS_fsm_pp12_stage13;
wire    ap_block_state73_pp12_stage13_iter0;
wire    ap_block_pp12_stage13_11001;
wire    ap_CS_fsm_pp12_stage16;
wire    ap_block_state76_pp12_stage16_iter0;
wire    ap_block_pp12_stage16_11001;
wire    ap_CS_fsm_pp12_stage2;
wire    ap_block_state62_pp12_stage2_iter0;
wire    ap_block_state146_pp12_stage2_iter1;
wire    ap_block_pp12_stage2_11001;
wire    ap_CS_fsm_pp12_stage5;
wire    ap_block_state65_pp12_stage5_iter0;
wire    ap_block_state149_pp12_stage5_iter1;
wire    ap_block_pp12_stage5_11001;
wire    ap_CS_fsm_pp12_stage8;
wire    ap_block_state68_pp12_stage8_iter0;
wire    ap_block_pp12_stage8_11001;
wire    ap_CS_fsm_pp12_stage11;
wire    ap_block_state71_pp12_stage11_iter0;
wire    ap_block_pp12_stage11_11001;
wire    ap_CS_fsm_pp12_stage14;
wire    ap_block_state74_pp12_stage14_iter0;
wire    ap_block_pp12_stage14_11001;
wire    ap_CS_fsm_pp12_stage3;
wire    ap_block_state63_pp12_stage3_iter0;
wire    ap_block_state147_pp12_stage3_iter1;
wire    ap_block_pp12_stage3_11001;
wire    ap_CS_fsm_pp12_stage6;
wire    ap_block_state66_pp12_stage6_iter0;
wire    ap_block_pp12_stage6_11001;
wire    ap_CS_fsm_pp12_stage9;
wire    ap_block_state69_pp12_stage9_iter0;
wire    ap_block_pp12_stage9_11001;
wire    ap_CS_fsm_pp12_stage12;
wire    ap_block_state72_pp12_stage12_iter0;
wire    ap_block_pp12_stage12_11001;
wire    ap_CS_fsm_pp12_stage15;
wire    ap_block_state75_pp12_stage15_iter0;
wire    ap_block_pp12_stage15_11001;
wire   [31:0] grp_fu_996_p2;
reg   [31:0] reg_1036;
reg   [31:0] reg_1041;
reg   [31:0] reg_1046;
wire    ap_CS_fsm_pp12_stage19;
wire    ap_block_state79_pp12_stage19_iter0;
wire    ap_block_pp12_stage19_11001;
wire   [31:0] grp_fu_992_p2;
reg   [31:0] reg_1051;
wire    ap_CS_fsm_pp12_stage24;
wire    ap_block_state84_pp12_stage24_iter0;
wire    ap_block_pp12_stage24_11001;
wire    ap_CS_fsm_pp12_stage29;
wire    ap_block_state89_pp12_stage29_iter0;
wire    ap_block_pp12_stage29_11001;
wire    ap_CS_fsm_pp12_stage34;
wire    ap_block_state94_pp12_stage34_iter0;
wire    ap_block_pp12_stage34_11001;
wire    ap_CS_fsm_pp12_stage39;
wire    ap_block_state99_pp12_stage39_iter0;
wire    ap_block_pp12_stage39_11001;
wire    ap_CS_fsm_pp12_stage44;
wire    ap_block_state104_pp12_stage44_iter0;
wire    ap_block_pp12_stage44_11001;
wire    ap_CS_fsm_pp12_stage49;
wire    ap_block_state109_pp12_stage49_iter0;
wire    ap_block_pp12_stage49_11001;
wire    ap_CS_fsm_pp12_stage54;
wire    ap_block_state114_pp12_stage54_iter0;
wire    ap_block_pp12_stage54_11001;
wire    ap_CS_fsm_pp12_stage59;
wire    ap_block_state119_pp12_stage59_iter0;
wire    ap_block_pp12_stage59_11001;
wire    ap_CS_fsm_pp12_stage64;
wire    ap_block_state124_pp12_stage64_iter0;
wire    ap_block_pp12_stage64_11001;
wire    ap_CS_fsm_pp12_stage69;
wire    ap_block_state129_pp12_stage69_iter0;
wire    ap_block_pp12_stage69_11001;
wire    ap_CS_fsm_pp12_stage74;
wire    ap_block_state134_pp12_stage74_iter0;
wire    ap_block_pp12_stage74_11001;
wire    ap_CS_fsm_pp12_stage79;
wire    ap_block_state139_pp12_stage79_iter0;
wire    ap_block_pp12_stage79_11001;
wire    ap_CS_fsm_pp12_stage0;
reg    ap_enable_reg_pp12_iter1;
wire    ap_block_state60_pp12_stage0_iter0;
wire    ap_block_state144_pp12_stage0_iter1;
wire    ap_block_pp12_stage0_11001;
wire   [11:0] add_ln200_fu_1056_p2;
reg   [11:0] add_ln200_reg_1674;
reg   [0:0] icmp_ln200_reg_1679;
reg   [0:0] icmp_ln200_reg_1679_pp0_iter1_reg;
reg   [0:0] icmp_ln200_reg_1679_pp0_iter2_reg;
reg   [0:0] icmp_ln200_reg_1679_pp0_iter3_reg;
reg   [0:0] icmp_ln200_reg_1679_pp0_iter4_reg;
reg   [31:0] single_pixel_reg_1683;
wire   [31:0] grp_fu_1006_p1;
reg   [31:0] conv_reg_1688;
wire   [11:0] add_ln31_fu_1073_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_state11_pp1_stage0_iter2;
wire    ap_block_state12_pp1_stage0_iter3;
wire    ap_block_state13_pp1_stage0_iter4;
wire    ap_block_state14_pp1_stage0_iter5;
wire    ap_block_state15_pp1_stage0_iter6;
wire    ap_block_state16_pp1_stage0_iter7;
wire    ap_block_state17_pp1_stage0_iter8;
wire    ap_block_state18_pp1_stage0_iter9;
wire    ap_block_state19_pp1_stage0_iter10;
wire    ap_block_state20_pp1_stage0_iter11;
wire    ap_block_state21_pp1_stage0_iter12;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln31_fu_1105_p2;
reg   [0:0] icmp_ln31_reg_1698;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter1_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter2_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter3_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter4_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter5_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter6_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter7_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter8_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter9_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter10_reg;
reg   [0:0] icmp_ln31_reg_1698_pp1_iter11_reg;
wire   [5:0] select_ln31_2_fu_1165_p3;
reg   [11:0] image_input_addr_1_reg_1707;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter1_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter2_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter3_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter4_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter5_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter6_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter7_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter8_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter9_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter10_reg;
reg   [11:0] image_input_addr_1_reg_1707_pp1_iter11_reg;
wire   [5:0] add_ln33_fu_1188_p2;
wire   [31:0] image_input_q1;
reg   [31:0] image_input_load_reg_1718;
reg    ap_enable_reg_pp1_iter1;
wire   [31:0] grp_fu_1001_p2;
reg   [31:0] conv12_i_reg_1723;
wire   [16:0] empty_44_fu_1194_p2;
wire    ap_CS_fsm_state23;
wire   [14:0] empty_47_fu_1211_p2;
wire    ap_CS_fsm_state26;
wire   [14:0] empty_50_fu_1228_p2;
wire    ap_CS_fsm_state29;
wire   [12:0] empty_53_fu_1245_p2;
wire    ap_CS_fsm_state32;
wire   [11:0] empty_56_fu_1262_p2;
wire    ap_CS_fsm_state35;
wire   [9:0] empty_59_fu_1279_p2;
wire    ap_CS_fsm_state38;
wire   [6:0] empty_62_fu_1296_p2;
wire    ap_CS_fsm_state41;
wire   [5:0] empty_65_fu_1313_p2;
wire    ap_CS_fsm_state44;
wire   [4:0] empty_68_fu_1330_p2;
wire    ap_CS_fsm_state47;
wire   [2:0] empty_71_fu_1347_p2;
wire    ap_CS_fsm_state50;
wire   [31:0] layer_12_output_0_0_load_reg_1829;
wire   [31:0] layer_12_output_1_0_load_reg_1834;
wire   [31:0] layer_12_output_2_0_load_reg_1839;
wire   [31:0] layer_12_output_3_0_load_reg_1844;
wire    ap_CS_fsm_state51;
wire   [31:0] layer_11_output_q1;
reg   [31:0] layer_11_output_load_reg_1893;
wire    ap_CS_fsm_state52;
wire   [31:0] layer_11_output_q0;
reg   [31:0] layer_11_output_load_1_reg_1898;
reg   [31:0] layer_11_output_load_2_reg_1913;
wire    ap_CS_fsm_state53;
reg   [31:0] layer_11_output_load_3_reg_1918;
reg   [31:0] layer_11_output_load_4_reg_1933;
wire    ap_CS_fsm_state54;
reg   [31:0] layer_11_output_load_5_reg_1938;
reg   [31:0] layer_11_output_load_6_reg_1953;
wire    ap_CS_fsm_state55;
reg   [31:0] layer_11_output_load_7_reg_1958;
reg   [31:0] layer_11_output_load_8_reg_1973;
wire    ap_CS_fsm_state56;
reg   [31:0] layer_11_output_load_9_reg_1978;
reg   [31:0] layer_11_output_load_10_reg_1993;
wire    ap_CS_fsm_state57;
reg   [31:0] layer_11_output_load_11_reg_1998;
reg   [31:0] layer_11_output_load_12_reg_2013;
wire    ap_CS_fsm_state58;
reg   [31:0] layer_11_output_load_13_reg_2018;
reg   [31:0] layer_11_output_load_14_reg_2033;
wire    ap_CS_fsm_state59;
reg   [31:0] layer_11_output_load_15_reg_2038;
wire   [0:0] icmp_ln176_fu_1411_p2;
wire  signed [2:0] xor_ln180_fu_1422_p2;
reg  signed [2:0] xor_ln180_reg_2052;
wire  signed [3:0] or_ln_fu_1433_p3;
reg  signed [3:0] or_ln_reg_2064;
wire  signed [4:0] or_ln180_1_fu_1454_p3;
reg  signed [4:0] or_ln180_1_reg_2080;
wire   [1:0] empty_75_fu_1471_p1;
reg   [1:0] empty_75_reg_2090;
wire   [31:0] tmp_fu_1475_p6;
wire  signed [4:0] add_ln180_fu_1490_p2;
reg  signed [4:0] add_ln180_reg_2100;
reg   [31:0] mul7_i_3_reg_2115;
reg   [31:0] mul7_i_4_reg_2125;
wire   [5:0] i_2_cast4_fu_1530_p1;
reg   [5:0] i_2_cast4_reg_2135;
wire   [2:0] add_ln176_fu_1545_p2;
reg   [2:0] add_ln176_reg_2145;
reg   [31:0] mul7_i_6_reg_2150;
reg   [31:0] mul7_i_7_reg_2160;
reg   [31:0] mul7_i_8_reg_2170;
reg   [31:0] mul7_i_9_reg_2180;
reg   [31:0] mul7_i_10_reg_2195;
reg   [31:0] mul7_i_11_reg_2205;
reg   [31:0] mul7_i_12_reg_2210;
wire    ap_CS_fsm_pp12_stage17;
wire    ap_block_state77_pp12_stage17_iter0;
wire    ap_block_pp12_stage17_11001;
reg   [31:0] mul7_i_13_reg_2215;
wire    ap_CS_fsm_pp12_stage18;
wire    ap_block_state78_pp12_stage18_iter0;
wire    ap_block_pp12_stage18_11001;
wire   [31:0] tmp_s_fu_1606_p6;
wire   [2:0] add_ln299_fu_1640_p2;
reg    ap_enable_reg_pp13_iter0;
wire    ap_block_state151_pp13_stage0_iter0;
reg    ap_block_state152_pp13_stage0_iter1;
reg    ap_block_state152_io;
reg    ap_block_state153_pp13_stage0_iter2;
reg    ap_block_state153_io;
reg    ap_block_pp13_stage0_11001;
wire   [0:0] icmp_ln299_fu_1646_p2;
wire   [1:0] trunc_ln301_fu_1652_p1;
reg   [1:0] trunc_ln301_reg_2234;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire    ap_CS_fsm_state8;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
wire    ap_block_pp12_stage10_subdone;
reg    ap_condition_pp12_exit_iter0_state70;
wire    ap_block_state143_pp12_stage83_iter0;
wire    ap_block_pp12_stage83_subdone;
wire    ap_CS_fsm_pp12_stage83;
wire    ap_CS_fsm_state150;
reg    ap_block_pp13_stage0_subdone;
reg    ap_condition_pp13_exit_iter0_state151;
reg   [11:0] image_input_address0;
reg    image_input_ce0;
reg    image_input_we0;
reg   [31:0] image_input_d0;
wire   [31:0] image_input_q0;
wire   [11:0] image_input_address1;
reg    image_input_ce1;
reg   [16:0] layer_2_output_address0;
reg    layer_2_output_ce0;
reg    layer_2_output_we0;
reg   [31:0] layer_2_output_d0;
wire   [31:0] layer_2_output_q0;
reg    layer_2_output_ce1;
wire   [31:0] layer_2_output_q1;
reg   [14:0] layer_3_output_address0;
reg    layer_3_output_ce0;
reg    layer_3_output_we0;
reg   [31:0] layer_3_output_d0;
wire   [31:0] layer_3_output_q0;
reg   [14:0] layer_4_output_address0;
reg    layer_4_output_ce0;
reg    layer_4_output_we0;
reg   [31:0] layer_4_output_d0;
wire   [31:0] layer_4_output_q0;
reg    layer_4_output_ce1;
wire   [31:0] layer_4_output_q1;
reg   [12:0] layer_5_output_address0;
reg    layer_5_output_ce0;
reg    layer_5_output_we0;
reg   [31:0] layer_5_output_d0;
wire   [31:0] layer_5_output_q0;
reg   [11:0] layer_6_output_address0;
reg    layer_6_output_ce0;
reg    layer_6_output_we0;
reg   [31:0] layer_6_output_d0;
wire   [31:0] layer_6_output_q0;
reg    layer_6_output_ce1;
wire   [31:0] layer_6_output_q1;
reg   [9:0] layer_7_output_address0;
reg    layer_7_output_ce0;
reg    layer_7_output_we0;
reg   [31:0] layer_7_output_d0;
wire   [31:0] layer_7_output_q0;
reg   [5:0] layer_9_output_address0;
reg    layer_9_output_ce0;
reg    layer_9_output_we0;
reg   [31:0] layer_9_output_d0;
wire   [31:0] layer_9_output_q0;
reg   [4:0] layer_10_output_address0;
reg    layer_10_output_ce0;
reg    layer_10_output_we0;
reg   [31:0] layer_10_output_d0;
wire   [31:0] layer_10_output_q0;
reg   [3:0] layer_11_output_address0;
reg    layer_11_output_ce0;
reg    layer_11_output_we0;
reg   [31:0] layer_11_output_d0;
reg   [3:0] layer_11_output_address1;
reg    layer_11_output_ce1;
wire    grp_conv2d_2_fu_914_ap_start;
wire    grp_conv2d_2_fu_914_ap_done;
wire    grp_conv2d_2_fu_914_ap_idle;
wire    grp_conv2d_2_fu_914_ap_ready;
wire   [11:0] grp_conv2d_2_fu_914_input_r_address0;
wire    grp_conv2d_2_fu_914_input_r_ce0;
wire   [16:0] grp_conv2d_2_fu_914_output_r_address0;
wire    grp_conv2d_2_fu_914_output_r_ce0;
wire    grp_conv2d_2_fu_914_output_r_we0;
wire   [31:0] grp_conv2d_2_fu_914_output_r_d0;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_992_p_din0;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_992_p_din1;
wire   [1:0] grp_conv2d_2_fu_914_grp_fu_992_p_opcode;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_992_p_dout0;
wire    grp_conv2d_2_fu_914_grp_fu_992_p_ce;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_996_p_din0;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_996_p_din1;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_996_p_dout0;
wire    grp_conv2d_2_fu_914_grp_fu_996_p_ce;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_2244_p_din0;
wire   [31:0] grp_conv2d_2_fu_914_grp_fu_2244_p_din1;
wire   [4:0] grp_conv2d_2_fu_914_grp_fu_2244_p_opcode;
wire   [0:0] grp_conv2d_2_fu_914_grp_fu_2244_p_dout0;
wire    grp_conv2d_2_fu_914_grp_fu_2244_p_ce;
wire    grp_conv2d_1_fu_924_ap_start;
wire    grp_conv2d_1_fu_924_ap_done;
wire    grp_conv2d_1_fu_924_ap_idle;
wire    grp_conv2d_1_fu_924_ap_ready;
wire   [14:0] grp_conv2d_1_fu_924_input_r_address0;
wire    grp_conv2d_1_fu_924_input_r_ce0;
wire   [14:0] grp_conv2d_1_fu_924_output_r_address0;
wire    grp_conv2d_1_fu_924_output_r_ce0;
wire    grp_conv2d_1_fu_924_output_r_we0;
wire   [31:0] grp_conv2d_1_fu_924_output_r_d0;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_992_p_din0;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_992_p_din1;
wire   [1:0] grp_conv2d_1_fu_924_grp_fu_992_p_opcode;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_992_p_dout0;
wire    grp_conv2d_1_fu_924_grp_fu_992_p_ce;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_996_p_din0;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_996_p_din1;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_996_p_dout0;
wire    grp_conv2d_1_fu_924_grp_fu_996_p_ce;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_2244_p_din0;
wire   [31:0] grp_conv2d_1_fu_924_grp_fu_2244_p_din1;
wire   [4:0] grp_conv2d_1_fu_924_grp_fu_2244_p_opcode;
wire   [0:0] grp_conv2d_1_fu_924_grp_fu_2244_p_dout0;
wire    grp_conv2d_1_fu_924_grp_fu_2244_p_ce;
wire    grp_conv2d_fu_934_ap_start;
wire    grp_conv2d_fu_934_ap_done;
wire    grp_conv2d_fu_934_ap_idle;
wire    grp_conv2d_fu_934_ap_ready;
wire   [12:0] grp_conv2d_fu_934_input_r_address0;
wire    grp_conv2d_fu_934_input_r_ce0;
wire   [11:0] grp_conv2d_fu_934_output_r_address0;
wire    grp_conv2d_fu_934_output_r_ce0;
wire    grp_conv2d_fu_934_output_r_we0;
wire   [31:0] grp_conv2d_fu_934_output_r_d0;
wire   [31:0] grp_conv2d_fu_934_grp_fu_992_p_din0;
wire   [31:0] grp_conv2d_fu_934_grp_fu_992_p_din1;
wire   [1:0] grp_conv2d_fu_934_grp_fu_992_p_opcode;
wire   [31:0] grp_conv2d_fu_934_grp_fu_992_p_dout0;
wire    grp_conv2d_fu_934_grp_fu_992_p_ce;
wire   [31:0] grp_conv2d_fu_934_grp_fu_996_p_din0;
wire   [31:0] grp_conv2d_fu_934_grp_fu_996_p_din1;
wire   [31:0] grp_conv2d_fu_934_grp_fu_996_p_dout0;
wire    grp_conv2d_fu_934_grp_fu_996_p_ce;
wire   [31:0] grp_conv2d_fu_934_grp_fu_2244_p_din0;
wire   [31:0] grp_conv2d_fu_934_grp_fu_2244_p_din1;
wire   [4:0] grp_conv2d_fu_934_grp_fu_2244_p_opcode;
wire   [0:0] grp_conv2d_fu_934_grp_fu_2244_p_dout0;
wire    grp_conv2d_fu_934_grp_fu_2244_p_ce;
wire    grp_max_pooling2d_2_fu_944_ap_start;
wire    grp_max_pooling2d_2_fu_944_ap_done;
wire    grp_max_pooling2d_2_fu_944_ap_idle;
wire    grp_max_pooling2d_2_fu_944_ap_ready;
wire   [16:0] grp_max_pooling2d_2_fu_944_input_r_address0;
wire    grp_max_pooling2d_2_fu_944_input_r_ce0;
wire   [16:0] grp_max_pooling2d_2_fu_944_input_r_address1;
wire    grp_max_pooling2d_2_fu_944_input_r_ce1;
wire   [14:0] grp_max_pooling2d_2_fu_944_output_r_address0;
wire    grp_max_pooling2d_2_fu_944_output_r_ce0;
wire    grp_max_pooling2d_2_fu_944_output_r_we0;
wire   [31:0] grp_max_pooling2d_2_fu_944_output_r_d0;
wire   [31:0] grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din0;
wire   [31:0] grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din1;
wire   [4:0] grp_max_pooling2d_2_fu_944_grp_fu_2244_p_opcode;
wire   [0:0] grp_max_pooling2d_2_fu_944_grp_fu_2244_p_dout0;
wire    grp_max_pooling2d_2_fu_944_grp_fu_2244_p_ce;
wire   [31:0] grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din0;
wire   [31:0] grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din1;
wire   [4:0] grp_max_pooling2d_2_fu_944_grp_fu_2248_p_opcode;
wire   [0:0] grp_max_pooling2d_2_fu_944_grp_fu_2248_p_dout0;
wire    grp_max_pooling2d_2_fu_944_grp_fu_2248_p_ce;
wire    grp_max_pooling2d_1_fu_950_ap_start;
wire    grp_max_pooling2d_1_fu_950_ap_done;
wire    grp_max_pooling2d_1_fu_950_ap_idle;
wire    grp_max_pooling2d_1_fu_950_ap_ready;
wire   [14:0] grp_max_pooling2d_1_fu_950_input_r_address0;
wire    grp_max_pooling2d_1_fu_950_input_r_ce0;
wire   [14:0] grp_max_pooling2d_1_fu_950_input_r_address1;
wire    grp_max_pooling2d_1_fu_950_input_r_ce1;
wire   [12:0] grp_max_pooling2d_1_fu_950_output_r_address0;
wire    grp_max_pooling2d_1_fu_950_output_r_ce0;
wire    grp_max_pooling2d_1_fu_950_output_r_we0;
wire   [31:0] grp_max_pooling2d_1_fu_950_output_r_d0;
wire   [31:0] grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din0;
wire   [31:0] grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din1;
wire   [4:0] grp_max_pooling2d_1_fu_950_grp_fu_2244_p_opcode;
wire   [0:0] grp_max_pooling2d_1_fu_950_grp_fu_2244_p_dout0;
wire    grp_max_pooling2d_1_fu_950_grp_fu_2244_p_ce;
wire   [31:0] grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din0;
wire   [31:0] grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din1;
wire   [4:0] grp_max_pooling2d_1_fu_950_grp_fu_2248_p_opcode;
wire   [0:0] grp_max_pooling2d_1_fu_950_grp_fu_2248_p_dout0;
wire    grp_max_pooling2d_1_fu_950_grp_fu_2248_p_ce;
wire    grp_max_pooling2d_fu_956_ap_start;
wire    grp_max_pooling2d_fu_956_ap_done;
wire    grp_max_pooling2d_fu_956_ap_idle;
wire    grp_max_pooling2d_fu_956_ap_ready;
wire   [11:0] grp_max_pooling2d_fu_956_input_r_address0;
wire    grp_max_pooling2d_fu_956_input_r_ce0;
wire   [11:0] grp_max_pooling2d_fu_956_input_r_address1;
wire    grp_max_pooling2d_fu_956_input_r_ce1;
wire   [9:0] grp_max_pooling2d_fu_956_output_r_address0;
wire    grp_max_pooling2d_fu_956_output_r_ce0;
wire    grp_max_pooling2d_fu_956_output_r_we0;
wire   [31:0] grp_max_pooling2d_fu_956_output_r_d0;
wire   [31:0] grp_max_pooling2d_fu_956_grp_fu_2244_p_din0;
wire   [31:0] grp_max_pooling2d_fu_956_grp_fu_2244_p_din1;
wire   [4:0] grp_max_pooling2d_fu_956_grp_fu_2244_p_opcode;
wire   [0:0] grp_max_pooling2d_fu_956_grp_fu_2244_p_dout0;
wire    grp_max_pooling2d_fu_956_grp_fu_2244_p_ce;
wire   [31:0] grp_max_pooling2d_fu_956_grp_fu_2248_p_din0;
wire   [31:0] grp_max_pooling2d_fu_956_grp_fu_2248_p_din1;
wire   [4:0] grp_max_pooling2d_fu_956_grp_fu_2248_p_opcode;
wire   [0:0] grp_max_pooling2d_fu_956_grp_fu_2248_p_dout0;
wire    grp_max_pooling2d_fu_956_grp_fu_2248_p_ce;
wire    grp_dense_relu_2_fu_962_ap_start;
wire    grp_dense_relu_2_fu_962_ap_done;
wire    grp_dense_relu_2_fu_962_ap_idle;
wire    grp_dense_relu_2_fu_962_ap_ready;
wire   [9:0] grp_dense_relu_2_fu_962_input_r_address0;
wire    grp_dense_relu_2_fu_962_input_r_ce0;
wire   [5:0] grp_dense_relu_2_fu_962_output_r_address0;
wire    grp_dense_relu_2_fu_962_output_r_ce0;
wire    grp_dense_relu_2_fu_962_output_r_we0;
wire   [31:0] grp_dense_relu_2_fu_962_output_r_d0;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_992_p_din0;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_992_p_din1;
wire   [1:0] grp_dense_relu_2_fu_962_grp_fu_992_p_opcode;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_992_p_dout0;
wire    grp_dense_relu_2_fu_962_grp_fu_992_p_ce;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_996_p_din0;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_996_p_din1;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_996_p_dout0;
wire    grp_dense_relu_2_fu_962_grp_fu_996_p_ce;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_2244_p_din0;
wire   [31:0] grp_dense_relu_2_fu_962_grp_fu_2244_p_din1;
wire   [4:0] grp_dense_relu_2_fu_962_grp_fu_2244_p_opcode;
wire   [0:0] grp_dense_relu_2_fu_962_grp_fu_2244_p_dout0;
wire    grp_dense_relu_2_fu_962_grp_fu_2244_p_ce;
wire    grp_dense_relu_1_fu_972_ap_start;
wire    grp_dense_relu_1_fu_972_ap_done;
wire    grp_dense_relu_1_fu_972_ap_idle;
wire    grp_dense_relu_1_fu_972_ap_ready;
wire   [5:0] grp_dense_relu_1_fu_972_input_r_address0;
wire    grp_dense_relu_1_fu_972_input_r_ce0;
wire   [4:0] grp_dense_relu_1_fu_972_output_r_address0;
wire    grp_dense_relu_1_fu_972_output_r_ce0;
wire    grp_dense_relu_1_fu_972_output_r_we0;
wire   [31:0] grp_dense_relu_1_fu_972_output_r_d0;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_992_p_din0;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_992_p_din1;
wire   [1:0] grp_dense_relu_1_fu_972_grp_fu_992_p_opcode;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_992_p_dout0;
wire    grp_dense_relu_1_fu_972_grp_fu_992_p_ce;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_996_p_din0;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_996_p_din1;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_996_p_dout0;
wire    grp_dense_relu_1_fu_972_grp_fu_996_p_ce;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_2244_p_din0;
wire   [31:0] grp_dense_relu_1_fu_972_grp_fu_2244_p_din1;
wire   [4:0] grp_dense_relu_1_fu_972_grp_fu_2244_p_opcode;
wire   [0:0] grp_dense_relu_1_fu_972_grp_fu_2244_p_dout0;
wire    grp_dense_relu_1_fu_972_grp_fu_2244_p_ce;
wire    grp_dense_relu_fu_982_ap_start;
wire    grp_dense_relu_fu_982_ap_done;
wire    grp_dense_relu_fu_982_ap_idle;
wire    grp_dense_relu_fu_982_ap_ready;
wire   [4:0] grp_dense_relu_fu_982_input_r_address0;
wire    grp_dense_relu_fu_982_input_r_ce0;
wire   [3:0] grp_dense_relu_fu_982_output_r_address0;
wire    grp_dense_relu_fu_982_output_r_ce0;
wire    grp_dense_relu_fu_982_output_r_we0;
wire   [31:0] grp_dense_relu_fu_982_output_r_d0;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_992_p_din0;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_992_p_din1;
wire   [1:0] grp_dense_relu_fu_982_grp_fu_992_p_opcode;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_992_p_dout0;
wire    grp_dense_relu_fu_982_grp_fu_992_p_ce;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_996_p_din0;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_996_p_din1;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_996_p_dout0;
wire    grp_dense_relu_fu_982_grp_fu_996_p_ce;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_2244_p_din0;
wire   [31:0] grp_dense_relu_fu_982_grp_fu_2244_p_din1;
wire   [4:0] grp_dense_relu_fu_982_grp_fu_2244_p_opcode;
wire   [0:0] grp_dense_relu_fu_982_grp_fu_2244_p_dout0;
wire    grp_dense_relu_fu_982_grp_fu_2244_p_ce;
reg   [11:0] ap_phi_mux_i_phi_fu_740_p4;
reg   [16:0] empty_43_reg_781;
wire   [0:0] exitcond4715_fu_1200_p2;
wire    ap_CS_fsm_state22;
reg   [14:0] empty_46_reg_792;
wire    ap_CS_fsm_state25;
wire   [0:0] exitcond4614_fu_1217_p2;
reg   [14:0] empty_49_reg_803;
wire    ap_CS_fsm_state28;
wire   [0:0] exitcond4513_fu_1234_p2;
reg   [12:0] empty_52_reg_814;
wire    ap_CS_fsm_state31;
wire   [0:0] exitcond4412_fu_1251_p2;
reg   [11:0] empty_55_reg_825;
wire    ap_CS_fsm_state34;
wire   [0:0] exitcond4311_fu_1268_p2;
reg   [9:0] empty_58_reg_836;
wire    ap_CS_fsm_state37;
wire   [0:0] exitcond4210_fu_1285_p2;
reg   [6:0] empty_61_reg_847;
wire    ap_CS_fsm_state40;
wire   [0:0] exitcond419_fu_1302_p2;
reg   [5:0] empty_64_reg_858;
wire    ap_CS_fsm_state43;
wire   [0:0] exitcond408_fu_1319_p2;
reg   [4:0] empty_67_reg_869;
wire    ap_CS_fsm_state46;
wire   [0:0] exitcond397_fu_1336_p2;
reg   [2:0] empty_70_reg_880;
wire    ap_CS_fsm_state49;
wire   [0:0] exitcond386_fu_1365_p2;
reg   [2:0] ap_phi_mux_i_2_phi_fu_895_p4;
wire    ap_block_pp12_stage0;
reg    grp_conv2d_2_fu_914_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_conv2d_1_fu_924_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_conv2d_fu_934_ap_start_reg;
wire    ap_CS_fsm_state36;
reg    grp_max_pooling2d_2_fu_944_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_max_pooling2d_1_fu_950_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_max_pooling2d_fu_956_ap_start_reg;
wire    ap_CS_fsm_state39;
reg    grp_dense_relu_2_fu_962_ap_start_reg;
wire    ap_CS_fsm_state42;
reg    grp_dense_relu_1_fu_972_ap_start_reg;
wire    ap_CS_fsm_state45;
reg    grp_dense_relu_fu_982_ap_start_reg;
wire    ap_CS_fsm_state48;
wire   [63:0] i_cast_fu_1068_p1;
wire   [63:0] zext_ln37_fu_1183_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] p_cast_fu_1206_p1;
wire   [63:0] p_cast5_fu_1223_p1;
wire   [63:0] p_cast7_fu_1240_p1;
wire   [63:0] p_cast8_fu_1257_p1;
wire   [63:0] p_cast9_fu_1274_p1;
wire   [63:0] p_cast10_fu_1291_p1;
wire   [63:0] p_cast11_fu_1308_p1;
wire   [63:0] p_cast12_fu_1325_p1;
wire   [63:0] p_cast13_fu_1342_p1;
wire   [63:0] i_2_cast14_fu_1417_p1;
wire   [63:0] zext_ln180_fu_1428_p1;
wire    ap_block_pp12_stage1;
wire   [63:0] zext_ln180_1_fu_1441_p1;
wire    ap_block_pp12_stage2;
wire   [63:0] zext_ln180_2_fu_1449_p1;
wire    ap_block_pp12_stage3;
wire   [63:0] zext_ln180_3_fu_1462_p1;
wire    ap_block_pp12_stage4;
wire   [63:0] zext_ln180_4_fu_1496_p1;
wire    ap_block_pp12_stage5;
wire   [63:0] zext_ln180_5_fu_1504_p1;
wire    ap_block_pp12_stage6;
wire   [63:0] zext_ln180_6_fu_1512_p1;
wire    ap_block_pp12_stage7;
wire   [63:0] zext_ln180_7_fu_1525_p1;
wire    ap_block_pp12_stage8;
wire   [63:0] zext_ln180_8_fu_1540_p1;
wire    ap_block_pp12_stage9;
wire   [63:0] zext_ln180_9_fu_1559_p1;
wire    ap_block_pp12_stage10;
wire   [63:0] zext_ln180_10_fu_1569_p1;
wire    ap_block_pp12_stage11;
wire   [63:0] zext_ln180_11_fu_1577_p1;
wire    ap_block_pp12_stage12;
wire   [63:0] zext_ln180_12_fu_1585_p1;
wire    ap_block_pp12_stage13;
wire   [63:0] zext_ln180_13_fu_1593_p1;
wire    ap_block_pp12_stage14;
wire   [63:0] zext_ln180_14_fu_1601_p1;
wire    ap_block_pp12_stage15;
reg   [31:0] layer_12_output_3_fu_302;
reg   [31:0] ap_sig_allocacmp_layer_12_output_3_load;
reg   [31:0] grp_load_fu_1009_p1;
reg   [31:0] layer_12_output_3_1_fu_306;
reg   [31:0] ap_sig_allocacmp_layer_12_output_3_1_load;
reg   [31:0] grp_load_fu_1012_p1;
reg   [31:0] layer_12_output_3_3_fu_310;
reg   [31:0] ap_sig_allocacmp_layer_12_output_3_3_load;
reg   [31:0] grp_load_fu_1015_p1;
reg   [31:0] layer_12_output_3_2_fu_314;
reg   [31:0] ap_sig_allocacmp_layer_12_output_3_2_load_1;
reg   [31:0] grp_load_fu_1018_p1;
reg    ap_block_pp13_stage0_01001;
reg   [31:0] grp_fu_992_p0;
reg   [31:0] grp_fu_992_p1;
wire    ap_CS_fsm_pp12_stage20;
wire    ap_block_pp12_stage20;
wire    ap_CS_fsm_pp12_stage25;
wire    ap_block_pp12_stage25;
wire    ap_CS_fsm_pp12_stage30;
wire    ap_block_pp12_stage30;
wire    ap_CS_fsm_pp12_stage35;
wire    ap_block_pp12_stage35;
wire    ap_CS_fsm_pp12_stage40;
wire    ap_block_pp12_stage40;
wire    ap_CS_fsm_pp12_stage45;
wire    ap_block_pp12_stage45;
wire    ap_CS_fsm_pp12_stage50;
wire    ap_block_pp12_stage50;
wire    ap_CS_fsm_pp12_stage55;
wire    ap_block_pp12_stage55;
wire    ap_CS_fsm_pp12_stage60;
wire    ap_block_pp12_stage60;
wire    ap_CS_fsm_pp12_stage65;
wire    ap_block_pp12_stage65;
wire    ap_CS_fsm_pp12_stage70;
wire    ap_block_pp12_stage70;
wire    ap_CS_fsm_pp12_stage75;
wire    ap_block_pp12_stage75;
wire    ap_CS_fsm_pp12_stage80;
wire    ap_block_pp12_stage80;
reg   [31:0] grp_fu_996_p0;
reg   [31:0] grp_fu_996_p1;
wire    ap_block_pp12_stage16;
wire   [7:0] p_shl1_fu_1087_p3;
wire   [11:0] p_shl_fu_1079_p3;
wire   [11:0] p_shl1_cast_fu_1095_p1;
wire   [0:0] icmp_ln33_fu_1111_p2;
wire   [5:0] add_ln31_1_fu_1125_p2;
wire   [7:0] p_shl1_mid1_fu_1139_p3;
wire   [11:0] p_shl_mid1_fu_1131_p3;
wire   [11:0] p_shl1_cast_mid1_fu_1147_p1;
wire   [11:0] p_mid1_fu_1151_p2;
wire   [11:0] empty_40_fu_1099_p2;
wire   [5:0] select_ln31_fu_1117_p3;
wire   [11:0] ii_cast_fu_1173_p1;
wire   [11:0] select_ln31_1_fu_1157_p3;
wire   [11:0] empty_42_fu_1177_p2;
wire  signed [3:0] sext_ln180_fu_1446_p1;
wire   [1:0] tmp_fu_1475_p5;
wire   [4:0] i_2_cast21_fu_1467_p1;
wire  signed [4:0] sext_ln180_1_fu_1501_p1;
wire  signed [4:0] sext_ln180_2_fu_1509_p1;
wire   [5:0] or_ln180_3_fu_1517_p3;
wire   [5:0] add_ln180_1_fu_1534_p2;
wire   [5:0] or_ln180_4_fu_1551_p3;
wire   [5:0] add_ln180_2_fu_1564_p2;
wire  signed [5:0] sext_ln180_3_fu_1574_p1;
wire  signed [5:0] sext_ln180_4_fu_1582_p1;
wire  signed [5:0] sext_ln180_5_fu_1590_p1;
wire  signed [5:0] sext_ln180_6_fu_1598_p1;
wire   [31:0] tmp_33_fu_1656_p6;
reg    grp_fu_992_ce;
reg    grp_fu_996_ce;
reg    grp_fu_1006_ce;
wire   [0:0] grp_fu_2244_p2;
reg   [31:0] grp_fu_2244_p0;
reg   [31:0] grp_fu_2244_p1;
reg    grp_fu_2244_ce;
reg   [4:0] grp_fu_2244_opcode;
wire   [0:0] grp_fu_2248_p2;
reg   [31:0] grp_fu_2248_p0;
reg   [31:0] grp_fu_2248_p1;
reg    grp_fu_2248_ce;
reg   [4:0] grp_fu_2248_opcode;
wire    ap_CS_fsm_state154;
wire    regslice_both_infer_output_V_U_apdone_blk;
reg   [128:0] ap_NS_fsm;
wire    ap_block_pp12_stage0_subdone;
wire    ap_block_pp12_stage1_subdone;
wire    ap_block_pp12_stage2_subdone;
wire    ap_block_pp12_stage3_subdone;
wire    ap_block_pp12_stage4_subdone;
wire    ap_block_pp12_stage5_subdone;
wire    ap_block_pp12_stage6_subdone;
wire    ap_block_pp12_stage7_subdone;
wire    ap_block_pp12_stage8_subdone;
wire    ap_block_pp12_stage9_subdone;
wire    ap_block_pp12_stage11_subdone;
wire    ap_block_pp12_stage12_subdone;
wire    ap_block_pp12_stage13_subdone;
wire    ap_block_pp12_stage14_subdone;
wire    ap_block_pp12_stage15_subdone;
wire    ap_block_pp12_stage16_subdone;
wire    ap_block_pp12_stage17_subdone;
wire    ap_block_pp12_stage18_subdone;
wire    ap_block_pp12_stage19_subdone;
wire    ap_block_state80_pp12_stage20_iter0;
wire    ap_block_pp12_stage20_subdone;
wire    ap_block_pp12_stage20_11001;
wire    ap_block_state81_pp12_stage21_iter0;
wire    ap_block_pp12_stage21_subdone;
wire    ap_block_pp12_stage21_11001;
wire    ap_block_state82_pp12_stage22_iter0;
wire    ap_block_pp12_stage22_subdone;
wire    ap_block_pp12_stage22_11001;
wire    ap_block_state83_pp12_stage23_iter0;
wire    ap_block_pp12_stage23_subdone;
wire    ap_block_pp12_stage23_11001;
wire    ap_block_pp12_stage24_subdone;
wire    ap_block_state85_pp12_stage25_iter0;
wire    ap_block_pp12_stage25_subdone;
wire    ap_block_pp12_stage25_11001;
wire    ap_block_state86_pp12_stage26_iter0;
wire    ap_block_pp12_stage26_subdone;
wire    ap_block_pp12_stage26_11001;
wire    ap_block_state87_pp12_stage27_iter0;
wire    ap_block_pp12_stage27_subdone;
wire    ap_block_pp12_stage27_11001;
wire    ap_block_state88_pp12_stage28_iter0;
wire    ap_block_pp12_stage28_subdone;
wire    ap_block_pp12_stage28_11001;
wire    ap_block_pp12_stage29_subdone;
wire    ap_block_state90_pp12_stage30_iter0;
wire    ap_block_pp12_stage30_subdone;
wire    ap_block_pp12_stage30_11001;
wire    ap_block_state91_pp12_stage31_iter0;
wire    ap_block_pp12_stage31_subdone;
wire    ap_block_pp12_stage31_11001;
wire    ap_block_state92_pp12_stage32_iter0;
wire    ap_block_pp12_stage32_subdone;
wire    ap_block_pp12_stage32_11001;
wire    ap_block_state93_pp12_stage33_iter0;
wire    ap_block_pp12_stage33_subdone;
wire    ap_block_pp12_stage33_11001;
wire    ap_block_pp12_stage34_subdone;
wire    ap_block_state95_pp12_stage35_iter0;
wire    ap_block_pp12_stage35_subdone;
wire    ap_block_pp12_stage35_11001;
wire    ap_block_state96_pp12_stage36_iter0;
wire    ap_block_pp12_stage36_subdone;
wire    ap_block_pp12_stage36_11001;
wire    ap_block_state97_pp12_stage37_iter0;
wire    ap_block_pp12_stage37_subdone;
wire    ap_block_pp12_stage37_11001;
wire    ap_block_state98_pp12_stage38_iter0;
wire    ap_block_pp12_stage38_subdone;
wire    ap_block_pp12_stage38_11001;
wire    ap_block_pp12_stage39_subdone;
wire    ap_block_state100_pp12_stage40_iter0;
wire    ap_block_pp12_stage40_subdone;
wire    ap_block_pp12_stage40_11001;
wire    ap_block_state101_pp12_stage41_iter0;
wire    ap_block_pp12_stage41_subdone;
wire    ap_block_pp12_stage41_11001;
wire    ap_block_state102_pp12_stage42_iter0;
wire    ap_block_pp12_stage42_subdone;
wire    ap_block_pp12_stage42_11001;
wire    ap_block_state103_pp12_stage43_iter0;
wire    ap_block_pp12_stage43_subdone;
wire    ap_block_pp12_stage43_11001;
wire    ap_block_pp12_stage44_subdone;
wire    ap_block_state105_pp12_stage45_iter0;
wire    ap_block_pp12_stage45_subdone;
wire    ap_block_pp12_stage45_11001;
wire    ap_block_state106_pp12_stage46_iter0;
wire    ap_block_pp12_stage46_subdone;
wire    ap_block_pp12_stage46_11001;
wire    ap_block_state107_pp12_stage47_iter0;
wire    ap_block_pp12_stage47_subdone;
wire    ap_block_pp12_stage47_11001;
wire    ap_block_state108_pp12_stage48_iter0;
wire    ap_block_pp12_stage48_subdone;
wire    ap_block_pp12_stage48_11001;
wire    ap_block_pp12_stage49_subdone;
wire    ap_block_state110_pp12_stage50_iter0;
wire    ap_block_pp12_stage50_subdone;
wire    ap_block_pp12_stage50_11001;
wire    ap_block_state111_pp12_stage51_iter0;
wire    ap_block_pp12_stage51_subdone;
wire    ap_block_pp12_stage51_11001;
wire    ap_block_state112_pp12_stage52_iter0;
wire    ap_block_pp12_stage52_subdone;
wire    ap_block_pp12_stage52_11001;
wire    ap_block_state113_pp12_stage53_iter0;
wire    ap_block_pp12_stage53_subdone;
wire    ap_block_pp12_stage53_11001;
wire    ap_block_pp12_stage54_subdone;
wire    ap_block_state115_pp12_stage55_iter0;
wire    ap_block_pp12_stage55_subdone;
wire    ap_block_pp12_stage55_11001;
wire    ap_block_state116_pp12_stage56_iter0;
wire    ap_block_pp12_stage56_subdone;
wire    ap_block_pp12_stage56_11001;
wire    ap_block_state117_pp12_stage57_iter0;
wire    ap_block_pp12_stage57_subdone;
wire    ap_block_pp12_stage57_11001;
wire    ap_block_state118_pp12_stage58_iter0;
wire    ap_block_pp12_stage58_subdone;
wire    ap_block_pp12_stage58_11001;
wire    ap_block_pp12_stage59_subdone;
wire    ap_block_state120_pp12_stage60_iter0;
wire    ap_block_pp12_stage60_subdone;
wire    ap_block_pp12_stage60_11001;
wire    ap_block_state121_pp12_stage61_iter0;
wire    ap_block_pp12_stage61_subdone;
wire    ap_block_pp12_stage61_11001;
wire    ap_block_state122_pp12_stage62_iter0;
wire    ap_block_pp12_stage62_subdone;
wire    ap_block_pp12_stage62_11001;
wire    ap_block_state123_pp12_stage63_iter0;
wire    ap_block_pp12_stage63_subdone;
wire    ap_block_pp12_stage63_11001;
wire    ap_block_pp12_stage64_subdone;
wire    ap_block_state125_pp12_stage65_iter0;
wire    ap_block_pp12_stage65_subdone;
wire    ap_block_pp12_stage65_11001;
wire    ap_block_state126_pp12_stage66_iter0;
wire    ap_block_pp12_stage66_subdone;
wire    ap_block_pp12_stage66_11001;
wire    ap_block_state127_pp12_stage67_iter0;
wire    ap_block_pp12_stage67_subdone;
wire    ap_block_pp12_stage67_11001;
wire    ap_block_state128_pp12_stage68_iter0;
wire    ap_block_pp12_stage68_subdone;
wire    ap_block_pp12_stage68_11001;
wire    ap_block_pp12_stage69_subdone;
wire    ap_block_state130_pp12_stage70_iter0;
wire    ap_block_pp12_stage70_subdone;
wire    ap_block_pp12_stage70_11001;
wire    ap_block_state131_pp12_stage71_iter0;
wire    ap_block_pp12_stage71_subdone;
wire    ap_block_pp12_stage71_11001;
wire    ap_block_state132_pp12_stage72_iter0;
wire    ap_block_pp12_stage72_subdone;
wire    ap_block_pp12_stage72_11001;
wire    ap_block_state133_pp12_stage73_iter0;
wire    ap_block_pp12_stage73_subdone;
wire    ap_block_pp12_stage73_11001;
wire    ap_block_pp12_stage74_subdone;
wire    ap_block_state135_pp12_stage75_iter0;
wire    ap_block_pp12_stage75_subdone;
wire    ap_block_pp12_stage75_11001;
wire    ap_block_state136_pp12_stage76_iter0;
wire    ap_block_pp12_stage76_subdone;
wire    ap_block_pp12_stage76_11001;
wire    ap_block_state137_pp12_stage77_iter0;
wire    ap_block_pp12_stage77_subdone;
wire    ap_block_pp12_stage77_11001;
wire    ap_block_state138_pp12_stage78_iter0;
wire    ap_block_pp12_stage78_subdone;
wire    ap_block_pp12_stage78_11001;
wire    ap_block_pp12_stage79_subdone;
wire    ap_block_state140_pp12_stage80_iter0;
wire    ap_block_pp12_stage80_subdone;
wire    ap_block_pp12_stage80_11001;
wire    ap_block_state141_pp12_stage81_iter0;
wire    ap_block_pp12_stage81_subdone;
wire    ap_block_pp12_stage81_11001;
wire    ap_block_state142_pp12_stage82_iter0;
wire    ap_block_pp12_stage82_subdone;
wire    ap_block_pp12_stage82_11001;
wire    ap_block_pp12_stage83_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp12;
wire    ap_enable_pp12;
reg    ap_idle_pp13;
wire    ap_enable_pp13;
wire    regslice_both_infer_input_V_U_apdone_blk;
wire   [31:0] infer_input_V_TDATA_int_regslice;
wire    infer_input_V_TVALID_int_regslice;
reg    infer_input_V_TREADY_int_regslice;
wire    regslice_both_infer_input_V_U_ack_in;
wire   [31:0] infer_output_V_TDATA_int_regslice;
reg    infer_output_V_TVALID_int_regslice;
wire    infer_output_V_TREADY_int_regslice;
wire    regslice_both_infer_output_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 129'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp13_iter1 = 1'b0;
#0 ap_enable_reg_pp13_iter2 = 1'b0;
#0 ap_enable_reg_pp12_iter0 = 1'b0;
#0 ap_enable_reg_pp12_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp13_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 grp_conv2d_2_fu_914_ap_start_reg = 1'b0;
#0 grp_conv2d_1_fu_924_ap_start_reg = 1'b0;
#0 grp_conv2d_fu_934_ap_start_reg = 1'b0;
#0 grp_max_pooling2d_2_fu_944_ap_start_reg = 1'b0;
#0 grp_max_pooling2d_1_fu_950_ap_start_reg = 1'b0;
#0 grp_max_pooling2d_fu_956_ap_start_reg = 1'b0;
#0 grp_dense_relu_2_fu_962_ap_start_reg = 1'b0;
#0 grp_dense_relu_1_fu_972_ap_start_reg = 1'b0;
#0 grp_dense_relu_fu_982_ap_start_reg = 1'b0;
end

infer_layer_12_weights #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_12_weights_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_12_weights_address0),
    .ce0(layer_12_weights_ce0),
    .q0(layer_12_weights_q0)
);

infer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

infer_image_input #(
    .DataWidth( 32 ),
    .AddressRange( 3600 ),
    .AddressWidth( 12 ))
image_input_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_input_address0),
    .ce0(image_input_ce0),
    .we0(image_input_we0),
    .d0(image_input_d0),
    .q0(image_input_q0),
    .address1(image_input_address1),
    .ce1(image_input_ce1),
    .q1(image_input_q1)
);

infer_layer_2_output #(
    .DataWidth( 32 ),
    .AddressRange( 107648 ),
    .AddressWidth( 17 ))
layer_2_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_2_output_address0),
    .ce0(layer_2_output_ce0),
    .we0(layer_2_output_we0),
    .d0(layer_2_output_d0),
    .q0(layer_2_output_q0),
    .address1(grp_max_pooling2d_2_fu_944_input_r_address1),
    .ce1(layer_2_output_ce1),
    .q1(layer_2_output_q1)
);

infer_layer_3_output #(
    .DataWidth( 32 ),
    .AddressRange( 26912 ),
    .AddressWidth( 15 ))
layer_3_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_3_output_address0),
    .ce0(layer_3_output_ce0),
    .we0(layer_3_output_we0),
    .d0(layer_3_output_d0),
    .q0(layer_3_output_q0)
);

infer_layer_4_output #(
    .DataWidth( 32 ),
    .AddressRange( 23328 ),
    .AddressWidth( 15 ))
layer_4_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_4_output_address0),
    .ce0(layer_4_output_ce0),
    .we0(layer_4_output_we0),
    .d0(layer_4_output_d0),
    .q0(layer_4_output_q0),
    .address1(grp_max_pooling2d_1_fu_950_input_r_address1),
    .ce1(layer_4_output_ce1),
    .q1(layer_4_output_q1)
);

infer_layer_5_output #(
    .DataWidth( 32 ),
    .AddressRange( 5408 ),
    .AddressWidth( 13 ))
layer_5_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_5_output_address0),
    .ce0(layer_5_output_ce0),
    .we0(layer_5_output_we0),
    .d0(layer_5_output_d0),
    .q0(layer_5_output_q0)
);

infer_layer_6_output #(
    .DataWidth( 32 ),
    .AddressRange( 3872 ),
    .AddressWidth( 12 ))
layer_6_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_6_output_address0),
    .ce0(layer_6_output_ce0),
    .we0(layer_6_output_we0),
    .d0(layer_6_output_d0),
    .q0(layer_6_output_q0),
    .address1(grp_max_pooling2d_fu_956_input_r_address1),
    .ce1(layer_6_output_ce1),
    .q1(layer_6_output_q1)
);

infer_layer_7_output #(
    .DataWidth( 32 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
layer_7_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_7_output_address0),
    .ce0(layer_7_output_ce0),
    .we0(layer_7_output_we0),
    .d0(layer_7_output_d0),
    .q0(layer_7_output_q0)
);

infer_layer_9_output #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_9_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_9_output_address0),
    .ce0(layer_9_output_ce0),
    .we0(layer_9_output_we0),
    .d0(layer_9_output_d0),
    .q0(layer_9_output_q0)
);

infer_layer_10_output #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_10_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_10_output_address0),
    .ce0(layer_10_output_ce0),
    .we0(layer_10_output_we0),
    .d0(layer_10_output_d0),
    .q0(layer_10_output_q0)
);

infer_layer_11_output #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer_11_output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer_11_output_address0),
    .ce0(layer_11_output_ce0),
    .we0(layer_11_output_we0),
    .d0(layer_11_output_d0),
    .q0(layer_11_output_q0),
    .address1(layer_11_output_address1),
    .ce1(layer_11_output_ce1),
    .q1(layer_11_output_q1)
);

infer_conv2d_2 grp_conv2d_2_fu_914(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_2_fu_914_ap_start),
    .ap_done(grp_conv2d_2_fu_914_ap_done),
    .ap_idle(grp_conv2d_2_fu_914_ap_idle),
    .ap_ready(grp_conv2d_2_fu_914_ap_ready),
    .input_r_address0(grp_conv2d_2_fu_914_input_r_address0),
    .input_r_ce0(grp_conv2d_2_fu_914_input_r_ce0),
    .input_r_q0(image_input_q0),
    .output_r_address0(grp_conv2d_2_fu_914_output_r_address0),
    .output_r_ce0(grp_conv2d_2_fu_914_output_r_ce0),
    .output_r_we0(grp_conv2d_2_fu_914_output_r_we0),
    .output_r_d0(grp_conv2d_2_fu_914_output_r_d0),
    .grp_fu_992_p_din0(grp_conv2d_2_fu_914_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_conv2d_2_fu_914_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_conv2d_2_fu_914_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_conv2d_2_fu_914_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_conv2d_2_fu_914_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_conv2d_2_fu_914_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_conv2d_2_fu_914_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_conv2d_2_fu_914_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_conv2d_2_fu_914_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_conv2d_2_fu_914_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_conv2d_2_fu_914_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_conv2d_2_fu_914_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_conv2d_2_fu_914_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_conv2d_2_fu_914_grp_fu_2244_p_ce)
);

infer_conv2d_1 grp_conv2d_1_fu_924(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_1_fu_924_ap_start),
    .ap_done(grp_conv2d_1_fu_924_ap_done),
    .ap_idle(grp_conv2d_1_fu_924_ap_idle),
    .ap_ready(grp_conv2d_1_fu_924_ap_ready),
    .input_r_address0(grp_conv2d_1_fu_924_input_r_address0),
    .input_r_ce0(grp_conv2d_1_fu_924_input_r_ce0),
    .input_r_q0(layer_3_output_q0),
    .output_r_address0(grp_conv2d_1_fu_924_output_r_address0),
    .output_r_ce0(grp_conv2d_1_fu_924_output_r_ce0),
    .output_r_we0(grp_conv2d_1_fu_924_output_r_we0),
    .output_r_d0(grp_conv2d_1_fu_924_output_r_d0),
    .grp_fu_992_p_din0(grp_conv2d_1_fu_924_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_conv2d_1_fu_924_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_conv2d_1_fu_924_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_conv2d_1_fu_924_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_conv2d_1_fu_924_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_conv2d_1_fu_924_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_conv2d_1_fu_924_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_conv2d_1_fu_924_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_conv2d_1_fu_924_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_conv2d_1_fu_924_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_conv2d_1_fu_924_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_conv2d_1_fu_924_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_conv2d_1_fu_924_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_conv2d_1_fu_924_grp_fu_2244_p_ce)
);

infer_conv2d grp_conv2d_fu_934(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fu_934_ap_start),
    .ap_done(grp_conv2d_fu_934_ap_done),
    .ap_idle(grp_conv2d_fu_934_ap_idle),
    .ap_ready(grp_conv2d_fu_934_ap_ready),
    .input_r_address0(grp_conv2d_fu_934_input_r_address0),
    .input_r_ce0(grp_conv2d_fu_934_input_r_ce0),
    .input_r_q0(layer_5_output_q0),
    .output_r_address0(grp_conv2d_fu_934_output_r_address0),
    .output_r_ce0(grp_conv2d_fu_934_output_r_ce0),
    .output_r_we0(grp_conv2d_fu_934_output_r_we0),
    .output_r_d0(grp_conv2d_fu_934_output_r_d0),
    .grp_fu_992_p_din0(grp_conv2d_fu_934_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_conv2d_fu_934_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_conv2d_fu_934_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_conv2d_fu_934_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_conv2d_fu_934_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_conv2d_fu_934_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_conv2d_fu_934_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_conv2d_fu_934_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_conv2d_fu_934_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_conv2d_fu_934_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_conv2d_fu_934_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_conv2d_fu_934_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_conv2d_fu_934_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_conv2d_fu_934_grp_fu_2244_p_ce)
);

infer_max_pooling2d_2 grp_max_pooling2d_2_fu_944(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pooling2d_2_fu_944_ap_start),
    .ap_done(grp_max_pooling2d_2_fu_944_ap_done),
    .ap_idle(grp_max_pooling2d_2_fu_944_ap_idle),
    .ap_ready(grp_max_pooling2d_2_fu_944_ap_ready),
    .input_r_address0(grp_max_pooling2d_2_fu_944_input_r_address0),
    .input_r_ce0(grp_max_pooling2d_2_fu_944_input_r_ce0),
    .input_r_q0(layer_2_output_q0),
    .input_r_address1(grp_max_pooling2d_2_fu_944_input_r_address1),
    .input_r_ce1(grp_max_pooling2d_2_fu_944_input_r_ce1),
    .input_r_q1(layer_2_output_q1),
    .output_r_address0(grp_max_pooling2d_2_fu_944_output_r_address0),
    .output_r_ce0(grp_max_pooling2d_2_fu_944_output_r_ce0),
    .output_r_we0(grp_max_pooling2d_2_fu_944_output_r_we0),
    .output_r_d0(grp_max_pooling2d_2_fu_944_output_r_d0),
    .grp_fu_2244_p_din0(grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_max_pooling2d_2_fu_944_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_max_pooling2d_2_fu_944_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_max_pooling2d_2_fu_944_grp_fu_2244_p_ce),
    .grp_fu_2248_p_din0(grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din0),
    .grp_fu_2248_p_din1(grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din1),
    .grp_fu_2248_p_opcode(grp_max_pooling2d_2_fu_944_grp_fu_2248_p_opcode),
    .grp_fu_2248_p_dout0(grp_max_pooling2d_2_fu_944_grp_fu_2248_p_dout0),
    .grp_fu_2248_p_ce(grp_max_pooling2d_2_fu_944_grp_fu_2248_p_ce)
);

infer_max_pooling2d_1 grp_max_pooling2d_1_fu_950(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pooling2d_1_fu_950_ap_start),
    .ap_done(grp_max_pooling2d_1_fu_950_ap_done),
    .ap_idle(grp_max_pooling2d_1_fu_950_ap_idle),
    .ap_ready(grp_max_pooling2d_1_fu_950_ap_ready),
    .input_r_address0(grp_max_pooling2d_1_fu_950_input_r_address0),
    .input_r_ce0(grp_max_pooling2d_1_fu_950_input_r_ce0),
    .input_r_q0(layer_4_output_q0),
    .input_r_address1(grp_max_pooling2d_1_fu_950_input_r_address1),
    .input_r_ce1(grp_max_pooling2d_1_fu_950_input_r_ce1),
    .input_r_q1(layer_4_output_q1),
    .output_r_address0(grp_max_pooling2d_1_fu_950_output_r_address0),
    .output_r_ce0(grp_max_pooling2d_1_fu_950_output_r_ce0),
    .output_r_we0(grp_max_pooling2d_1_fu_950_output_r_we0),
    .output_r_d0(grp_max_pooling2d_1_fu_950_output_r_d0),
    .grp_fu_2244_p_din0(grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_max_pooling2d_1_fu_950_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_max_pooling2d_1_fu_950_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_max_pooling2d_1_fu_950_grp_fu_2244_p_ce),
    .grp_fu_2248_p_din0(grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din0),
    .grp_fu_2248_p_din1(grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din1),
    .grp_fu_2248_p_opcode(grp_max_pooling2d_1_fu_950_grp_fu_2248_p_opcode),
    .grp_fu_2248_p_dout0(grp_max_pooling2d_1_fu_950_grp_fu_2248_p_dout0),
    .grp_fu_2248_p_ce(grp_max_pooling2d_1_fu_950_grp_fu_2248_p_ce)
);

infer_max_pooling2d grp_max_pooling2d_fu_956(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pooling2d_fu_956_ap_start),
    .ap_done(grp_max_pooling2d_fu_956_ap_done),
    .ap_idle(grp_max_pooling2d_fu_956_ap_idle),
    .ap_ready(grp_max_pooling2d_fu_956_ap_ready),
    .input_r_address0(grp_max_pooling2d_fu_956_input_r_address0),
    .input_r_ce0(grp_max_pooling2d_fu_956_input_r_ce0),
    .input_r_q0(layer_6_output_q0),
    .input_r_address1(grp_max_pooling2d_fu_956_input_r_address1),
    .input_r_ce1(grp_max_pooling2d_fu_956_input_r_ce1),
    .input_r_q1(layer_6_output_q1),
    .output_r_address0(grp_max_pooling2d_fu_956_output_r_address0),
    .output_r_ce0(grp_max_pooling2d_fu_956_output_r_ce0),
    .output_r_we0(grp_max_pooling2d_fu_956_output_r_we0),
    .output_r_d0(grp_max_pooling2d_fu_956_output_r_d0),
    .grp_fu_2244_p_din0(grp_max_pooling2d_fu_956_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_max_pooling2d_fu_956_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_max_pooling2d_fu_956_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_max_pooling2d_fu_956_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_max_pooling2d_fu_956_grp_fu_2244_p_ce),
    .grp_fu_2248_p_din0(grp_max_pooling2d_fu_956_grp_fu_2248_p_din0),
    .grp_fu_2248_p_din1(grp_max_pooling2d_fu_956_grp_fu_2248_p_din1),
    .grp_fu_2248_p_opcode(grp_max_pooling2d_fu_956_grp_fu_2248_p_opcode),
    .grp_fu_2248_p_dout0(grp_max_pooling2d_fu_956_grp_fu_2248_p_dout0),
    .grp_fu_2248_p_ce(grp_max_pooling2d_fu_956_grp_fu_2248_p_ce)
);

infer_dense_relu_2 grp_dense_relu_2_fu_962(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_relu_2_fu_962_ap_start),
    .ap_done(grp_dense_relu_2_fu_962_ap_done),
    .ap_idle(grp_dense_relu_2_fu_962_ap_idle),
    .ap_ready(grp_dense_relu_2_fu_962_ap_ready),
    .input_r_address0(grp_dense_relu_2_fu_962_input_r_address0),
    .input_r_ce0(grp_dense_relu_2_fu_962_input_r_ce0),
    .input_r_q0(layer_7_output_q0),
    .output_r_address0(grp_dense_relu_2_fu_962_output_r_address0),
    .output_r_ce0(grp_dense_relu_2_fu_962_output_r_ce0),
    .output_r_we0(grp_dense_relu_2_fu_962_output_r_we0),
    .output_r_d0(grp_dense_relu_2_fu_962_output_r_d0),
    .output_r_q0(layer_9_output_q0),
    .grp_fu_992_p_din0(grp_dense_relu_2_fu_962_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_dense_relu_2_fu_962_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_dense_relu_2_fu_962_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_dense_relu_2_fu_962_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_dense_relu_2_fu_962_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_dense_relu_2_fu_962_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_dense_relu_2_fu_962_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_dense_relu_2_fu_962_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_dense_relu_2_fu_962_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_dense_relu_2_fu_962_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_dense_relu_2_fu_962_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_dense_relu_2_fu_962_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_dense_relu_2_fu_962_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_dense_relu_2_fu_962_grp_fu_2244_p_ce)
);

infer_dense_relu_1 grp_dense_relu_1_fu_972(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_relu_1_fu_972_ap_start),
    .ap_done(grp_dense_relu_1_fu_972_ap_done),
    .ap_idle(grp_dense_relu_1_fu_972_ap_idle),
    .ap_ready(grp_dense_relu_1_fu_972_ap_ready),
    .input_r_address0(grp_dense_relu_1_fu_972_input_r_address0),
    .input_r_ce0(grp_dense_relu_1_fu_972_input_r_ce0),
    .input_r_q0(layer_9_output_q0),
    .output_r_address0(grp_dense_relu_1_fu_972_output_r_address0),
    .output_r_ce0(grp_dense_relu_1_fu_972_output_r_ce0),
    .output_r_we0(grp_dense_relu_1_fu_972_output_r_we0),
    .output_r_d0(grp_dense_relu_1_fu_972_output_r_d0),
    .output_r_q0(layer_10_output_q0),
    .grp_fu_992_p_din0(grp_dense_relu_1_fu_972_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_dense_relu_1_fu_972_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_dense_relu_1_fu_972_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_dense_relu_1_fu_972_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_dense_relu_1_fu_972_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_dense_relu_1_fu_972_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_dense_relu_1_fu_972_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_dense_relu_1_fu_972_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_dense_relu_1_fu_972_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_dense_relu_1_fu_972_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_dense_relu_1_fu_972_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_dense_relu_1_fu_972_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_dense_relu_1_fu_972_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_dense_relu_1_fu_972_grp_fu_2244_p_ce)
);

infer_dense_relu grp_dense_relu_fu_982(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_relu_fu_982_ap_start),
    .ap_done(grp_dense_relu_fu_982_ap_done),
    .ap_idle(grp_dense_relu_fu_982_ap_idle),
    .ap_ready(grp_dense_relu_fu_982_ap_ready),
    .input_r_address0(grp_dense_relu_fu_982_input_r_address0),
    .input_r_ce0(grp_dense_relu_fu_982_input_r_ce0),
    .input_r_q0(layer_10_output_q0),
    .output_r_address0(grp_dense_relu_fu_982_output_r_address0),
    .output_r_ce0(grp_dense_relu_fu_982_output_r_ce0),
    .output_r_we0(grp_dense_relu_fu_982_output_r_we0),
    .output_r_d0(grp_dense_relu_fu_982_output_r_d0),
    .output_r_q0(layer_11_output_q0),
    .grp_fu_992_p_din0(grp_dense_relu_fu_982_grp_fu_992_p_din0),
    .grp_fu_992_p_din1(grp_dense_relu_fu_982_grp_fu_992_p_din1),
    .grp_fu_992_p_opcode(grp_dense_relu_fu_982_grp_fu_992_p_opcode),
    .grp_fu_992_p_dout0(grp_dense_relu_fu_982_grp_fu_992_p_dout0),
    .grp_fu_992_p_ce(grp_dense_relu_fu_982_grp_fu_992_p_ce),
    .grp_fu_996_p_din0(grp_dense_relu_fu_982_grp_fu_996_p_din0),
    .grp_fu_996_p_din1(grp_dense_relu_fu_982_grp_fu_996_p_din1),
    .grp_fu_996_p_dout0(grp_dense_relu_fu_982_grp_fu_996_p_dout0),
    .grp_fu_996_p_ce(grp_dense_relu_fu_982_grp_fu_996_p_ce),
    .grp_fu_2244_p_din0(grp_dense_relu_fu_982_grp_fu_2244_p_din0),
    .grp_fu_2244_p_din1(grp_dense_relu_fu_982_grp_fu_2244_p_din1),
    .grp_fu_2244_p_opcode(grp_dense_relu_fu_982_grp_fu_2244_p_opcode),
    .grp_fu_2244_p_dout0(grp_dense_relu_fu_982_grp_fu_2244_p_dout0),
    .grp_fu_2244_p_ce(grp_dense_relu_fu_982_grp_fu_2244_p_ce)
);

infer_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_992_p0),
    .din1(grp_fu_992_p1),
    .ce(grp_fu_992_ce),
    .dout(grp_fu_992_p2)
);

infer_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_996_p0),
    .din1(grp_fu_996_p1),
    .ce(grp_fu_996_ce),
    .dout(grp_fu_996_p2)
);

infer_fdiv_32ns_32ns_32_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_10_no_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(image_input_load_reg_1718),
    .din1(32'd1132396544),
    .ce(1'b1),
    .dout(grp_fu_1001_p2)
);

infer_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(single_pixel_reg_1683),
    .ce(grp_fu_1006_ce),
    .dout(grp_fu_1006_p1)
);

infer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U92(
    .din0(grp_load_fu_1009_p1),
    .din1(grp_load_fu_1012_p1),
    .din2(grp_load_fu_1015_p1),
    .din3(grp_load_fu_1018_p1),
    .din4(tmp_fu_1475_p5),
    .dout(tmp_fu_1475_p6)
);

infer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U93(
    .din0(32'd3162041295),
    .din1(32'd991531178),
    .din2(32'd3165706545),
    .din3(32'd1023928376),
    .din4(empty_75_reg_2090),
    .dout(tmp_s_fu_1606_p6)
);

infer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U94(
    .din0(grp_load_fu_1009_p1),
    .din1(grp_load_fu_1012_p1),
    .din2(grp_load_fu_1015_p1),
    .din3(grp_load_fu_1018_p1),
    .din4(trunc_ln301_reg_2234),
    .dout(tmp_33_fu_1656_p6)
);

infer_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2244_p0),
    .din1(grp_fu_2244_p1),
    .ce(grp_fu_2244_ce),
    .opcode(grp_fu_2244_opcode),
    .dout(grp_fu_2244_p2)
);

infer_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2248_p0),
    .din1(grp_fu_2248_p1),
    .ce(grp_fu_2248_ce),
    .opcode(grp_fu_2248_opcode),
    .dout(grp_fu_2248_p2)
);

infer_regslice_both #(
    .DataWidth( 32 ))
regslice_both_infer_input_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(infer_input_V_TDATA),
    .vld_in(infer_input_V_TVALID),
    .ack_in(regslice_both_infer_input_V_U_ack_in),
    .data_out(infer_input_V_TDATA_int_regslice),
    .vld_out(infer_input_V_TVALID_int_regslice),
    .ack_out(infer_input_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_infer_input_V_U_apdone_blk)
);

infer_regslice_both #(
    .DataWidth( 32 ))
regslice_both_infer_output_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(infer_output_V_TDATA_int_regslice),
    .vld_in(infer_output_V_TVALID_int_regslice),
    .ack_in(infer_output_V_TREADY_int_regslice),
    .data_out(infer_output_V_TDATA),
    .vld_out(regslice_both_infer_output_V_U_vld_out),
    .ack_out(infer_output_V_TREADY),
    .apdone_blk(regslice_both_infer_output_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp12_stage10) & (1'b1 == ap_condition_pp12_exit_iter0_state70) & (1'b0 == ap_block_pp12_stage10_subdone))) begin
            ap_enable_reg_pp12_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state59)) begin
            ap_enable_reg_pp12_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp12_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp12_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10_subdone)) | ((1'b1 == ap_CS_fsm_pp12_stage83) & (1'b0 == ap_block_pp12_stage83_subdone)))) begin
            ap_enable_reg_pp12_iter1 <= ap_enable_reg_pp12_iter0;
        end else if ((1'b1 == ap_CS_fsm_state59)) begin
            ap_enable_reg_pp12_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b1 == ap_condition_pp13_exit_iter0_state151) & (1'b0 == ap_block_pp13_stage0_subdone))) begin
            ap_enable_reg_pp13_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state150)) begin
            ap_enable_reg_pp13_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp13_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp13_exit_iter0_state151)) begin
                ap_enable_reg_pp13_iter1 <= (1'b1 ^ ap_condition_pp13_exit_iter0_state151);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp13_iter1 <= ap_enable_reg_pp13_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp13_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp13_stage0_subdone)) begin
            ap_enable_reg_pp13_iter2 <= ap_enable_reg_pp13_iter1;
        end else if ((1'b1 == ap_CS_fsm_state150)) begin
            ap_enable_reg_pp13_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state9)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_1_fu_924_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_conv2d_1_fu_924_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_1_fu_924_ap_ready == 1'b1)) begin
            grp_conv2d_1_fu_924_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_2_fu_914_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_conv2d_2_fu_914_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_2_fu_914_ap_ready == 1'b1)) begin
            grp_conv2d_2_fu_914_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fu_934_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_conv2d_fu_934_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fu_934_ap_ready == 1'b1)) begin
            grp_conv2d_fu_934_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_relu_1_fu_972_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_dense_relu_1_fu_972_ap_start_reg <= 1'b1;
        end else if ((grp_dense_relu_1_fu_972_ap_ready == 1'b1)) begin
            grp_dense_relu_1_fu_972_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_relu_2_fu_962_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_dense_relu_2_fu_962_ap_start_reg <= 1'b1;
        end else if ((grp_dense_relu_2_fu_962_ap_ready == 1'b1)) begin
            grp_dense_relu_2_fu_962_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_relu_fu_982_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_dense_relu_fu_982_ap_start_reg <= 1'b1;
        end else if ((grp_dense_relu_fu_982_ap_ready == 1'b1)) begin
            grp_dense_relu_fu_982_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pooling2d_1_fu_950_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_max_pooling2d_1_fu_950_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling2d_1_fu_950_ap_ready == 1'b1)) begin
            grp_max_pooling2d_1_fu_950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pooling2d_2_fu_944_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_max_pooling2d_2_fu_944_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling2d_2_fu_944_ap_ready == 1'b1)) begin
            grp_max_pooling2d_2_fu_944_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pooling2d_fu_956_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_max_pooling2d_fu_956_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling2d_fu_956_ap_ready == 1'b1)) begin
            grp_max_pooling2d_fu_956_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_43_reg_781 <= 17'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (exitcond4715_fu_1200_p2 == 1'd0))) begin
        empty_43_reg_781 <= empty_44_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (exitcond4614_fu_1217_p2 == 1'd0))) begin
        empty_46_reg_792 <= empty_47_fu_1211_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (grp_conv2d_2_fu_914_ap_done == 1'b1))) begin
        empty_46_reg_792 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond4513_fu_1234_p2 == 1'd0))) begin
        empty_49_reg_803 <= empty_50_fu_1228_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) & (grp_max_pooling2d_2_fu_944_ap_done == 1'b1))) begin
        empty_49_reg_803 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (exitcond4412_fu_1251_p2 == 1'd0))) begin
        empty_52_reg_814 <= empty_53_fu_1245_p2;
    end else if (((1'b1 == ap_CS_fsm_state31) & (grp_conv2d_1_fu_924_ap_done == 1'b1))) begin
        empty_52_reg_814 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (exitcond4311_fu_1268_p2 == 1'd0))) begin
        empty_55_reg_825 <= empty_56_fu_1262_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (grp_max_pooling2d_1_fu_950_ap_done == 1'b1))) begin
        empty_55_reg_825 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond4210_fu_1285_p2 == 1'd0))) begin
        empty_58_reg_836 <= empty_59_fu_1279_p2;
    end else if (((1'b1 == ap_CS_fsm_state37) & (grp_conv2d_fu_934_ap_done == 1'b1))) begin
        empty_58_reg_836 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (exitcond419_fu_1302_p2 == 1'd0))) begin
        empty_61_reg_847 <= empty_62_fu_1296_p2;
    end else if (((1'b1 == ap_CS_fsm_state40) & (grp_max_pooling2d_fu_956_ap_done == 1'b1))) begin
        empty_61_reg_847 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond408_fu_1319_p2 == 1'd0))) begin
        empty_64_reg_858 <= empty_65_fu_1313_p2;
    end else if (((1'b1 == ap_CS_fsm_state43) & (grp_dense_relu_2_fu_962_ap_done == 1'b1))) begin
        empty_64_reg_858 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (exitcond397_fu_1336_p2 == 1'd0))) begin
        empty_67_reg_869 <= empty_68_fu_1330_p2;
    end else if (((1'b1 == ap_CS_fsm_state46) & (grp_dense_relu_1_fu_972_ap_done == 1'b1))) begin
        empty_67_reg_869 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (exitcond386_fu_1365_p2 == 1'd0))) begin
        empty_70_reg_880 <= empty_71_fu_1347_p2;
    end else if (((1'b1 == ap_CS_fsm_state49) & (grp_dense_relu_fu_982_ap_done == 1'b1))) begin
        empty_70_reg_880 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_reg_759 <= 6'd0;
    end else if (((icmp_ln31_fu_1105_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_1_reg_759 <= select_ln31_2_fu_1165_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp12_iter1 == 1'b1) & (icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        i_2_reg_891 <= add_ln176_reg_2145;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        i_2_reg_891 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state150)) begin
        i_3_reg_903 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001) & (icmp_ln299_fu_1646_p2 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1))) begin
        i_3_reg_903 <= add_ln299_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_736 <= 12'd0;
    end else if (((icmp_ln200_reg_1679 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_reg_736 <= add_ln200_reg_1674;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ii_reg_770 <= 6'd0;
    end else if (((icmp_ln31_fu_1105_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ii_reg_770 <= add_ln33_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_748 <= 12'd0;
    end else if (((icmp_ln31_fu_1105_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten_reg_748 <= add_ln31_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_12_output_3_1_fu_306 <= layer_12_output_1_0_load_reg_1834;
    end else if (((empty_75_reg_2090 == 2'd1) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001))) begin
        layer_12_output_3_1_fu_306 <= grp_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_12_output_3_2_fu_314 <= layer_12_output_3_0_load_reg_1844;
    end else if (((empty_75_reg_2090 == 2'd3) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001))) begin
        layer_12_output_3_2_fu_314 <= grp_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_12_output_3_3_fu_310 <= layer_12_output_2_0_load_reg_1839;
    end else if (((empty_75_reg_2090 == 2'd2) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001))) begin
        layer_12_output_3_3_fu_310 <= grp_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_12_output_3_fu_302 <= layer_12_output_0_0_load_reg_1829;
    end else if (((empty_75_reg_2090 == 2'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001))) begin
        layer_12_output_3_fu_302 <= grp_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10_11001))) begin
        add_ln176_reg_2145 <= add_ln176_fu_1545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001))) begin
        add_ln180_reg_2100 <= add_ln180_fu_1490_p2;
        empty_75_reg_2090 <= empty_75_fu_1471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln200_reg_1674 <= add_ln200_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_reg_1698_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv12_i_reg_1723 <= grp_fu_1001_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_reg_1679_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_reg_1688 <= grp_fu_1006_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9_11001))) begin
        i_2_cast4_reg_2135[2 : 0] <= i_2_cast4_fu_1530_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_736_pp0_iter1_reg <= i_reg_736;
        icmp_ln200_reg_1679 <= icmp_ln200_fu_1062_p2;
        icmp_ln200_reg_1679_pp0_iter1_reg <= icmp_ln200_reg_1679;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        i_reg_736_pp0_iter2_reg <= i_reg_736_pp0_iter1_reg;
        i_reg_736_pp0_iter3_reg <= i_reg_736_pp0_iter2_reg;
        i_reg_736_pp0_iter4_reg <= i_reg_736_pp0_iter3_reg;
        icmp_ln200_reg_1679_pp0_iter2_reg <= icmp_ln200_reg_1679_pp0_iter1_reg;
        icmp_ln200_reg_1679_pp0_iter3_reg <= icmp_ln200_reg_1679_pp0_iter2_reg;
        icmp_ln200_reg_1679_pp0_iter4_reg <= icmp_ln200_reg_1679_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        icmp_ln176_reg_2043 <= icmp_ln176_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        icmp_ln299_reg_2230 <= icmp_ln299_fu_1646_p2;
        icmp_ln299_reg_2230_pp13_iter1_reg <= icmp_ln299_reg_2230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln31_reg_1698 <= icmp_ln31_fu_1105_p2;
        icmp_ln31_reg_1698_pp1_iter1_reg <= icmp_ln31_reg_1698;
        image_input_addr_1_reg_1707_pp1_iter1_reg <= image_input_addr_1_reg_1707;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln31_reg_1698_pp1_iter10_reg <= icmp_ln31_reg_1698_pp1_iter9_reg;
        icmp_ln31_reg_1698_pp1_iter11_reg <= icmp_ln31_reg_1698_pp1_iter10_reg;
        icmp_ln31_reg_1698_pp1_iter2_reg <= icmp_ln31_reg_1698_pp1_iter1_reg;
        icmp_ln31_reg_1698_pp1_iter3_reg <= icmp_ln31_reg_1698_pp1_iter2_reg;
        icmp_ln31_reg_1698_pp1_iter4_reg <= icmp_ln31_reg_1698_pp1_iter3_reg;
        icmp_ln31_reg_1698_pp1_iter5_reg <= icmp_ln31_reg_1698_pp1_iter4_reg;
        icmp_ln31_reg_1698_pp1_iter6_reg <= icmp_ln31_reg_1698_pp1_iter5_reg;
        icmp_ln31_reg_1698_pp1_iter7_reg <= icmp_ln31_reg_1698_pp1_iter6_reg;
        icmp_ln31_reg_1698_pp1_iter8_reg <= icmp_ln31_reg_1698_pp1_iter7_reg;
        icmp_ln31_reg_1698_pp1_iter9_reg <= icmp_ln31_reg_1698_pp1_iter8_reg;
        image_input_addr_1_reg_1707_pp1_iter10_reg <= image_input_addr_1_reg_1707_pp1_iter9_reg;
        image_input_addr_1_reg_1707_pp1_iter11_reg <= image_input_addr_1_reg_1707_pp1_iter10_reg;
        image_input_addr_1_reg_1707_pp1_iter2_reg <= image_input_addr_1_reg_1707_pp1_iter1_reg;
        image_input_addr_1_reg_1707_pp1_iter3_reg <= image_input_addr_1_reg_1707_pp1_iter2_reg;
        image_input_addr_1_reg_1707_pp1_iter4_reg <= image_input_addr_1_reg_1707_pp1_iter3_reg;
        image_input_addr_1_reg_1707_pp1_iter5_reg <= image_input_addr_1_reg_1707_pp1_iter4_reg;
        image_input_addr_1_reg_1707_pp1_iter6_reg <= image_input_addr_1_reg_1707_pp1_iter5_reg;
        image_input_addr_1_reg_1707_pp1_iter7_reg <= image_input_addr_1_reg_1707_pp1_iter6_reg;
        image_input_addr_1_reg_1707_pp1_iter8_reg <= image_input_addr_1_reg_1707_pp1_iter7_reg;
        image_input_addr_1_reg_1707_pp1_iter9_reg <= image_input_addr_1_reg_1707_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        image_input_addr_1_reg_1707 <= zext_ln37_fu_1183_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln31_reg_1698 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        image_input_load_reg_1718 <= image_input_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        layer_11_output_load_10_reg_1993 <= layer_11_output_q0;
        layer_11_output_load_11_reg_1998 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        layer_11_output_load_12_reg_2013 <= layer_11_output_q0;
        layer_11_output_load_13_reg_2018 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        layer_11_output_load_14_reg_2033 <= layer_11_output_q0;
        layer_11_output_load_15_reg_2038 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        layer_11_output_load_1_reg_1898 <= layer_11_output_q0;
        layer_11_output_load_reg_1893 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        layer_11_output_load_2_reg_1913 <= layer_11_output_q0;
        layer_11_output_load_3_reg_1918 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        layer_11_output_load_4_reg_1933 <= layer_11_output_q0;
        layer_11_output_load_5_reg_1938 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        layer_11_output_load_6_reg_1953 <= layer_11_output_q0;
        layer_11_output_load_7_reg_1958 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        layer_11_output_load_8_reg_1973 <= layer_11_output_q0;
        layer_11_output_load_9_reg_1978 <= layer_11_output_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15_11001))) begin
        mul7_i_10_reg_2195 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage16) & (1'b0 == ap_block_pp12_stage16_11001))) begin
        mul7_i_11_reg_2205 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage17) & (1'b0 == ap_block_pp12_stage17_11001))) begin
        mul7_i_12_reg_2210 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage18) & (1'b0 == ap_block_pp12_stage18_11001))) begin
        mul7_i_13_reg_2215 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage7) & (1'b0 == ap_block_pp12_stage7_11001))) begin
        mul7_i_3_reg_2115 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage8) & (1'b0 == ap_block_pp12_stage8_11001))) begin
        mul7_i_4_reg_2125 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10_11001))) begin
        mul7_i_6_reg_2150 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage11) & (1'b0 == ap_block_pp12_stage11_11001))) begin
        mul7_i_7_reg_2160 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage12) & (1'b0 == ap_block_pp12_stage12_11001))) begin
        mul7_i_8_reg_2170 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage13) & (1'b0 == ap_block_pp12_stage13_11001))) begin
        mul7_i_9_reg_2180 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4_11001))) begin
        or_ln180_1_reg_2080[2 : 0] <= or_ln180_1_fu_1454_p3[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2_11001))) begin
        or_ln_reg_2064[2 : 0] <= or_ln_fu_1433_p3[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4_11001)))) begin
        reg_1036 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001)))) begin
        reg_1041 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage19) & (1'b0 == ap_block_pp12_stage19_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage6) & (1'b0 == ap_block_pp12_stage6_11001)))) begin
        reg_1046 <= grp_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage79) & (1'b0 == ap_block_pp12_stage79_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage74) & (1'b0 == ap_block_pp12_stage74_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage69) & (1'b0 == ap_block_pp12_stage69_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage64) & (1'b0 == ap_block_pp12_stage64_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage59) & (1'b0 == ap_block_pp12_stage59_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage54) & (1'b0 == ap_block_pp12_stage54_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage49) & (1'b0 == ap_block_pp12_stage49_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage44) & (1'b0 == ap_block_pp12_stage44_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage39) & (1'b0 == ap_block_pp12_stage39_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage34) & (1'b0 == ap_block_pp12_stage34_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage29) & (1'b0 == ap_block_pp12_stage29_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage24) & (1'b0 == ap_block_pp12_stage24_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage19) & (1'b0 == ap_block_pp12_stage19_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9_11001)) | ((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14_11001)))) begin
        reg_1051 <= grp_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln200_fu_1062_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        single_pixel_reg_1683 <= infer_input_V_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001) & (icmp_ln299_fu_1646_p2 == 1'd0))) begin
        trunc_ln301_reg_2234 <= trunc_ln301_fu_1652_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1_11001))) begin
        xor_ln180_reg_2052 <= xor_ln180_fu_1422_p2;
    end
end

always @ (*) begin
    if ((icmp_ln200_fu_1062_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln176_reg_2043 == 1'd1)) begin
        ap_condition_pp12_exit_iter0_state70 = 1'b1;
    end else begin
        ap_condition_pp12_exit_iter0_state70 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln299_fu_1646_p2 == 1'd1)) begin
        ap_condition_pp13_exit_iter0_state151 = 1'b1;
    end else begin
        ap_condition_pp13_exit_iter0_state151 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln31_fu_1105_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_infer_output_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state154))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp12_iter1 == 1'b0) & (ap_enable_reg_pp12_iter0 == 1'b0))) begin
        ap_idle_pp12 = 1'b1;
    end else begin
        ap_idle_pp12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter2 == 1'b0) & (ap_enable_reg_pp13_iter1 == 1'b0) & (ap_enable_reg_pp13_iter0 == 1'b0))) begin
        ap_idle_pp13 = 1'b1;
    end else begin
        ap_idle_pp13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp12_iter1 == 1'b1) & (icmp_ln176_reg_2043 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        ap_phi_mux_i_2_phi_fu_895_p4 = add_ln176_reg_2145;
    end else begin
        ap_phi_mux_i_2_phi_fu_895_p4 = i_2_reg_891;
    end
end

always @ (*) begin
    if (((icmp_ln200_reg_1679 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_740_p4 = add_ln200_reg_1674;
    end else begin
        ap_phi_mux_i_phi_fu_740_p4 = i_reg_736;
    end
end

always @ (*) begin
    if (((regslice_both_infer_output_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state154))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((empty_75_reg_2090 == 2'd1) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        ap_sig_allocacmp_layer_12_output_3_1_load = grp_fu_992_p2;
    end else begin
        ap_sig_allocacmp_layer_12_output_3_1_load = layer_12_output_3_1_fu_306;
    end
end

always @ (*) begin
    if (((empty_75_reg_2090 == 2'd3) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        ap_sig_allocacmp_layer_12_output_3_2_load_1 = grp_fu_992_p2;
    end else begin
        ap_sig_allocacmp_layer_12_output_3_2_load_1 = layer_12_output_3_2_fu_314;
    end
end

always @ (*) begin
    if (((empty_75_reg_2090 == 2'd2) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        ap_sig_allocacmp_layer_12_output_3_3_load = grp_fu_992_p2;
    end else begin
        ap_sig_allocacmp_layer_12_output_3_3_load = layer_12_output_3_3_fu_310;
    end
end

always @ (*) begin
    if (((empty_75_reg_2090 == 2'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        ap_sig_allocacmp_layer_12_output_3_load = grp_fu_992_p2;
    end else begin
        ap_sig_allocacmp_layer_12_output_3_load = layer_12_output_3_fu_302;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1006_ce = 1'b1;
    end else begin
        grp_fu_1006_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2244_ce = grp_dense_relu_fu_982_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_2244_ce = grp_dense_relu_1_fu_972_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_2244_ce = grp_dense_relu_2_fu_962_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2244_ce = grp_max_pooling2d_fu_956_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2244_ce = grp_max_pooling2d_1_fu_950_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2244_ce = grp_max_pooling2d_2_fu_944_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_2244_ce = grp_conv2d_fu_934_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_2244_ce = grp_conv2d_1_fu_924_grp_fu_2244_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_2244_ce = grp_conv2d_2_fu_914_grp_fu_2244_p_ce;
    end else begin
        grp_fu_2244_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2244_opcode = grp_dense_relu_fu_982_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_2244_opcode = grp_dense_relu_1_fu_972_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_2244_opcode = grp_dense_relu_2_fu_962_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2244_opcode = grp_max_pooling2d_fu_956_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2244_opcode = grp_max_pooling2d_1_fu_950_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2244_opcode = grp_max_pooling2d_2_fu_944_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_2244_opcode = grp_conv2d_fu_934_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_2244_opcode = grp_conv2d_1_fu_924_grp_fu_2244_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_2244_opcode = grp_conv2d_2_fu_914_grp_fu_2244_p_opcode;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2244_p0 = grp_dense_relu_fu_982_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_2244_p0 = grp_dense_relu_1_fu_972_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_2244_p0 = grp_dense_relu_2_fu_962_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2244_p0 = grp_max_pooling2d_fu_956_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2244_p0 = grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2244_p0 = grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_2244_p0 = grp_conv2d_fu_934_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_2244_p0 = grp_conv2d_1_fu_924_grp_fu_2244_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_2244_p0 = grp_conv2d_2_fu_914_grp_fu_2244_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2244_p1 = grp_dense_relu_fu_982_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_2244_p1 = grp_dense_relu_1_fu_972_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_2244_p1 = grp_dense_relu_2_fu_962_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2244_p1 = grp_max_pooling2d_fu_956_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2244_p1 = grp_max_pooling2d_1_fu_950_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2244_p1 = grp_max_pooling2d_2_fu_944_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_2244_p1 = grp_conv2d_fu_934_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_2244_p1 = grp_conv2d_1_fu_924_grp_fu_2244_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_2244_p1 = grp_conv2d_2_fu_914_grp_fu_2244_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2248_ce = grp_max_pooling2d_fu_956_grp_fu_2248_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2248_ce = grp_max_pooling2d_1_fu_950_grp_fu_2248_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2248_ce = grp_max_pooling2d_2_fu_944_grp_fu_2248_p_ce;
    end else begin
        grp_fu_2248_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2248_opcode = grp_max_pooling2d_fu_956_grp_fu_2248_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2248_opcode = grp_max_pooling2d_1_fu_950_grp_fu_2248_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2248_opcode = grp_max_pooling2d_2_fu_944_grp_fu_2248_p_opcode;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2248_p0 = grp_max_pooling2d_fu_956_grp_fu_2248_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2248_p0 = grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2248_p0 = grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_2248_p1 = grp_max_pooling2d_fu_956_grp_fu_2248_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_2248_p1 = grp_max_pooling2d_1_fu_950_grp_fu_2248_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_2248_p1 = grp_max_pooling2d_2_fu_944_grp_fu_2248_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_992_ce = grp_dense_relu_fu_982_grp_fu_992_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_992_ce = grp_dense_relu_1_fu_972_grp_fu_992_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_992_ce = grp_dense_relu_2_fu_962_grp_fu_992_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_992_ce = grp_conv2d_fu_934_grp_fu_992_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_992_ce = grp_conv2d_1_fu_924_grp_fu_992_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_992_ce = grp_conv2d_2_fu_914_grp_fu_992_p_ce;
    end else begin
        grp_fu_992_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_992_p0 = grp_dense_relu_fu_982_grp_fu_992_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_992_p0 = grp_dense_relu_1_fu_972_grp_fu_992_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_992_p0 = grp_dense_relu_2_fu_962_grp_fu_992_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_992_p0 = grp_conv2d_fu_934_grp_fu_992_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_992_p0 = grp_conv2d_1_fu_924_grp_fu_992_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_992_p0 = grp_conv2d_2_fu_914_grp_fu_992_p_din0;
    end else if ((((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage80) & (1'b0 == ap_block_pp12_stage80)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage75) & (1'b0 == ap_block_pp12_stage75)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage70) & (1'b0 == ap_block_pp12_stage70)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage65) & (1'b0 == ap_block_pp12_stage65)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage60) & (1'b0 == ap_block_pp12_stage60)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage55) & (1'b0 == ap_block_pp12_stage55)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage50) & (1'b0 == ap_block_pp12_stage50)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage45) & (1'b0 == ap_block_pp12_stage45)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage40) & (1'b0 == ap_block_pp12_stage40)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage35) & (1'b0 == ap_block_pp12_stage35)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage30) & (1'b0 == ap_block_pp12_stage30)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage25) & (1'b0 == ap_block_pp12_stage25)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage20) & (1'b0 == ap_block_pp12_stage20)))) begin
        grp_fu_992_p0 = reg_1051;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_fu_992_p0 = tmp_fu_1475_p6;
    end else begin
        grp_fu_992_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_992_p1 = grp_dense_relu_fu_982_grp_fu_992_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_992_p1 = grp_dense_relu_1_fu_972_grp_fu_992_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_992_p1 = grp_dense_relu_2_fu_962_grp_fu_992_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_992_p1 = grp_conv2d_fu_934_grp_fu_992_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_992_p1 = grp_conv2d_1_fu_924_grp_fu_992_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_992_p1 = grp_conv2d_2_fu_914_grp_fu_992_p_din1;
    end else if (((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1))) begin
        grp_fu_992_p1 = tmp_s_fu_1606_p6;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage75) & (1'b0 == ap_block_pp12_stage75))) begin
        grp_fu_992_p1 = mul7_i_13_reg_2215;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage70) & (1'b0 == ap_block_pp12_stage70))) begin
        grp_fu_992_p1 = mul7_i_12_reg_2210;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage65) & (1'b0 == ap_block_pp12_stage65))) begin
        grp_fu_992_p1 = mul7_i_11_reg_2205;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage60) & (1'b0 == ap_block_pp12_stage60))) begin
        grp_fu_992_p1 = mul7_i_10_reg_2195;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage50) & (1'b0 == ap_block_pp12_stage50))) begin
        grp_fu_992_p1 = mul7_i_9_reg_2180;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage45) & (1'b0 == ap_block_pp12_stage45))) begin
        grp_fu_992_p1 = mul7_i_8_reg_2170;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage40) & (1'b0 == ap_block_pp12_stage40))) begin
        grp_fu_992_p1 = mul7_i_7_reg_2160;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage35) & (1'b0 == ap_block_pp12_stage35))) begin
        grp_fu_992_p1 = mul7_i_6_reg_2150;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage25) & (1'b0 == ap_block_pp12_stage25))) begin
        grp_fu_992_p1 = mul7_i_4_reg_2125;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage20) & (1'b0 == ap_block_pp12_stage20))) begin
        grp_fu_992_p1 = mul7_i_3_reg_2115;
    end else if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage80) & (1'b0 == ap_block_pp12_stage80)))) begin
        grp_fu_992_p1 = reg_1046;
    end else if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage55) & (1'b0 == ap_block_pp12_stage55)))) begin
        grp_fu_992_p1 = reg_1041;
    end else if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage30) & (1'b0 == ap_block_pp12_stage30)))) begin
        grp_fu_992_p1 = reg_1036;
    end else begin
        grp_fu_992_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_996_ce = grp_dense_relu_fu_982_grp_fu_996_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_996_ce = grp_dense_relu_1_fu_972_grp_fu_996_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_996_ce = grp_dense_relu_2_fu_962_grp_fu_996_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_996_ce = grp_conv2d_fu_934_grp_fu_996_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_996_ce = grp_conv2d_1_fu_924_grp_fu_996_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_996_ce = grp_conv2d_2_fu_914_grp_fu_996_p_ce;
    end else begin
        grp_fu_996_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_996_p0 = grp_dense_relu_fu_982_grp_fu_996_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_996_p0 = grp_dense_relu_1_fu_972_grp_fu_996_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_996_p0 = grp_dense_relu_2_fu_962_grp_fu_996_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_996_p0 = grp_conv2d_fu_934_grp_fu_996_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_996_p0 = grp_conv2d_1_fu_924_grp_fu_996_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_996_p0 = grp_conv2d_2_fu_914_grp_fu_996_p_din0;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage16) & (1'b0 == ap_block_pp12_stage16))) begin
        grp_fu_996_p0 = layer_11_output_load_15_reg_2038;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15))) begin
        grp_fu_996_p0 = layer_11_output_load_14_reg_2033;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14))) begin
        grp_fu_996_p0 = layer_11_output_load_13_reg_2018;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage13) & (1'b0 == ap_block_pp12_stage13))) begin
        grp_fu_996_p0 = layer_11_output_load_12_reg_2013;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage12) & (1'b0 == ap_block_pp12_stage12))) begin
        grp_fu_996_p0 = layer_11_output_load_11_reg_1998;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage11) & (1'b0 == ap_block_pp12_stage11))) begin
        grp_fu_996_p0 = layer_11_output_load_10_reg_1993;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10))) begin
        grp_fu_996_p0 = layer_11_output_load_9_reg_1978;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9))) begin
        grp_fu_996_p0 = layer_11_output_load_8_reg_1973;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage8) & (1'b0 == ap_block_pp12_stage8))) begin
        grp_fu_996_p0 = layer_11_output_load_7_reg_1958;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage7) & (1'b0 == ap_block_pp12_stage7))) begin
        grp_fu_996_p0 = layer_11_output_load_6_reg_1953;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage6) & (1'b0 == ap_block_pp12_stage6))) begin
        grp_fu_996_p0 = layer_11_output_load_5_reg_1938;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_fu_996_p0 = layer_11_output_load_4_reg_1933;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4))) begin
        grp_fu_996_p0 = layer_11_output_load_3_reg_1918;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3))) begin
        grp_fu_996_p0 = layer_11_output_load_2_reg_1913;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2))) begin
        grp_fu_996_p0 = layer_11_output_load_1_reg_1898;
    end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1))) begin
        grp_fu_996_p0 = layer_11_output_load_reg_1893;
    end else begin
        grp_fu_996_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_996_p1 = grp_dense_relu_fu_982_grp_fu_996_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_996_p1 = grp_dense_relu_1_fu_972_grp_fu_996_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_996_p1 = grp_dense_relu_2_fu_962_grp_fu_996_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_996_p1 = grp_conv2d_fu_934_grp_fu_996_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_996_p1 = grp_conv2d_1_fu_924_grp_fu_996_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_996_p1 = grp_conv2d_2_fu_914_grp_fu_996_p_din1;
    end else if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage12) & (1'b0 == ap_block_pp12_stage12)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage6) & (1'b0 == ap_block_pp12_stage6)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage11) & (1'b0 == ap_block_pp12_stage11)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage8) & (1'b0 == ap_block_pp12_stage8)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage16) & (1'b0 == ap_block_pp12_stage16)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage13) & (1'b0 == ap_block_pp12_stage13)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage7) & (1'b0 == ap_block_pp12_stage7)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1)))) begin
        grp_fu_996_p1 = layer_12_weights_q0;
    end else begin
        grp_fu_996_p1 = layer_12_weights_q0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0))) begin
        grp_load_fu_1009_p1 = layer_12_output_3_fu_302;
    end else if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_load_fu_1009_p1 = ap_sig_allocacmp_layer_12_output_3_load;
    end else begin
        grp_load_fu_1009_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0))) begin
        grp_load_fu_1012_p1 = layer_12_output_3_1_fu_306;
    end else if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_load_fu_1012_p1 = ap_sig_allocacmp_layer_12_output_3_1_load;
    end else begin
        grp_load_fu_1012_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0))) begin
        grp_load_fu_1015_p1 = layer_12_output_3_3_fu_310;
    end else if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_load_fu_1015_p1 = ap_sig_allocacmp_layer_12_output_3_3_load;
    end else begin
        grp_load_fu_1015_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0))) begin
        grp_load_fu_1018_p1 = layer_12_output_3_2_fu_314;
    end else if (((icmp_ln176_reg_2043 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
        grp_load_fu_1018_p1 = ap_sig_allocacmp_layer_12_output_3_2_load_1;
    end else begin
        grp_load_fu_1018_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        image_input_address0 = image_input_addr_1_reg_1707_pp1_iter11_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        image_input_address0 = i_cast_fu_1068_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        image_input_address0 = grp_conv2d_2_fu_914_input_r_address0;
    end else begin
        image_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        image_input_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        image_input_ce0 = grp_conv2d_2_fu_914_input_r_ce0;
    end else begin
        image_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        image_input_ce1 = 1'b1;
    end else begin
        image_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        image_input_d0 = conv12_i_reg_1723;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        image_input_d0 = conv_reg_1688;
    end else begin
        image_input_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln31_reg_1698_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((icmp_ln200_reg_1679_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        image_input_we0 = 1'b1;
    end else begin
        image_input_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln200_fu_1062_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        infer_input_V_TDATA_blk_n = infer_input_V_TVALID_int_regslice;
    end else begin
        infer_input_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln200_fu_1062_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        infer_input_V_TREADY_int_regslice = 1'b1;
    end else begin
        infer_input_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0) & (ap_enable_reg_pp13_iter2 == 1'b1) & (1'b0 == ap_block_pp13_stage0)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0)))) begin
        infer_output_V_TDATA_blk_n = infer_output_V_TREADY_int_regslice;
    end else begin
        infer_output_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        infer_output_V_TVALID_int_regslice = 1'b1;
    end else begin
        infer_output_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer_10_output_address0 = p_cast12_fu_1325_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_10_output_address0 = grp_dense_relu_fu_982_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_10_output_address0 = grp_dense_relu_1_fu_972_output_r_address0;
    end else begin
        layer_10_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer_10_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_10_output_ce0 = grp_dense_relu_fu_982_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_10_output_ce0 = grp_dense_relu_1_fu_972_output_r_ce0;
    end else begin
        layer_10_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer_10_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_10_output_d0 = grp_dense_relu_1_fu_972_output_r_d0;
    end else begin
        layer_10_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond408_fu_1319_p2 == 1'd0))) begin
        layer_10_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_10_output_we0 = grp_dense_relu_1_fu_972_output_r_we0;
    end else begin
        layer_10_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        layer_11_output_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        layer_11_output_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        layer_11_output_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        layer_11_output_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        layer_11_output_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        layer_11_output_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        layer_11_output_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_11_output_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        layer_11_output_address0 = p_cast13_fu_1342_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_11_output_address0 = grp_dense_relu_fu_982_output_r_address0;
    end else begin
        layer_11_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        layer_11_output_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        layer_11_output_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        layer_11_output_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        layer_11_output_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        layer_11_output_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        layer_11_output_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        layer_11_output_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        layer_11_output_address1 = 64'd0;
    end else begin
        layer_11_output_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47))) begin
        layer_11_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_11_output_ce0 = grp_dense_relu_fu_982_output_r_ce0;
    end else begin
        layer_11_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        layer_11_output_ce1 = 1'b1;
    end else begin
        layer_11_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        layer_11_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_11_output_d0 = grp_dense_relu_fu_982_output_r_d0;
    end else begin
        layer_11_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (exitcond397_fu_1336_p2 == 1'd0))) begin
        layer_11_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer_11_output_we0 = grp_dense_relu_fu_982_output_r_we0;
    end else begin
        layer_11_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp12_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15))) begin
            layer_12_weights_address0 = zext_ln180_14_fu_1601_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14))) begin
            layer_12_weights_address0 = zext_ln180_13_fu_1593_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage13) & (1'b0 == ap_block_pp12_stage13))) begin
            layer_12_weights_address0 = zext_ln180_12_fu_1585_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage12) & (1'b0 == ap_block_pp12_stage12))) begin
            layer_12_weights_address0 = zext_ln180_11_fu_1577_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage11) & (1'b0 == ap_block_pp12_stage11))) begin
            layer_12_weights_address0 = zext_ln180_10_fu_1569_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10))) begin
            layer_12_weights_address0 = zext_ln180_9_fu_1559_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9))) begin
            layer_12_weights_address0 = zext_ln180_8_fu_1540_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage8) & (1'b0 == ap_block_pp12_stage8))) begin
            layer_12_weights_address0 = zext_ln180_7_fu_1525_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage7) & (1'b0 == ap_block_pp12_stage7))) begin
            layer_12_weights_address0 = zext_ln180_6_fu_1512_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage6) & (1'b0 == ap_block_pp12_stage6))) begin
            layer_12_weights_address0 = zext_ln180_5_fu_1504_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5))) begin
            layer_12_weights_address0 = zext_ln180_4_fu_1496_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4))) begin
            layer_12_weights_address0 = zext_ln180_3_fu_1462_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3))) begin
            layer_12_weights_address0 = zext_ln180_2_fu_1449_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2))) begin
            layer_12_weights_address0 = zext_ln180_1_fu_1441_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1))) begin
            layer_12_weights_address0 = zext_ln180_fu_1428_p1;
        end else if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
            layer_12_weights_address0 = i_2_cast14_fu_1417_p1;
        end else begin
            layer_12_weights_address0 = 'bx;
        end
    end else begin
        layer_12_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage15) & (1'b0 == ap_block_pp12_stage15_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage12) & (1'b0 == ap_block_pp12_stage12_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage9) & (1'b0 == ap_block_pp12_stage9_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage6) & (1'b0 == ap_block_pp12_stage6_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage14) & (1'b0 == ap_block_pp12_stage14_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage11) & (1'b0 == ap_block_pp12_stage11_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage8) & (1'b0 == ap_block_pp12_stage8_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage5) & (1'b0 == ap_block_pp12_stage5_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage13) & (1'b0 == ap_block_pp12_stage13_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage10) & (1'b0 == ap_block_pp12_stage10_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage7) & (1'b0 == ap_block_pp12_stage7_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage4) & (1'b0 == ap_block_pp12_stage4_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1) & (1'b0 == ap_block_pp12_stage1_11001)))) begin
        layer_12_weights_ce0 = 1'b1;
    end else begin
        layer_12_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_2_output_address0 = p_cast_fu_1206_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_2_output_address0 = grp_max_pooling2d_2_fu_944_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_2_output_address0 = grp_conv2d_2_fu_914_output_r_address0;
    end else begin
        layer_2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_2_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_2_output_ce0 = grp_max_pooling2d_2_fu_944_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_2_output_ce0 = grp_conv2d_2_fu_914_output_r_ce0;
    end else begin
        layer_2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_2_output_ce1 = grp_max_pooling2d_2_fu_944_input_r_ce1;
    end else begin
        layer_2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_2_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_2_output_d0 = grp_conv2d_2_fu_914_output_r_d0;
    end else begin
        layer_2_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (exitcond4715_fu_1200_p2 == 1'd0))) begin
        layer_2_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_2_output_we0 = grp_conv2d_2_fu_914_output_r_we0;
    end else begin
        layer_2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_3_output_address0 = p_cast5_fu_1223_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_3_output_address0 = grp_max_pooling2d_2_fu_944_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_3_output_address0 = grp_conv2d_1_fu_924_input_r_address0;
    end else begin
        layer_3_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_3_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_3_output_ce0 = grp_max_pooling2d_2_fu_944_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_3_output_ce0 = grp_conv2d_1_fu_924_input_r_ce0;
    end else begin
        layer_3_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_3_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_3_output_d0 = grp_max_pooling2d_2_fu_944_output_r_d0;
    end else begin
        layer_3_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (exitcond4614_fu_1217_p2 == 1'd0))) begin
        layer_3_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_3_output_we0 = grp_max_pooling2d_2_fu_944_output_r_we0;
    end else begin
        layer_3_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_4_output_address0 = p_cast7_fu_1240_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_4_output_address0 = grp_max_pooling2d_1_fu_950_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_4_output_address0 = grp_conv2d_1_fu_924_output_r_address0;
    end else begin
        layer_4_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_4_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_4_output_ce0 = grp_max_pooling2d_1_fu_950_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_4_output_ce0 = grp_conv2d_1_fu_924_output_r_ce0;
    end else begin
        layer_4_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_4_output_ce1 = grp_max_pooling2d_1_fu_950_input_r_ce1;
    end else begin
        layer_4_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_4_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_4_output_d0 = grp_conv2d_1_fu_924_output_r_d0;
    end else begin
        layer_4_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond4513_fu_1234_p2 == 1'd0))) begin
        layer_4_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_4_output_we0 = grp_conv2d_1_fu_924_output_r_we0;
    end else begin
        layer_4_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_5_output_address0 = p_cast8_fu_1257_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_5_output_address0 = grp_max_pooling2d_1_fu_950_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_5_output_address0 = grp_conv2d_fu_934_input_r_address0;
    end else begin
        layer_5_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_5_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_5_output_ce0 = grp_max_pooling2d_1_fu_950_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_5_output_ce0 = grp_conv2d_fu_934_input_r_ce0;
    end else begin
        layer_5_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_5_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_5_output_d0 = grp_max_pooling2d_1_fu_950_output_r_d0;
    end else begin
        layer_5_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (exitcond4412_fu_1251_p2 == 1'd0))) begin
        layer_5_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_5_output_we0 = grp_max_pooling2d_1_fu_950_output_r_we0;
    end else begin
        layer_5_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_6_output_address0 = p_cast9_fu_1274_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_6_output_address0 = grp_max_pooling2d_fu_956_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_6_output_address0 = grp_conv2d_fu_934_output_r_address0;
    end else begin
        layer_6_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_6_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_6_output_ce0 = grp_max_pooling2d_fu_956_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_6_output_ce0 = grp_conv2d_fu_934_output_r_ce0;
    end else begin
        layer_6_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_6_output_ce1 = grp_max_pooling2d_fu_956_input_r_ce1;
    end else begin
        layer_6_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_6_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_6_output_d0 = grp_conv2d_fu_934_output_r_d0;
    end else begin
        layer_6_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) & (exitcond4311_fu_1268_p2 == 1'd0))) begin
        layer_6_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_6_output_we0 = grp_conv2d_fu_934_output_r_we0;
    end else begin
        layer_6_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_7_output_address0 = p_cast10_fu_1291_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_7_output_address0 = grp_dense_relu_2_fu_962_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_7_output_address0 = grp_max_pooling2d_fu_956_output_r_address0;
    end else begin
        layer_7_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_7_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_7_output_ce0 = grp_dense_relu_2_fu_962_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_7_output_ce0 = grp_max_pooling2d_fu_956_output_r_ce0;
    end else begin
        layer_7_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_7_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_7_output_d0 = grp_max_pooling2d_fu_956_output_r_d0;
    end else begin
        layer_7_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond4210_fu_1285_p2 == 1'd0))) begin
        layer_7_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_7_output_we0 = grp_max_pooling2d_fu_956_output_r_we0;
    end else begin
        layer_7_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_9_output_address0 = p_cast11_fu_1308_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_9_output_address0 = grp_dense_relu_1_fu_972_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_9_output_address0 = grp_dense_relu_2_fu_962_output_r_address0;
    end else begin
        layer_9_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_9_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer_9_output_ce0 = grp_dense_relu_1_fu_972_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_9_output_ce0 = grp_dense_relu_2_fu_962_output_r_ce0;
    end else begin
        layer_9_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_9_output_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_9_output_d0 = grp_dense_relu_2_fu_962_output_r_d0;
    end else begin
        layer_9_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (exitcond419_fu_1302_p2 == 1'd0))) begin
        layer_9_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_9_output_we0 = grp_dense_relu_2_fu_962_output_r_we0;
    end else begin
        layer_9_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln200_fu_1062_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln200_fu_1062_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln31_fu_1105_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln31_fu_1105_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (exitcond4715_fu_1200_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (grp_conv2d_2_fu_914_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (exitcond4614_fu_1217_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (grp_max_pooling2d_2_fu_944_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond4513_fu_1234_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (grp_conv2d_1_fu_924_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (exitcond4412_fu_1251_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (grp_max_pooling2d_1_fu_950_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (exitcond4311_fu_1268_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (grp_conv2d_fu_934_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (exitcond4210_fu_1285_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (grp_max_pooling2d_fu_956_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (exitcond419_fu_1302_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (grp_dense_relu_2_fu_962_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (exitcond408_fu_1319_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (grp_dense_relu_1_fu_972_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (exitcond397_fu_1336_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (grp_dense_relu_fu_982_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (exitcond386_fu_1365_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_pp12_stage0;
        end
        ap_ST_fsm_pp12_stage0 : begin
            if ((1'b0 == ap_block_pp12_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage0;
            end
        end
        ap_ST_fsm_pp12_stage1 : begin
            if ((1'b0 == ap_block_pp12_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage1;
            end
        end
        ap_ST_fsm_pp12_stage2 : begin
            if ((1'b0 == ap_block_pp12_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage2;
            end
        end
        ap_ST_fsm_pp12_stage3 : begin
            if ((1'b0 == ap_block_pp12_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage3;
            end
        end
        ap_ST_fsm_pp12_stage4 : begin
            if ((1'b0 == ap_block_pp12_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage4;
            end
        end
        ap_ST_fsm_pp12_stage5 : begin
            if ((1'b0 == ap_block_pp12_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage5;
            end
        end
        ap_ST_fsm_pp12_stage6 : begin
            if ((1'b0 == ap_block_pp12_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage6;
            end
        end
        ap_ST_fsm_pp12_stage7 : begin
            if ((1'b0 == ap_block_pp12_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage7;
            end
        end
        ap_ST_fsm_pp12_stage8 : begin
            if ((1'b0 == ap_block_pp12_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage8;
            end
        end
        ap_ST_fsm_pp12_stage9 : begin
            if ((1'b0 == ap_block_pp12_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage9;
            end
        end
        ap_ST_fsm_pp12_stage10 : begin
            if ((~((icmp_ln176_reg_2043 == 1'd1) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b0 == ap_block_pp12_stage10_subdone)) & (1'b0 == ap_block_pp12_stage10_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage11;
            end else if (((icmp_ln176_reg_2043 == 1'd1) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b0 == ap_block_pp12_stage10_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage10;
            end
        end
        ap_ST_fsm_pp12_stage11 : begin
            if ((1'b0 == ap_block_pp12_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage11;
            end
        end
        ap_ST_fsm_pp12_stage12 : begin
            if ((1'b0 == ap_block_pp12_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage12;
            end
        end
        ap_ST_fsm_pp12_stage13 : begin
            if ((1'b0 == ap_block_pp12_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage13;
            end
        end
        ap_ST_fsm_pp12_stage14 : begin
            if ((1'b0 == ap_block_pp12_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage14;
            end
        end
        ap_ST_fsm_pp12_stage15 : begin
            if ((1'b0 == ap_block_pp12_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage15;
            end
        end
        ap_ST_fsm_pp12_stage16 : begin
            if ((1'b0 == ap_block_pp12_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage16;
            end
        end
        ap_ST_fsm_pp12_stage17 : begin
            if ((1'b0 == ap_block_pp12_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage17;
            end
        end
        ap_ST_fsm_pp12_stage18 : begin
            if ((1'b0 == ap_block_pp12_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage18;
            end
        end
        ap_ST_fsm_pp12_stage19 : begin
            if ((1'b0 == ap_block_pp12_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage19;
            end
        end
        ap_ST_fsm_pp12_stage20 : begin
            if ((1'b0 == ap_block_pp12_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage20;
            end
        end
        ap_ST_fsm_pp12_stage21 : begin
            if ((1'b0 == ap_block_pp12_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage21;
            end
        end
        ap_ST_fsm_pp12_stage22 : begin
            if ((1'b0 == ap_block_pp12_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage22;
            end
        end
        ap_ST_fsm_pp12_stage23 : begin
            if ((1'b0 == ap_block_pp12_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage23;
            end
        end
        ap_ST_fsm_pp12_stage24 : begin
            if ((1'b0 == ap_block_pp12_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage24;
            end
        end
        ap_ST_fsm_pp12_stage25 : begin
            if ((1'b0 == ap_block_pp12_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage25;
            end
        end
        ap_ST_fsm_pp12_stage26 : begin
            if ((1'b0 == ap_block_pp12_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage26;
            end
        end
        ap_ST_fsm_pp12_stage27 : begin
            if ((1'b0 == ap_block_pp12_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage27;
            end
        end
        ap_ST_fsm_pp12_stage28 : begin
            if ((1'b0 == ap_block_pp12_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage28;
            end
        end
        ap_ST_fsm_pp12_stage29 : begin
            if ((1'b0 == ap_block_pp12_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage29;
            end
        end
        ap_ST_fsm_pp12_stage30 : begin
            if ((1'b0 == ap_block_pp12_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage30;
            end
        end
        ap_ST_fsm_pp12_stage31 : begin
            if ((1'b0 == ap_block_pp12_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage31;
            end
        end
        ap_ST_fsm_pp12_stage32 : begin
            if ((1'b0 == ap_block_pp12_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage32;
            end
        end
        ap_ST_fsm_pp12_stage33 : begin
            if ((1'b0 == ap_block_pp12_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage33;
            end
        end
        ap_ST_fsm_pp12_stage34 : begin
            if ((1'b0 == ap_block_pp12_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage34;
            end
        end
        ap_ST_fsm_pp12_stage35 : begin
            if ((1'b0 == ap_block_pp12_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage35;
            end
        end
        ap_ST_fsm_pp12_stage36 : begin
            if ((1'b0 == ap_block_pp12_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage36;
            end
        end
        ap_ST_fsm_pp12_stage37 : begin
            if ((1'b0 == ap_block_pp12_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage37;
            end
        end
        ap_ST_fsm_pp12_stage38 : begin
            if ((1'b0 == ap_block_pp12_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage38;
            end
        end
        ap_ST_fsm_pp12_stage39 : begin
            if ((1'b0 == ap_block_pp12_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage39;
            end
        end
        ap_ST_fsm_pp12_stage40 : begin
            if ((1'b0 == ap_block_pp12_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage40;
            end
        end
        ap_ST_fsm_pp12_stage41 : begin
            if ((1'b0 == ap_block_pp12_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage41;
            end
        end
        ap_ST_fsm_pp12_stage42 : begin
            if ((1'b0 == ap_block_pp12_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage42;
            end
        end
        ap_ST_fsm_pp12_stage43 : begin
            if ((1'b0 == ap_block_pp12_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage43;
            end
        end
        ap_ST_fsm_pp12_stage44 : begin
            if ((1'b0 == ap_block_pp12_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage44;
            end
        end
        ap_ST_fsm_pp12_stage45 : begin
            if ((1'b0 == ap_block_pp12_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage45;
            end
        end
        ap_ST_fsm_pp12_stage46 : begin
            if ((1'b0 == ap_block_pp12_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage46;
            end
        end
        ap_ST_fsm_pp12_stage47 : begin
            if ((1'b0 == ap_block_pp12_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage47;
            end
        end
        ap_ST_fsm_pp12_stage48 : begin
            if ((1'b0 == ap_block_pp12_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage48;
            end
        end
        ap_ST_fsm_pp12_stage49 : begin
            if ((1'b0 == ap_block_pp12_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage49;
            end
        end
        ap_ST_fsm_pp12_stage50 : begin
            if ((1'b0 == ap_block_pp12_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage50;
            end
        end
        ap_ST_fsm_pp12_stage51 : begin
            if ((1'b0 == ap_block_pp12_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage51;
            end
        end
        ap_ST_fsm_pp12_stage52 : begin
            if ((1'b0 == ap_block_pp12_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage52;
            end
        end
        ap_ST_fsm_pp12_stage53 : begin
            if ((1'b0 == ap_block_pp12_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage53;
            end
        end
        ap_ST_fsm_pp12_stage54 : begin
            if ((1'b0 == ap_block_pp12_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage54;
            end
        end
        ap_ST_fsm_pp12_stage55 : begin
            if ((1'b0 == ap_block_pp12_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage55;
            end
        end
        ap_ST_fsm_pp12_stage56 : begin
            if ((1'b0 == ap_block_pp12_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage56;
            end
        end
        ap_ST_fsm_pp12_stage57 : begin
            if ((1'b0 == ap_block_pp12_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage57;
            end
        end
        ap_ST_fsm_pp12_stage58 : begin
            if ((1'b0 == ap_block_pp12_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage58;
            end
        end
        ap_ST_fsm_pp12_stage59 : begin
            if ((1'b0 == ap_block_pp12_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage59;
            end
        end
        ap_ST_fsm_pp12_stage60 : begin
            if ((1'b0 == ap_block_pp12_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage60;
            end
        end
        ap_ST_fsm_pp12_stage61 : begin
            if ((1'b0 == ap_block_pp12_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage61;
            end
        end
        ap_ST_fsm_pp12_stage62 : begin
            if ((1'b0 == ap_block_pp12_stage62_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage62;
            end
        end
        ap_ST_fsm_pp12_stage63 : begin
            if ((1'b0 == ap_block_pp12_stage63_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage63;
            end
        end
        ap_ST_fsm_pp12_stage64 : begin
            if ((1'b0 == ap_block_pp12_stage64_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage64;
            end
        end
        ap_ST_fsm_pp12_stage65 : begin
            if ((1'b0 == ap_block_pp12_stage65_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage65;
            end
        end
        ap_ST_fsm_pp12_stage66 : begin
            if ((1'b0 == ap_block_pp12_stage66_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage66;
            end
        end
        ap_ST_fsm_pp12_stage67 : begin
            if ((1'b0 == ap_block_pp12_stage67_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage67;
            end
        end
        ap_ST_fsm_pp12_stage68 : begin
            if ((1'b0 == ap_block_pp12_stage68_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage68;
            end
        end
        ap_ST_fsm_pp12_stage69 : begin
            if ((1'b0 == ap_block_pp12_stage69_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage69;
            end
        end
        ap_ST_fsm_pp12_stage70 : begin
            if ((1'b0 == ap_block_pp12_stage70_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage70;
            end
        end
        ap_ST_fsm_pp12_stage71 : begin
            if ((1'b0 == ap_block_pp12_stage71_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage71;
            end
        end
        ap_ST_fsm_pp12_stage72 : begin
            if ((1'b0 == ap_block_pp12_stage72_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage72;
            end
        end
        ap_ST_fsm_pp12_stage73 : begin
            if ((1'b0 == ap_block_pp12_stage73_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage73;
            end
        end
        ap_ST_fsm_pp12_stage74 : begin
            if ((1'b0 == ap_block_pp12_stage74_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage74;
            end
        end
        ap_ST_fsm_pp12_stage75 : begin
            if ((1'b0 == ap_block_pp12_stage75_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage75;
            end
        end
        ap_ST_fsm_pp12_stage76 : begin
            if ((1'b0 == ap_block_pp12_stage76_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage76;
            end
        end
        ap_ST_fsm_pp12_stage77 : begin
            if ((1'b0 == ap_block_pp12_stage77_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage77;
            end
        end
        ap_ST_fsm_pp12_stage78 : begin
            if ((1'b0 == ap_block_pp12_stage78_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage78;
            end
        end
        ap_ST_fsm_pp12_stage79 : begin
            if ((1'b0 == ap_block_pp12_stage79_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage79;
            end
        end
        ap_ST_fsm_pp12_stage80 : begin
            if ((1'b0 == ap_block_pp12_stage80_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage80;
            end
        end
        ap_ST_fsm_pp12_stage81 : begin
            if ((1'b0 == ap_block_pp12_stage81_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage81;
            end
        end
        ap_ST_fsm_pp12_stage82 : begin
            if ((1'b0 == ap_block_pp12_stage82_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage82;
            end
        end
        ap_ST_fsm_pp12_stage83 : begin
            if ((1'b0 == ap_block_pp12_stage83_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage83;
            end
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_pp13_stage0;
        end
        ap_ST_fsm_pp13_stage0 : begin
            if ((~((ap_enable_reg_pp13_iter1 == 1'b0) & (1'b0 == ap_block_pp13_stage0_subdone) & (icmp_ln299_fu_1646_p2 == 1'd1) & (ap_enable_reg_pp13_iter0 == 1'b1)) & ~((ap_enable_reg_pp13_iter2 == 1'b1) & (ap_enable_reg_pp13_iter1 == 1'b0) & (1'b0 == ap_block_pp13_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage0;
            end else if ((((ap_enable_reg_pp13_iter2 == 1'b1) & (ap_enable_reg_pp13_iter1 == 1'b0) & (1'b0 == ap_block_pp13_stage0_subdone)) | ((ap_enable_reg_pp13_iter1 == 1'b0) & (1'b0 == ap_block_pp13_stage0_subdone) & (icmp_ln299_fu_1646_p2 == 1'd1) & (ap_enable_reg_pp13_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage0;
            end
        end
        ap_ST_fsm_state154 : begin
            if (((regslice_both_infer_output_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state154))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln176_fu_1545_p2 = (i_2_reg_891 + 3'd1);

assign add_ln180_1_fu_1534_p2 = ($signed(i_2_cast4_fu_1530_p1) + $signed(6'd36));

assign add_ln180_2_fu_1564_p2 = ($signed(i_2_cast4_reg_2135) + $signed(6'd44));

assign add_ln180_fu_1490_p2 = ($signed(i_2_cast21_fu_1467_p1) + $signed(5'd20));

assign add_ln200_fu_1056_p2 = (ap_phi_mux_i_phi_fu_740_p4 + 12'd1);

assign add_ln299_fu_1640_p2 = (i_3_reg_903 + 3'd1);

assign add_ln31_1_fu_1125_p2 = (i_1_reg_759 + 6'd1);

assign add_ln31_fu_1073_p2 = (indvar_flatten_reg_748 + 12'd1);

assign add_ln33_fu_1188_p2 = (select_ln31_fu_1117_p3 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp12_stage0 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp12_stage1 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp12_stage10 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp12_stage11 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp12_stage12 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp12_stage13 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp12_stage14 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp12_stage15 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp12_stage16 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp12_stage17 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp12_stage18 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp12_stage19 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp12_stage2 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp12_stage20 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp12_stage24 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp12_stage25 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp12_stage29 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp12_stage3 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp12_stage30 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp12_stage34 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp12_stage35 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp12_stage39 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp12_stage4 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp12_stage40 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_pp12_stage44 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_pp12_stage45 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_pp12_stage49 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_pp12_stage5 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp12_stage50 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_pp12_stage54 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_pp12_stage55 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_pp12_stage59 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_pp12_stage6 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp12_stage60 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_pp12_stage64 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_pp12_stage65 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_pp12_stage69 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_pp12_stage7 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp12_stage70 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_pp12_stage74 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_pp12_stage75 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_pp12_stage79 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_pp12_stage8 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp12_stage80 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_pp12_stage83 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_pp12_stage9 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp13_stage0 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((infer_input_V_TVALID_int_regslice == 1'b0) & (icmp_ln200_fu_1062_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((infer_input_V_TVALID_int_regslice == 1'b0) & (icmp_ln200_fu_1062_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp12_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage48_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage49_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage50 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage50_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage51_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage52_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage53_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage54_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage55 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage55_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage56_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage57_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage58_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage59_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage60 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage60_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage61_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage62_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage62_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage63_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage63_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage64_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage64_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage65 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage65_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage65_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage66_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage66_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage67_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage67_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage68_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage68_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage69_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage69_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage70 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage70_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage70_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage71_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage71_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage72_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage72_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage73_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage73_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage74_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage74_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage75 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage75_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage75_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage76_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage76_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage77_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage77_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage78_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage78_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage79_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage79_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage80 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage80_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage80_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage81_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage81_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage82_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage82_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage83_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage83_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp13_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp13_stage0_01001 = (((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0) & (ap_enable_reg_pp13_iter2 == 1'b1)) | ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp13_stage0_11001 = (((ap_enable_reg_pp13_iter2 == 1'b1) & ((1'b1 == ap_block_state153_io) | ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp13_iter1 == 1'b1) & ((1'b1 == ap_block_state152_io) | ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp13_stage0_subdone = (((ap_enable_reg_pp13_iter2 == 1'b1) & ((1'b1 == ap_block_state153_io) | ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp13_iter1 == 1'b1) & ((1'b1 == ap_block_state152_io) | ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230 == 1'd0)))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp12_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp12_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp12_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp12_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp12_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp12_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp12_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp12_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp12_stage48_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp12_stage49_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp12_stage50_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp12_stage51_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp12_stage52_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp12_stage53_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp12_stage54_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp12_stage55_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp12_stage56_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp12_stage57_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp12_stage58_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp12_stage59_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp12_stage60_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp12_stage61_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp12_stage62_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp12_stage63_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp12_stage64_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp12_stage65_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp12_stage66_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp12_stage67_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp12_stage68_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp12_stage69_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp12_stage70_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp12_stage71_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp12_stage72_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp12_stage73_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp12_stage74_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp12_stage75_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp12_stage76_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp12_stage77_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp12_stage78_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp12_stage79_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp12_stage80_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp12_stage81_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp12_stage82_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp12_stage83_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp12_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp12_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp12_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp12_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp12_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp12_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp13_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state152_io = ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230 == 1'd0));
end

always @ (*) begin
    ap_block_state152_pp13_stage0_iter1 = ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230 == 1'd0));
end

always @ (*) begin
    ap_block_state153_io = ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state153_pp13_stage0_iter2 = ((infer_output_V_TREADY_int_regslice == 1'b0) & (icmp_ln299_reg_2230_pp13_iter1_reg == 1'd0));
end

assign ap_block_state15_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((infer_input_V_TVALID_int_regslice == 1'b0) & (icmp_ln200_fu_1062_p2 == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp12_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp12_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp12_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp12_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp12_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp12_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp12_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp12_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp12_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp12_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp12_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp12_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp12_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp12_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp12_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp12_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp12_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp12_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp12_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp12_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp12_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp12_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp12_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp12_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp12_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp12_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp12_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp12_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp12_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp12_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp12_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp12_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp12_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp12_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp12_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp12_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp12_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp12_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp12_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp12_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp12 = (ap_idle_pp12 ^ 1'b1);

assign ap_enable_pp13 = (ap_idle_pp13 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_40_fu_1099_p2 = (p_shl_fu_1079_p3 - p_shl1_cast_fu_1095_p1);

assign empty_42_fu_1177_p2 = (ii_cast_fu_1173_p1 + select_ln31_1_fu_1157_p3);

assign empty_44_fu_1194_p2 = (empty_43_reg_781 + 17'd1);

assign empty_47_fu_1211_p2 = (empty_46_reg_792 + 15'd1);

assign empty_50_fu_1228_p2 = (empty_49_reg_803 + 15'd1);

assign empty_53_fu_1245_p2 = (empty_52_reg_814 + 13'd1);

assign empty_56_fu_1262_p2 = (empty_55_reg_825 + 12'd1);

assign empty_59_fu_1279_p2 = (empty_58_reg_836 + 10'd1);

assign empty_62_fu_1296_p2 = (empty_61_reg_847 + 7'd1);

assign empty_65_fu_1313_p2 = (empty_64_reg_858 + 6'd1);

assign empty_68_fu_1330_p2 = (empty_67_reg_869 + 5'd1);

assign empty_71_fu_1347_p2 = (empty_70_reg_880 + 3'd1);

assign empty_75_fu_1471_p1 = i_2_reg_891[1:0];

assign exitcond386_fu_1365_p2 = ((empty_70_reg_880 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond397_fu_1336_p2 = ((empty_67_reg_869 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond408_fu_1319_p2 = ((empty_64_reg_858 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond419_fu_1302_p2 = ((empty_61_reg_847 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond4210_fu_1285_p2 = ((empty_58_reg_836 == 10'd800) ? 1'b1 : 1'b0);

assign exitcond4311_fu_1268_p2 = ((empty_55_reg_825 == 12'd3872) ? 1'b1 : 1'b0);

assign exitcond4412_fu_1251_p2 = ((empty_52_reg_814 == 13'd5408) ? 1'b1 : 1'b0);

assign exitcond4513_fu_1234_p2 = ((empty_49_reg_803 == 15'd23328) ? 1'b1 : 1'b0);

assign exitcond4614_fu_1217_p2 = ((empty_46_reg_792 == 15'd26912) ? 1'b1 : 1'b0);

assign exitcond4715_fu_1200_p2 = ((empty_43_reg_781 == 17'd107648) ? 1'b1 : 1'b0);

assign grp_conv2d_1_fu_924_ap_start = grp_conv2d_1_fu_924_ap_start_reg;

assign grp_conv2d_1_fu_924_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_conv2d_1_fu_924_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_conv2d_1_fu_924_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_conv2d_2_fu_914_ap_start = grp_conv2d_2_fu_914_ap_start_reg;

assign grp_conv2d_2_fu_914_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_conv2d_2_fu_914_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_conv2d_2_fu_914_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_conv2d_fu_934_ap_start = grp_conv2d_fu_934_ap_start_reg;

assign grp_conv2d_fu_934_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_conv2d_fu_934_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_conv2d_fu_934_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_dense_relu_1_fu_972_ap_start = grp_dense_relu_1_fu_972_ap_start_reg;

assign grp_dense_relu_1_fu_972_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_dense_relu_1_fu_972_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_dense_relu_1_fu_972_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_dense_relu_2_fu_962_ap_start = grp_dense_relu_2_fu_962_ap_start_reg;

assign grp_dense_relu_2_fu_962_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_dense_relu_2_fu_962_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_dense_relu_2_fu_962_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_dense_relu_fu_982_ap_start = grp_dense_relu_fu_982_ap_start_reg;

assign grp_dense_relu_fu_982_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_dense_relu_fu_982_grp_fu_992_p_dout0 = grp_fu_992_p2;

assign grp_dense_relu_fu_982_grp_fu_996_p_dout0 = grp_fu_996_p2;

assign grp_max_pooling2d_1_fu_950_ap_start = grp_max_pooling2d_1_fu_950_ap_start_reg;

assign grp_max_pooling2d_1_fu_950_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_max_pooling2d_1_fu_950_grp_fu_2248_p_dout0 = grp_fu_2248_p2;

assign grp_max_pooling2d_2_fu_944_ap_start = grp_max_pooling2d_2_fu_944_ap_start_reg;

assign grp_max_pooling2d_2_fu_944_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_max_pooling2d_2_fu_944_grp_fu_2248_p_dout0 = grp_fu_2248_p2;

assign grp_max_pooling2d_fu_956_ap_start = grp_max_pooling2d_fu_956_ap_start_reg;

assign grp_max_pooling2d_fu_956_grp_fu_2244_p_dout0 = grp_fu_2244_p2;

assign grp_max_pooling2d_fu_956_grp_fu_2248_p_dout0 = grp_fu_2248_p2;

assign i_2_cast14_fu_1417_p1 = ap_phi_mux_i_2_phi_fu_895_p4;

assign i_2_cast21_fu_1467_p1 = i_2_reg_891;

assign i_2_cast4_fu_1530_p1 = i_2_reg_891;

assign i_cast_fu_1068_p1 = i_reg_736_pp0_iter4_reg;

assign icmp_ln176_fu_1411_p2 = ((ap_phi_mux_i_2_phi_fu_895_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_1062_p2 = ((ap_phi_mux_i_phi_fu_740_p4 == 12'd3600) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1646_p2 = ((i_3_reg_903 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1105_p2 = ((indvar_flatten_reg_748 == 12'd3600) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1111_p2 = ((ii_reg_770 == 6'd60) ? 1'b1 : 1'b0);

assign ii_cast_fu_1173_p1 = select_ln31_fu_1117_p3;

assign image_input_address1 = zext_ln37_fu_1183_p1;

assign infer_input_V_TREADY = regslice_both_infer_input_V_U_ack_in;

assign infer_output_V_TDATA_int_regslice = tmp_33_fu_1656_p6;

assign infer_output_V_TVALID = regslice_both_infer_output_V_U_vld_out;

assign layer_12_output_0_0_load_reg_1829 = 32'd0;

assign layer_12_output_1_0_load_reg_1834 = 32'd0;

assign layer_12_output_2_0_load_reg_1839 = 32'd0;

assign layer_12_output_3_0_load_reg_1844 = 32'd0;

assign or_ln180_1_fu_1454_p3 = {{2'd2}, {i_2_reg_891}};

assign or_ln180_3_fu_1517_p3 = {{3'd4}, {i_2_reg_891}};

assign or_ln180_4_fu_1551_p3 = {{3'd5}, {i_2_reg_891}};

assign or_ln_fu_1433_p3 = {{1'd1}, {i_2_reg_891}};

assign p_cast10_fu_1291_p1 = empty_58_reg_836;

assign p_cast11_fu_1308_p1 = empty_61_reg_847;

assign p_cast12_fu_1325_p1 = empty_64_reg_858;

assign p_cast13_fu_1342_p1 = empty_67_reg_869;

assign p_cast5_fu_1223_p1 = empty_46_reg_792;

assign p_cast7_fu_1240_p1 = empty_49_reg_803;

assign p_cast8_fu_1257_p1 = empty_52_reg_814;

assign p_cast9_fu_1274_p1 = empty_55_reg_825;

assign p_cast_fu_1206_p1 = empty_43_reg_781;

assign p_mid1_fu_1151_p2 = (p_shl_mid1_fu_1131_p3 - p_shl1_cast_mid1_fu_1147_p1);

assign p_shl1_cast_fu_1095_p1 = p_shl1_fu_1087_p3;

assign p_shl1_cast_mid1_fu_1147_p1 = p_shl1_mid1_fu_1139_p3;

assign p_shl1_fu_1087_p3 = {{i_1_reg_759}, {2'd0}};

assign p_shl1_mid1_fu_1139_p3 = {{add_ln31_1_fu_1125_p2}, {2'd0}};

assign p_shl_fu_1079_p3 = {{i_1_reg_759}, {6'd0}};

assign p_shl_mid1_fu_1131_p3 = {{add_ln31_1_fu_1125_p2}, {6'd0}};

assign select_ln31_1_fu_1157_p3 = ((icmp_ln33_fu_1111_p2[0:0] == 1'b1) ? p_mid1_fu_1151_p2 : empty_40_fu_1099_p2);

assign select_ln31_2_fu_1165_p3 = ((icmp_ln33_fu_1111_p2[0:0] == 1'b1) ? add_ln31_1_fu_1125_p2 : i_1_reg_759);

assign select_ln31_fu_1117_p3 = ((icmp_ln33_fu_1111_p2[0:0] == 1'b1) ? 6'd0 : ii_reg_770);

assign sext_ln180_1_fu_1501_p1 = or_ln_reg_2064;

assign sext_ln180_2_fu_1509_p1 = xor_ln180_reg_2052;

assign sext_ln180_3_fu_1574_p1 = or_ln180_1_reg_2080;

assign sext_ln180_4_fu_1582_p1 = add_ln180_reg_2100;

assign sext_ln180_5_fu_1590_p1 = or_ln_reg_2064;

assign sext_ln180_6_fu_1598_p1 = xor_ln180_reg_2052;

assign sext_ln180_fu_1446_p1 = xor_ln180_reg_2052;

assign tmp_fu_1475_p5 = i_2_reg_891[1:0];

assign trunc_ln301_fu_1652_p1 = i_3_reg_903[1:0];

assign xor_ln180_fu_1422_p2 = (i_2_reg_891 ^ 3'd4);

assign zext_ln180_10_fu_1569_p1 = add_ln180_2_fu_1564_p2;

assign zext_ln180_11_fu_1577_p1 = $unsigned(sext_ln180_3_fu_1574_p1);

assign zext_ln180_12_fu_1585_p1 = $unsigned(sext_ln180_4_fu_1582_p1);

assign zext_ln180_13_fu_1593_p1 = $unsigned(sext_ln180_5_fu_1590_p1);

assign zext_ln180_14_fu_1601_p1 = $unsigned(sext_ln180_6_fu_1598_p1);

assign zext_ln180_1_fu_1441_p1 = $unsigned(or_ln_fu_1433_p3);

assign zext_ln180_2_fu_1449_p1 = $unsigned(sext_ln180_fu_1446_p1);

assign zext_ln180_3_fu_1462_p1 = $unsigned(or_ln180_1_fu_1454_p3);

assign zext_ln180_4_fu_1496_p1 = $unsigned(add_ln180_fu_1490_p2);

assign zext_ln180_5_fu_1504_p1 = $unsigned(sext_ln180_1_fu_1501_p1);

assign zext_ln180_6_fu_1512_p1 = $unsigned(sext_ln180_2_fu_1509_p1);

assign zext_ln180_7_fu_1525_p1 = or_ln180_3_fu_1517_p3;

assign zext_ln180_8_fu_1540_p1 = add_ln180_1_fu_1534_p2;

assign zext_ln180_9_fu_1559_p1 = or_ln180_4_fu_1551_p3;

assign zext_ln180_fu_1428_p1 = $unsigned(xor_ln180_fu_1422_p2);

assign zext_ln37_fu_1183_p1 = empty_42_fu_1177_p2;

always @ (posedge ap_clk) begin
    or_ln_reg_2064[3] <= 1'b1;
    or_ln180_1_reg_2080[4:3] <= 2'b10;
    i_2_cast4_reg_2135[5:3] <= 3'b000;
end

endmodule //infer
