Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Sun Nov  5 17:07:47 2023


Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      57 uses
GTP_DFF_C                   841 uses
GTP_DFF_CE                 2189 uses
GTP_DFF_E                  2063 uses
GTP_DFF_P                   100 uses
GTP_DFF_PE                  240 uses
GTP_DFF_R                   103 uses
GTP_DFF_RE                   55 uses
GTP_DFF_S                     2 uses
GTP_DFF_SE                   21 uses
GTP_DLATCH                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   45 uses
GTP_GRS                       1 use
GTP_INV                      62 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     61 uses
GTP_LUT2                    870 uses
GTP_LUT3                    870 uses
GTP_LUT4                   1198 uses
GTP_LUT5                   2396 uses
GTP_LUT5CARRY              1340 uses
GTP_LUT5M                  1831 uses
GTP_MUX2LUT6                434 uses
GTP_MUX2LUT7                171 uses
GTP_MUX2LUT8                 65 uses
GTP_OSERDES                  60 uses
GTP_PLL_E1                    4 uses
GTP_RAM16X1DP                16 uses
GTP_ROM128X1                 30 uses
GTP_ROM32X1                   8 uses
GTP_ROM64X1                   6 uses

I/O ports: 128
GTP_INBUF                   8 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  28 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 45 uses
GTP_OUTBUFT                42 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8722 of 17536 (49.74%)
	LUTs as dram: 16 of 4440 (0.36%)
	LUTs as logic: 8706
Total Registers: 5671 of 26304 (21.56%)
Total Latches: 8

DRM18K:
Total DRM18K = 45.0 of 48 (93.75%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 131 of 240 (54.58%)


Overview of Control Sets:

Number of unique control sets : 347

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 7        | 1                 6
  [2, 4)      | 79       | 13                66
  [4, 6)      | 34       | 6                 28
  [6, 8)      | 10       | 3                 7
  [8, 10)     | 59       | 8                 51
  [10, 12)    | 14       | 2                 12
  [12, 14)    | 9        | 3                 6
  [14, 16)    | 6        | 3                 3
  [16, Inf)   | 129      | 60                69
--------------------------------------------------------------
  The maximum fanout: 405
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 57
  NO              NO                YES                941
  NO              YES               NO                 105
  YES             NO                NO                 2063
  YES             NO                YES                2429
  YES             YES               NO                 76
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file system_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                    | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system                                                              | 8730     | 5671     | 16                  | 0       | 45      | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 131     | 1           | 0           | 2            | 0        | 1340          | 434          | 171          | 65           | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 0        
| + clkDivder                                                         | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dut                                                               | 6040     | 3906     | 16                  | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 558           | 391          | 163          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_e203_subsys_top                                               | 6040     | 3906     | 16                  | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 558           | 391          | 163          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + aon_rtcToggle_a_dffr                                          | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_e203_subsys_main                                            | 6039     | 3905     | 16                  | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 558           | 391          | 163          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_e203_cpu_top                                              | 4159     | 1908     | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 314           | 297          | 128          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_e203_cpu                                                | 4119     | 1883     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 314           | 297          | 128          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_core                                             | 3918     | 1759     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 314           | 297          | 128          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_e203_biu                                            | 169      | 115      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_biu_icb_arbt                                      | 72       | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo     | 1        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.dat_dfflr                               | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.vld_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_biu_icb_splt                                      | 81       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo| 1        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.dat_dfflr                               | 0        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.vld_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sirv_gnrl_icb_buffer                              | 7        | 106      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sirv_gnrl_cmd_fifo                              | 4        | 71       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.fifo_rf[0].fifo_rf_dffl                  | 1        | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_0_dfflrs                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_31_dfflr                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sirv_gnrl_rsp_fifo                              | 3        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.fifo_rf[0].fifo_rf_dffl                  | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_0_dfflrs                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_31_dfflr                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_e203_exu                                            | 3099     | 1426     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 235           | 291          | 128          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_alu                                      | 1507     | 78       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_bjp                                | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_csrctrl                            | 53       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_dpath                              | 766      | 66       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + sbf_0_dffl                                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + sbf_1_dffl                                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_lsuagu                             | 54       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_muldiv                             | 382      | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + exec_cnt_dfflr                                  | 0        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + flushed_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + muldiv_state_dfflr                              | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + part_prdt_sft1_dfflr                            | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + part_remd_sft1_dfflr                            | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_alu_rglr                               | 37       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_commit                                   | 107      | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_branchslv                              | 39       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_exu_excp                                   | 20       | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + wfi_halt_req_dfflr                              | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_csr                                      | 506      | 275      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 128           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + badaddr_dfflr                                     | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + cause_dfflr                                       | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + counterstop_dfflr                                 | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + epc_dfflr                                         | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + itcmnohold_dfflr                                  | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mcgstop_dfflr                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mcycle_dfflr                                      | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mcycleh_dfflr                                     | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mdvnob2b_dfflr                                    | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + meip_dffr                                         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mie_dfflr                                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + minstret_dfflr                                    | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + minstreth_dfflr                                   | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mscratch_dfflr                                    | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + msip_dffr                                         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mtip_dffr                                         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + mtvec_dfflr                                       | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + status_mie_dfflr                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + status_mpie_dfflr                                 | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_decode                                   | 282      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_disp                                     | 81       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_longpwbck                                | 21       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_oitf                                     | 28       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + depth_gt1.alc_ptr_dfflrs                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + depth_gt1.alc_ptr_flg_dfflrs                      | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + depth_gt1.ret_ptr_dfflrs                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + depth_gt1.ret_ptr_flg_dfflrs                      | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[0].pc_dfflrs                         | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[0].rdidx_dfflrs                      | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[0].rdwen_dfflrs                      | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[0].vld_dfflrs                        | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[1].pc_dfflrs                         | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[1].rdidx_dfflrs                      | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[1].rdwen_dfflrs                      | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + oitf_entries[1].vld_dfflrs                        | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_regfile                                  | 545      | 992      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 256          | 128          | 64           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[1].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[2].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[3].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[4].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[5].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[6].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[7].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[8].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[9].rfno0.rf_dffl                          | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[10].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[11].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[12].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[13].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[14].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[15].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[16].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[17].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[18].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[19].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[20].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[21].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[22].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[23].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[24].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[25].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[26].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[27].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[28].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[29].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[30].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + regfile[31].rfno0.rf_dffl                         | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_exu_wbck                                     | 22       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_e203_ifu                                            | 538      | 177      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 79            | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_ifu_ifetch                                   | 288      | 115      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + dly_flush_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ifu_err_dfflr                                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ifu_hi_ir_dfflr                                   | 0        | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ifu_lo_ir_dfflr                                   | 0        | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ifu_pc_dfflr                                      | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ifu_prdt_taken_dfflr                              | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ir_muldiv_b2b_dfflr                               | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ir_pc_vld_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ir_rs1idx_dfflr                                   | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ir_rs2idx_dfflr                                   | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + ir_valid_dfflr                                    | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + out_flag_dfflr                                    | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + pc_dfflr                                          | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + pc_newpend_dfflr                                  | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + reset_flag_dffrs                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + reset_req_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_ifu_litebpu                                | 10       | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + rs1xn_rdrf_dfflrs                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_ifu_minidec                                | 91       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_e203_exu_decode                               | 91       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_ifu_ift2icb                                  | 250      | 62       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + icb2itcm_dfflr                                    | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + icb2mem_dfflr                                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + icb_addr_2_1_dffl                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + icb_state_dfflr                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + leftover_dffl                                     | 0        | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + leftover_err_dfflr                                | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + req_lane_cross_dfflr                              | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + req_need_0uop_dfflr                               | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + req_need_2uop_dfflr                               | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + req_same_cross_holdup_dfflr                       | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_ifetch_rsp_bypbuf                          | 38       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_bypbuf_fifo                                   | 4        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + dp_gt0.fifo_rf[0].fifo_rf_dffl                | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + dp_gt0.vec_0_dfflrs                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + dp_gt0.vec_31_dfflr                           | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_e203_lsu                                            | 112      | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_e203_lsu_ctrl                                     | 112      | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e203_lsu_splt_stage                             | 1        | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.dat_dfflr                               | 0        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.vld_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_dtcm_ctrl                                        | 57       | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_dtcm_icb_arbt                                       | 6        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo       | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + dp_gt_0.vld_dfflr                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sram_icb_ctrl                                       | 51       | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_byp_icb_cmd_buf                                   | 49       | 52       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_bypbuf_fifo                                     | 4        | 52       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.fifo_rf[0].fifo_rf_dffl                  | 0        | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_0_dfflrs                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_31_dfflr                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sirv_1cyc_sram_ctrl                               | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e1_stage                                        | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.vld_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_irq_sync                                         | 0        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + master_gen.u_ext_irq_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[0].i_is_0.sync_dffr                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[1].i_is_not_0.sync_dffr                    | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + master_gen.u_sft_irq_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[0].i_is_0.sync_dffr                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[1].i_is_not_0.sync_dffr                    | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + master_gen.u_tmr_irq_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[0].i_is_0.sync_dffr                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + sync_gen[1].i_is_not_0.sync_dffr                    | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_itcm_ctrl                                        | 144      | 62       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ifu_holdup_dffl                                       | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_itcm_icb_arbt                                       | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo       | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + dp_gt_0.vld_dfflr                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_itcm_icb_lsu2itcm_n2w                               | 6        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + fifo_dp_1.u_sirv_gnrl_n2w_fifo                      | 2        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + dp_gt_0.dat_dfflr                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + dp_gt_0.vld_dfflr                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sram_icb_ctrl                                       | 57       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_byp_icb_cmd_buf                                   | 53       | 56       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_bypbuf_fifo                                     | 5        | 56       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.fifo_rf[0].fifo_rf_dffl                  | 1        | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_0_dfflrs                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt0.vec_31_dfflr                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sirv_1cyc_sram_ctrl                               | 4        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_e1_stage                                        | 3        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.dat_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + dp_gt_0.vld_dfflr                               | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_reset_ctrl                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_e203_srams                                              | 40       | 25       | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_dtcm_ram                                         | 19       | 13       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_e203_dtcm_gnrl_ram                                  | 19       | 13       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sirv_sim_ram                                      | 19       | 13       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_e203_itcm_ram                                         | 21       | 12       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sirv_sim_ram                                        | 21       | 12       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_e203_subsys_clint                                         | 202      | 132      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 95            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_aon_rtctoggle_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + sync_gen[0].i_is_0.sync_dffr                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + sync_gen[1].i_is_not_0.sync_dffr                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_clint_top                                          | 201      | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 95            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + io_rtcToggle_dffr                                       | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_clint                                            | 200      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 95            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_e203_subsys_mems                                          | 224      | 222      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_mem_fab                                            | 221      | 222      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_i_icb_splt                                            | 154      | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo    | 5        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.dat_dfflr                                   | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.vld_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_gnrl_icb_buffer                                  | 59       | 217      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sirv_gnrl_cmd_fifo                                  | 18       | 145      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.rptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.wptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[0].fifo_rf_dffl                      | 0        | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[1].fifo_rf_dffl                      | 0        | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.rptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_0_dfflrs                                 | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_31_dfflr                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.wptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sirv_gnrl_rsp_fifo                                  | 41       | 72       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.rptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.wptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[0].fifo_rf_dffl                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[1].fifo_rf_dffl                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.rptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_31_dfflr                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.wptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_mrom_top                                           | 3        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_mrom                                             | 3        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_e203_subsys_perips                                        | 1287     | 1494     | 16                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 135           | 94           | 35           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_aon_icb_cdc_tx                                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + buf_nrdy_dfflr                                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_gpioA_apb_icb2apb                                       | 5        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + apb_enable_dfflr                                        | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rsp_fifo                                              | 3        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.fifo_rf[0].fifo_rf_dffl                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.vec_0_dfflrs                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.vec_31_dfflr                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_perips_apb_gpioA                                        | 217      | 513      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 48           | 24           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_perips_apb_uart0                                        | 314      | 414      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 38           | 9            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + uart_interrupt_i                                        | 16       | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + uart_rx_fifo_i                                          | 73       | 157      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 18           | 9            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + uart_rx_i                                               | 54       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + uart_tx_fifo_i                                          | 38       | 141      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + uart_tx_i                                               | 83       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_hclkgen_regs                                       | 9        | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + hfxoscen_dfflrs                                         | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_ASLEEP_dfflrs                                       | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_0_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_1_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_2_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_3_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_4_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_5_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_6_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_M_7_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_N_0_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_N_1_dfflr                                           | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_N_42_dfflr                                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_OD_0_dfflr                                          | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_OD_1_dfflrs                                         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_RESET_dfflrs                                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pllbypass_dfflrs                                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + plloutdiv_dfflr                                         | 0        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + plloutdivby1_dfflrs                                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_ppi_fab                                            | 212      | 207      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_i_icb_splt                                            | 99       | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo    | 1        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.dat_dfflr                                   | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.vld_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_gnrl_icb_buffer                                  | 95       | 201      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sirv_gnrl_cmd_fifo                                  | 56       | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.rptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.wptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[0].fifo_rf_dffl                      | 0        | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[1].fifo_rf_dffl                      | 0        | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.rptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_0_dfflrs                                 | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_31_dfflr                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.wptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sirv_gnrl_rsp_fifo                                  | 39       | 72       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.rptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.dp_gt1.wptr_vec_31_dfflr                     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[0].fifo_rf_dffl                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.fifo_rf[1].fifo_rf_dffl                      | 0        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.rptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.vec_31_dfflr                                 | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt0.wptr_vec_0_dfflrs                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_qspi0_top                                          | 519      | 287      | 16                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 8            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + qspi_TLFragmenter_1                                     | 44       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_repeater                                            | 32       | 29       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + qspi_TLWidthWidget                                      | 8        | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_flash_qspi                                       | 467      | 226      | 16                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 8            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + arb                                                   | 35       | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + fifo                                                  | 58       | 17       | 16                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rxq                                                 | 25       | 7        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + txq                                                 | 22       | 7        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + flash                                                 | 92       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + mac                                                   | 152      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + phy                                                 | 113      | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_uart0_apb_icb2apb                                       | 6        | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + apb_enable_dfflr                                        | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rsp_fifo                                              | 4        | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.fifo_rf[0].fifo_rf_dffl                        | 0        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.vec_0_dfflrs                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dp_gt0.vec_31_dfflr                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_e203_subsys_plic                                          | 167      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sirv_plic_top                                           | 167      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sirv_plic_man                                         | 167      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + enab_r_i[0].irq_enab_dfflr                            | 0        | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + flop_i_irq.plic_irq_i_dffr                            | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + flop_icb_rsp.u_buf_icb_rsp_buf                        | 1        | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.dat_dfflr                                   | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + dp_gt_0.vld_dfflr                                   | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + flop_o_irq.plic_irq_id_dffr                           | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + flop_o_irq.plic_irq_o_dffr                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + irq_thod_dfflr                                        | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[1].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[2].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[3].irq_pend_dfflr                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[3].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[3].u_LevelGateway_1_1                      | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[4].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[5].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[6].irq_pend_dfflr                          | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[6].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[6].u_LevelGateway_1_1                      | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[7].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[8].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[9].irq_prio_dfflr                          | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[10].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[11].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[12].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[13].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[14].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[15].irq_pend_dfflr                         | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[15].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[15].u_LevelGateway_1_1                     | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + source_gen[16].irq_prio_dfflr                         | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_main_ResetCatchAndSync_2_1                                | 0        | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + reset_n_catch_reg                                         | 0        | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_0                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_1                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_2                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_3                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_4                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_5                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_6                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_7                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_8                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_9                                                   | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_10                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_11                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_12                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_13                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_14                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_15                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_16                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_17                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_18                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + reg_19                                                  | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ip_mmcm                                                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + sysmem_icb_cmd_addr_dfflrs                                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sysmem_icb_cmd_read_dfflrs                                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sysmem_icb_cmd_wdata_dfflrs                                       | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ip                                                         | 365      | 177      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54      | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top                                          | 216      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl                                             | 216      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset                                            | 151      | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top                                           | 149      | 152      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl                                      | 12       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl                                           | 24       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl                                        | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl                                          | 106      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io                                                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                                                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_top                                                         | 396      | 162      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 165           | 19           | 4            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                                 | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                                    | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                                           | 396      | 144      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 165           | 19           | 4            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                                    | 56       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                      | 340      | 112      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 165           | 19           | 4            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_frame_fifo                                                      | 140      | 98       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_frame_fifo                                          | 140      | 98       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                              | 140      | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                                 | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_colorbar_top                                               | 594      | 329      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 117           | 24           | 4            | 1            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + audio_clk_divider                                               | 14       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_clk                                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                                  | 580      | 319      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 109           | 24           | 4            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + packet_assembler                                              | 141      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 11           | 4            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + packet_picker                                                 | 122      | 134      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + audio_clock_regeneration_packet                             | 26       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + audio_sample_packet                                         | 20       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_b                                                  | 14       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_clk                                                | 8        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_g                                                  | 10       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_r                                                  | 10       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tmds_gen[0].tmds_channel                                      | 49       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tmds_gen[1].tmds_channel                                      | 73       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tmds_gen[2].tmds_channel                                      | 85       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_icb32_to_axi64                                                  | 40       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sirv_gnrl_rw_fifo                                             | 23       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.dp_gt1.rptr_vec_31_dfflr                               | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.dp_gt1.wptr_vec_31_dfflr                               | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.fifo_rf[0].fifo_rf_dffl                                | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.fifo_rf[1].fifo_rf_dffl                                | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.fifo_rf[2].fifo_rf_dffl                                | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.fifo_rf[3].fifo_rf_dffl                                | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.rptr_vec_0_dfflrs                                      | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.vec_31_dfflr                                           | 2        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + dp_gt0.wptr_vec_0_dfflrs                                      | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_img_data_pkt                                                    | 161      | 160      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + async_fifo_1024x32b_inst                                        | 113      | 99       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_async_fifo_1024x32b                               | 113      | 99       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                            | 113      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                               | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key2                                                            | 17       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key3                                                            | 17       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_driver                                                      | 56       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_fifo                                                        | 97       | 98       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_lcd_fifo                                            | 97       | 98       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                              | 97       | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                                 | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ps2_top                                                         | 159      | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_spi_drive                                                     | 136      | 101      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rc                                                              | 85       | 63       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rw_ctrl_128bit                                                  | 26       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sd_card_user_top                                                | 493      | 407      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sd_card_top_m0                                                  | 264      | 197      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sd_card_cmd_m0                                                | 152      | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sd_card_sec_read_write_m0                                     | 55       | 89       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + spi_master_m0                                                 | 57       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_card_fifo                                                  | 132      | 113      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sd_card_fifo                                      | 132      | 113      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                            | 132      | 113      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                               | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                       
**************************************************************************************************************************************************************************************************************************************
                                                                                                                                         Clock   Non-clock                                                                            
 Clock                                                                                 Period       Waveform       Type                  Loads       Loads  Sources                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                                                                                   20.000       {0 10}         Declared               4608           9  {CLK50MHZ}                                                                
   pixel_clk                                                                           40.000       {0 20}         Generated (clk)         473           0  {u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0}                          
   pixel_clk_5x                                                                        8.000        {0 4}          Generated (clk)          55           0  {u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1}                          
   axi_clk0                                                                            10.000       {0 5}          Generated (clk)          78           0  {u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2}                                 
   axi_clk1                                                                            20.000       {0 10}         Generated (clk)           0           0  {u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT3}                                 
   phy_clk                                                                             2.000        {0 1}          Generated (clk)          21           3  {u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0}                                 
     phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred  4.000        {0 2}          Generated (phy_clk)       2           0  {u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}         
   pclk                                                                                20.000       {0 10}         Generated (clk)         179           0  {u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1}                                 
   clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred                         41.600       {0 20.8}       Generated (clk)          10           0  {u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2}                          
   clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred                                               119.218      {0 59.609}     Generated (clk)          41           0  {ip_mmcm/u_pll_e1/CLKOUT1}                                                
 eth_rxc                                                                               8.000        {0 4}          Declared                  0           2  {eth_rxc}                                                                 
   gmii_tx_clk_deg                                                                     8.000        {2 6}          Generated (eth_rxc)       2           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT1} 
   gmii_rx_clk                                                                         8.000        {4 8}          Generated (eth_rxc)     234           1  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0} 
======================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz      40.217 MHz         20.000         24.865         -4.865
 gmii_rx_clk                125.000 MHz     181.653 MHz          8.000          5.505          2.495
 pixel_clk                   25.000 MHz     108.460 MHz         40.000          9.220         30.780
 pixel_clk_5x               125.000 MHz     438.596 MHz          8.000          2.280          5.720
 axi_clk0                   100.000 MHz     177.620 MHz         10.000          5.630          4.370
 phy_clk                    500.000 MHz     756.430 MHz          2.000          1.322          0.678
 pclk                        50.000 MHz     148.633 MHz         20.000          6.728         13.272
 clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                             24.038 MHz     309.981 MHz         41.600          3.226         38.374
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                              8.388 MHz     303.951 MHz        119.218          3.290        115.928
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         -4.865   -2993.121            820           9508
 pixel_clk              clk                         12.392       0.000              0             43
 gmii_rx_clk            gmii_rx_clk                  2.495       0.000              0            381
 clk                    gmii_rx_clk                  0.075       0.000              0             20
 pixel_clk              gmii_rx_clk                 -2.849     -15.317             14             14
 pixel_clk              pixel_clk                   30.780       0.000              0            959
 axi_clk0               pixel_clk                    9.081       0.000              0             11
 clk                    pixel_clk                   19.099       0.000              0            161
 gmii_rx_clk            pixel_clk                    7.070       0.000              0             11
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                        pixel_clk                   -1.279      -1.279              1              1
 pixel_clk_5x           pixel_clk_5x                 5.720       0.000              0             61
 pixel_clk              pixel_clk_5x                 6.751       0.000              0             30
 axi_clk0               axi_clk0                     4.370       0.000              0            312
 pixel_clk              axi_clk0                     9.091       0.000              0             11
 pclk                   axi_clk0                     8.702       0.000              0              1
 phy_clk                phy_clk                      0.678       0.000              0             48
 pclk                   pclk                        13.272       0.000              0            349
 phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.786      -3.546              7             10
 clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    38.374       0.000              0             10
 pclk                   phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.249       0.000              0              9
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                        clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                                                   115.928       0.000              0             60
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.601       0.000              0           9508
 pixel_clk              clk                          4.783       0.000              0             43
 gmii_rx_clk            gmii_rx_clk                  0.691       0.000              0            381
 clk                    gmii_rx_clk                  3.420       0.000              0             20
 pixel_clk              gmii_rx_clk                  8.525       0.000              0             14
 pixel_clk              pixel_clk                    0.691       0.000              0            959
 axi_clk0               pixel_clk                    0.546       0.000              0             11
 clk                    pixel_clk                   -3.601    -120.393            129            161
 gmii_rx_clk            pixel_clk                    0.557       0.000              0             11
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                        pixel_clk                    0.937       0.000              0              1
 pixel_clk_5x           pixel_clk_5x                 1.014       0.000              0             61
 pixel_clk              pixel_clk_5x                 0.539       0.000              0             30
 axi_clk0               axi_clk0                     0.691       0.000              0            312
 pixel_clk              axi_clk0                     0.536       0.000              0             11
 pclk                   axi_clk0                     0.933       0.000              0              1
 phy_clk                phy_clk                      1.103       0.000              0             48
 pclk                   pclk                         0.691       0.000              0            349
 phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.449       0.000              0             10
 clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     1.096       0.000              0             10
 pclk                   phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.930     -16.092              9              9
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                        clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
                                                     0.814       0.000              0             60
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         15.516       0.000              0           2445
 pixel_clk              clk                         11.081       0.000              0             51
 clk                    gmii_rx_clk                  0.902       0.000              0            130
 pixel_clk              gmii_rx_clk                 -2.905    -147.128             56             56
 clk                    pixel_clk                   19.554       0.000              0            162
 pixel_clk              pixel_clk                   35.127       0.000              0             98
 clk                    axi_clk0                    10.599       0.000              0             77
 pclk                   pclk                        18.420       0.000              0            147
 clk                    pclk                        20.888       0.000              0             30
 clk                    clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     1.691       0.000              0             10
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          1.706       0.000              0           2445
 pixel_clk              clk                          7.158       0.000              0             51
 clk                    gmii_rx_clk                  2.740       0.000              0            130
 pixel_clk              gmii_rx_clk                 10.078       0.000              0             56
 clk                    pixel_clk                   -1.244    -146.540            160            162
 pixel_clk              pixel_clk                    2.244       0.000              0             98
 clk                    axi_clk0                    -1.249     -93.829             77             77
 pclk                   pclk                         1.124       0.000              0            147
 clk                    pclk                        -1.246     -37.380             30             30
 clk                    clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    -1.249     -12.490             10             10
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 6.750       0.000              0           4608
 gmii_tx_clk_deg                                     2.483       0.000              0              2
 gmii_rx_clk                                         2.483       0.000              0            234
 pixel_clk                                          19.102       0.000              0            473
 pixel_clk_5x                                        2.483       0.000              0             55
 axi_clk0                                            1.625       0.000              0             78
 phy_clk                                             0.147       0.000              0             21
 pclk                                                5.750       0.000              0            179
 clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    20.180       0.000              0             10
 phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred              58.989       0.000              0             41
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[2] (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/Q (GTP_DFF_CE)
                                   net (fanout=92)       1.087       5.434         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/ifu_o_ir [14]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/I0 (GTP_LUT3)
                                   td                    0.210       5.644 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/Z (GTP_LUT3)
                                   net (fanout=8)        0.640       6.284         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_func3_000
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/I0 (GTP_LUT5)
                                   td                    0.174       6.458 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/Z (GTP_LUT5)
                                   net (fanout=6)        0.608       7.066         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_ecall_ebreak_ret_wfi
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/I2 (GTP_LUT3)
                                   td                    0.174       7.240 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/Z (GTP_LUT3)
                                   net (fanout=5)        0.588       7.828         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/_N31412
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/I0 (GTP_LUT5)
                                   td                    0.174       8.002 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/Z (GTP_LUT5)
                                   net (fanout=10)       0.665       8.667         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/I3 (GTP_LUT4)
                                   td                    0.206       8.873 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.610         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/legl_ops
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/I2 (GTP_LUT3)
                                   td                    0.174       9.784 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/Z (GTP_LUT3)
                                   net (fanout=127)      1.241      11.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_sel_alu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/I3 (GTP_LUT4)
                                   td                    0.174      11.199 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/Z (GTP_LUT4)
                                   net (fanout=5)        0.588      11.787         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/op_slttu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/I4 (GTP_LUT5)
                                   td                    0.174      11.961 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      12.491         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/ID (GTP_LUT5M)
                                   td                    0.235      12.726 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/Z (GTP_LUT5M)
                                   net (fanout=70)       0.990      13.716         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_addsub
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/I1 (GTP_LUT5M)
                                   td                    0.282      13.998 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      14.483         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1 [0]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      14.711 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.711         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3842
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.743 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.743         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3843
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.775 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.775         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3844
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.807 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.807         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3845
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.839 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.839         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3846
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.871 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3847
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.903 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.903         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3848
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.935 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.935         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3849
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.967 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.967         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3850
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.999 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.999         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3851
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.031 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.031         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3852
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.063 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.063         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3853
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.095 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.095         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3854
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.127 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.127         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3855
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.159 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.159         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3856
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.191 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3857
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.223 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.223         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3858
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.255 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.255         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3859
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.287 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.287         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3860
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.319 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.319         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3861
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.351 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.351         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3862
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.383 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.383         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3863
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.415 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.415         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3864
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.447 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.447         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3865
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.479 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.479         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3866
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.511 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.511         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3867
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.543 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.543         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3868
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.575 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.575         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3869
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.607 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.607         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3870
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216      15.823 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.686      16.509         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_res [29]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/I4 (GTP_LUT5)
                                   td                    0.275      16.784 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      17.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/_N39232
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/I4 (GTP_LUT5)
                                   td                    0.174      17.365 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      17.895         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/_N39238
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/I4 (GTP_LUT5)
                                   td                    0.174      18.069 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/Z (GTP_LUT5)
                                   net (fanout=20)       0.743      18.812         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/I0 (GTP_LUT5)
                                   td                    0.174      18.986 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/Z (GTP_LUT5)
                                   net (fanout=52)       0.911      19.897         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/pipe_flush_req
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/I0 (GTP_LUT5)
                                   td                    0.174      20.071 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      20.601         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/ifu_req_pc [23]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/I0 (GTP_LUT5)
                                   td                    0.285      20.886 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      21.371         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39825
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/I4 (GTP_LUT5)
                                   td                    0.239      21.610 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/Z (GTP_LUT5)
                                   net (fanout=16)       0.718      22.328         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_holdup
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/I1 (GTP_LUT5M)
                                   td                    0.282      22.610 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/Z (GTP_LUT5M)
                                   net (fanout=15)       0.711      23.321         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/I4 (GTP_LUT5M)
                                   td                    0.174      23.495 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      23.902         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39626
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/I0 (GTP_LUT5)
                                   td                    0.249      24.151 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      24.759         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/_N39639
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/I4 (GTP_LUT5)
                                   td                    0.174      24.933 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/Z (GTP_LUT5)
                                   net (fanout=18)       0.731      25.664         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_ready
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/I2 (GTP_LUT3)
                                   td                    0.174      25.838 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/Z (GTP_LUT3)
                                   net (fanout=31)       0.818      26.656         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_51/I4 (GTP_LUT5)
                                   td                    0.174      26.830 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_51/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      27.315         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr [3]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[0]/ID (GTP_LUT5M)
                                   td                    0.235      27.550 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[0]/Z (GTP_LUT5M)
                                   net (fanout=16)       1.169      28.719         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48 [0]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[2] (GTP_DRM18K)

 Data arrival time                                                  28.719         Logic Levels: 54 
                                                                                   Logic: 6.599ns(26.720%), Route: 18.098ns(73.280%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.118      23.854                          

 Data required time                                                 23.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.854                          
 Data arrival time                                                  28.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.865                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[3] (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/Q (GTP_DFF_CE)
                                   net (fanout=92)       1.087       5.434         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/ifu_o_ir [14]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/I0 (GTP_LUT3)
                                   td                    0.210       5.644 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/Z (GTP_LUT3)
                                   net (fanout=8)        0.640       6.284         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_func3_000
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/I0 (GTP_LUT5)
                                   td                    0.174       6.458 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/Z (GTP_LUT5)
                                   net (fanout=6)        0.608       7.066         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_ecall_ebreak_ret_wfi
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/I2 (GTP_LUT3)
                                   td                    0.174       7.240 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/Z (GTP_LUT3)
                                   net (fanout=5)        0.588       7.828         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/_N31412
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/I0 (GTP_LUT5)
                                   td                    0.174       8.002 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/Z (GTP_LUT5)
                                   net (fanout=10)       0.665       8.667         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/I3 (GTP_LUT4)
                                   td                    0.206       8.873 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.610         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/legl_ops
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/I2 (GTP_LUT3)
                                   td                    0.174       9.784 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/Z (GTP_LUT3)
                                   net (fanout=127)      1.241      11.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_sel_alu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/I3 (GTP_LUT4)
                                   td                    0.174      11.199 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/Z (GTP_LUT4)
                                   net (fanout=5)        0.588      11.787         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/op_slttu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/I4 (GTP_LUT5)
                                   td                    0.174      11.961 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      12.491         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/ID (GTP_LUT5M)
                                   td                    0.235      12.726 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/Z (GTP_LUT5M)
                                   net (fanout=70)       0.990      13.716         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_addsub
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/I1 (GTP_LUT5M)
                                   td                    0.282      13.998 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      14.483         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1 [0]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      14.711 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.711         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3842
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.743 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.743         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3843
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.775 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.775         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3844
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.807 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.807         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3845
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.839 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.839         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3846
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.871 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3847
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.903 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.903         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3848
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.935 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.935         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3849
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.967 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.967         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3850
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.999 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.999         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3851
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.031 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.031         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3852
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.063 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.063         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3853
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.095 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.095         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3854
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.127 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.127         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3855
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.159 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.159         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3856
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.191 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3857
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.223 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.223         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3858
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.255 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.255         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3859
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.287 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.287         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3860
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.319 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.319         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3861
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.351 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.351         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3862
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.383 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.383         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3863
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.415 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.415         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3864
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.447 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.447         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3865
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.479 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.479         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3866
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.511 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.511         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3867
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.543 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.543         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3868
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.575 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.575         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3869
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.607 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.607         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3870
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216      15.823 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.686      16.509         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_res [29]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/I4 (GTP_LUT5)
                                   td                    0.275      16.784 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      17.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/_N39232
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/I4 (GTP_LUT5)
                                   td                    0.174      17.365 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      17.895         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/_N39238
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/I4 (GTP_LUT5)
                                   td                    0.174      18.069 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/Z (GTP_LUT5)
                                   net (fanout=20)       0.743      18.812         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/I0 (GTP_LUT5)
                                   td                    0.174      18.986 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/Z (GTP_LUT5)
                                   net (fanout=52)       0.911      19.897         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/pipe_flush_req
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/I0 (GTP_LUT5)
                                   td                    0.174      20.071 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      20.601         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/ifu_req_pc [23]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/I0 (GTP_LUT5)
                                   td                    0.285      20.886 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      21.371         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39825
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/I4 (GTP_LUT5)
                                   td                    0.239      21.610 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/Z (GTP_LUT5)
                                   net (fanout=16)       0.718      22.328         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_holdup
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/I1 (GTP_LUT5M)
                                   td                    0.282      22.610 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/Z (GTP_LUT5M)
                                   net (fanout=15)       0.711      23.321         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/I4 (GTP_LUT5M)
                                   td                    0.174      23.495 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      23.902         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39626
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/I0 (GTP_LUT5)
                                   td                    0.249      24.151 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      24.759         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/_N39639
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/I4 (GTP_LUT5)
                                   td                    0.174      24.933 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/Z (GTP_LUT5)
                                   net (fanout=18)       0.731      25.664         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_ready
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/I2 (GTP_LUT3)
                                   td                    0.174      25.838 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/Z (GTP_LUT3)
                                   net (fanout=31)       0.818      26.656         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_54/I4 (GTP_LUT5)
                                   td                    0.174      26.830 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_54/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      27.315         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr [4]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[1]/ID (GTP_LUT5M)
                                   td                    0.235      27.550 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[1]/Z (GTP_LUT5M)
                                   net (fanout=16)       1.169      28.719         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48 [1]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[3] (GTP_DRM18K)

 Data arrival time                                                  28.719         Logic Levels: 54 
                                                                                   Logic: 6.599ns(26.720%), Route: 18.098ns(73.280%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.118      23.854                          

 Data required time                                                 23.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.854                          
 Data arrival time                                                  28.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.865                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[4] (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[14]/Q (GTP_DFF_CE)
                                   net (fanout=92)       1.087       5.434         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/ifu_o_ir [14]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/I0 (GTP_LUT3)
                                   td                    0.210       5.644 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N1022/Z (GTP_LUT3)
                                   net (fanout=8)        0.640       6.284         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_func3_000
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/I0 (GTP_LUT5)
                                   td                    0.174       6.458 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N295/Z (GTP_LUT5)
                                   net (fanout=6)        0.608       7.066         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/rv32_ecall_ebreak_ret_wfi
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/I2 (GTP_LUT3)
                                   td                    0.174       7.240 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/N248_5/Z (GTP_LUT3)
                                   net (fanout=5)        0.588       7.828         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/_N31412
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/I0 (GTP_LUT5)
                                   td                    0.174       8.002 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433_9/Z (GTP_LUT5)
                                   net (fanout=10)       0.665       8.667         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N433
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/I3 (GTP_LUT4)
                                   td                    0.206       8.873 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/N784/Z (GTP_LUT4)
                                   net (fanout=19)       0.737       9.610         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/legl_ops
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/I2 (GTP_LUT3)
                                   td                    0.174       9.784 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N5_7/Z (GTP_LUT3)
                                   net (fanout=127)      1.241      11.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_sel_alu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/I3 (GTP_LUT4)
                                   td                    0.174      11.199 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_2/Z (GTP_LUT4)
                                   net (fanout=5)        0.588      11.787         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/op_slttu
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/I4 (GTP_LUT5)
                                   td                    0.174      11.961 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      12.491         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N42
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/ID (GTP_LUT5M)
                                   td                    0.235      12.726 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N44/Z (GTP_LUT5M)
                                   net (fanout=70)       0.990      13.716         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_addsub
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/I1 (GTP_LUT5M)
                                   td                    0.282      13.998 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N46_0/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      14.483         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1 [0]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      14.711 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.711         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3842
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.743 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.743         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3843
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.775 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.775         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3844
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.807 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.807         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3845
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.839 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.839         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3846
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.871 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.871         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3847
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.903 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.903         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3848
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.935 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.935         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3849
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.967 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.967         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3850
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.999 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.999         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3851
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.031 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.031         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3852
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.063 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.063         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3853
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.095 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.095         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3854
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.127 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.127         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3855
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.159 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.159         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3856
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.191 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3857
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.223 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.223         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3858
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.255 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.255         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3859
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.287 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.287         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3860
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.319 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.319         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3861
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.351 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.351         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3862
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.383 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.383         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3863
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.415 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.415         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3864
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.447 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.447         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3865
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.479 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.479         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3866
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.511 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.511         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3867
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.543 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.543         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3868
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.575 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.575         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3869
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.607 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.607         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/_N3870
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216      15.823 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/N52_30/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.686      16.509         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_res [29]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/I4 (GTP_LUT5)
                                   td                    0.275      16.784 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_26/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      17.191         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/_N39232
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/I4 (GTP_LUT5)
                                   td                    0.174      17.365 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/N183_32/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      17.895         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/_N39238
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/I4 (GTP_LUT5)
                                   td                    0.174      18.069 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/N207_1_4/Z (GTP_LUT5)
                                   net (fanout=20)       0.743      18.812         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/o_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/I0 (GTP_LUT5)
                                   td                    0.174      18.986 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/N30_2/Z (GTP_LUT5)
                                   net (fanout=52)       0.911      19.897         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/pipe_flush_req
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/I0 (GTP_LUT5)
                                   td                    0.174      20.071 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/N144_6[22]/Z (GTP_LUT5)
                                   net (fanout=3)        0.530      20.601         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/ifu_req_pc [23]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/I0 (GTP_LUT5)
                                   td                    0.285      20.886 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N6_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      21.371         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39825
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/I4 (GTP_LUT5)
                                   td                    0.239      21.610 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N27_3/Z (GTP_LUT5)
                                   net (fanout=16)       0.718      22.328         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_lane_holdup
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/I1 (GTP_LUT5M)
                                   td                    0.282      22.610 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186/Z (GTP_LUT5M)
                                   net (fanout=15)       0.711      23.321         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N186
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/I4 (GTP_LUT5M)
                                   td                    0.174      23.495 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      23.902         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/_N39626
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/I0 (GTP_LUT5)
                                   td                    0.249      24.151 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N201_15/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      24.759         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/_N39639
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/I4 (GTP_LUT5)
                                   td                    0.174      24.933 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N209/Z (GTP_LUT5)
                                   net (fanout=18)       0.731      25.664         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_ready
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/I2 (GTP_LUT3)
                                   td                    0.174      25.838 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/N174_1/Z (GTP_LUT3)
                                   net (fanout=31)       0.818      26.656         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_valid
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_57/I4 (GTP_LUT5)
                                   td                    0.174      26.830 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/N69_57/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      27.315         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_addr [5]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[2]/ID (GTP_LUT5M)
                                   td                    0.235      27.550 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48[2]/Z (GTP_LUT5M)
                                   net (fanout=16)       1.169      28.719         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/N48 [2]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/ADDRB[4] (GTP_DRM18K)

 Data arrival time                                                  28.719         Logic Levels: 54 
                                                                                   Logic: 6.599ns(26.720%), Route: 18.098ns(73.280%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_sirv_sim_ram/mem_r_0/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.118      23.854                          

 Data required time                                                 23.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.854                          
 Data arrival time                                                  28.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.865                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WADDR[1] (GTP_RAM16X1DP)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.686       5.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_T_35_addr [1]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WADDR[1] (GTP_RAM16X1DP)

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.317ns(31.605%), Route: 0.686ns(68.395%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.402       4.424                          

 Data required time                                                  4.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.424                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[2]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WADDR[2] (GTP_RAM16X1DP)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[2]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.686       5.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_T_35_addr [2]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WADDR[2] (GTP_RAM16X1DP)

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.317ns(31.605%), Route: 0.686ns(68.395%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.402       4.424                          

 Data required time                                                  4.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.424                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/CLK (GTP_DFF_CE)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_1/WADDR[1] (GTP_RAM16X1DP)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27[1]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.686       5.025         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_T_35_addr [1]
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_1/WADDR[1] (GTP_RAM16X1DP)

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.317ns(31.605%), Route: 0.686ns(68.395%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.402       4.424                          

 Data required time                                                  4.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.424                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)
Endpoint    : u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[9]/Q (GTP_DFF_RE)
                                   net (fanout=9)        0.654       9.143         u_hdmi_colorbar_top/u_video_driver/cy [9]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N248_3/I0 (GTP_LUT5)
                                   td                    0.273       9.416 r       u_hdmi_colorbar_top/u_video_driver/N248_3/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      10.024         _N30781          
                                                                                   u_lcd_driver/N93_inv/I3 (GTP_LUT4)
                                   td                    0.174      10.198 f       u_lcd_driver/N93_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      10.863         u_lcd_driver/N93_inv
                                                                                   u_lcd_driver/N58_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.091 f       u_lcd_driver/N58_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.091         u_lcd_driver/_N3044
                                                                                   u_lcd_driver/N58_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.123 r       u_lcd_driver/N58_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.123         u_lcd_driver/_N3045
                                                                                   u_lcd_driver/N58_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.155 r       u_lcd_driver/N58_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.155         u_lcd_driver/_N3046
                                                                                   u_lcd_driver/N58_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.187 r       u_lcd_driver/N58_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.187         u_lcd_driver/_N3047
                                                                                   u_lcd_driver/N58_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.219 r       u_lcd_driver/N58_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.219         u_lcd_driver/_N3048
                                                                                   u_lcd_driver/N58_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.251 r       u_lcd_driver/N58_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.251         u_lcd_driver/_N3049
                                                                                   u_lcd_driver/N58_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.283 r       u_lcd_driver/N58_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.283         u_lcd_driver/_N3050
                                                                                   u_lcd_driver/N58_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.315 r       u_lcd_driver/N58_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.315         u_lcd_driver/_N3051
                                                                                   u_lcd_driver/N58_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.347 r       u_lcd_driver/N58_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.347         u_lcd_driver/_N3052
                                                                                   u_lcd_driver/N58_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.563 f       u_lcd_driver/N58_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.563         u_lcd_driver/N89 [10]
                                                                           f       u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                  11.563         Logic Levels: 12 
                                                                                   Logic: 1.472ns(43.307%), Route: 1.927ns(56.693%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_driver/h_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                  11.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)
Endpoint    : u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[9]/Q (GTP_DFF_RE)
                                   net (fanout=9)        0.654       9.143         u_hdmi_colorbar_top/u_video_driver/cy [9]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N248_3/I0 (GTP_LUT5)
                                   td                    0.273       9.416 r       u_hdmi_colorbar_top/u_video_driver/N248_3/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      10.024         _N30781          
                                                                                   u_lcd_driver/N93_inv/I3 (GTP_LUT4)
                                   td                    0.174      10.198 f       u_lcd_driver/N93_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      10.863         u_lcd_driver/N93_inv
                                                                                   u_lcd_driver/N58_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.091 f       u_lcd_driver/N58_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.091         u_lcd_driver/_N3044
                                                                                   u_lcd_driver/N58_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.123 r       u_lcd_driver/N58_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.123         u_lcd_driver/_N3045
                                                                                   u_lcd_driver/N58_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.155 r       u_lcd_driver/N58_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.155         u_lcd_driver/_N3046
                                                                                   u_lcd_driver/N58_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.187 r       u_lcd_driver/N58_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.187         u_lcd_driver/_N3047
                                                                                   u_lcd_driver/N58_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.219 r       u_lcd_driver/N58_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.219         u_lcd_driver/_N3048
                                                                                   u_lcd_driver/N58_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.251 r       u_lcd_driver/N58_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.251         u_lcd_driver/_N3049
                                                                                   u_lcd_driver/N58_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.283 r       u_lcd_driver/N58_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.283         u_lcd_driver/_N3050
                                                                                   u_lcd_driver/N58_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.315 r       u_lcd_driver/N58_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.315         u_lcd_driver/_N3051
                                                                                   u_lcd_driver/N58_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.531 f       u_lcd_driver/N58_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.531         u_lcd_driver/N89 [9]
                                                                           f       u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)

 Data arrival time                                                  11.531         Logic Levels: 11 
                                                                                   Logic: 1.440ns(42.768%), Route: 1.927ns(57.232%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_driver/h_cnt[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                  11.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)
Endpoint    : u_lcd_driver/v_cnt[9]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[9]/Q (GTP_DFF_RE)
                                   net (fanout=9)        0.654       9.143         u_hdmi_colorbar_top/u_video_driver/cy [9]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N248_3/I0 (GTP_LUT5)
                                   td                    0.273       9.416 r       u_hdmi_colorbar_top/u_video_driver/N248_3/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      10.024         _N30781          
                                                                                   u_lcd_driver/N96_inv/I3 (GTP_LUT4)
                                   td                    0.174      10.198 f       u_lcd_driver/N96_inv/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      10.863         u_lcd_driver/N96_inv
                                                                                   u_lcd_driver/N69_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.091 f       u_lcd_driver/N69_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.091         u_lcd_driver/_N3055
                                                                                   u_lcd_driver/N69_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.123 r       u_lcd_driver/N69_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.123         u_lcd_driver/_N3056
                                                                                   u_lcd_driver/N69_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.155 r       u_lcd_driver/N69_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.155         u_lcd_driver/_N3057
                                                                                   u_lcd_driver/N69_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.187 r       u_lcd_driver/N69_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.187         u_lcd_driver/_N3058
                                                                                   u_lcd_driver/N69_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.219 r       u_lcd_driver/N69_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.219         u_lcd_driver/_N3059
                                                                                   u_lcd_driver/N69_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.251 r       u_lcd_driver/N69_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.251         u_lcd_driver/_N3060
                                                                                   u_lcd_driver/N69_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.283 r       u_lcd_driver/N69_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.283         u_lcd_driver/_N3061
                                                                                   u_lcd_driver/N69_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.315 r       u_lcd_driver/N69_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.315         u_lcd_driver/_N3062
                                                                                   u_lcd_driver/N69_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.531 f       u_lcd_driver/N69_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.531         u_lcd_driver/N94 [9]
                                                                           f       u_lcd_driver/v_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                  11.531         Logic Levels: 11 
                                                                                   Logic: 1.440ns(42.768%), Route: 1.927ns(57.232%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_driver/v_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                  11.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Hold time                                               0.033       4.105                          

 Data required time                                                  4.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.105                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Hold time                                               0.033       4.105                          

 Data required time                                                  4.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.105                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Hold time                                               0.033       4.105                          

 Data required time                                                  4.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.105                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.505 r       u_eth_top/u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.737       9.242         u_eth_top/u_udp/u_udp_tx/cnt [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N576_1/I0 (GTP_LUT3)
                                   td                    0.230       9.472 f       u_eth_top/u_udp/u_udp_tx/N576_1/Z (GTP_LUT3)
                                   net (fanout=23)       0.759      10.231         u_eth_top/u_udp/u_udp_tx/_N31178
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.187      10.418 r       u_eth_top/u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      10.825         u_eth_top/u_udp/u_udp_tx/_N40642
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.174      10.999 f       u_eth_top/u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.840      11.839         u_eth_top/u_udp/u_udp_tx/N911
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.174      12.013 f       u_eth_top/u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.485      12.498         u_eth_top/u_udp/u_udp_tx/nb1 [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.726 f       u_eth_top/u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.726         u_eth_top/u_udp/u_udp_tx/_N2647
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.758 r       u_eth_top/u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.758         u_eth_top/u_udp/u_udp_tx/_N2648
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.790 r       u_eth_top/u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.790         u_eth_top/u_udp/u_udp_tx/_N2649
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.822 r       u_eth_top/u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.822         u_eth_top/u_udp/u_udp_tx/_N2650
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.854 r       u_eth_top/u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.854         u_eth_top/u_udp/u_udp_tx/_N2651
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.886 r       u_eth_top/u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.886         u_eth_top/u_udp/u_udp_tx/_N2652
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.918 r       u_eth_top/u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.918         u_eth_top/u_udp/u_udp_tx/_N2653
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.950 r       u_eth_top/u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.950         u_eth_top/u_udp/u_udp_tx/_N2654
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.982 r       u_eth_top/u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.982         u_eth_top/u_udp/u_udp_tx/_N2655
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.014 r       u_eth_top/u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.014         u_eth_top/u_udp/u_udp_tx/_N2656
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.046 r       u_eth_top/u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.046         u_eth_top/u_udp/u_udp_tx/_N2657
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.078 r       u_eth_top/u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.078         u_eth_top/u_udp/u_udp_tx/_N2658
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.110 r       u_eth_top/u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.110         u_eth_top/u_udp/u_udp_tx/_N2659
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.142 r       u_eth_top/u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.142         u_eth_top/u_udp/u_udp_tx/_N2660
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.174 r       u_eth_top/u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.174         u_eth_top/u_udp/u_udp_tx/_N2661
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.206 r       u_eth_top/u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.206         u_eth_top/u_udp/u_udp_tx/_N2662
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.238 r       u_eth_top/u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.238         u_eth_top/u_udp/u_udp_tx/_N2663
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.270 r       u_eth_top/u_udp/u_udp_tx/N917_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.270         u_eth_top/u_udp/u_udp_tx/_N2664
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.302 r       u_eth_top/u_udp/u_udp_tx/N917_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.302         u_eth_top/u_udp/u_udp_tx/_N2665
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.216      13.518 f       u_eth_top/u_udp/u_udp_tx/N917_5_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.518         u_eth_top/u_udp/u_udp_tx/N917 [19]
                                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)

 Data arrival time                                                  13.518         Logic Levels: 24 
                                                                                   Logic: 2.110ns(39.528%), Route: 3.228ns(60.472%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      14.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      13.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      16.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.180                          
 clock uncertainty                                      -0.150      16.030                          

 Setup time                                             -0.017      16.013                          

 Data required time                                                 16.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.013                          
 Data arrival time                                                  13.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.505 r       u_eth_top/u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.737       9.242         u_eth_top/u_udp/u_udp_tx/cnt [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N576_1/I0 (GTP_LUT3)
                                   td                    0.230       9.472 f       u_eth_top/u_udp/u_udp_tx/N576_1/Z (GTP_LUT3)
                                   net (fanout=23)       0.759      10.231         u_eth_top/u_udp/u_udp_tx/_N31178
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.187      10.418 r       u_eth_top/u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      10.825         u_eth_top/u_udp/u_udp_tx/_N40642
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.174      10.999 f       u_eth_top/u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.840      11.839         u_eth_top/u_udp/u_udp_tx/N911
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.174      12.013 f       u_eth_top/u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.485      12.498         u_eth_top/u_udp/u_udp_tx/nb1 [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.726 f       u_eth_top/u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.726         u_eth_top/u_udp/u_udp_tx/_N2647
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.758 r       u_eth_top/u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.758         u_eth_top/u_udp/u_udp_tx/_N2648
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.790 r       u_eth_top/u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.790         u_eth_top/u_udp/u_udp_tx/_N2649
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.822 r       u_eth_top/u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.822         u_eth_top/u_udp/u_udp_tx/_N2650
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.854 r       u_eth_top/u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.854         u_eth_top/u_udp/u_udp_tx/_N2651
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.886 r       u_eth_top/u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.886         u_eth_top/u_udp/u_udp_tx/_N2652
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.918 r       u_eth_top/u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.918         u_eth_top/u_udp/u_udp_tx/_N2653
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.950 r       u_eth_top/u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.950         u_eth_top/u_udp/u_udp_tx/_N2654
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.982 r       u_eth_top/u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.982         u_eth_top/u_udp/u_udp_tx/_N2655
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.014 r       u_eth_top/u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.014         u_eth_top/u_udp/u_udp_tx/_N2656
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.046 r       u_eth_top/u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.046         u_eth_top/u_udp/u_udp_tx/_N2657
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.078 r       u_eth_top/u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.078         u_eth_top/u_udp/u_udp_tx/_N2658
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.110 r       u_eth_top/u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.110         u_eth_top/u_udp/u_udp_tx/_N2659
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.142 r       u_eth_top/u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.142         u_eth_top/u_udp/u_udp_tx/_N2660
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.174 r       u_eth_top/u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.174         u_eth_top/u_udp/u_udp_tx/_N2661
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.206 r       u_eth_top/u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.206         u_eth_top/u_udp/u_udp_tx/_N2662
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.238 r       u_eth_top/u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.238         u_eth_top/u_udp/u_udp_tx/_N2663
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.270 r       u_eth_top/u_udp/u_udp_tx/N917_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.270         u_eth_top/u_udp/u_udp_tx/_N2664
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.216      13.486 f       u_eth_top/u_udp/u_udp_tx/N917_5_19/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.486         u_eth_top/u_udp/u_udp_tx/N917 [18]
                                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)

 Data arrival time                                                  13.486         Logic Levels: 23 
                                                                                   Logic: 2.078ns(39.163%), Route: 3.228ns(60.837%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      14.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      13.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      16.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/check_buffer[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.180                          
 clock uncertainty                                      -0.150      16.030                          

 Setup time                                             -0.017      16.013                          

 Data required time                                                 16.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.013                          
 Data arrival time                                                  13.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[17]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.505 r       u_eth_top/u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.737       9.242         u_eth_top/u_udp/u_udp_tx/cnt [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N576_1/I0 (GTP_LUT3)
                                   td                    0.230       9.472 f       u_eth_top/u_udp/u_udp_tx/N576_1/Z (GTP_LUT3)
                                   net (fanout=23)       0.759      10.231         u_eth_top/u_udp/u_udp_tx/_N31178
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.187      10.418 r       u_eth_top/u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      10.825         u_eth_top/u_udp/u_udp_tx/_N40642
                                                                                   u_eth_top/u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.174      10.999 f       u_eth_top/u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.840      11.839         u_eth_top/u_udp/u_udp_tx/N911
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.174      12.013 f       u_eth_top/u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.485      12.498         u_eth_top/u_udp/u_udp_tx/nb1 [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.726 f       u_eth_top/u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.726         u_eth_top/u_udp/u_udp_tx/_N2647
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.758 r       u_eth_top/u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.758         u_eth_top/u_udp/u_udp_tx/_N2648
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.790 r       u_eth_top/u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.790         u_eth_top/u_udp/u_udp_tx/_N2649
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.822 r       u_eth_top/u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.822         u_eth_top/u_udp/u_udp_tx/_N2650
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.854 r       u_eth_top/u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.854         u_eth_top/u_udp/u_udp_tx/_N2651
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.886 r       u_eth_top/u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.886         u_eth_top/u_udp/u_udp_tx/_N2652
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.918 r       u_eth_top/u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.918         u_eth_top/u_udp/u_udp_tx/_N2653
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.950 r       u_eth_top/u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.950         u_eth_top/u_udp/u_udp_tx/_N2654
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.982 r       u_eth_top/u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.982         u_eth_top/u_udp/u_udp_tx/_N2655
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.014 r       u_eth_top/u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.014         u_eth_top/u_udp/u_udp_tx/_N2656
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.046 r       u_eth_top/u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.046         u_eth_top/u_udp/u_udp_tx/_N2657
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.078 r       u_eth_top/u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.078         u_eth_top/u_udp/u_udp_tx/_N2658
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.110 r       u_eth_top/u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.110         u_eth_top/u_udp/u_udp_tx/_N2659
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.142 r       u_eth_top/u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.142         u_eth_top/u_udp/u_udp_tx/_N2660
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.174 r       u_eth_top/u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.174         u_eth_top/u_udp/u_udp_tx/_N2661
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.206 r       u_eth_top/u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.206         u_eth_top/u_udp/u_udp_tx/_N2662
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.238 r       u_eth_top/u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.238         u_eth_top/u_udp/u_udp_tx/_N2663
                                                                                   u_eth_top/u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.216      13.454 f       u_eth_top/u_udp/u_udp_tx/N917_5_18/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.454         u_eth_top/u_udp/u_udp_tx/N917 [17]
                                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/D (GTP_DFF_CE)

 Data arrival time                                                  13.454         Logic Levels: 22 
                                                                                   Logic: 2.046ns(38.794%), Route: 3.228ns(61.206%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      14.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      13.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      16.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.180                          
 clock uncertainty                                      -0.150      16.030                          

 Setup time                                             -0.017      16.013                          

 Data required time                                                 16.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.013                          
 Data arrival time                                                  13.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/gmii_tx_en/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/D (GTP_DFF)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/gmii_tx_en/CLK (GTP_DFF_C)

                                   tco                   0.317       8.497 f       u_eth_top/u_udp/u_udp_tx/gmii_tx_en/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.904         u_eth_top/gmii_tx_en
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/D (GTP_DFF)

 Data arrival time                                                   8.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                       0.000       8.180                          

 Hold time                                               0.033       8.213                          

 Data required time                                                  8.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.213                          
 Data arrival time                                                   8.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/CLK (GTP_DFF)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r_d1/D (GTP_DFF)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/CLK (GTP_DFF)

                                   tco                   0.317       8.497 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/Q (GTP_DFF)
                                   net (fanout=1)        0.407       8.904         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r_d1/D (GTP_DFF)

 Data arrival time                                                   8.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r_d1/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                       0.000       8.180                          

 Hold time                                               0.033       8.213                          

 Data required time                                                  8.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.213                          
 Data arrival time                                                   8.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[4]/CLK (GTP_DFF)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[0]/D (GTP_DFF)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[4]/CLK (GTP_DFF)

                                   tco                   0.317       8.497 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[4]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       8.904         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [4]
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[0]/D (GTP_DFF)

 Data arrival time                                                   8.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                       0.000       8.180                          

 Hold time                                               0.033       8.213                          

 Data required time                                                  8.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.213                          
 Data arrival time                                                   8.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[2][0]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N1703/I2 (GTP_LUT4)
                                   td                    0.256       7.115 r       u_eth_top/u_udp/u_udp_tx/N1703/Z (GTP_LUT4)
                                   net (fanout=16)       0.563       7.678         u_eth_top/u_udp/u_udp_tx/N1703
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][0]/CE (GTP_DFF_E)

 Data arrival time                                                   7.678         Logic Levels: 1  
                                                                                   Logic: 0.581ns(15.892%), Route: 3.075ns(84.108%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[2][1]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N1703/I2 (GTP_LUT4)
                                   td                    0.256       7.115 r       u_eth_top/u_udp/u_udp_tx/N1703/Z (GTP_LUT4)
                                   net (fanout=16)       0.563       7.678         u_eth_top/u_udp/u_udp_tx/N1703
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][1]/CE (GTP_DFF_E)

 Data arrival time                                                   7.678         Logic Levels: 1  
                                                                                   Logic: 0.581ns(15.892%), Route: 3.075ns(84.108%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N1703/I2 (GTP_LUT4)
                                   td                    0.256       7.115 r       u_eth_top/u_udp/u_udp_tx/N1703/Z (GTP_LUT4)
                                   net (fanout=16)       0.563       7.678         u_eth_top/u_udp/u_udp_tx/N1703
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/CE (GTP_DFF_E)

 Data arrival time                                                   7.678         Logic Levels: 1  
                                                                                   Logic: 0.581ns(15.892%), Route: 3.075ns(84.108%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[0][2]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317      24.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.851         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N926/I3 (GTP_LUT5M)
                                   td                    0.281      27.132 f       u_eth_top/u_udp/u_udp_tx/N926/Z (GTP_LUT5M)
                                   net (fanout=4)        0.407      27.539         u_eth_top/u_udp/u_udp_tx/N926
                                                                           f       u_eth_top/u_udp/u_udp_tx/ip_head[0][2]/CE (GTP_DFF_E)

 Data arrival time                                                  27.539         Logic Levels: 1  
                                                                                   Logic: 0.598ns(17.003%), Route: 2.919ns(82.997%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[0][2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Hold time                                              -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  27.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.420                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[0][3]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317      24.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.851         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N926/I3 (GTP_LUT5M)
                                   td                    0.281      27.132 f       u_eth_top/u_udp/u_udp_tx/N926/Z (GTP_LUT5M)
                                   net (fanout=4)        0.407      27.539         u_eth_top/u_udp/u_udp_tx/N926
                                                                           f       u_eth_top/u_udp/u_udp_tx/ip_head[0][3]/CE (GTP_DFF_E)

 Data arrival time                                                  27.539         Logic Levels: 1  
                                                                                   Logic: 0.598ns(17.003%), Route: 2.919ns(82.997%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[0][3]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Hold time                                              -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  27.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.420                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_udp_tx/ip_head[0][5]/CE (GTP_DFF_E)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317      24.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.851         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N926/I3 (GTP_LUT5M)
                                   td                    0.281      27.132 f       u_eth_top/u_udp/u_udp_tx/N926/Z (GTP_LUT5M)
                                   net (fanout=4)        0.407      27.539         u_eth_top/u_udp/u_udp_tx/N926
                                                                           f       u_eth_top/u_udp/u_udp_tx/ip_head[0][5]/CE (GTP_DFF_E)

 Data arrival time                                                  27.539         Logic Levels: 1  
                                                                                   Logic: 0.598ns(17.003%), Route: 2.919ns(82.997%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_udp_tx/ip_head[0][5]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Hold time                                              -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  27.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)
Endpoint    : u_img_data_pkt/img_vsync_txc_d0/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[9]/CLK (GTP_DFF_RE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[9]/Q (GTP_DFF_RE)
                                   net (fanout=9)        0.654       9.143         u_hdmi_colorbar_top/u_video_driver/cy [9]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N248_3/I0 (GTP_LUT5)
                                   td                    0.273       9.416 r       u_hdmi_colorbar_top/u_video_driver/N248_3/Z (GTP_LUT5)
                                   net (fanout=6)        0.608      10.024         _N30781          
                                                                                   u_hdmi_colorbar_top/u_video_driver/N236_1/I4 (GTP_LUT5)
                                   td                    0.174      10.198 f       u_hdmi_colorbar_top/u_video_driver/N236_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      10.683         _N31377          
                                                                                   N156/I0 (GTP_LUT4)
                                   td                    0.164      10.847 r       N156/Z (GTP_LUT4)
                                   net (fanout=2)        0.000      10.847         N156             
                                                                           r       u_img_data_pkt/img_vsync_txc_d0/D (GTP_DFF_C)

 Data arrival time                                                  10.847         Logic Levels: 3  
                                                                                   Logic: 0.936ns(34.886%), Route: 1.747ns(65.114%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/img_vsync_txc_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.032       7.998                          

 Data required time                                                  7.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.998                          
 Data arrival time                                                  10.847                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/tx_busy_flag/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640       9.129         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/tx_busy_flag_ce_mux/I3 (GTP_LUT4)
                                   td                    0.164       9.293 r       u_img_data_pkt/tx_busy_flag_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.293         u_img_data_pkt/_N37056
                                                                           r       u_img_data_pkt/tx_busy_flag/D (GTP_DFF_C)

 Data arrival time                                                   9.293         Logic Levels: 1  
                                                                                   Logic: 0.489ns(43.313%), Route: 0.640ns(56.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/tx_busy_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.032       7.998                          

 Data required time                                                  7.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.998                          
 Data arrival time                                                   9.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/udp_tx_start_en/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640       9.129         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N94/I2 (GTP_LUT3)
                                   td                    0.164       9.293 r       u_img_data_pkt/N94/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       9.293         u_img_data_pkt/N94
                                                                           r       u_img_data_pkt/udp_tx_start_en/D (GTP_DFF_C)

 Data arrival time                                                   9.293         Logic Levels: 1  
                                                                                   Logic: 0.489ns(43.313%), Route: 0.640ns(56.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/udp_tx_start_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Setup time                                             -0.032       7.998                          

 Data required time                                                  7.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.998                          
 Data arrival time                                                   9.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.888         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  48.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Hold time                                               0.033      40.363                          

 Data required time                                                 40.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.363                          
 Data arrival time                                                  48.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.888         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  48.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Hold time                                               0.033      40.363                          

 Data required time                                                 40.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.363                          
 Data arrival time                                                  48.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.888         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  48.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Hold time                                               0.033      40.363                          

 Data required time                                                 40.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.363                          
 Data arrival time                                                  48.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[4]/D (GTP_DFF_R)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.665       9.154         u_hdmi_colorbar_top/u_video_driver/video_data [11]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/I2 (GTP_LUT4)
                                   td                    0.257       9.411 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.896         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N92
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/I2 (GTP_LUT3)
                                   td                    0.174      10.070 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.407      10.477         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N1542
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/I4 (GTP_LUT5)
                                   td                    0.174      10.651 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/Z (GTP_LUT5)
                                   net (fanout=19)       0.737      11.388         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/I4 (GTP_LUT5)
                                   td                    0.174      11.562 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      12.125         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/I0 (GTP_LUT5)
                                   td                    0.239      12.364 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/Z (GTP_LUT5)
                                   net (fanout=7)        0.625      12.989         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N0q_m07 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.288      13.277 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.277         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.co [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.309 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      13.716         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/I0 (GTP_LUT5M)
                                   td                    0.239      13.955 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/Z (GTP_LUT5M)
                                   net (fanout=13)       0.695      14.650         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[0]/I2 (GTP_LUT3)
                                   td                    0.174      14.824 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.485      15.309         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/nb0 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      15.537 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.537         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N2954
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.569 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.569         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N2955
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      15.785 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      16.192         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170 [3]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[2]/I4 (GTP_LUT5)
                                   td                    0.174      16.366 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      16.773         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc_add [3]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.228      17.001 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.001         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N2951
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      17.217 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.217         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176 [4]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[4]/D (GTP_DFF_R)

 Data arrival time                                                  17.217         Logic Levels: 15 
                                                                                   Logic: 3.170ns(35.016%), Route: 5.883ns(64.984%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.017      47.997                          

 Data required time                                                 47.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.997                          
 Data arrival time                                                  17.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        30.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[3]/D (GTP_DFF_R)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.665       9.154         u_hdmi_colorbar_top/u_video_driver/video_data [11]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/I2 (GTP_LUT4)
                                   td                    0.257       9.411 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.896         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N92
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/I2 (GTP_LUT3)
                                   td                    0.174      10.070 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.407      10.477         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N1542
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/I4 (GTP_LUT5)
                                   td                    0.174      10.651 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/Z (GTP_LUT5)
                                   net (fanout=19)       0.737      11.388         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/I4 (GTP_LUT5)
                                   td                    0.174      11.562 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      12.125         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/I0 (GTP_LUT5)
                                   td                    0.239      12.364 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/Z (GTP_LUT5)
                                   net (fanout=7)        0.625      12.989         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N0q_m07 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.288      13.277 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.277         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.co [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.309 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      13.716         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/I0 (GTP_LUT5M)
                                   td                    0.239      13.955 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/Z (GTP_LUT5M)
                                   net (fanout=13)       0.695      14.650         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[0]/I2 (GTP_LUT3)
                                   td                    0.174      14.824 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.485      15.309         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/nb0 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_1/I2 (GTP_LUT5CARRY)
                                   td                    0.282      15.591 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      15.998         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[0]/I4 (GTP_LUT5)
                                   td                    0.174      16.172 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      16.657         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc_add [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186      16.843 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.843         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N2949
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.875 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.875         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N2950
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      17.091 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.091         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176 [3]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[3]/D (GTP_DFF_R)

 Data arrival time                                                  17.091         Logic Levels: 14 
                                                                                   Logic: 2.966ns(33.225%), Route: 5.961ns(66.775%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.017      47.997                          

 Data required time                                                 47.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.997                          
 Data arrival time                                                  17.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        30.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[2]/D (GTP_DFF_R)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/video_data[11]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.665       9.154         u_hdmi_colorbar_top/u_video_driver/video_data [11]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/I2 (GTP_LUT4)
                                   td                    0.257       9.411 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N352_sum0/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.896         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N92
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/I2 (GTP_LUT3)
                                   td                    0.174      10.070 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N1D_maj0_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.407      10.477         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/_N1542
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/I4 (GTP_LUT5)
                                   td                    0.174      10.651 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69_1/Z (GTP_LUT5)
                                   net (fanout=19)       0.737      11.388         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N69
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/I4 (GTP_LUT5)
                                   td                    0.174      11.562 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338_sum1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      12.125         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N338 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/I0 (GTP_LUT5)
                                   td                    0.239      12.364 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N62_sum1/Z (GTP_LUT5)
                                   net (fanout=7)        0.625      12.989         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N0q_m07 [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.288      13.277 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.277         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.co [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.309 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150.slt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      13.716         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N150
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/I0 (GTP_LUT5M)
                                   td                    0.239      13.955 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152/Z (GTP_LUT5M)
                                   net (fanout=13)       0.695      14.650         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N152
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[1]/I2 (GTP_LUT3)
                                   td                    0.174      14.824 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_0[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.407      15.231         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/nb0 [2]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_2/I3 (GTP_LUT5CARRY)
                                   td                    0.383      15.614 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170_4_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      16.021         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N170 [2]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[1]/I4 (GTP_LUT5)
                                   td                    0.174      16.195 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N171_6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      16.602         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc_add [2]
                                                                                   u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      16.884 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.884         u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/N176 [2]
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[2]/D (GTP_DFF_R)

 Data arrival time                                                  16.884         Logic Levels: 12 
                                                                                   Logic: 2.915ns(33.429%), Route: 5.805ns(66.571%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/acc[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  16.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Hold time                                               0.033       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Hold time                                               0.033       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Hold time                                               0.033       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           30.000      30.000 r                        
 CLK50MHZ                                                0.000      30.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      30.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      35.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      35.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      38.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.325      38.494 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      38.901         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  38.901         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  38.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           30.000      30.000 r                        
 CLK50MHZ                                                0.000      30.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      30.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      35.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      35.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      38.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.325      38.494 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      38.901         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  38.901         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  38.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           30.000      30.000 r                        
 CLK50MHZ                                                0.000      30.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      30.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      35.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      35.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      38.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325      38.494 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      38.901         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  38.901         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  38.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      45.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      48.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  48.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      45.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      48.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  48.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      45.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      48.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  48.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][8]/CE (GTP_DFF_E)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/I2 (GTP_LUT5)
                                   td                    0.387      27.246 r       u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/Z (GTP_LUT5)
                                   net (fanout=5)        0.530      27.776         u_hdmi_colorbar_top/u_video_driver/packet_picker/N112
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/I0 (GTP_LUT5)
                                   td                    0.239      28.015 f       u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/Z (GTP_LUT5)
                                   net (fanout=32)       0.640      28.655         u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576
                                                                           f       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][8]/CE (GTP_DFF_E)

 Data arrival time                                                  28.655         Logic Levels: 2  
                                                                                   Logic: 0.951ns(20.527%), Route: 3.682ns(79.473%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.260      47.754                          

 Data required time                                                 47.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.754                          
 Data arrival time                                                  28.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.099                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][9]/CE (GTP_DFF_E)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/I2 (GTP_LUT5)
                                   td                    0.387      27.246 r       u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/Z (GTP_LUT5)
                                   net (fanout=5)        0.530      27.776         u_hdmi_colorbar_top/u_video_driver/packet_picker/N112
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/I0 (GTP_LUT5)
                                   td                    0.239      28.015 f       u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/Z (GTP_LUT5)
                                   net (fanout=32)       0.640      28.655         u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576
                                                                           f       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][9]/CE (GTP_DFF_E)

 Data arrival time                                                  28.655         Logic Levels: 2  
                                                                                   Logic: 0.951ns(20.527%), Route: 3.682ns(79.473%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][9]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.260      47.754                          

 Data required time                                                 47.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.754                          
 Data arrival time                                                  28.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.099                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][10]/CE (GTP_DFF_E)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/I2 (GTP_LUT5)
                                   td                    0.387      27.246 r       u_hdmi_colorbar_top/u_video_driver/packet_picker/N112/Z (GTP_LUT5)
                                   net (fanout=5)        0.530      27.776         u_hdmi_colorbar_top/u_video_driver/packet_picker/N112
                                                                                   u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/I0 (GTP_LUT5)
                                   td                    0.239      28.015 f       u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576_2/Z (GTP_LUT5)
                                   net (fanout=32)       0.640      28.655         u_hdmi_colorbar_top/u_video_driver/packet_picker/N1576
                                                                           f       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][10]/CE (GTP_DFF_E)

 Data arrival time                                                  28.655         Logic Levels: 2  
                                                                                   Logic: 0.951ns(20.527%), Route: 3.682ns(79.473%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/packet_picker/audio_sample_word_packet[0][10]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.260      47.754                          

 Data required time                                                 47.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.754                          
 Data arrival time                                                  28.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317      44.339 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      44.746         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  44.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  44.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317      44.339 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      44.746         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  44.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  44.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317      44.339 f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      44.746         u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  44.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  44.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.325      40.505 r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      40.912         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  40.912         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  40.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.325      40.505 r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      40.912         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  40.912         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  40.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325      40.505 r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      40.912         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  40.912         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Setup time                                             -0.032      47.982                          

 Data required time                                                 47.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.982                          
 Data arrival time                                                  40.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        44.000      44.000 r                        
 eth_rxc                                                 0.000      44.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      44.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      45.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      46.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      45.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      48.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.497 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.904         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  48.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        44.000      44.000 r                        
 eth_rxc                                                 0.000      44.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      44.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      45.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      46.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      45.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      48.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.497 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.904         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  48.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        44.000      44.000 r                        
 eth_rxc                                                 0.000      44.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      44.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      45.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      46.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      45.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      48.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317      48.497 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407      48.904         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  48.904         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Hold time                                               0.033      48.347                          

 Data required time                                                 48.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.347                          
 Data arrival time                                                  48.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/transfer_flag_tri/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     79279.970   79279.970 r                        
 CLK50MHZ                                                0.000   79279.970 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000   79279.970         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211   79281.181 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955   79285.136         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   79285.659 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477   79288.136         clk_8388         
                                                                           r       transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.325   79288.461 r       transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=2)        0.485   79288.946         transfer_flag    
                                                                                   u_img_data_pkt/transfer_flag_tri_ce_mux/I0 (GTP_LUT4)
                                   td                    0.315   79289.261 r       u_img_data_pkt/transfer_flag_tri_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000   79289.261         u_img_data_pkt/_N37060
                                                                           r       u_img_data_pkt/transfer_flag_tri/D (GTP_DFF_C)

 Data arrival time                                               79289.261         Logic Levels: 1  
                                                                                   Logic: 0.640ns(56.889%), Route: 0.485ns(43.111%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                       79280.000   79280.000 r                        
 CLK50MHZ                                                0.000   79280.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000   79280.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211   79281.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955   79285.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   79285.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477   79288.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   79288.164                          
 clock uncertainty                                      -0.150   79288.014                          

 Setup time                                             -0.032   79287.982                          

 Data required time                                              79287.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                              79287.982                          
 Data arrival time                                               79289.261                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.279                          
====================================================================================================

====================================================================================================

Startpoint  : transfer_flag/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/transfer_flag_tri/D (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       transfer_flag/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       transfer_flag/Q (GTP_DFF_C)
                                   net (fanout=2)        0.485       8.968         transfer_flag    
                                                                                   u_img_data_pkt/transfer_flag_tri_ce_mux/I0 (GTP_LUT4)
                                   td                    0.316       9.284 f       u_img_data_pkt/transfer_flag_tri_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.284         u_img_data_pkt/_N37060
                                                                           f       u_img_data_pkt/transfer_flag_tri/D (GTP_DFF_C)

 Data arrival time                                                   9.284         Logic Levels: 1  
                                                                                   Logic: 0.633ns(56.619%), Route: 0.485ns(43.381%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.150       8.314                          

 Hold time                                               0.033       8.347                          

 Data required time                                                  8.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.347                          
 Data arrival time                                                   9.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/R (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.491 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=22)       0.754       9.245         u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/I2 (GTP_LUT3)
                                   td                    0.230       9.475 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.000       9.475         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/I (GTP_INV)
                                   td                    0.000       9.475 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/Z (GTP_INV)
                                   net (fanout=4)        0.530      10.005         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_inv
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/R (GTP_DFF_R)

 Data arrival time                                                  10.005         Logic Levels: 2  
                                                                                   Logic: 0.555ns(30.179%), Route: 1.284ns(69.821%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.291      15.725                          

 Data required time                                                 15.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.725                          
 Data arrival time                                                  10.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_rise_shift[4]/R (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.491 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=22)       0.754       9.245         u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/I2 (GTP_LUT3)
                                   td                    0.230       9.475 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.000       9.475         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/I (GTP_INV)
                                   td                    0.000       9.475 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/Z (GTP_INV)
                                   net (fanout=4)        0.530      10.005         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_inv
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_rise_shift[4]/R (GTP_DFF_R)

 Data arrival time                                                  10.005         Logic Levels: 2  
                                                                                   Logic: 0.555ns(30.179%), Route: 1.284ns(69.821%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.291      15.725                          

 Data required time                                                 15.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.725                          
 Data arrival time                                                  10.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_r/datain_fall_shift[4]/R (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.491 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=22)       0.754       9.245         u_hdmi_colorbar_top/u_video_driver/serializer_clk/bit_cnt [0]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/I2 (GTP_LUT3)
                                   td                    0.230       9.475 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.000       9.475         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/I (GTP_INV)
                                   td                    0.000       9.475 r       u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_1_inv/Z (GTP_INV)
                                   net (fanout=4)        0.530      10.005         u_hdmi_colorbar_top/u_video_driver/serializer_clk/N30_inv
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_r/datain_fall_shift[4]/R (GTP_DFF_R)

 Data arrival time                                                  10.005         Logic Levels: 2  
                                                                                   Logic: 0.555ns(30.179%), Route: 1.284ns(69.821%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_r/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.291      15.725                          

 Data required time                                                 15.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.725                          
 Data arrival time                                                  10.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[0]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF)

                                   tco                   0.317       8.483 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       8.890         u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[0]/I3 (GTP_LUT5)
                                   td                    0.323       9.213 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.213         u_hdmi_colorbar_top/u_video_driver/serializer_b/N34 [0]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[0]/D (GTP_DFF)

 Data arrival time                                                   9.213         Logic Levels: 1  
                                                                                   Logic: 0.640ns(61.127%), Route: 0.407ns(38.873%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   9.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF)

                                   tco                   0.317       8.483 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       8.890         u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift [2]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[1]/I3 (GTP_LUT5)
                                   td                    0.323       9.213 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.213         u_hdmi_colorbar_top/u_video_driver/serializer_b/N34 [1]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/D (GTP_DFF)

 Data arrival time                                                   9.213         Logic Levels: 1  
                                                                                   Logic: 0.640ns(61.127%), Route: 0.407ns(38.873%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   9.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[3]/CLK (GTP_DFF)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[3]/CLK (GTP_DFF)

                                   tco                   0.317       8.483 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.407       8.890         u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift [3]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[2]/I3 (GTP_LUT5)
                                   td                    0.323       9.213 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/N34[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.213         u_hdmi_colorbar_top/u_video_driver/serializer_b/N34 [2]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/D (GTP_DFF)

 Data arrival time                                                   9.213         Logic Levels: 1  
                                                                                   Logic: 0.640ns(61.127%), Route: 0.407ns(38.873%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   9.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[1]/CLK (GTP_DFF_E)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[0]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[1]/CLK (GTP_DFF_E)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.407       8.896         u_hdmi_colorbar_top/u_video_driver/tmds_internal[1] [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[0]/I2 (GTP_LUT5)
                                   td                    0.337       9.233 r       u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.233         u_hdmi_colorbar_top/u_video_driver/serializer_g/N34 [0]
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[0]/D (GTP_DFF)

 Data arrival time                                                   9.233         Logic Levels: 1  
                                                                                   Logic: 0.662ns(61.927%), Route: 0.407ns(38.073%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.032      15.984                          

 Data required time                                                 15.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.984                          
 Data arrival time                                                   9.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[3]/CLK (GTP_DFF_E)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[1]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[3]/CLK (GTP_DFF_E)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[3]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.407       8.896         u_hdmi_colorbar_top/u_video_driver/tmds_internal[1] [3]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[1]/I2 (GTP_LUT5)
                                   td                    0.337       9.233 r       u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.233         u_hdmi_colorbar_top/u_video_driver/serializer_g/N34 [1]
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[1]/D (GTP_DFF)

 Data arrival time                                                   9.233         Logic Levels: 1  
                                                                                   Logic: 0.662ns(61.927%), Route: 0.407ns(38.073%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.032      15.984                          

 Data required time                                                 15.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.984                          
 Data arrival time                                                   9.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[5]/CLK (GTP_DFF_E)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[2]/D (GTP_DFF)
Path Group  : pixel_clk_5x
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[5]/CLK (GTP_DFF_E)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[5]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.407       8.896         u_hdmi_colorbar_top/u_video_driver/tmds_internal[1] [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[2]/I2 (GTP_LUT5)
                                   td                    0.337       9.233 r       u_hdmi_colorbar_top/u_video_driver/serializer_g/N34[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.233         u_hdmi_colorbar_top/u_video_driver/serializer_g/N34 [2]
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[2]/D (GTP_DFF)

 Data arrival time                                                   9.233         Logic Levels: 1  
                                                                                   Logic: 0.662ns(61.927%), Route: 0.407ns(38.073%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        8.000       8.000 r                        
 CLK50MHZ                                                0.000       8.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       8.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      13.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      13.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477      16.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      16.166                          
 clock uncertainty                                      -0.150      16.016                          

 Setup time                                             -0.032      15.984                          

 Data required time                                                 15.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.984                          
 Data arrival time                                                   9.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[9]/CLK (GTP_DFF_SE)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[4]/D (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[9]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[9]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.407       8.888         u_hdmi_colorbar_top/u_video_driver/tmds_internal[0] [9]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Hold time                                               0.033       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[8]/CLK (GTP_DFF_SE)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_rise_shift[4]/D (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[8]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[0].tmds_channel/tmds[8]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.407       8.888         u_hdmi_colorbar_top/u_video_driver/tmds_internal[0] [8]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_rise_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_b/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Hold time                                               0.033       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[9]/CLK (GTP_DFF_SE)
Endpoint    : u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/D (GTP_DFF_R)
Path Group  : pixel_clk_5x
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[9]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/tmds_gen[1].tmds_channel/tmds[9]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.407       8.888         u_hdmi_colorbar_top/u_video_driver/tmds_internal[1] [9]
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (rising edge)                        0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.166         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           r       u_hdmi_colorbar_top/u_video_driver/serializer_g/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Hold time                                               0.033       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_rw_ctrl_128bit/axi_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_0 (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_rw_ctrl_128bit/axi_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_rw_ctrl_128bit/axi_arvalid/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.082         hdmi_axi_arvalid 
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_0 (GTP_DDRC)

 Data arrival time                                                   9.082         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.597%), Route: 0.588ns(64.403%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -4.567      13.452                          

 Data required time                                                 13.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.452                          
 Data arrival time                                                   9.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=13)       0.695       9.189         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_11/I4 (GTP_LUT5)
                                   td                    0.250       9.439 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_11/Z (GTP_LUT5)
                                   net (fanout=11)       0.676      10.115         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [9]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_17/I4 (GTP_LUT5)
                                   td                    0.174      10.289 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_17/Z (GTP_LUT5)
                                   net (fanout=9)        0.654      10.943         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [5]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_19/I2 (GTP_LUT3)
                                   td                    0.174      11.117 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_19/Z (GTP_LUT3)
                                   net (fanout=4)        0.563      11.680         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [3]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      11.908 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.908         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [1]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.940 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [2]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.972 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.972         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [3]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.004 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.004         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [4]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.036 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.036         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [5]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.068 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.068         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [6]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.100 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.100         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [7]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.132 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.132         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [8]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.164 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.164         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [9]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.196 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.196         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [10]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.412 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      12.819         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/nb7 [10]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_6[10]/I0 (GTP_LUT5)
                                   td                    0.220      13.039 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_6[10]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.039         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298 [10]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/D (GTP_DFF_C)

 Data arrival time                                                  13.039         Logic Levels: 15 
                                                                                   Logic: 1.875ns(38.501%), Route: 2.995ns(61.499%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.032      17.987                          

 Data required time                                                 17.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.987                          
 Data arrival time                                                  13.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=13)       0.695       9.189         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_11/I4 (GTP_LUT5)
                                   td                    0.250       9.439 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_11/Z (GTP_LUT5)
                                   net (fanout=11)       0.676      10.115         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [9]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_17/I4 (GTP_LUT5)
                                   td                    0.174      10.289 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_17/Z (GTP_LUT5)
                                   net (fanout=9)        0.654      10.943         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [5]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_19/I2 (GTP_LUT3)
                                   td                    0.174      11.117 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N39_19/Z (GTP_LUT3)
                                   net (fanout=4)        0.563      11.680         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2_b [3]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      11.908 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.908         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [1]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.940 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [2]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.972 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.972         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [3]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.004 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.004         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [4]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.036 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.036         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [5]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.068 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.068         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [6]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.100 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.100         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [7]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.132 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.132         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [8]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.164 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.164         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.co [9]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.380 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_7.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      12.787         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/nb7 [9]
                                                                                   u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_6[9]/I0 (GTP_LUT5)
                                   td                    0.220      13.007 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298_6[9]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.007         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/N298 [9]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/D (GTP_DFF_C)

 Data arrival time                                                  13.007         Logic Levels: 14 
                                                                                   Logic: 1.843ns(38.094%), Route: 2.995ns(61.906%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.032      17.987                          

 Data required time                                                 17.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.987                          
 Data arrival time                                                  13.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[3]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr1 [3]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[3]/D (GTP_DFF_C)

 Data arrival time                                                   8.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.033       8.202                          

 Data required time                                                  8.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.202                          
 Data arrival time                                                   8.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr1 [4]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   8.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.033       8.202                          

 Data required time                                                  8.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.202                          
 Data arrival time                                                   8.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.893         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   8.893         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.033       8.202                          

 Data required time                                                  8.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.202                          
 Data arrival time                                                   8.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.896         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.032      17.987                          

 Data required time                                                 17.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.987                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.896         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [4]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.032      17.987                          

 Data required time                                                 17.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.987                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.896         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [5]
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.032      17.987                          

 Data required time                                                 17.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.987                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Hold time                                               0.033       8.352                          

 Data required time                                                  8.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.352                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Hold time                                               0.033       8.352                          

 Data required time                                                  8.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.352                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.888         u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                   8.888         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Hold time                                               0.033       8.352                          

 Data required time                                                  8.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.352                          
 Data arrival time                                                   8.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : u_rw_ctrl_128bit/init_start/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.608       9.099         ddr_init_done    
                                                                                   u_rw_ctrl_128bit/init_start_ce_mux/I0 (GTP_LUT2)
                                   td                    0.201       9.300 f       u_rw_ctrl_128bit/init_start_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.300         u_rw_ctrl_128bit/_N37049
                                                                           f       u_rw_ctrl_128bit/init_start/D (GTP_DFF_C)

 Data arrival time                                                   9.300         Logic Levels: 1  
                                                                                   Logic: 0.526ns(46.384%), Route: 0.608ns(53.616%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_rw_ctrl_128bit/init_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Setup time                                             -0.017      18.002                          

 Data required time                                                 18.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.002                          
 Data arrival time                                                   9.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : u_rw_ctrl_128bit/init_start/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.608       9.091         ddr_init_done    
                                                                                   u_rw_ctrl_128bit/init_start_ce_mux/I0 (GTP_LUT2)
                                   td                    0.184       9.275 r       u_rw_ctrl_128bit/init_start_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.275         u_rw_ctrl_128bit/_N37049
                                                                           r       u_rw_ctrl_128bit/init_start/D (GTP_DFF_C)

 Data arrival time                                                   9.275         Logic Levels: 1  
                                                                                   Logic: 0.501ns(45.176%), Route: 0.608ns(54.824%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_rw_ctrl_128bit/init_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Hold time                                               0.023       8.342                          

 Data required time                                                  8.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.342                          
 Data arrival time                                                   9.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.000       2.000 r                        
 CLK50MHZ                                                0.000       2.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       2.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       7.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       8.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       9.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.227                          
 clock uncertainty                                      -0.150       9.077                          

 Setup time                                             -0.068       9.009                          

 Data required time                                                  9.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.009                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.000       2.000 r                        
 CLK50MHZ                                                0.000       2.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       2.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       7.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       8.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       9.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.227                          
 clock uncertainty                                      -0.150       9.077                          

 Setup time                                             -0.068       9.009                          

 Data required time                                                  9.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.009                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.000       2.000 r                        
 CLK50MHZ                                                0.000       2.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       2.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       7.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       8.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       9.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.227                          
 clock uncertainty                                      -0.150       9.077                          

 Setup time                                             -0.068       9.009                          

 Data required time                                                  9.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.009                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.227                          
 clock uncertainty                                       0.000       7.227                          

 Hold time                                               0.001       7.228                          

 Data required time                                                  7.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.228                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.227                          
 clock uncertainty                                       0.000       7.227                          

 Hold time                                               0.001       7.228                          

 Data required time                                                  7.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.228                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.227
  Launch Clock Delay      :  7.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.691 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.640       8.331         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.331         Logic Levels: 0  
                                                                                   Logic: 0.464ns(42.029%), Route: 0.640ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.227                          
 clock uncertainty                                       0.000       7.227                          

 Hold time                                               0.001       7.228                          

 Data required time                                                  7.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.228                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PWRITE (GTP_DDRC)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.880       9.371         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/I1 (GTP_LUT4)
                                   td                    0.261       9.632 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      10.039         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N37609
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.213 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.654      10.867         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/I1 (GTP_LUT2)
                                   td                    0.174      11.041 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/Z (GTP_LUT2)
                                   net (fanout=2)        0.485      11.526         u_ddr3_ip/ddrc_pwrite
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PWRITE (GTP_DDRC)

 Data arrival time                                                  11.526         Logic Levels: 3  
                                                                                   Logic: 0.934ns(27.798%), Route: 2.426ns(72.202%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -3.218      24.798                          

 Data required time                                                 24.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.798                          
 Data arrival time                                                  11.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PWRITE (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.880       9.371         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/I1 (GTP_LUT4)
                                   td                    0.261       9.632 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      10.039         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N37609
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.213 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.654      10.867         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/I1 (GTP_LUT2)
                                   td                    0.174      11.041 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/Z (GTP_LUT2)
                                   net (fanout=2)        0.485      11.526         u_ddr3_ip/ddrc_pwrite
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PWRITE (GTP_DDRPHY)

 Data arrival time                                                  11.526         Logic Levels: 3  
                                                                                   Logic: 0.934ns(27.798%), Route: 2.426ns(72.202%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -3.218      24.798                          

 Data required time                                                 24.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.798                          
 Data arrival time                                                  11.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.880       9.371         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/I1 (GTP_LUT4)
                                   td                    0.261       9.632 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      10.039         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N37609
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.213 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.654      10.867         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[0]_3/I3 (GTP_LUT4)
                                   td                    0.174      11.041 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[0]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.858      11.899         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30763
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[5]/I1 (GTP_LUT2)
                                   td                    0.174      12.073 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[5]/Z (GTP_LUT2)
                                   net (fanout=2)        0.485      12.558         u_ddr3_ip/ddrc_paddr [7]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                  12.558         Logic Levels: 4  
                                                                                   Logic: 1.108ns(25.228%), Route: 3.284ns(74.772%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -2.033      25.983                          

 Data required time                                                 25.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.983                          
 Data arrival time                                                  12.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 CLK50MHZ                                                0.000      16.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      16.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      21.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      21.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      22.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      22.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      23.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      25.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.391 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.563      27.954         u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/I4 (GTP_LUT5)
                                   td                    0.164      28.118 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.407      28.525         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  28.525         Logic Levels: 1  
                                                                                   Logic: 1.568ns(61.781%), Route: 0.970ns(38.219%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                  28.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 CLK50MHZ                                                0.000      16.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      16.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      21.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      21.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      22.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      22.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      23.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      25.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.391 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.563      27.954         u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/I4 (GTP_LUT5)
                                   td                    0.164      28.118 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.407      28.525         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  28.525         Logic Levels: 1  
                                                                                   Logic: 1.568ns(61.781%), Route: 0.970ns(38.219%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                  28.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 CLK50MHZ                                                0.000      16.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      16.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      21.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      21.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      22.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      22.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      23.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      25.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.391 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.563      27.954         u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/I4 (GTP_LUT5)
                                   td                    0.164      28.118 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.407      28.525         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N115
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/CE (GTP_DFF_CE)

 Data arrival time                                                  28.525         Logic Levels: 1  
                                                                                   Logic: 1.568ns(61.781%), Route: 0.970ns(38.219%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Setup time                                             -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                  28.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      26.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      27.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      29.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      31.391 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.407      31.798         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  31.798         Logic Levels: 0  
                                                                                   Logic: 1.404ns(77.526%), Route: 0.407ns(22.474%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                       0.150      28.316                          

 Hold time                                               0.033      28.349                          

 Data required time                                                 28.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.349                          
 Data arrival time                                                  31.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      26.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      27.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      29.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      31.307 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.485      31.792         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux_1/I4 (GTP_LUT5)
                                   td                    0.164      31.956 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      31.956         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N37067
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  31.956         Logic Levels: 1  
                                                                                   Logic: 1.484ns(75.368%), Route: 0.485ns(24.632%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                       0.150      28.316                          

 Hold time                                               0.023      28.339                          

 Data required time                                                 28.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.339                          
 Data arrival time                                                  31.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  9.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      26.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      27.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      29.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      31.307 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.485      31.792         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N274_1/I1 (GTP_LUT2)
                                   td                    0.164      31.956 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N274_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      31.956         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N274
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  31.956         Logic Levels: 1  
                                                                                   Logic: 1.484ns(75.368%), Route: 0.485ns(24.632%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                       0.150      28.316                          

 Hold time                                               0.023      28.339                          

 Data required time                                                 28.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.339                          
 Data arrival time                                                  31.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[8]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.082         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/I3 (GTP_LUT5)
                                   td                    0.275       9.357 r       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.764         u_hdmi_colorbar_top/audio_clk_divider/_N40249
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/I4 (GTP_LUT5)
                                   td                    0.174       9.938 f       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/Z (GTP_LUT5)
                                   net (fanout=9)        0.654      10.592         u_hdmi_colorbar_top/audio_clk_divider/N4
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.820 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         u_hdmi_colorbar_top/audio_clk_divider/_N2789
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.852 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.852         u_hdmi_colorbar_top/audio_clk_divider/_N2790
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.884 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.884         u_hdmi_colorbar_top/audio_clk_divider/_N2791
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.916 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.916         u_hdmi_colorbar_top/audio_clk_divider/_N2792
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.948 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.948         u_hdmi_colorbar_top/audio_clk_divider/_N2793
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.980 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.980         u_hdmi_colorbar_top/audio_clk_divider/_N2794
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.012 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.012         u_hdmi_colorbar_top/audio_clk_divider/_N2795
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.228 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.228         u_hdmi_colorbar_top/audio_clk_divider/N31 [8]
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/cnt[8]/D (GTP_DFF_C)

 Data arrival time                                                  11.228         Logic Levels: 10 
                                                                                   Logic: 1.410ns(46.093%), Route: 1.649ns(53.907%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        41.600      41.600 r                        
 CLK50MHZ                                                0.000      41.600 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      41.600         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.811 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      46.766         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      47.292 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477      49.769         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      49.769                          
 clock uncertainty                                      -0.150      49.619                          

 Setup time                                             -0.017      49.602                          

 Data required time                                                 49.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 49.602                          
 Data arrival time                                                  11.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[7]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.082         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/I3 (GTP_LUT5)
                                   td                    0.275       9.357 r       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.764         u_hdmi_colorbar_top/audio_clk_divider/_N40249
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/I4 (GTP_LUT5)
                                   td                    0.174       9.938 f       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/Z (GTP_LUT5)
                                   net (fanout=9)        0.654      10.592         u_hdmi_colorbar_top/audio_clk_divider/N4
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.820 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         u_hdmi_colorbar_top/audio_clk_divider/_N2789
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.852 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.852         u_hdmi_colorbar_top/audio_clk_divider/_N2790
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.884 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.884         u_hdmi_colorbar_top/audio_clk_divider/_N2791
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.916 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.916         u_hdmi_colorbar_top/audio_clk_divider/_N2792
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.948 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.948         u_hdmi_colorbar_top/audio_clk_divider/_N2793
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.980 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.980         u_hdmi_colorbar_top/audio_clk_divider/_N2794
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.196 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.196         u_hdmi_colorbar_top/audio_clk_divider/N31 [7]
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                  11.196         Logic Levels: 9  
                                                                                   Logic: 1.378ns(45.524%), Route: 1.649ns(54.476%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        41.600      41.600 r                        
 CLK50MHZ                                                0.000      41.600 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      41.600         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.811 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      46.766         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      47.292 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477      49.769         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      49.769                          
 clock uncertainty                                      -0.150      49.619                          

 Setup time                                             -0.017      49.602                          

 Data required time                                                 49.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 49.602                          
 Data arrival time                                                  11.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[6]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       8.494 r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.082         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/I3 (GTP_LUT5)
                                   td                    0.275       9.357 r       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.764         u_hdmi_colorbar_top/audio_clk_divider/_N40249
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/I4 (GTP_LUT5)
                                   td                    0.174       9.938 f       u_hdmi_colorbar_top/audio_clk_divider/N4_mux8_3/Z (GTP_LUT5)
                                   net (fanout=9)        0.654      10.592         u_hdmi_colorbar_top/audio_clk_divider/N4
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.820 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.820         u_hdmi_colorbar_top/audio_clk_divider/_N2789
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.852 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.852         u_hdmi_colorbar_top/audio_clk_divider/_N2790
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.884 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.884         u_hdmi_colorbar_top/audio_clk_divider/_N2791
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.916 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.916         u_hdmi_colorbar_top/audio_clk_divider/_N2792
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.948 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.948         u_hdmi_colorbar_top/audio_clk_divider/_N2793
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.164 f       u_hdmi_colorbar_top/audio_clk_divider/N7_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.164         u_hdmi_colorbar_top/audio_clk_divider/N31 [6]
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  11.164         Logic Levels: 8  
                                                                                   Logic: 1.346ns(44.942%), Route: 1.649ns(55.058%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        41.600      41.600 r                        
 CLK50MHZ                                                0.000      41.600 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      41.600         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.811 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      46.766         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      47.292 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477      49.769         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      49.769                          
 clock uncertainty                                      -0.150      49.619                          

 Setup time                                             -0.017      49.602                          

 Data required time                                                 49.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 49.602                          
 Data arrival time                                                  11.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.074         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N31[0]_1/I0 (GTP_LUT2)
                                   td                    0.214       9.288 r       u_hdmi_colorbar_top/audio_clk_divider/N31[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.288         u_hdmi_colorbar_top/audio_clk_divider/N31 [0]
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   9.288         Logic Levels: 1  
                                                                                   Logic: 0.531ns(47.453%), Route: 0.588ns(52.547%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.023       8.192                          

 Data required time                                                  8.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.192                          
 Data arrival time                                                   9.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.074         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       9.288 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.288         u_hdmi_colorbar_top/audio_clk_divider/N31 [1]
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   9.288         Logic Levels: 1  
                                                                                   Logic: 0.531ns(47.453%), Route: 0.588ns(52.547%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.023       8.192                          

 Data required time                                                  8.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.192                          
 Data arrival time                                                   9.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[2]/D (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  8.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.486 f       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       9.074         u_hdmi_colorbar_top/audio_clk_divider/cnt [0]
                                                                                   u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       9.288 r       u_hdmi_colorbar_top/audio_clk_divider/N7_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.288         u_hdmi_colorbar_top/audio_clk_divider/N31 [2]
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   9.288         Logic Levels: 1  
                                                                                   Logic: 0.531ns(47.453%), Route: 0.588ns(52.547%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477       8.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.000       8.169                          

 Hold time                                               0.023       8.192                          

 Data required time                                                  8.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.192                          
 Data arrival time                                                   9.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.530       9.021         u_ddr3_ip/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.191       9.212 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.407       9.619         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   9.619         Logic Levels: 1  
                                                                                   Logic: 0.516ns(35.513%), Route: 0.937ns(64.487%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 CLK50MHZ                                                0.000       4.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       4.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       9.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      10.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      11.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      13.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.987                          
 clock uncertainty                                      -0.150      13.837                          

 Setup time                                              0.031      13.868                          

 Data required time                                                 13.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.868                          
 Data arrival time                                                   9.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       8.898         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   8.898         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 CLK50MHZ                                                0.000       4.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       4.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       9.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      10.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      11.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      13.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.987                          
 clock uncertainty                                      -0.150      13.837                          

 Setup time                                             -0.568      13.269                          

 Data required time                                                 13.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.269                          
 Data arrival time                                                   8.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2/CLK (GTP_DFF_PE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2/CLK (GTP_DFF_PE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.407       8.898         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   8.898         Logic Levels: 0  
                                                                                   Logic: 0.325ns(44.399%), Route: 0.407ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 CLK50MHZ                                                0.000       4.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       4.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       9.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485      10.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749      11.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760      13.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.987                          
 clock uncertainty                                      -0.150      13.837                          

 Setup time                                             -0.564      13.273                          

 Data required time                                                 13.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.273                          
 Data arrival time                                                   8.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760       9.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.987                          
 clock uncertainty                                       0.150      10.137                          

 Hold time                                               0.683      10.820                          

 Data required time                                                 10.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.820                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760       9.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.987                          
 clock uncertainty                                       0.150      10.137                          

 Hold time                                               0.681      10.818                          

 Data required time                                                 10.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.818                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.987
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       8.890         u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   8.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.485       6.172         u_ddr3_ip/pll_phy_clk
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.478 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.749       7.227         u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.227 r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.760       9.987         u_ddr3_ip/ddrc_core_clk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.987                          
 clock uncertainty                                       0.150      10.137                          

 Hold time                                               0.674      10.811                          

 Data required time                                                 10.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.811                          
 Data arrival time                                                   8.890                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_key2/q_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : u_key2/q_reg[0]/CE (GTP_DFF_CE)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/q_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_key2/q_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       8.976         u_key2/q_reg [3] 
                                                                                   u_key2/N62_7/I0 (GTP_LUT4)
                                   td                    0.261       9.237 f       u_key2/N62_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.407       9.644         u_key2/_N39965   
                                                                                   u_key2/N62_10/I0 (GTP_LUT4)
                                   td                    0.206       9.850 f       u_key2/N62_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.335         u_key2/N62       
                                                                                   u_key2/N65/I2 (GTP_LUT3)
                                   td                    0.164      10.499 r       u_key2/N65/Z (GTP_LUT3)
                                   net (fanout=10)       0.530      11.029         u_key2/N65_inv   
                                                                           r       u_key2/q_reg[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.029         Logic Levels: 3  
                                                                                   Logic: 0.956ns(33.392%), Route: 1.907ns(66.608%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       119.218     119.218 r                        
 CLK50MHZ                                                0.000     119.218 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     119.218         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     120.429 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     124.384         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     124.907 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477     127.384         clk_8388         
                                                                           r       u_key2/q_reg[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     127.384                          
 clock uncertainty                                      -0.150     127.234                          

 Setup time                                             -0.277     126.957                          

 Data required time                                                126.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.957                          
 Data arrival time                                                  11.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       115.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_key2/q_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : u_key2/q_reg[1]/CE (GTP_DFF_CE)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/q_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_key2/q_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       8.976         u_key2/q_reg [3] 
                                                                                   u_key2/N62_7/I0 (GTP_LUT4)
                                   td                    0.261       9.237 f       u_key2/N62_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.407       9.644         u_key2/_N39965   
                                                                                   u_key2/N62_10/I0 (GTP_LUT4)
                                   td                    0.206       9.850 f       u_key2/N62_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.335         u_key2/N62       
                                                                                   u_key2/N65/I2 (GTP_LUT3)
                                   td                    0.164      10.499 r       u_key2/N65/Z (GTP_LUT3)
                                   net (fanout=10)       0.530      11.029         u_key2/N65_inv   
                                                                           r       u_key2/q_reg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.029         Logic Levels: 3  
                                                                                   Logic: 0.956ns(33.392%), Route: 1.907ns(66.608%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       119.218     119.218 r                        
 CLK50MHZ                                                0.000     119.218 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     119.218         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     120.429 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     124.384         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     124.907 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477     127.384         clk_8388         
                                                                           r       u_key2/q_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     127.384                          
 clock uncertainty                                      -0.150     127.234                          

 Setup time                                             -0.277     126.957                          

 Data required time                                                126.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.957                          
 Data arrival time                                                  11.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       115.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_key2/q_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : u_key2/q_reg[2]/CE (GTP_DFF_CE)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/q_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_key2/q_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       8.976         u_key2/q_reg [3] 
                                                                                   u_key2/N62_7/I0 (GTP_LUT4)
                                   td                    0.261       9.237 f       u_key2/N62_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.407       9.644         u_key2/_N39965   
                                                                                   u_key2/N62_10/I0 (GTP_LUT4)
                                   td                    0.206       9.850 f       u_key2/N62_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.335         u_key2/N62       
                                                                                   u_key2/N65/I2 (GTP_LUT3)
                                   td                    0.164      10.499 r       u_key2/N65/Z (GTP_LUT3)
                                   net (fanout=10)       0.530      11.029         u_key2/N65_inv   
                                                                           r       u_key2/q_reg[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.029         Logic Levels: 3  
                                                                                   Logic: 0.956ns(33.392%), Route: 1.907ns(66.608%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       119.218     119.218 r                        
 CLK50MHZ                                                0.000     119.218 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     119.218         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     120.429 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     124.384         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     124.907 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477     127.384         clk_8388         
                                                                           r       u_key2/q_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     127.384                          
 clock uncertainty                                      -0.150     127.234                          

 Setup time                                             -0.277     126.957                          

 Data required time                                                126.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.957                          
 Data arrival time                                                  11.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       115.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_key2/button_out/CLK (GTP_DFF_P)
Endpoint    : u_key2/button_out_d0/D (GTP_DFF_P)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/button_out/CLK (GTP_DFF_P)

                                   tco                   0.317       8.483 f       u_key2/button_out/Q (GTP_DFF_P)
                                   net (fanout=3)        0.530       9.013         u_key2/button_out
                                                                           f       u_key2/button_out_d0/D (GTP_DFF_P)

 Data arrival time                                                   9.013         Logic Levels: 0  
                                                                                   Logic: 0.317ns(37.426%), Route: 0.530ns(62.574%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/button_out_d0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   9.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_key3/button_out/CLK (GTP_DFF_P)
Endpoint    : u_key3/button_out_d0/D (GTP_DFF_P)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key3/button_out/CLK (GTP_DFF_P)

                                   tco                   0.317       8.483 f       u_key3/button_out/Q (GTP_DFF_P)
                                   net (fanout=3)        0.530       9.013         u_key3/button_out
                                                                           f       u_key3/button_out_d0/D (GTP_DFF_P)

 Data arrival time                                                   9.013         Logic Levels: 0  
                                                                                   Logic: 0.317ns(37.426%), Route: 0.530ns(62.574%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key3/button_out_d0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.033       8.199                          

 Data required time                                                  8.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.199                          
 Data arrival time                                                   9.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_key2/button_out_d0/CLK (GTP_DFF_P)
Endpoint    : u_key2/button_negedge/D (GTP_DFF_C)
Path Group  : clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/button_out_d0/CLK (GTP_DFF_P)

                                   tco                   0.317       8.483 f       u_key2/button_out_d0/Q (GTP_DFF_P)
                                   net (fanout=1)        0.407       8.890         u_key2/button_out_d0
                                                                                   u_key2/N29/I0 (GTP_LUT2)
                                   td                    0.204       9.094 r       u_key2/N29/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.094         u_key2/N29       
                                                                           r       u_key2/button_negedge/D (GTP_DFF_C)

 Data arrival time                                                   9.094         Logic Levels: 1  
                                                                                   Logic: 0.521ns(56.142%), Route: 0.407ns(43.858%)
----------------------------------------------------------------------------------------------------

 Clock clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   ip_mmcm/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       ip_mmcm/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=41)       2.477       8.166         clk_8388         
                                                                           r       u_key2/button_negedge/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Hold time                                               0.023       8.189                          

 Data required time                                                  8.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.189                          
 Data arrival time                                                   9.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.214       7.073 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261       8.334         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.334         Logic Levels: 1  
                                                                                   Logic: 0.539ns(12.500%), Route: 3.773ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.122      23.850                          

 Data required time                                                 23.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.850                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.516                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.214       7.073 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261       8.334         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.334         Logic Levels: 1  
                                                                                   Logic: 0.539ns(12.500%), Route: 3.773ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.122      23.850                          

 Data required time                                                 23.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.850                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.516                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512       6.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.239       7.098 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810       7.908         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   7.908         Logic Levels: 1  
                                                                                   Logic: 0.564ns(14.514%), Route: 3.322ns(85.486%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.260      23.712                          

 Data required time                                                 23.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.712                          
 Data arrival time                                                   7.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.804                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/C (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r [1]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/I (GTP_INV)
                                   td                    0.000       4.347 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/Z (GTP_INV)
                                   net (fanout=443)      1.170       5.517         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.517         Logic Levels: 1  
                                                                                   Logic: 0.325ns(21.739%), Route: 1.170ns(78.261%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Removal time                                           -0.211       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.706                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/C (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r [1]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/I (GTP_INV)
                                   td                    0.000       4.347 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/Z (GTP_INV)
                                   net (fanout=443)      1.170       5.517         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.517         Logic Levels: 1  
                                                                                   Logic: 0.325ns(21.739%), Route: 1.170ns(78.261%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Removal time                                           -0.211       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.706                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]/P (GTP_DFF_PE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r [1]
                                                                                   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/I (GTP_INV)
                                   td                    0.000       4.347 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4/Z (GTP_INV)
                                   net (fanout=443)      1.170       5.517         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/N4
                                                                           f       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]/P (GTP_DFF_PE)

 Data arrival time                                                   5.517         Logic Levels: 1  
                                                                                   Logic: 0.325ns(21.739%), Route: 1.170ns(78.261%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Removal time                                           -0.211       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      12.769         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  12.769         Logic Levels: 4  
                                                                                   Logic: 1.264ns(27.448%), Route: 3.341ns(72.552%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.122      23.850                          

 Data required time                                                 23.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.850                          
 Data arrival time                                                  12.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      12.769         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  12.769         Logic Levels: 4  
                                                                                   Logic: 1.264ns(27.448%), Route: 3.341ns(72.552%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.122      23.850                          

 Data required time                                                 23.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.850                          
 Data arrival time                                                  12.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      12.318         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  12.318         Logic Levels: 4  
                                                                                   Logic: 1.264ns(30.429%), Route: 2.890ns(69.571%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Recovery time                                          -0.277      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                  12.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/cy[1]/Q (GTP_DFF_SE)
                                   net (fanout=16)       0.718       9.199         u_hdmi_colorbar_top/u_video_driver/cy [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I2 (GTP_LUT4)
                                   td                    0.351       9.550 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.035         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.174      10.209 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      11.019         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  11.019         Logic Levels: 2  
                                                                                   Logic: 0.842ns(29.492%), Route: 2.013ns(70.508%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Removal time                                           -0.211       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                  11.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/cy[1]/Q (GTP_DFF_SE)
                                   net (fanout=16)       0.718       9.199         u_hdmi_colorbar_top/u_video_driver/cy [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I2 (GTP_LUT4)
                                   td                    0.351       9.550 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.035         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.174      10.209 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      11.019         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  11.019         Logic Levels: 2  
                                                                                   Logic: 0.842ns(29.492%), Route: 2.013ns(70.508%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Removal time                                           -0.211       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                  11.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[1]/CLK (GTP_DFF_SE)

                                   tco                   0.317       8.481 f       u_hdmi_colorbar_top/u_video_driver/cy[1]/Q (GTP_DFF_SE)
                                   net (fanout=16)       0.718       9.199         u_hdmi_colorbar_top/u_video_driver/cy [1]
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I2 (GTP_LUT4)
                                   td                    0.351       9.550 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      10.035         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.174      10.209 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      11.019         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  11.019         Logic Levels: 2  
                                                                                   Logic: 0.842ns(29.492%), Route: 2.013ns(70.508%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Removal time                                           -0.211       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                  11.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.158                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[0]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[0]/P (GTP_DFF_PE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[1]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[1]/P (GTP_DFF_PE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[2]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[2]/P (GTP_DFF_PE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.277       7.753                          

 Data required time                                                  7.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.753                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[0]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      24.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      24.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      26.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_eth_top/u_udp/u_crc32_d8/crc_data[0]/P (GTP_DFF_PE)

 Data arrival time                                                  26.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Removal time                                           -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  26.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[1]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      24.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      24.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      26.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_eth_top/u_udp/u_crc32_d8/crc_data[1]/P (GTP_DFF_PE)

 Data arrival time                                                  26.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Removal time                                           -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  26.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[2]/P (GTP_DFF_PE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      24.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      24.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      26.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_eth_top/u_udp/u_crc32_d8/crc_data[2]/P (GTP_DFF_PE)

 Data arrival time                                                  26.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      21.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      24.180         eth_rx_clk       
                                                                           r       u_eth_top/u_udp/u_crc32_d8/crc_data[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.180                          
 clock uncertainty                                       0.150      24.330                          

 Removal time                                           -0.211      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  26.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=38)       0.849       9.338         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N65/I1 (GTP_LUT3)
                                   td                    0.214       9.552 r       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      1.261      10.813         u_img_data_pkt/N65
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.813         Logic Levels: 1  
                                                                                   Logic: 0.539ns(20.347%), Route: 2.110ns(79.653%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.122       7.908                          

 Data required time                                                  7.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.908                          
 Data arrival time                                                  10.813                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=38)       0.849       9.338         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N65/I1 (GTP_LUT3)
                                   td                    0.214       9.552 r       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      1.261      10.813         u_img_data_pkt/N65
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.813         Logic Levels: 1  
                                                                                   Logic: 0.539ns(20.347%), Route: 2.110ns(79.653%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.122       7.908                          

 Data required time                                                  7.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.908                          
 Data arrival time                                                  10.813                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/img_vsync_d1/CLK (GTP_DFF_C)

                                   tco                   0.325       8.489 r       u_img_data_pkt/img_vsync_d1/Q (GTP_DFF_C)
                                   net (fanout=38)       0.849       9.338         u_img_data_pkt/img_vsync_d1
                                                                                   u_img_data_pkt/N65/I1 (GTP_LUT3)
                                   td                    0.239       9.577 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      10.387         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  10.387         Logic Levels: 1  
                                                                                   Logic: 0.564ns(25.371%), Route: 1.659ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       6.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465       5.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477       8.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.180                          
 clock uncertainty                                      -0.150       8.030                          

 Recovery time                                          -0.260       7.770                          

 Data required time                                                  7.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.770                          
 Data arrival time                                                  10.387                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640      49.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266      49.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      50.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  50.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Removal time                                           -0.211      40.119                          

 Data required time                                                 40.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.119                          
 Data arrival time                                                  50.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640      49.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266      49.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      50.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  50.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Removal time                                           -0.211      40.119                          

 Data required time                                                 40.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.119                          
 Data arrival time                                                  50.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.180
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317      48.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640      49.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266      49.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      50.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  50.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                        36.000      36.000 r                        
 eth_rxc                                                 0.000      36.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      36.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      37.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      38.168         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                   -0.465      37.703 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=235)      2.477      40.180         eth_rx_clk       
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      40.180                          
 clock uncertainty                                       0.150      40.330                          

 Removal time                                           -0.211      40.119                          

 Data required time                                                 40.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.119                          
 Data arrival time                                                  50.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.078                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.239      27.098 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      28.359         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  28.359         Logic Levels: 1  
                                                                                   Logic: 0.564ns(13.004%), Route: 3.773ns(86.996%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.101      47.913                          

 Data required time                                                 47.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.913                          
 Data arrival time                                                  28.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.554                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.239      27.098 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      28.359         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  28.359         Logic Levels: 1  
                                                                                   Logic: 0.564ns(13.004%), Route: 3.773ns(86.996%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.101      47.913                          

 Data required time                                                 47.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.913                          
 Data arrival time                                                  28.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.554                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      24.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      24.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       2.512      26.859         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N198_inv/I0 (GTP_LUT2)
                                   td                    0.239      27.098 f       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      27.908         N198             
                                                                           f       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  27.908         Logic Levels: 1  
                                                                                   Logic: 0.564ns(14.514%), Route: 3.322ns(85.486%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.260      47.754                          

 Data required time                                                 47.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.754                          
 Data arrival time                                                  27.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.846                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      44.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      44.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      44.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      46.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  46.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Removal time                                           -0.211      48.103                          

 Data required time                                                 48.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.103                          
 Data arrival time                                                  46.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.244                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      44.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      44.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      44.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      46.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  46.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Removal time                                           -0.211      48.103                          

 Data required time                                                 48.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.103                          
 Data arrival time                                                  46.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.244                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811      44.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325      44.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000      44.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000      44.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512      46.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  46.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                       0.150      48.314                          

 Removal time                                           -0.211      48.103                          

 Data required time                                                 48.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.103                          
 Data arrival time                                                  46.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      12.769         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  12.769         Logic Levels: 4  
                                                                                   Logic: 1.264ns(27.448%), Route: 3.341ns(72.552%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.118      47.896                          

 Data required time                                                 47.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.896                          
 Data arrival time                                                  12.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.261      12.769         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  12.769         Logic Levels: 4  
                                                                                   Logic: 1.264ns(27.448%), Route: 3.341ns(72.552%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.118      47.896                          

 Data required time                                                 47.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.896                          
 Data arrival time                                                  12.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)
Endpoint    : u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_hdmi_colorbar_top/u_video_driver/cy[5]/CLK (GTP_DFF_SE)

                                   tco                   0.325       8.489 r       u_hdmi_colorbar_top/u_video_driver/cy[5]/Q (GTP_DFF_SE)
                                   net (fanout=7)        0.625       9.114         u_hdmi_colorbar_top/u_video_driver/cy [5]
                                                                                   u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/I2 (GTP_LUT4)
                                   td                    0.254       9.368 f       u_hdmi_colorbar_top/u_video_driver/N105_mux8_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485       9.853         u_hdmi_colorbar_top/u_video_driver/_N31424
                                                                                   u_hdmi_colorbar_top/u_video_driver/N27_10/I1 (GTP_LUT5M)
                                   td                    0.282      10.135 r       u_hdmi_colorbar_top/u_video_driver/N27_10/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      10.620         u_hdmi_colorbar_top/u_video_driver/N27
                                                                                   u_hdmi_colorbar_top/u_video_driver/video_vs_3/I0 (GTP_LUT4)
                                   td                    0.239      10.859 f       u_hdmi_colorbar_top/u_video_driver/video_vs_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.485      11.344         video_vs         
                                                                                   N198_inv/I1 (GTP_LUT2)
                                   td                    0.164      11.508 r       N198_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.810      12.318         N198             
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  12.318         Logic Levels: 4  
                                                                                   Logic: 1.264ns(30.429%), Route: 2.890ns(69.571%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                          40.000      40.000 r                        
 CLK50MHZ                                                0.000      40.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      40.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      45.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      45.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477      48.164         pix_clk_75M      
                                                                           r       u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      48.164                          
 clock uncertainty                                      -0.150      48.014                          

 Recovery time                                          -0.277      47.737                          

 Data required time                                                 47.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.737                          
 Data arrival time                                                  12.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640       9.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266       9.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      10.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  10.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Removal time                                           -0.211       7.953                          

 Data required time                                                  7.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.953                          
 Data arrival time                                                  10.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640       9.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266       9.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      10.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  10.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Removal time                                           -0.211       7.953                          

 Data required time                                                  7.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.953                          
 Data arrival time                                                  10.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : pixel_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.164
  Launch Clock Delay      :  8.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/transfer_flag_tri/CLK (GTP_DFF_C)

                                   tco                   0.317       8.481 f       u_img_data_pkt/transfer_flag_tri/Q (GTP_DFF_C)
                                   net (fanout=8)        0.640       9.121         u_img_data_pkt/transfer_flag_tri
                                                                                   u_img_data_pkt/N65/I2 (GTP_LUT3)
                                   td                    0.266       9.387 f       u_img_data_pkt/N65/Z (GTP_LUT3)
                                   net (fanout=103)      0.810      10.197         u_img_data_pkt/N65
                                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  10.197         Logic Levels: 1  
                                                                                   Logic: 0.583ns(28.677%), Route: 1.450ns(71.323%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clk (rising edge)                           0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.687 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=473)      2.477       8.164         pix_clk_75M      
                                                                           r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.164                          
 clock uncertainty                                       0.000       8.164                          

 Removal time                                           -0.211       7.953                          

 Data required time                                                  7.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.953                          
 Data arrival time                                                  10.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.244                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.963       7.302         u_ddr3_ip/pll_rst_1
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.302         Logic Levels: 1  
                                                                                   Logic: 0.317ns(9.665%), Route: 2.963ns(90.335%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Recovery time                                          -0.118      17.901                          

 Data required time                                                 17.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.901                          
 Data arrival time                                                   7.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.599                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.963       7.302         u_ddr3_ip/pll_rst_1
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.302         Logic Levels: 1  
                                                                                   Logic: 0.317ns(9.665%), Route: 2.963ns(90.335%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Recovery time                                          -0.118      17.901                          

 Data required time                                                 17.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.901                          
 Data arrival time                                                   7.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.599                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : axi_clk0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.963       7.302         u_ddr3_ip/pll_rst_1
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.302         Logic Levels: 1  
                                                                                   Logic: 0.317ns(9.665%), Route: 2.963ns(90.335%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 CLK50MHZ                                                0.000      10.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      10.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      15.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477      18.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      18.169                          
 clock uncertainty                                      -0.150      18.019                          

 Recovery time                                          -0.118      17.901                          

 Data required time                                                 17.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.901                          
 Data arrival time                                                   7.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.599                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Removal time                                           -0.211       8.108                          

 Data required time                                                  8.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.108                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Removal time                                           -0.211       8.108                          

 Data required time                                                  8.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.108                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.692 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=78)       2.477       8.169         axi_clk_75M      
                                                                           r       u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.169                          
 clock uncertainty                                       0.150       8.319                          

 Removal time                                           -0.211       8.108                          

 Data required time                                                  8.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.108                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.483         u_ddr3_ip/global_reset_n
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       8.483 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      0.836       9.319         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/C (GTP_DFF_CE)

 Data arrival time                                                   9.319         Logic Levels: 1  
                                                                                   Logic: 0.317ns(27.493%), Route: 0.836ns(72.507%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   9.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/P (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.483         u_ddr3_ip/global_reset_n
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       8.483 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      0.836       9.319         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/P (GTP_DFF_PE)

 Data arrival time                                                   9.319         Logic Levels: 1  
                                                                                   Logic: 0.317ns(27.493%), Route: 0.836ns(72.507%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   9.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.483 f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.483         u_ddr3_ip/global_reset_n
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       8.483 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      0.836       9.319         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.319         Logic Levels: 1  
                                                                                   Logic: 0.317ns(27.493%), Route: 0.836ns(72.507%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   9.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.491         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       8.491 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.588       9.079         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.079         Logic Levels: 1  
                                                                                   Logic: 0.325ns(35.597%), Route: 0.588ns(64.403%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Removal time                                           -0.211       7.955                          

 Data required time                                                  7.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.955                          
 Data arrival time                                                   9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.491         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       8.491 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.588       9.079         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.079         Logic Levels: 1  
                                                                                   Logic: 0.325ns(35.597%), Route: 0.588ns(64.403%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Removal time                                           -0.211       7.955                          

 Data required time                                                  7.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.955                          
 Data arrival time                                                   9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  8.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.491 r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.491         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       8.491 f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.588       9.079         u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   9.079         Logic Levels: 1  
                                                                                   Logic: 0.325ns(35.597%), Route: 0.588ns(64.403%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.000       8.166                          

 Removal time                                           -0.211       7.955                          

 Data required time                                                  7.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.955                          
 Data arrival time                                                   9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.124                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.888                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.888                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 CLK50MHZ                                                0.000      20.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000      20.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955      25.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477      28.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.166                          
 clock uncertainty                                      -0.150      28.016                          

 Recovery time                                          -0.277      27.739                          

 Data required time                                                 27.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.739                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.888                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Removal time                                           -0.211       8.105                          

 Data required time                                                  8.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.105                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.246                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Removal time                                           -0.211       8.105                          

 Data required time                                                  8.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.105                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.246                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.166
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811       4.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000       4.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000       4.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512       6.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 CLK50MHZ                                                0.000       0.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.166         nt_CLK50MHZ      
                                                                                   u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.689 r       u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.477       8.166         u_ddr3_ip/pll_pclk
                                                                           r       u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.166                          
 clock uncertainty                                       0.150       8.316                          

 Removal time                                           -0.211       8.105                          

 Data required time                                                  8.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.105                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.246                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/clk_loc/P (GTP_DFF_P)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                               540.000     540.000 r                        
 CLK50MHZ                                                0.000     540.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     541.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811     544.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317     544.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000     544.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000     544.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512     546.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/clk_loc/P (GTP_DFF_P)

 Data arrival time                                                 546.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       540.800     540.800 r                        
 CLK50MHZ                                                0.000     540.800 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.800         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     542.011 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     545.966         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     546.492 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477     548.969         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/clk_loc/CLK (GTP_DFF_P)
 clock pessimism                                         0.000     548.969                          
 clock uncertainty                                      -0.150     548.819                          

 Recovery time                                          -0.277     548.542                          

 Data required time                                                548.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                548.542                          
 Data arrival time                                                 546.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/C (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                               540.000     540.000 r                        
 CLK50MHZ                                                0.000     540.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     541.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811     544.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317     544.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000     544.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000     544.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512     546.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                 546.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       540.800     540.800 r                        
 CLK50MHZ                                                0.000     540.800 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.800         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     542.011 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     545.966         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     546.492 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477     548.969         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     548.969                          
 clock uncertainty                                      -0.150     548.819                          

 Recovery time                                          -0.277     548.542                          

 Data required time                                                548.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                548.542                          
 Data arrival time                                                 546.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/C (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                               540.000     540.000 r                        
 CLK50MHZ                                                0.000     540.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     541.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811     544.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.317     544.339 f       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000     544.339         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000     544.339 r       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512     546.851         u_ddr3_ip/pll_rst_1
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                 546.851         Logic Levels: 1  
                                                                                   Logic: 0.317ns(11.205%), Route: 2.512ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       540.800     540.800 r                        
 CLK50MHZ                                                0.000     540.800 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000     540.800         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211     542.011 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955     545.966         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     546.492 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477     548.969         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     548.969                          
 clock uncertainty                                      -0.150     548.819                          

 Recovery time                                          -0.277     548.542                          

 Data required time                                                548.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                548.542                          
 Data arrival time                                                 546.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/clk_loc/P (GTP_DFF_P)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811    1044.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325    1044.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000    1044.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000    1044.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512    1046.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/clk_loc/P (GTP_DFF_P)

 Data arrival time                                                1046.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                      1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955    1045.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1045.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477    1048.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/clk_loc/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1048.169                          
 clock uncertainty                                       0.150    1048.319                          

 Removal time                                           -0.211    1048.108                          

 Data required time                                               1048.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1048.108                          
 Data arrival time                                                1046.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/C (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811    1044.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325    1044.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000    1044.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000    1044.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512    1046.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                1046.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                      1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955    1045.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1045.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477    1048.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1048.169                          
 clock uncertainty                                       0.150    1048.319                          

 Removal time                                           -0.211    1048.108                          

 Data required time                                               1048.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1048.108                          
 Data arrival time                                                1046.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/C (GTP_DFF_C)
Path Group  : clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.169
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     2.811    1044.022         nt_CLK50MHZ      
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/CLK (GTP_DFF_C)

                                   tco                   0.325    1044.347 r       dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q/Q (GTP_DFF_C)
                                   net (fanout=16)       0.000    1044.347         dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg_io_q [0]
                                                                                   N107_0/I (GTP_INV)
                                   td                    0.000    1044.347 f       N107_0/Z (GTP_INV)
                                   net (fanout=2412)     2.512    1046.859         u_ddr3_ip/pll_rst_1
                                                                           f       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                1046.859         Logic Levels: 1  
                                                                                   Logic: 0.325ns(11.456%), Route: 2.512ns(88.544%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                      1040.000    1040.000 r                        
 CLK50MHZ                                                0.000    1040.000 r       CLK50MHZ (port)  
                                   net (fanout=1)        0.000    1040.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.211    1041.211 r       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955    1045.166         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    1045.692 r       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=10)       2.477    1048.169         u_hdmi_colorbar_top/clk_24M
                                                                           r       u_hdmi_colorbar_top/audio_clk_divider/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1048.169                          
 clock uncertainty                                       0.150    1048.319                          

 Removal time                                           -0.211    1048.108                          

 Data required time                                               1048.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1048.108                          
 Data arrival time                                                1046.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (falling edge)                       0.000       0.000 f                        
 CLK50MHZ                                                0.000       0.000 f       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.267         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.790 f       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.267         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.949 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        0.957       9.906         u_hdmi_colorbar_top/u_video_driver/serializer_clk/ddr_data_n
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.409      12.315 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.315         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                  12.315         Logic Levels: 1  
                                                                                   Logic: 3.091ns(76.359%), Route: 0.957ns(23.641%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (falling edge)                       0.000       0.000 f                        
 CLK50MHZ                                                0.000       0.000 f       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.267         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.790 f       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.267         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.949 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_ogddr_p/DO (GTP_OSERDES)
                                   net (fanout=1)        0.957       9.906         u_hdmi_colorbar_top/u_video_driver/serializer_clk/ddr_data_p
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_outbuft_p/I (GTP_OUTBUFT)
                                   td                    2.409      12.315 f       u_hdmi_colorbar_top/u_video_driver/serializer_clk/gtp_outbuft_p/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.315         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                  12.315         Logic Levels: 1  
                                                                                   Logic: 3.091ns(76.359%), Route: 0.957ns(23.641%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clk_5x (falling edge)                       0.000       0.000 f                        
 CLK50MHZ                                                0.000       0.000 f       CLK50MHZ (port)  
                                   net (fanout=1)        0.000       0.000         CLK50MHZ         
                                                                                   CLK50MHZ_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       CLK50MHZ_ibuf/O (GTP_INBUF)
                                   net (fanout=4612)     3.955       5.267         nt_CLK50MHZ      
                                                                                   u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.790 f       u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=55)       2.477       8.267         u_hdmi_colorbar_top/pixel_clk_5x
                                                                           f       u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.949 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        0.957       9.906         u_hdmi_colorbar_top/u_video_driver/serializer_b/ddr_data_n
                                                                                   u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.409      12.315 f       u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.315         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                  12.315         Logic Levels: 1  
                                                                                   Logic: 3.091ns(76.359%), Route: 0.957ns(23.641%)
====================================================================================================

====================================================================================================

Startpoint  : gpioA[16] (port)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[16]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpioA[16]                                               0.000       0.000 r       gpioA[16] (port) 
                                   net (fanout=1)        0.000       0.000         nt_gpioA[16]     
                                                                                   gpioA_iobuf_16/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       gpioA_iobuf_16/O (GTP_IOBUF)
                                   net (fanout=1)        0.957       2.168         dut_io_pads_gpioA_i_ival[16]
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[16]/D (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : gpioA[17] (port)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[17]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpioA[17]                                               0.000       0.000 r       gpioA[17] (port) 
                                   net (fanout=1)        0.000       0.000         nt_gpioA[17]     
                                                                                   gpioA_iobuf_17/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       gpioA_iobuf_17/O (GTP_IOBUF)
                                   net (fanout=1)        0.957       2.168         dut_io_pads_gpioA_i_ival[17]
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[17]/D (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : gpioA[18] (port)
Endpoint    : dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[18]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 gpioA[18]                                               0.000       0.000 r       gpioA[18] (port) 
                                   net (fanout=1)        0.000       0.000         nt_gpioA[18]     
                                                                                   gpioA_iobuf_18/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       gpioA_iobuf_18/O (GTP_IOBUF)
                                   net (fanout=1)        0.957       2.168         dut_io_pads_gpioA_i_ival[18]
                                                                           r       dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0[18]/D (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.750       10.000          3.250           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 6.750       10.000          3.250           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1
 8.100       10.000          1.900           High Pulse Width                          dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_0/WCLK
====================================================================================================

{gmii_tx_clk_deg} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr2/RCLK
====================================================================================================

{pixel_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width                          u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 19.102      20.000          0.898           Low Pulse Width                           u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 19.102      20.000          0.898           High Pulse Width                          u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{pixel_clk_5x} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_n/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_n/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_hdmi_colorbar_top/u_video_driver/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.625       5.000           3.375           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 1.625       5.000           3.375           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 4.102       5.000           0.898           Low Pulse Width                           u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.147       1.000           0.853           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.147       1.000           0.853           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKA
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK
====================================================================================================

{clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 20.180      20.800          0.620           High Pulse Width                          u_hdmi_colorbar_top/audio_clk_divider/clk_loc/CLK
 20.180      20.800          0.620           Low Pulse Width                           u_hdmi_colorbar_top/audio_clk_divider/clk_loc/CLK
 20.180      20.800          0.620           High Pulse Width                          u_hdmi_colorbar_top/audio_clk_divider/cnt[0]/CLK
====================================================================================================

{phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width                           u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 1.337       2.000           0.663           High Pulse Width                          u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/CORE_DDRC_CORE_CLK
====================================================================================================

{clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 58.989      59.609          0.620           High Pulse Width                          clkDivder/clk_loc/CLK
 58.989      59.609          0.620           Low Pulse Width                           clkDivder/clk_loc/CLK
 58.989      59.609          0.620           High Pulse Width                          clkDivder/cnt[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------+
| Type       | File Name                                                    
+----------------------------------------------------------------------------+
| Input      | C:/pango/prj/e203_test/compile/system_comp.adf               
|            | C:/pango/prj/e203_test/source/e203_constraint.fdc            
| Output     | C:/pango/prj/e203_test/synthesize/system_syn.adf             
|            | C:/pango/prj/e203_test/synthesize/system_syn.vm              
|            | C:/pango/prj/e203_test/synthesize/system_controlsets.txt     
|            | C:/pango/prj/e203_test/synthesize/snr.db                     
|            | C:/pango/prj/e203_test/synthesize/system.snr                 
+----------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 510 MB
Total CPU  time to synthesize completion : 0h:0m:17s
Process Total CPU  time to synthesize completion : 0h:0m:17s
Total real time to synthesize completion : 0h:0m:52s
