

================================================================
== Vivado HLS Report for 'sha512_update_32_1'
================================================================
* Date:           Fri Jun  2 12:27:26 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+------+------+------+---------+
        |                                |                     |   Latency   |   Interval  | Pipeline|
        |            Instance            |        Module       |  min |  max |  min |  max |   Type  |
        +--------------------------------+---------------------+------+------+------+------+---------+
        |grp_sha512_compress_32_fu_352   |sha512_compress_32   |  1279|  1279|  1279|  1279|   none  |
        |grp_sha512_compress_128_fu_364  |sha512_compress_128  |  1199|  1199|  1199|  1199|   none  |
        +--------------------------------+---------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	16  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	9  / (exitcond3)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	15  / (!tmp_s)
	10  / (tmp_s)
10 --> 
	11  / (!exitcond2)
	12  / (exitcond2)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
	15  / (exitcond)
14 --> 
	13  / true
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.67ns
ST_1: empty (7)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %in_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: temp_buf (8)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:310
:1  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_20 (9)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:299
:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str44, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_21 (10)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:300
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str246, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_22 (11)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:301
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str347, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_23 (12)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:302
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str448, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_24 (13)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:303
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str549, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_25 (14)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:304
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str650, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_26 (15)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:305
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str751, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: md_curlen_read (16)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:9  %md_curlen_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_1: tmp (17)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:314
:10  %tmp = icmp ugt i64 %md_curlen_read, 128

ST_1: StgValue_29 (18)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:314
:11  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: inlen (20)  [1/1] 0.00ns
.backedge.preheader:0  %inlen = alloca i64

ST_1: StgValue_31 (21)  [1/1] 0.67ns
.backedge.preheader:1  store i64 32, i64* %inlen

ST_1: StgValue_32 (22)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:317
.backedge.preheader:2  br label %.backedge


 <State 2>: 0.64ns
ST_2: p_01_idx (24)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:334
.backedge:0  %p_01_idx = phi i64 [ %p_01_idx_be, %.backedge.backedge ], [ 0, %.backedge.preheader ]

ST_2: inlen_load (25)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:324
.backedge:1  %inlen_load = load i64* %inlen

ST_2: tmp_1 (26)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:317
.backedge:2  %tmp_1 = icmp eq i64 %inlen_load, 0

ST_2: StgValue_36 (27)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
.backedge:3  br i1 %tmp_1, label %.loopexit.loopexit, label %1

ST_2: StgValue_37 (120)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: StgValue_38 (122)  [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 0.64ns
ST_3: md_curlen_read_4 (29)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:0  %md_curlen_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_3: tmp_2 (30)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:318
:1  %tmp_2 = icmp eq i64 %md_curlen_read_4, 0


 <State 4>: 1.41ns
ST_4: tmp_16 (31)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:2  %tmp_16 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (32)  [1/1] 0.80ns  loc: ed25519/src/sha512.cpp:318
:3  %icmp = icmp ne i57 %tmp_16, 0

ST_4: or_cond (33)  [1/1] 0.05ns  loc: ed25519/src/sha512.cpp:318
:4  %or_cond = and i1 %tmp_2, %icmp

ST_4: StgValue_44 (34)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:318
:5  br i1 %or_cond, label %2, label %._crit_edge

ST_4: StgValue_45 (108)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:0  call fastcc void @sha512_compress_32([8 x i64]* nocapture %md_state, [64 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_4: md_length_read (109)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:1  %md_length_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_4: tmp_4 (110)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:322
:2  %tmp_4 = add i64 %md_length_read, 1024

ST_4: StgValue_48 (111)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:322
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_4)


 <State 5>: 2.14ns
ST_5: tmp_6 (36)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:0  %tmp_6 = sub i64 128, %md_curlen_read_4

ST_5: tmp_7 (37)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:1  %tmp_7 = icmp ult i64 %inlen_load, %tmp_6

ST_5: n (38)  [1/1] 0.08ns  loc: ed25519/src/sha512.cpp:326
._crit_edge:2  %n = select i1 %tmp_7, i64 %inlen_load, i64 %tmp_6

ST_5: StgValue_52 (39)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:328
._crit_edge:3  br label %3


 <State 6>: 1.41ns
ST_6: i (41)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_1, %4 ]

ST_6: tmp_17 (42)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:1  %tmp_17 = trunc i64 %i to i9

ST_6: tmp_18 (43)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:2  %tmp_18 = trunc i64 %i to i8

ST_6: exitcond3 (44)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:328
:3  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_1 (45)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:328
:4  %i_1 = add i64 1, %i

ST_6: StgValue_58 (46)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:5  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.77ns
ST_7: tmp_19 (48)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
:0  %tmp_19 = trunc i64 %p_01_idx to i8

ST_7: sum2 (49)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:317
:1  %sum2 = add i8 %tmp_19, %tmp_18

ST_7: sum2_cast (50)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:317
:2  %sum2_cast = zext i8 %sum2 to i64

ST_7: in_addr (51)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:3  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_7: in_load (52)  [2/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:4  %in_load = load i8* %in_addr, align 1


 <State 8>: 1.68ns
ST_8: in_load (52)  [1/2] 0.68ns  loc: ed25519/src/sha512.cpp:329
:4  %in_load = load i8* %in_addr, align 1

ST_8: md_curlen_read_6 (53)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:5  %md_curlen_read_6 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_8: tmp_20 (54)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:6  %tmp_20 = trunc i64 %md_curlen_read_6 to i9

ST_8: tmp_5 (55)  [1/1] 1.10ns  loc: ed25519/src/sha512.cpp:329
:7  %tmp_5 = add i9 %tmp_20, %tmp_17

ST_8: tmp_5_cast (56)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:8  %tmp_5_cast = zext i9 %tmp_5 to i64

ST_8: md_buf_addr (57)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:329
:9  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_5_cast

ST_8: StgValue_70 (58)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:329
:10  store i8 %in_load, i8* %md_buf_addr, align 1

ST_8: StgValue_71 (59)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:328
:11  br label %3


 <State 9>: 2.06ns
ST_9: md_curlen_read_5 (61)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:0  %md_curlen_read_5 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_9: tmp_8 (62)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:333
:1  %tmp_8 = add i64 %md_curlen_read_5, %n

ST_9: StgValue_74 (63)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:333
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_8)

ST_9: inlen_2 (64)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:335
:3  %inlen_2 = sub i64 %inlen_load, %n

ST_9: tmp_s (65)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:336
:4  %tmp_s = icmp eq i64 %tmp_8, 128

ST_9: StgValue_77 (66)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:336
:5  br i1 %tmp_s, label %.preheader5.preheader, label %._crit_edge7

ST_9: StgValue_78 (68)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:337
.preheader5.preheader:0  br label %.preheader5


 <State 10>: 1.09ns
ST_10: temp_index (70)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_2, %6 ], [ 0, %.preheader5.preheader ]

ST_10: exitcond2 (71)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:337
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_10: empty_85 (72)  [1/1] 0.00ns
.preheader5:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_10: temp_index_2 (73)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:337
.preheader5:3  %temp_index_2 = add i8 %temp_index, 1

ST_10: StgValue_83 (74)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_10: tmp_9 (76)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:0  %tmp_9 = zext i8 %temp_index to i64

ST_10: md_buf_addr_3 (77)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:1  %md_buf_addr_3 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_9

ST_10: md_buf_load (78)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_10: StgValue_87 (83)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 11>: 1.14ns
ST_11: md_buf_load (78)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:338
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_11: temp_buf_addr_1 (79)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:338
:3  %temp_buf_addr_1 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_9

ST_11: StgValue_90 (80)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:338
:4  store i8 %md_buf_load, i8* %temp_buf_addr_1, align 1

ST_11: StgValue_91 (81)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:337
:5  br label %.preheader5


 <State 12>: 0.66ns
ST_12: StgValue_92 (83)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:340
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_12: StgValue_93 (84)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:340
:1  br label %.preheader


 <State 13>: 1.09ns
ST_13: temp_index_1 (86)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_3, %8 ], [ 0, %7 ]

ST_13: exitcond (87)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:343
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_13: empty_86 (88)  [1/1] 0.00ns
.preheader:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_13: temp_index_3 (89)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:343
.preheader:3  %temp_index_3 = add i8 %temp_index_1, 1

ST_13: StgValue_98 (90)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
.preheader:4  br i1 %exitcond, label %9, label %8

ST_13: tmp_11 (92)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:0  %tmp_11 = zext i8 %temp_index_1 to i64

ST_13: temp_buf_addr (93)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:1  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_11

ST_13: temp_buf_load (94)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr, align 1


 <State 14>: 1.14ns
ST_14: temp_buf_load (94)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:344
:2  %temp_buf_load = load i8* %temp_buf_addr, align 1

ST_14: md_buf_addr_4 (95)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:344
:3  %md_buf_addr_4 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_11

ST_14: StgValue_104 (96)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:344
:4  store i8 %temp_buf_load, i8* %md_buf_addr_4, align 1

ST_14: StgValue_105 (97)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:343
:5  br label %.preheader


 <State 15>: 1.41ns
ST_15: md_length_read_2 (99)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:0  %md_length_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_15: tmp_10 (100)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:346
:1  %tmp_10 = add i64 %md_length_read_2, 1024

ST_15: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:346
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_10)

ST_15: StgValue_109 (102)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:347
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 0)

ST_15: StgValue_110 (103)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:348
:4  br label %._crit_edge7

ST_15: StgValue_111 (105)  [1/1] 0.67ns  loc: ed25519/src/sha512.cpp:335
._crit_edge7:0  store i64 %inlen_2, i64* %inlen

ST_15: StgValue_112 (106)  [1/1] 0.66ns
._crit_edge7:1  br label %.backedge.backedge


 <State 16>: 2.09ns
ST_16: StgValue_113 (108)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:319
:0  call fastcc void @sha512_compress_32([8 x i64]* nocapture %md_state, [64 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_16: inlen_1 (112)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:324
:4  %inlen_1 = add i64 %inlen_load, -128

ST_16: StgValue_115 (113)  [1/1] 0.67ns  loc: ed25519/src/sha512.cpp:324
:5  store i64 %inlen_1, i64* %inlen

ST_16: StgValue_116 (114)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:325
:6  br label %.backedge.backedge


 <State 17>: 1.41ns
ST_17: p_pn (116)  [1/1] 0.00ns (grouped into LUT with out node p_01_idx_be)
.backedge.backedge:0  %p_pn = phi i64 [ 128, %2 ], [ %n, %._crit_edge7 ]

ST_17: p_01_idx_be (117)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:334 (out node of the LUT)
.backedge.backedge:1  %p_01_idx_be = add i64 %p_pn, %p_01_idx

ST_17: StgValue_119 (118)  [1/1] 0.00ns
.backedge.backedge:2  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ md_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ md_curlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specmemcore      ) [ 000000000000000000]
temp_buf         (alloca           ) [ 001111111111111111]
StgValue_20      (specresourcelimit) [ 000000000000000000]
StgValue_21      (specresourcelimit) [ 000000000000000000]
StgValue_22      (specresourcelimit) [ 000000000000000000]
StgValue_23      (specresourcelimit) [ 000000000000000000]
StgValue_24      (specresourcelimit) [ 000000000000000000]
StgValue_25      (specresourcelimit) [ 000000000000000000]
StgValue_26      (specresourcelimit) [ 000000000000000000]
md_curlen_read   (read             ) [ 000000000000000000]
tmp              (icmp             ) [ 011111111111111111]
StgValue_29      (br               ) [ 000000000000000000]
inlen            (alloca           ) [ 011111111111111111]
StgValue_31      (store            ) [ 000000000000000000]
StgValue_32      (br               ) [ 011111111111111111]
p_01_idx         (phi              ) [ 001111111111111111]
inlen_load       (load             ) [ 000111111100000010]
tmp_1            (icmp             ) [ 001111111111111111]
StgValue_36      (br               ) [ 000000000000000000]
StgValue_37      (br               ) [ 000000000000000000]
StgValue_38      (ret              ) [ 000000000000000000]
md_curlen_read_4 (read             ) [ 000011000000000000]
tmp_2            (icmp             ) [ 000010000000000000]
tmp_16           (partselect       ) [ 000000000000000000]
icmp             (icmp             ) [ 000000000000000000]
or_cond          (and              ) [ 001111111111111111]
StgValue_44      (br               ) [ 000000000000000000]
md_length_read   (read             ) [ 000000000000000000]
tmp_4            (add              ) [ 000000000000000000]
StgValue_48      (write            ) [ 000000000000000000]
tmp_6            (sub              ) [ 000000000000000000]
tmp_7            (icmp             ) [ 000000000000000000]
n                (select           ) [ 001110111111111111]
StgValue_52      (br               ) [ 001111111111111111]
i                (phi              ) [ 000000100000000000]
tmp_17           (trunc            ) [ 000000011000000000]
tmp_18           (trunc            ) [ 000000010000000000]
exitcond3        (icmp             ) [ 001111111111111111]
i_1              (add              ) [ 001111111111111111]
StgValue_58      (br               ) [ 000000000000000000]
tmp_19           (trunc            ) [ 000000000000000000]
sum2             (add              ) [ 000000000000000000]
sum2_cast        (zext             ) [ 000000000000000000]
in_addr          (getelementptr    ) [ 000000001000000000]
in_load          (load             ) [ 000000000000000000]
md_curlen_read_6 (read             ) [ 000000000000000000]
tmp_20           (trunc            ) [ 000000000000000000]
tmp_5            (add              ) [ 000000000000000000]
tmp_5_cast       (zext             ) [ 000000000000000000]
md_buf_addr      (getelementptr    ) [ 000000000000000000]
StgValue_70      (store            ) [ 000000000000000000]
StgValue_71      (br               ) [ 001111111111111111]
md_curlen_read_5 (read             ) [ 000000000000000000]
tmp_8            (add              ) [ 000000000000000000]
StgValue_74      (write            ) [ 000000000000000000]
inlen_2          (sub              ) [ 000000000011111100]
tmp_s            (icmp             ) [ 001111111111111111]
StgValue_77      (br               ) [ 000000000000000000]
StgValue_78      (br               ) [ 001111111111111111]
temp_index       (phi              ) [ 000000000010000000]
exitcond2        (icmp             ) [ 001111111111111111]
empty_85         (speclooptripcount) [ 000000000000000000]
temp_index_2     (add              ) [ 001111111111111111]
StgValue_83      (br               ) [ 000000000000000000]
tmp_9            (zext             ) [ 000000000001000000]
md_buf_addr_3    (getelementptr    ) [ 000000000001000000]
md_buf_load      (load             ) [ 000000000000000000]
temp_buf_addr_1  (getelementptr    ) [ 000000000000000000]
StgValue_90      (store            ) [ 000000000000000000]
StgValue_91      (br               ) [ 001111111111111111]
StgValue_92      (call             ) [ 000000000000000000]
StgValue_93      (br               ) [ 001111111111111111]
temp_index_1     (phi              ) [ 000000000000010000]
exitcond         (icmp             ) [ 001111111111111111]
empty_86         (speclooptripcount) [ 000000000000000000]
temp_index_3     (add              ) [ 001111111111111111]
StgValue_98      (br               ) [ 000000000000000000]
tmp_11           (zext             ) [ 000000000000001000]
temp_buf_addr    (getelementptr    ) [ 000000000000001000]
temp_buf_load    (load             ) [ 000000000000000000]
md_buf_addr_4    (getelementptr    ) [ 000000000000000000]
StgValue_104     (store            ) [ 000000000000000000]
StgValue_105     (br               ) [ 001111111111111111]
md_length_read_2 (read             ) [ 000000000000000000]
tmp_10           (add              ) [ 000000000000000000]
StgValue_108     (write            ) [ 000000000000000000]
StgValue_109     (write            ) [ 000000000000000000]
StgValue_110     (br               ) [ 000000000000000000]
StgValue_111     (store            ) [ 000000000000000000]
StgValue_112     (br               ) [ 001111111111111111]
StgValue_113     (call             ) [ 000000000000000000]
inlen_1          (add              ) [ 000000000000000000]
StgValue_115     (store            ) [ 000000000000000000]
StgValue_116     (br               ) [ 001111111111111111]
p_pn             (phi              ) [ 000000000000000001]
p_01_idx_be      (add              ) [ 011111111111111111]
StgValue_119     (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="md_length">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_length"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="md_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="md_curlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_curlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="md_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str448"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str650"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str751"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="temp_buf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inlen_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inlen/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_curlen_read/1 md_curlen_read_4/3 md_curlen_read_6/8 md_curlen_read_5/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_length_read/4 md_length_read_2/15 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/4 StgValue_108/15 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_74/9 StgValue_109/15 "/>
</bind>
</comp>

<comp id="111" class="1004" name="in_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="md_buf_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_70/8 md_buf_load/10 StgValue_104/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="md_buf_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_3/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_buf_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_1/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_90/11 temp_buf_load/13 "/>
</bind>
</comp>

<comp id="156" class="1004" name="temp_buf_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/13 "/>
</bind>
</comp>

<comp id="163" class="1004" name="md_buf_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="1"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_4/14 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_01_idx_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_01_idx_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_idx/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="195" class="1005" name="temp_index_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_index_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index/10 "/>
</bind>
</comp>

<comp id="206" class="1005" name="temp_index_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index_1 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="temp_index_1_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index_1/13 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_pn_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="7"/>
<pin id="219" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_pn_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="7"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="64" slack="7"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/17 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 i_1/6 sum2/7 tmp_5/8 tmp_8/9 temp_index_2/10 temp_index_3/13 tmp_10/15 inlen_1/16 p_01_idx_be/17 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="temp_index_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="temp_index_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_01_idx_be_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx_be "/>
</bind>
</comp>

<comp id="290" class="1005" name="inlen_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="4"/>
<pin id="292" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="inlen_2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="2"/>
<pin id="312" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/5 inlen_2/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 tmp_2/3 exitcond3/6 tmp_s/9 exitcond2/10 exitcond/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="57" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="3"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_sha512_compress_32_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="64" slack="2"/>
<pin id="357" dir="0" index="4" bw="64" slack="0"/>
<pin id="358" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_sha512_compress_128_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="3" bw="64" slack="0"/>
<pin id="369" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="StgValue_31_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="inlen_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inlen_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_16_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="57" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="2"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="or_cond_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="n_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="3"/>
<pin id="400" dir="0" index="2" bw="64" slack="0"/>
<pin id="401" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_17_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_18_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_19_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="5"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sum2_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_20_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_5_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_111_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="4"/>
<pin id="444" dir="0" index="1" bw="64" slack="10"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/15 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_115_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="4"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/16 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="456" class="1005" name="inlen_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inlen "/>
</bind>
</comp>

<comp id="464" class="1005" name="inlen_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="2"/>
<pin id="466" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inlen_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="md_curlen_read_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="2"/>
<pin id="478" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_curlen_read_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="n_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_17_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="2"/>
<pin id="499" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_18_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="510" class="1005" name="in_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="1"/>
<pin id="512" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="4"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_9_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="527" class="1005" name="md_buf_addr_3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="1"/>
<pin id="529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="md_buf_addr_3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_11_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="540" class="1005" name="temp_buf_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="130" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="150" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="238"><net_src comp="90" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="247"><net_src comp="188" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="250"><net_src comp="228" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="260"><net_src comp="84" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="261"><net_src comp="228" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="267"><net_src comp="199" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="275"><net_src comp="228" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="276"><net_src comp="252" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="278"><net_src comp="210" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="283"><net_src comp="228" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="284"><net_src comp="255" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="295"><net_src comp="221" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="296"><net_src comp="172" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="303"><net_src comp="228" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="304"><net_src comp="262" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="328"><net_src comp="84" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="335"><net_src comp="84" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="305" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="346"><net_src comp="188" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="347"><net_src comp="228" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="349"><net_src comp="199" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="351"><net_src comp="210" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="2" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="172" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="2" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="391"><net_src comp="382" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="396"><net_src comp="336" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="341" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="305" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="188" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="188" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="172" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="420"><net_src comp="228" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="425"><net_src comp="84" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="430"><net_src comp="228" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="435"><net_src comp="199" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="440"><net_src comp="210" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="446"><net_src comp="290" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="228" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="324" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="80" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="467"><net_src comp="378" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="479"><net_src comp="84" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="484"><net_src comp="330" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="492"><net_src comp="397" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="500"><net_src comp="404" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="505"><net_src comp="408" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="513"><net_src comp="111" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="518"><net_src comp="330" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="432" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="530"><net_src comp="136" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="538"><net_src comp="437" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="543"><net_src comp="156" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: md_length | {4 15 }
	Port: md_state | {4 10 12 16 }
	Port: md_curlen | {9 15 }
	Port: md_buf | {8 14 }
 - Input state : 
	Port: sha512_update_32.1 : md_length | {4 15 }
	Port: sha512_update_32.1 : md_state | {4 10 12 16 }
	Port: sha512_update_32.1 : md_curlen | {1 3 8 9 }
	Port: sha512_update_32.1 : md_buf | {10 11 }
	Port: sha512_update_32.1 : in_r | {4 7 8 16 }
	Port: sha512_update_32.1 : K | {4 10 12 16 }
  - Chain level:
	State 1
		StgValue_29 : 1
		StgValue_31 : 1
	State 2
		tmp_1 : 1
		StgValue_36 : 2
	State 3
	State 4
		icmp : 1
		or_cond : 2
		StgValue_44 : 2
		StgValue_48 : 1
	State 5
		tmp_7 : 1
		n : 2
	State 6
		tmp_17 : 1
		tmp_18 : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_58 : 2
	State 7
		sum2 : 1
		sum2_cast : 2
		in_addr : 3
		in_load : 4
	State 8
		tmp_5 : 1
		tmp_5_cast : 2
		md_buf_addr : 3
		StgValue_70 : 4
	State 9
		StgValue_74 : 1
		tmp_s : 1
		StgValue_77 : 2
	State 10
		exitcond2 : 1
		temp_index_2 : 1
		StgValue_83 : 2
		tmp_9 : 1
		md_buf_addr_3 : 2
		md_buf_load : 3
	State 11
		StgValue_90 : 1
	State 12
	State 13
		exitcond : 1
		temp_index_3 : 1
		StgValue_98 : 2
		tmp_11 : 1
		temp_buf_addr : 2
		temp_buf_load : 3
	State 14
		StgValue_104 : 1
	State 15
		StgValue_108 : 1
	State 16
		StgValue_115 : 1
	State 17
		p_01_idx_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |  grp_sha512_compress_32_fu_352 |    8    | 14.9788 |   1851  |   6757  |
|          | grp_sha512_compress_128_fu_364 |    8    | 16.0417 |   1699  |   6749  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_324           |    0    |    0    |    0    |    32   |
|   icmp   |           grp_fu_330           |    0    |    0    |    0    |    32   |
|          |           icmp_fu_336          |    0    |    0    |    0    |    29   |
|          |          tmp_7_fu_341          |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |           grp_fu_228           |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |           grp_fu_305           |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |            n_fu_397            |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         or_cond_fu_392         |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |         grp_read_fu_84         |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_90         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_96        |    0    |    0    |    0    |    0    |
|          |        grp_write_fu_103        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          tmp_16_fu_382         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_17_fu_404         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_18_fu_408         |    0    |    0    |    0    |    0    |
|          |          tmp_19_fu_412         |    0    |    0    |    0    |    0    |
|          |          tmp_20_fu_422         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sum2_cast_fu_417        |    0    |    0    |    0    |    0    |
|   zext   |        tmp_5_cast_fu_427       |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_432          |    0    |    0    |    0    |    0    |
|          |          tmp_11_fu_437         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    16   | 31.0205 |   3550  |  13839  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_buf|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_241      |   64   |
|        i_reg_184       |   64   |
|     in_addr_reg_510    |    6   |
|     inlen_2_reg_290    |   64   |
|   inlen_load_reg_464   |   64   |
|      inlen_reg_456     |   64   |
|  md_buf_addr_3_reg_527 |    7   |
|md_curlen_read_4_reg_476|   64   |
|        n_reg_489       |   64   |
|   p_01_idx_be_reg_262  |   64   |
|    p_01_idx_reg_172    |   64   |
|      p_pn_reg_217      |   64   |
|  temp_buf_addr_reg_540 |    7   |
|  temp_index_1_reg_206  |    8   |
|  temp_index_2_reg_252  |    8   |
|  temp_index_3_reg_255  |    8   |
|   temp_index_reg_195   |    8   |
|     tmp_11_reg_535     |   64   |
|     tmp_17_reg_497     |    9   |
|     tmp_18_reg_502     |    8   |
|      tmp_2_reg_481     |    1   |
|      tmp_9_reg_522     |   64   |
|       tmp_reg_452      |    1   |
|      tmp_s_reg_515     |    1   |
+------------------------+--------+
|          Total         |   840  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_103 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_130 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_130 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_150 |  p0  |   3  |   7  |   21   ||    15   |
|  p_01_idx_reg_172 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_228    |  p0  |   9  |  64  |   576  ||    44   |
|     grp_fu_228    |  p1  |   8  |  64  |   512  ||    33   |
|     grp_fu_305    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_305    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_330    |  p0  |   6  |  64  |   384  ||    33   |
|     grp_fu_330    |  p1  |   4  |  64  |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2317  || 8.38625 ||   209   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   31   |  3550  |  13839 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   209  |
|  Register |    -   |    -   |   840  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   39   |  4390  |  14048 |
+-----------+--------+--------+--------+--------+
