// Seed: 3701688206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wand id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_16 = ~id_5;
  wire id_26, id_27, id_28;
  assign id_5 = (-1'h0);
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    output wor id_4,
    input wand id_5,
    output wire id_6,
    output supply1 id_7,
    output wand id_8,
    output wire id_9,
    input wire id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    output supply1 id_17,
    input wor id_18,
    input tri0 id_19,
    output tri1 id_20
);
  tri id_22 = 1 - id_14;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  logic id_23;
endmodule
