<profile>

<section name = "Vivado HLS Report for 'set_color'" level="0">
<item name = "Date">Mon Dec  7 17:37:42 2015
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.81, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 92</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 49, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_143_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_154_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_sig_bdd_70">and, 0, 0, 2, 1, 1</column>
<column name="pixel_out_val_0_fu_226_p2">and, 0, 0, 2, 1, 1</column>
<column name="pixel_out_val_1_3_fu_195_p2">and, 0, 0, 2, 1, 1</column>
<column name="pixel_out_val_1_fu_211_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_205_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_221_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond4_fu_138_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond_fu_149_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="tmp_24_not_fu_164_p2">icmp, 0, 0, 8, 8, 2</column>
<column name="tmp_9_fu_132_p2">icmp, 0, 0, 3, 3, 1</column>
<column name="tmp_s_fu_126_p2">icmp, 0, 0, 3, 3, 1</column>
<column name="ap_sig_bdd_48">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_84">or, 0, 0, 2, 1, 1</column>
<column name="brmerge1_fu_180_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_170_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_brmerge1_fu_189_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_brmerge_fu_184_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_tmp_24_not_fu_175_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="t_V_7_reg_103">12, 2, 12, 24</column>
<column name="t_V_reg_114">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_reg_264_pp0_it1">1, 1, 0</column>
<column name="brmerge_reg_285">1, 1, 0</column>
<column name="exitcond_reg_264">1, 1, 0</column>
<column name="i_V_reg_259">12, 12, 0</column>
<column name="t_V_7_reg_103">12, 12, 0</column>
<column name="t_V_reg_114">12, 12, 0</column>
<column name="tmp_24_not_reg_280">1, 1, 0</column>
<column name="tmp_27_reg_273">1, 1, 0</column>
<column name="tmp_9_reg_251">1, 1, 0</column>
<column name="tmp_s_reg_246">1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , set_color, return value</column>
<column name="ap_rst">in, 1, , set_color, return value</column>
<column name="ap_start">in, 1, , set_color, return value</column>
<column name="ap_done">out, 1, , set_color, return value</column>
<column name="ap_continue">in, 1, , set_color, return value</column>
<column name="ap_idle">out, 1, , set_color, return value</column>
<column name="ap_ready">out, 1, , set_color, return value</column>
<column name="src_rows_V_read">in, 12, ap_none, src_rows_V_read, scalar</column>
<column name="src_cols_V_read">in, 12, ap_none, src_cols_V_read, scalar</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="ges">in, 3, ap_none, ges, pointer</column>
</table>
</item>
</section>
</profile>
