Do the following works:

1) Matching between the ports of Module Definition and Module Instantiation.

2) Eliminate the "+" ==> Having a line for each line.

3) Add the "X" string at the beginning of each line.

4) Add the required netlist stuff.



