<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.6," ID="doutseq" BundleName="gmem1" VarName="dout" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 2160, 3840, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;24&gt;&amp;)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.11," ID="dinseq" BundleName="gmem0" VarName="din" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" LoopName="VITIS_LOOP_1022_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 2160, 3840, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="doutseq" BundleName="gmem1" VarName="dout" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" LoopName="MMIterOutLoop2" ParentFunc="xf::cv::MMIterOut&lt;8, 0, 2160, 3840, 1, 1, 2&gt;::AxiStream2Axi(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_uint&lt;8&gt;*, ap_uint&lt;24&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="dinseq" BundleName="gmem0" VarName="din" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" LoopName="VITIS_LOOP_1022_1" ParentFunc="xf::cv::MMIterIn&lt;8, 0, 2160, 3840, 1, 2&gt;::Axi2AxiStream(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, int, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1022_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1022:21" LoopName="VITIS_LOOP_1022_1" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/overman/dev/workspaces/vision/vision_kernels/src/fast/../common/xf_structs.hpp:1380:9" LoopName="MMIterOutLoop2" Length="variable" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

