<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreRegisterInfo.cpp source code [llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreRegisterInfo.cpp.html'>XCoreRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- XCoreRegisterInfo.cpp - XCore Register Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the XCore implementation of the MRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="XCoreRegisterInfo.h.html">"XCoreRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="XCore.h.html">"XCore.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="XCoreInstrInfo.h.html">"XCoreInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="XCoreMachineFunctionInfo.h.html">"XCoreMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="XCoreSubtarget.h.html">"XCoreSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "xcore-reg-info"</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html">"XCoreGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm17XCoreRegisterInfoC1Ev" title='llvm::XCoreRegisterInfo::XCoreRegisterInfo' data-ref="_ZN4llvm17XCoreRegisterInfoC1Ev" data-ref-filename="_ZN4llvm17XCoreRegisterInfoC1Ev">XCoreRegisterInfo</dfn>()</td></tr>
<tr><th id="44">44</th><td>  : <a class="type" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCoreGenRegisterInfo" title='llvm::XCoreGenRegisterInfo' data-ref="llvm::XCoreGenRegisterInfo" data-ref-filename="llvm..XCoreGenRegisterInfo">XCoreGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#_ZN4llvm20XCoreGenRegisterInfoC1Ejjjjj" title='llvm::XCoreGenRegisterInfo::XCoreGenRegisterInfo' data-ref="_ZN4llvm20XCoreGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm20XCoreGenRegisterInfoC1Ejjjjj">(</a><span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::LR" title='llvm::XCore::LR' data-ref="llvm::XCore::LR" data-ref-filename="llvm..XCore..LR">LR</a>) {</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i  data-doc="_ZL7isImmUsj">// helper functions</i></td></tr>
<tr><th id="48">48</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def fn" id="_ZL7isImmUsj" title='isImmUs' data-type='bool isImmUs(unsigned int val)' data-ref="_ZL7isImmUsj" data-ref-filename="_ZL7isImmUsj">isImmUs</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1val" title='val' data-type='unsigned int' data-ref="1val" data-ref-filename="1val">val</dfn>) {</td></tr>
<tr><th id="49">49</th><td>  <b>return</b> <a class="local col1 ref" href="#1val" title='val' data-ref="1val" data-ref-filename="1val">val</a> &lt;= <var>11</var>;</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def fn" id="_ZL7isImmU6j" title='isImmU6' data-type='bool isImmU6(unsigned int val)' data-ref="_ZL7isImmU6j" data-ref-filename="_ZL7isImmU6j">isImmU6</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2val" title='val' data-type='unsigned int' data-ref="2val" data-ref-filename="2val">val</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> <a class="local col2 ref" href="#2val" title='val' data-ref="2val" data-ref-filename="2val">val</a> &lt; (<var>1</var> &lt;&lt; <var>6</var>);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8isImmU16j" title='isImmU16' data-type='bool isImmU16(unsigned int val)' data-ref="_ZL8isImmU16j" data-ref-filename="_ZL8isImmU16j">isImmU16</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3val" title='val' data-type='unsigned int' data-ref="3val" data-ref-filename="3val">val</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <b>return</b> <a class="local col3 ref" href="#3val" title='val' data-ref="3val" data-ref-filename="3val">val</a> &lt; (<var>1</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji" title='InsertFPImmInst' data-type='void InsertFPImmInst(MachineBasicBlock::iterator II, const llvm::XCoreInstrInfo &amp; TII, unsigned int Reg, unsigned int FrameReg, int Offset)' data-ref="_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji" data-ref-filename="_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji">InsertFPImmInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="4II" title='II' data-type='MachineBasicBlock::iterator' data-ref="4II" data-ref-filename="4II">II</dfn>,</td></tr>
<tr><th id="62">62</th><td>                            <em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> &amp;<dfn class="local col5 decl" id="5TII" title='TII' data-type='const llvm::XCoreInstrInfo &amp;' data-ref="5TII" data-ref-filename="5TII">TII</dfn>,</td></tr>
<tr><th id="63">63</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg" data-ref-filename="6Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7FrameReg" title='FrameReg' data-type='unsigned int' data-ref="7FrameReg" data-ref-filename="7FrameReg">FrameReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="8Offset" title='Offset' data-type='int' data-ref="8Offset" data-ref-filename="8Offset">Offset</dfn> ) {</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#4II" title='II' data-ref="4II" data-ref-filename="4II">II</a>;</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="10MBB" data-ref-filename="10MBB">MBB</dfn> = *<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="11dl" title='dl' data-type='llvm::DebugLoc' data-ref="11dl" data-ref-filename="11dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>switch</b> (<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="69">69</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</a>:</td></tr>
<tr><th id="70">70</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB" data-ref-filename="10MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4II" title='II' data-ref="4II" data-ref-filename="4II">II</a>, <a class="local col1 ref" href="#11dl" title='dl' data-ref="11dl" data-ref-filename="11dl">dl</a>, <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII" data-ref-filename="5TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_2rus" title='llvm::XCore::LDW_2rus' data-ref="llvm::XCore::LDW_2rus" data-ref-filename="llvm..XCore..LDW_2rus">LDW_2rus</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg" data-ref-filename="6Reg">Reg</a>)</td></tr>
<tr><th id="71">71</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#7FrameReg" title='FrameReg' data-ref="7FrameReg" data-ref-filename="7FrameReg">FrameReg</a>)</td></tr>
<tr><th id="72">72</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#8Offset" title='Offset' data-ref="8Offset" data-ref-filename="8Offset">Offset</a>)</td></tr>
<tr><th id="73">73</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="74">74</th><td>    <b>break</b>;</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>:</td></tr>
<tr><th id="76">76</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB" data-ref-filename="10MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4II" title='II' data-ref="4II" data-ref-filename="4II">II</a>, <a class="local col1 ref" href="#11dl" title='dl' data-ref="11dl" data-ref-filename="11dl">dl</a>, <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII" data-ref-filename="5TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STW_2rus" title='llvm::XCore::STW_2rus' data-ref="llvm::XCore::STW_2rus" data-ref-filename="llvm..XCore..STW_2rus">STW_2rus</a>))</td></tr>
<tr><th id="77">77</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg" data-ref-filename="6Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()))</td></tr>
<tr><th id="78">78</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#7FrameReg" title='FrameReg' data-ref="7FrameReg" data-ref-filename="7FrameReg">FrameReg</a>)</td></tr>
<tr><th id="79">79</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#8Offset" title='Offset' data-ref="8Offset" data-ref-filename="8Offset">Offset</a>)</td></tr>
<tr><th id="80">80</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="81">81</th><td>    <b>break</b>;</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>:</td></tr>
<tr><th id="83">83</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB" data-ref-filename="10MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4II" title='II' data-ref="4II" data-ref-filename="4II">II</a>, <a class="local col1 ref" href="#11dl" title='dl' data-ref="11dl" data-ref-filename="11dl">dl</a>, <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII" data-ref-filename="5TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l2rus" title='llvm::XCore::LDAWF_l2rus' data-ref="llvm::XCore::LDAWF_l2rus" data-ref-filename="llvm..XCore..LDAWF_l2rus">LDAWF_l2rus</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg" data-ref-filename="6Reg">Reg</a>)</td></tr>
<tr><th id="84">84</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#7FrameReg" title='FrameReg' data-ref="7FrameReg" data-ref-filename="7FrameReg">FrameReg</a>)</td></tr>
<tr><th id="85">85</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#8Offset" title='Offset' data-ref="8Offset" data-ref-filename="8Offset">Offset</a>);</td></tr>
<tr><th id="86">86</th><td>    <b>break</b>;</td></tr>
<tr><th id="87">87</th><td>  <b>default</b>:</td></tr>
<tr><th id="88">88</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Opcode"</q>);</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE" title='InsertFPConstInst' data-type='void InsertFPConstInst(MachineBasicBlock::iterator II, const llvm::XCoreInstrInfo &amp; TII, unsigned int Reg, unsigned int FrameReg, int Offset, llvm::RegScavenger * RS)' data-ref="_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE" data-ref-filename="_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE">InsertFPConstInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="12II" title='II' data-type='MachineBasicBlock::iterator' data-ref="12II" data-ref-filename="12II">II</dfn>,</td></tr>
<tr><th id="93">93</th><td>                              <em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> &amp;<dfn class="local col3 decl" id="13TII" title='TII' data-type='const llvm::XCoreInstrInfo &amp;' data-ref="13TII" data-ref-filename="13TII">TII</dfn>,</td></tr>
<tr><th id="94">94</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg" data-ref-filename="14Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15FrameReg" title='FrameReg' data-type='unsigned int' data-ref="15FrameReg" data-ref-filename="15FrameReg">FrameReg</dfn>,</td></tr>
<tr><th id="95">95</th><td>                              <em>int</em> <dfn class="local col6 decl" id="16Offset" title='Offset' data-type='int' data-ref="16Offset" data-ref-filename="16Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="17RS" title='RS' data-type='llvm::RegScavenger *' data-ref="17RS" data-ref-filename="17RS">RS</dfn> ) {</td></tr>
<tr><th id="96">96</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"requiresRegisterScavenging failed"</q>);</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="18MI" data-ref-filename="18MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB" data-ref-filename="19MBB">MBB</dfn> = *<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="20dl" title='dl' data-type='llvm::DebugLoc' data-ref="20dl" data-ref-filename="20dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21ScratchOffset" title='ScratchOffset' data-type='unsigned int' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#17RS" title='RS' data-ref="17RS" data-ref-filename="17RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">XCore::</span><a class="ref" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::GRRegsRegClass" title='llvm::XCore::GRRegsRegClass' data-ref="llvm::XCore::GRRegsRegClass" data-ref-filename="llvm..XCore..GRRegsRegClass">GRRegsRegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>, <var>0</var>);</td></tr>
<tr><th id="101">101</th><td>  <a class="local col7 ref" href="#17RS" title='RS' data-ref="17RS" data-ref-filename="17RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#21ScratchOffset" title='ScratchOffset' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</a>);</td></tr>
<tr><th id="102">102</th><td>  <a class="local col3 ref" href="#13TII" title='TII' data-ref="13TII" data-ref-filename="13TII">TII</a>.<a class="ref fn" href="XCoreInstrInfo.h.html#_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::XCoreInstrInfo::loadImmediate' data-ref="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" data-ref-filename="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>, <a class="local col1 ref" href="#21ScratchOffset" title='ScratchOffset' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</a>, <a class="local col6 ref" href="#16Offset" title='Offset' data-ref="16Offset" data-ref-filename="16Offset">Offset</a>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <b>switch</b> (<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</a>:</td></tr>
<tr><th id="106">106</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>, <a class="local col0 ref" href="#20dl" title='dl' data-ref="20dl" data-ref-filename="20dl">dl</a>, <a class="local col3 ref" href="#13TII" title='TII' data-ref="13TII" data-ref-filename="13TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_3r" title='llvm::XCore::LDW_3r' data-ref="llvm::XCore::LDW_3r" data-ref-filename="llvm..XCore..LDW_3r">LDW_3r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>)</td></tr>
<tr><th id="107">107</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15FrameReg" title='FrameReg' data-ref="15FrameReg" data-ref-filename="15FrameReg">FrameReg</a>)</td></tr>
<tr><th id="108">108</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#21ScratchOffset" title='ScratchOffset' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="109">109</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="110">110</th><td>    <b>break</b>;</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>:</td></tr>
<tr><th id="112">112</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>, <a class="local col0 ref" href="#20dl" title='dl' data-ref="20dl" data-ref-filename="20dl">dl</a>, <a class="local col3 ref" href="#13TII" title='TII' data-ref="13TII" data-ref-filename="13TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STW_l3r" title='llvm::XCore::STW_l3r' data-ref="llvm::XCore::STW_l3r" data-ref-filename="llvm..XCore..STW_l3r">STW_l3r</a>))</td></tr>
<tr><th id="113">113</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()))</td></tr>
<tr><th id="114">114</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15FrameReg" title='FrameReg' data-ref="15FrameReg" data-ref-filename="15FrameReg">FrameReg</a>)</td></tr>
<tr><th id="115">115</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#21ScratchOffset" title='ScratchOffset' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="116">116</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI" data-ref-filename="18MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="117">117</th><td>    <b>break</b>;</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>:</td></tr>
<tr><th id="119">119</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12II" title='II' data-ref="12II" data-ref-filename="12II">II</a>, <a class="local col0 ref" href="#20dl" title='dl' data-ref="20dl" data-ref-filename="20dl">dl</a>, <a class="local col3 ref" href="#13TII" title='TII' data-ref="13TII" data-ref-filename="13TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>)</td></tr>
<tr><th id="120">120</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15FrameReg" title='FrameReg' data-ref="15FrameReg" data-ref-filename="15FrameReg">FrameReg</a>)</td></tr>
<tr><th id="121">121</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#21ScratchOffset" title='ScratchOffset' data-ref="21ScratchOffset" data-ref-filename="21ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="122">122</th><td>    <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>  <b>default</b>:</td></tr>
<tr><th id="124">124</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Opcode"</q>);</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji" title='InsertSPImmInst' data-type='void InsertSPImmInst(MachineBasicBlock::iterator II, const llvm::XCoreInstrInfo &amp; TII, unsigned int Reg, int Offset)' data-ref="_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji" data-ref-filename="_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji">InsertSPImmInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="22II" title='II' data-type='MachineBasicBlock::iterator' data-ref="22II" data-ref-filename="22II">II</dfn>,</td></tr>
<tr><th id="129">129</th><td>                            <em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> &amp;<dfn class="local col3 decl" id="23TII" title='TII' data-type='const llvm::XCoreInstrInfo &amp;' data-ref="23TII" data-ref-filename="23TII">TII</dfn>,</td></tr>
<tr><th id="130">130</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg" data-ref-filename="24Reg">Reg</dfn>, <em>int</em> <dfn class="local col5 decl" id="25Offset" title='Offset' data-type='int' data-ref="25Offset" data-ref-filename="25Offset">Offset</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22II" title='II' data-ref="22II" data-ref-filename="22II">II</a>;</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB" data-ref-filename="27MBB">MBB</dfn> = *<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="28dl" title='dl' data-type='llvm::DebugLoc' data-ref="28dl" data-ref-filename="28dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <dfn class="local col9 decl" id="29isU6" title='isU6' data-type='bool' data-ref="29isU6" data-ref-filename="29isU6">isU6</dfn> = <a class="tu ref fn" href="#_ZL7isImmU6j" title='isImmU6' data-use='c' data-ref="_ZL7isImmU6j" data-ref-filename="_ZL7isImmU6j">isImmU6</a>(<a class="local col5 ref" href="#25Offset" title='Offset' data-ref="25Offset" data-ref-filename="25Offset">Offset</a>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>switch</b> (<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="137">137</th><td>  <em>int</em> <dfn class="local col0 decl" id="30NewOpcode" title='NewOpcode' data-type='int' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</dfn>;</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</a>:</td></tr>
<tr><th id="139">139</th><td>    <a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a> = (<a class="local col9 ref" href="#29isU6" title='isU6' data-ref="29isU6" data-ref-filename="29isU6">isU6</a>) ? <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWSP_ru6" title='llvm::XCore::LDWSP_ru6' data-ref="llvm::XCore::LDWSP_ru6" data-ref-filename="llvm..XCore..LDWSP_ru6">LDWSP_ru6</a> : <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWSP_lru6" title='llvm::XCore::LDWSP_lru6' data-ref="llvm::XCore::LDWSP_lru6" data-ref-filename="llvm..XCore..LDWSP_lru6">LDWSP_lru6</a>;</td></tr>
<tr><th id="140">140</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB" data-ref-filename="27MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#22II" title='II' data-ref="22II" data-ref-filename="22II">II</a>, <a class="local col8 ref" href="#28dl" title='dl' data-ref="28dl" data-ref-filename="28dl">dl</a>, <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>)</td></tr>
<tr><th id="141">141</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#25Offset" title='Offset' data-ref="25Offset" data-ref-filename="25Offset">Offset</a>)</td></tr>
<tr><th id="142">142</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="143">143</th><td>    <b>break</b>;</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>:</td></tr>
<tr><th id="145">145</th><td>    <a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a> = (<a class="local col9 ref" href="#29isU6" title='isU6' data-ref="29isU6" data-ref-filename="29isU6">isU6</a>) ? <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWSP_ru6" title='llvm::XCore::STWSP_ru6' data-ref="llvm::XCore::STWSP_ru6" data-ref-filename="llvm..XCore..STWSP_ru6">STWSP_ru6</a> : <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWSP_lru6" title='llvm::XCore::STWSP_lru6' data-ref="llvm::XCore::STWSP_lru6" data-ref-filename="llvm..XCore..STWSP_lru6">STWSP_lru6</a>;</td></tr>
<tr><th id="146">146</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB" data-ref-filename="27MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#22II" title='II' data-ref="22II" data-ref-filename="22II">II</a>, <a class="local col8 ref" href="#28dl" title='dl' data-ref="28dl" data-ref-filename="28dl">dl</a>, <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a>))</td></tr>
<tr><th id="147">147</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()))</td></tr>
<tr><th id="148">148</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#25Offset" title='Offset' data-ref="25Offset" data-ref-filename="25Offset">Offset</a>)</td></tr>
<tr><th id="149">149</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="150">150</th><td>    <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>:</td></tr>
<tr><th id="152">152</th><td>    <a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a> = (<a class="local col9 ref" href="#29isU6" title='isU6' data-ref="29isU6" data-ref-filename="29isU6">isU6</a>) ? <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWSP_ru6" title='llvm::XCore::LDAWSP_ru6' data-ref="llvm::XCore::LDAWSP_ru6" data-ref-filename="llvm..XCore..LDAWSP_ru6">LDAWSP_ru6</a> : <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWSP_lru6" title='llvm::XCore::LDAWSP_lru6' data-ref="llvm::XCore::LDAWSP_lru6" data-ref-filename="llvm..XCore..LDAWSP_lru6">LDAWSP_lru6</a>;</td></tr>
<tr><th id="153">153</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB" data-ref-filename="27MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#22II" title='II' data-ref="22II" data-ref-filename="22II">II</a>, <a class="local col8 ref" href="#28dl" title='dl' data-ref="28dl" data-ref-filename="28dl">dl</a>, <a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII" data-ref-filename="23TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30NewOpcode" title='NewOpcode' data-ref="30NewOpcode" data-ref-filename="30NewOpcode">NewOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>)</td></tr>
<tr><th id="154">154</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#25Offset" title='Offset' data-ref="25Offset" data-ref-filename="25Offset">Offset</a>);</td></tr>
<tr><th id="155">155</th><td>    <b>break</b>;</td></tr>
<tr><th id="156">156</th><td>  <b>default</b>:</td></tr>
<tr><th id="157">157</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Opcode"</q>);</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE" title='InsertSPConstInst' data-type='void InsertSPConstInst(MachineBasicBlock::iterator II, const llvm::XCoreInstrInfo &amp; TII, unsigned int Reg, int Offset, llvm::RegScavenger * RS)' data-ref="_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE" data-ref-filename="_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE">InsertSPConstInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="31II" title='II' data-type='MachineBasicBlock::iterator' data-ref="31II" data-ref-filename="31II">II</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                <em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> &amp;<dfn class="local col2 decl" id="32TII" title='TII' data-type='const llvm::XCoreInstrInfo &amp;' data-ref="32TII" data-ref-filename="32TII">TII</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="33Reg" title='Reg' data-type='unsigned int' data-ref="33Reg" data-ref-filename="33Reg">Reg</dfn>, <em>int</em> <dfn class="local col4 decl" id="34Offset" title='Offset' data-type='int' data-ref="34Offset" data-ref-filename="34Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="35RS" title='RS' data-type='llvm::RegScavenger *' data-ref="35RS" data-ref-filename="35RS">RS</dfn> ) {</td></tr>
<tr><th id="164">164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"requiresRegisterScavenging failed"</q>);</td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>;</td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB" data-ref-filename="37MBB">MBB</dfn> = *<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="38dl" title='dl' data-type='llvm::DebugLoc' data-ref="38dl" data-ref-filename="38dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39OpCode" title='OpCode' data-type='unsigned int' data-ref="39OpCode" data-ref-filename="39OpCode">OpCode</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40ScratchBase" title='ScratchBase' data-type='unsigned int' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</dfn>;</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col9 ref" href="#39OpCode" title='OpCode' data-ref="39OpCode" data-ref-filename="39OpCode">OpCode</a>==<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>) {</td></tr>
<tr><th id="172">172</th><td>    <a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35RS" title='RS' data-ref="35RS" data-ref-filename="35RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">XCore::</span><a class="ref" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::GRRegsRegClass" title='llvm::XCore::GRRegsRegClass' data-ref="llvm::XCore::GRRegsRegClass" data-ref-filename="llvm..XCore..GRRegsRegClass">GRRegsRegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <var>0</var>);</td></tr>
<tr><th id="173">173</th><td>    <a class="local col5 ref" href="#35RS" title='RS' data-ref="35RS" data-ref-filename="35RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a>);</td></tr>
<tr><th id="174">174</th><td>  } <b>else</b></td></tr>
<tr><th id="175">175</th><td>    <a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a> = <a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg" data-ref-filename="33Reg">Reg</a>;</td></tr>
<tr><th id="176">176</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <a class="local col8 ref" href="#38dl" title='dl' data-ref="38dl" data-ref-filename="38dl">dl</a>, <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII" data-ref-filename="32TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWSP_ru6" title='llvm::XCore::LDAWSP_ru6' data-ref="llvm::XCore::LDAWSP_ru6" data-ref-filename="llvm..XCore..LDAWSP_ru6">LDAWSP_ru6</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41ScratchOffset" title='ScratchOffset' data-type='unsigned int' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35RS" title='RS' data-ref="35RS" data-ref-filename="35RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(&amp;<span class="namespace">XCore::</span><a class="ref" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::GRRegsRegClass" title='llvm::XCore::GRRegsRegClass' data-ref="llvm::XCore::GRRegsRegClass" data-ref-filename="llvm..XCore..GRRegsRegClass">GRRegsRegClass</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <var>0</var>);</td></tr>
<tr><th id="178">178</th><td>  <a class="local col5 ref" href="#35RS" title='RS' data-ref="35RS" data-ref-filename="35RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#41ScratchOffset" title='ScratchOffset' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</a>);</td></tr>
<tr><th id="179">179</th><td>  <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII" data-ref-filename="32TII">TII</a>.<a class="ref fn" href="XCoreInstrInfo.h.html#_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::XCoreInstrInfo::loadImmediate' data-ref="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" data-ref-filename="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <a class="local col1 ref" href="#41ScratchOffset" title='ScratchOffset' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</a>, <a class="local col4 ref" href="#34Offset" title='Offset' data-ref="34Offset" data-ref-filename="34Offset">Offset</a>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>switch</b> (<a class="local col9 ref" href="#39OpCode" title='OpCode' data-ref="39OpCode" data-ref-filename="39OpCode">OpCode</a>) {</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDWFI" title='llvm::XCore::LDWFI' data-ref="llvm::XCore::LDWFI" data-ref-filename="llvm..XCore..LDWFI">LDWFI</a>:</td></tr>
<tr><th id="183">183</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <a class="local col8 ref" href="#38dl" title='dl' data-ref="38dl" data-ref-filename="38dl">dl</a>, <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII" data-ref-filename="32TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDW_3r" title='llvm::XCore::LDW_3r' data-ref="llvm::XCore::LDW_3r" data-ref-filename="llvm..XCore..LDW_3r">LDW_3r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg" data-ref-filename="33Reg">Reg</a>)</td></tr>
<tr><th id="184">184</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="185">185</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#41ScratchOffset" title='ScratchOffset' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="186">186</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="187">187</th><td>    <b>break</b>;</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STWFI" title='llvm::XCore::STWFI' data-ref="llvm::XCore::STWFI" data-ref-filename="llvm..XCore..STWFI">STWFI</a>:</td></tr>
<tr><th id="189">189</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <a class="local col8 ref" href="#38dl" title='dl' data-ref="38dl" data-ref-filename="38dl">dl</a>, <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII" data-ref-filename="32TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::STW_l3r" title='llvm::XCore::STW_l3r' data-ref="llvm::XCore::STW_l3r" data-ref-filename="llvm..XCore..STW_l3r">STW_l3r</a>))</td></tr>
<tr><th id="190">190</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg" data-ref-filename="33Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()))</td></tr>
<tr><th id="191">191</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="192">192</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#41ScratchOffset" title='ScratchOffset' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="193">193</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="194">194</th><td>    <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWFI" title='llvm::XCore::LDAWFI' data-ref="llvm::XCore::LDAWFI" data-ref-filename="llvm..XCore..LDAWFI">LDAWFI</a>:</td></tr>
<tr><th id="196">196</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#31II" title='II' data-ref="31II" data-ref-filename="31II">II</a>, <a class="local col8 ref" href="#38dl" title='dl' data-ref="38dl" data-ref-filename="38dl">dl</a>, <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII" data-ref-filename="32TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenInstrInfo.inc.html#llvm::XCore::LDAWF_l3r" title='llvm::XCore::LDAWF_l3r' data-ref="llvm::XCore::LDAWF_l3r" data-ref-filename="llvm..XCore..LDAWF_l3r">LDAWF_l3r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg" data-ref-filename="33Reg">Reg</a>)</td></tr>
<tr><th id="197">197</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#40ScratchBase" title='ScratchBase' data-ref="40ScratchBase" data-ref-filename="40ScratchBase">ScratchBase</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="198">198</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#41ScratchOffset" title='ScratchOffset' data-ref="41ScratchOffset" data-ref-filename="41ScratchOffset">ScratchOffset</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="199">199</th><td>    <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>  <b>default</b>:</td></tr>
<tr><th id="201">201</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Opcode"</q>);</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>bool</em> <a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm17XCoreRegisterInfo15needsFrameMovesERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::needsFrameMoves' data-ref="_ZN4llvm17XCoreRegisterInfo15needsFrameMovesERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm17XCoreRegisterInfo15needsFrameMovesERKNS_15MachineFunctionE">needsFrameMoves</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF" data-ref-filename="42MF">MF</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <b>return</b> <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15needsFrameMovesEv" title='llvm::MachineFunction::needsFrameMoves' data-ref="_ZNK4llvm15MachineFunction15needsFrameMovesEv" data-ref-filename="_ZNK4llvm15MachineFunction15needsFrameMovesEv">needsFrameMoves</a>();</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="210">210</th><td><a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm17XCoreRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="43MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="43MF" data-ref-filename="43MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="211">211</th><td>  <i>// The callee saved registers LR &amp; FP are explicitly handled during</i></td></tr>
<tr><th id="212">212</th><td><i>  // emitPrologue &amp; emitEpilogue and related functions.</i></td></tr>
<tr><th id="213">213</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="44CalleeSavedRegs" title='CalleeSavedRegs' data-type='const llvm::MCPhysReg [8]' data-ref="44CalleeSavedRegs" data-ref-filename="44CalleeSavedRegs">CalleeSavedRegs</dfn>[] = {</td></tr>
<tr><th id="214">214</th><td>    <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R4" title='llvm::XCore::R4' data-ref="llvm::XCore::R4" data-ref-filename="llvm..XCore..R4">R4</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R5" title='llvm::XCore::R5' data-ref="llvm::XCore::R5" data-ref-filename="llvm..XCore..R5">R5</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R6" title='llvm::XCore::R6' data-ref="llvm::XCore::R6" data-ref-filename="llvm..XCore..R6">R6</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R7" title='llvm::XCore::R7' data-ref="llvm::XCore::R7" data-ref-filename="llvm..XCore..R7">R7</a>,</td></tr>
<tr><th id="215">215</th><td>    <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R8" title='llvm::XCore::R8' data-ref="llvm::XCore::R8" data-ref-filename="llvm..XCore..R8">R8</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R9" title='llvm::XCore::R9' data-ref="llvm::XCore::R9" data-ref-filename="llvm..XCore..R9">R9</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R10" title='llvm::XCore::R10' data-ref="llvm::XCore::R10" data-ref-filename="llvm..XCore..R10">R10</a>,</td></tr>
<tr><th id="216">216</th><td>    <var>0</var></td></tr>
<tr><th id="217">217</th><td>  };</td></tr>
<tr><th id="218">218</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="45CalleeSavedRegsFP" title='CalleeSavedRegsFP' data-type='const llvm::MCPhysReg [7]' data-ref="45CalleeSavedRegsFP" data-ref-filename="45CalleeSavedRegsFP">CalleeSavedRegsFP</dfn>[] = {</td></tr>
<tr><th id="219">219</th><td>    <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R4" title='llvm::XCore::R4' data-ref="llvm::XCore::R4" data-ref-filename="llvm..XCore..R4">R4</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R5" title='llvm::XCore::R5' data-ref="llvm::XCore::R5" data-ref-filename="llvm..XCore..R5">R5</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R6" title='llvm::XCore::R6' data-ref="llvm::XCore::R6" data-ref-filename="llvm..XCore..R6">R6</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R7" title='llvm::XCore::R7' data-ref="llvm::XCore::R7" data-ref-filename="llvm..XCore..R7">R7</a>,</td></tr>
<tr><th id="220">220</th><td>    <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R8" title='llvm::XCore::R8' data-ref="llvm::XCore::R8" data-ref-filename="llvm..XCore..R8">R8</a>, <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R9" title='llvm::XCore::R9' data-ref="llvm::XCore::R9" data-ref-filename="llvm..XCore..R9">R9</a>,</td></tr>
<tr><th id="221">221</th><td>    <var>0</var></td></tr>
<tr><th id="222">222</th><td>  };</td></tr>
<tr><th id="223">223</th><td>  <em>const</em> <a class="type" href="XCoreFrameLowering.h.html#llvm::XCoreFrameLowering" title='llvm::XCoreFrameLowering' data-ref="llvm::XCoreFrameLowering" data-ref-filename="llvm..XCoreFrameLowering">XCoreFrameLowering</a> *<dfn class="local col6 decl" id="46TFI" title='TFI' data-type='const llvm::XCoreFrameLowering *' data-ref="46TFI" data-ref-filename="46TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::XCoreGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(*<a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>);</td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="local col6 ref" href="#46TFI" title='TFI' data-ref="46TFI" data-ref-filename="46TFI">TFI</a>-&gt;<a class="virtual ref fn" href="XCoreFrameLowering.h.html#_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::XCoreFrameLowering::hasFP' data-ref="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(*<a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>))</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <a class="local col5 ref" href="#45CalleeSavedRegsFP" title='CalleeSavedRegsFP' data-ref="45CalleeSavedRegsFP" data-ref-filename="45CalleeSavedRegsFP">CalleeSavedRegsFP</a>;</td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <a class="local col4 ref" href="#44CalleeSavedRegs" title='CalleeSavedRegs' data-ref="44CalleeSavedRegs" data-ref-filename="44CalleeSavedRegs">CalleeSavedRegs</a>;</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm17XCoreRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col8 decl" id="48Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="XCoreFrameLowering.h.html#llvm::XCoreFrameLowering" title='llvm::XCoreFrameLowering' data-ref="llvm::XCoreFrameLowering" data-ref-filename="llvm..XCoreFrameLowering">XCoreFrameLowering</a> *<dfn class="local col9 decl" id="49TFI" title='TFI' data-type='const llvm::XCoreFrameLowering *' data-ref="49TFI" data-ref-filename="49TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::XCoreGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::CP" title='llvm::XCore::CP' data-ref="llvm::XCore::CP" data-ref-filename="llvm..XCore..CP">CP</a>);</td></tr>
<tr><th id="234">234</th><td>  <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::DP" title='llvm::XCore::DP' data-ref="llvm::XCore::DP" data-ref-filename="llvm..XCore..DP">DP</a>);</td></tr>
<tr><th id="235">235</th><td>  <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::SP" title='llvm::XCore::SP' data-ref="llvm::XCore::SP" data-ref-filename="llvm..XCore..SP">SP</a>);</td></tr>
<tr><th id="236">236</th><td>  <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::LR" title='llvm::XCore::LR' data-ref="llvm::XCore::LR" data-ref-filename="llvm..XCore..LR">LR</a>);</td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col9 ref" href="#49TFI" title='TFI' data-ref="49TFI" data-ref-filename="49TFI">TFI</a>-&gt;<a class="virtual ref fn" href="XCoreFrameLowering.h.html#_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::XCoreFrameLowering::hasFP' data-ref="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>)) {</td></tr>
<tr><th id="238">238</th><td>    <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R10" title='llvm::XCore::R10' data-ref="llvm::XCore::R10" data-ref-filename="llvm..XCore..R10">R10</a>);</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td>  <b>return</b> <a class="local col8 ref" href="#48Reserved" title='Reserved' data-ref="48Reserved" data-ref-filename="48Reserved">Reserved</a>;</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>bool</em></td></tr>
<tr><th id="244">244</th><td><a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm17XCoreRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="50MF" data-ref-filename="50MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>bool</em></td></tr>
<tr><th id="249">249</th><td><a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm17XCoreRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="51MF" data-ref-filename="51MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>void</em></td></tr>
<tr><th id="254">254</th><td><a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::XCoreRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm17XCoreRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="52II" title='II' data-type='MachineBasicBlock::iterator' data-ref="52II" data-ref-filename="52II">II</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                       <em>int</em> <dfn class="local col3 decl" id="53SPAdj" title='SPAdj' data-type='int' data-ref="53SPAdj" data-ref-filename="53SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="256">256</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="55RS" title='RS' data-type='llvm::RegScavenger *' data-ref="55RS" data-ref-filename="55RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="56MI" data-ref-filename="56MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>;</td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57FrameOp" title='FrameOp' data-type='llvm::MachineOperand &amp;' data-ref="57FrameOp" data-ref-filename="57FrameOp">FrameOp</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#54FIOperandNum" title='FIOperandNum' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="260">260</th><td>  <em>int</em> <dfn class="local col8 decl" id="58FrameIndex" title='FrameIndex' data-type='int' data-ref="58FrameIndex" data-ref-filename="58FrameIndex">FrameIndex</dfn> = <a class="local col7 ref" href="#57FrameOp" title='FrameOp' data-ref="57FrameOp" data-ref-filename="57FrameOp">FrameOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF" data-ref-filename="59MF">MF</dfn> = *<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="263">263</th><td>  <em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> &amp;<dfn class="local col0 decl" id="60TII" title='TII' data-type='const llvm::XCoreInstrInfo &amp;' data-ref="60TII" data-ref-filename="60TII">TII</dfn> =</td></tr>
<tr><th id="264">264</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo" data-ref-filename="llvm..XCoreInstrInfo">XCoreInstrInfo</a> *&gt;(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <a class="type" href="XCoreFrameLowering.h.html#llvm::XCoreFrameLowering" title='llvm::XCoreFrameLowering' data-ref="llvm::XCoreFrameLowering" data-ref-filename="llvm..XCoreFrameLowering">XCoreFrameLowering</a> *<dfn class="local col1 decl" id="61TFI" title='TFI' data-type='const llvm::XCoreFrameLowering *' data-ref="61TFI" data-ref-filename="61TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::XCoreGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>);</td></tr>
<tr><th id="267">267</th><td>  <em>int</em> <dfn class="local col2 decl" id="62Offset" title='Offset' data-type='int' data-ref="62Offset" data-ref-filename="62Offset">Offset</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col8 ref" href="#58FrameIndex" title='FrameIndex' data-ref="58FrameIndex" data-ref-filename="58FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="268">268</th><td>  <em>int</em> <dfn class="local col3 decl" id="63StackSize" title='StackSize' data-type='int' data-ref="63StackSize" data-ref-filename="63StackSize">StackSize</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <u>#<span data-ppcond="270">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="271">271</th><td>  LLVM_DEBUG(errs() &lt;&lt; <q>"\nFunction         : "</q> &lt;&lt; MF.getName() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="272">272</th><td>  LLVM_DEBUG(errs() &lt;&lt; <q>"&lt;---------&gt;\n"</q>);</td></tr>
<tr><th id="273">273</th><td>  LLVM_DEBUG(MI.print(errs()));</td></tr>
<tr><th id="274">274</th><td>  LLVM_DEBUG(errs() &lt;&lt; <q>"FrameIndex         : "</q> &lt;&lt; FrameIndex &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="275">275</th><td>  LLVM_DEBUG(errs() &lt;&lt; <q>"FrameOffset        : "</q> &lt;&lt; Offset &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="276">276</th><td>  LLVM_DEBUG(errs() &lt;&lt; <q>"StackSize          : "</q> &lt;&lt; StackSize &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="277">277</th><td><u>#<span data-ppcond="270">endif</span></u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a> += <a class="local col3 ref" href="#63StackSize" title='StackSize' data-ref="63StackSize" data-ref-filename="63StackSize">StackSize</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="64FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="64FrameReg" data-ref-filename="64FrameReg">FrameReg</dfn> = <a class="virtual member fn" href="#_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// Special handling of DBG_VALUE instructions.</i></td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="285">285</th><td>    <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#54FIOperandNum" title='FIOperandNum' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#64FrameReg" title='FrameReg' data-ref="64FrameReg" data-ref-filename="64FrameReg">FrameReg</a>, <b>false</b> <i>/*isDef*/</i>);</td></tr>
<tr><th id="286">286</th><td>    <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#54FIOperandNum" title='FIOperandNum' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>);</td></tr>
<tr><th id="287">287</th><td>    <b>return</b>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// fold constant into offset.</i></td></tr>
<tr><th id="291">291</th><td>  <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a> += <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#54FIOperandNum" title='FIOperandNum' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="292">292</th><td>  <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#54FIOperandNum" title='FIOperandNum' data-ref="54FIOperandNum" data-ref-filename="54FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset%<var>4</var> == <var>0</var> &amp;&amp; <q>"Misaligned stack offset"</q>);</td></tr>
<tr><th id="295">295</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(errs() &lt;&lt; <q>"Offset             : "</q> &lt;&lt; Offset &lt;&lt; <q>"\n"</q></td></tr>
<tr><th id="296">296</th><td>                    &lt;&lt; <q>"&lt;---------&gt;\n"</q>);</td></tr>
<tr><th id="297">297</th><td>  <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>/=<var>4</var>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='llvm::Register' data-ref="65Reg" data-ref-filename="65Reg">Reg</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="300">300</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(XCore::GRRegsRegClass.contains(Reg) &amp;&amp; <q>"Unexpected register operand"</q>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (<a class="local col1 ref" href="#61TFI" title='TFI' data-ref="61TFI" data-ref-filename="61TFI">TFI</a>-&gt;<a class="virtual ref fn" href="XCoreFrameLowering.h.html#_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::XCoreFrameLowering::hasFP' data-ref="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>)) {</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7isImmUsj" title='isImmUs' data-use='c' data-ref="_ZL7isImmUsj" data-ref-filename="_ZL7isImmUsj">isImmUs</a>(<a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>))</td></tr>
<tr><th id="304">304</th><td>      <a class="tu ref fn" href="#_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji" title='InsertFPImmInst' data-use='c' data-ref="_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji" data-ref-filename="_ZL15InsertFPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjji">InsertFPImmInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>, <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII" data-ref-filename="60TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#64FrameReg" title='FrameReg' data-ref="64FrameReg" data-ref-filename="64FrameReg">FrameReg</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>);</td></tr>
<tr><th id="305">305</th><td>    <b>else</b></td></tr>
<tr><th id="306">306</th><td>      <a class="tu ref fn" href="#_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE" title='InsertFPConstInst' data-use='c' data-ref="_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE" data-ref-filename="_ZL17InsertFPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjjiPNS_12RegScavengerE">InsertFPConstInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>, <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII" data-ref-filename="60TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#64FrameReg" title='FrameReg' data-ref="64FrameReg" data-ref-filename="64FrameReg">FrameReg</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>, <a class="local col5 ref" href="#55RS" title='RS' data-ref="55RS" data-ref-filename="55RS">RS</a>);</td></tr>
<tr><th id="307">307</th><td>  } <b>else</b> {</td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL8isImmU16j" title='isImmU16' data-use='c' data-ref="_ZL8isImmU16j" data-ref-filename="_ZL8isImmU16j">isImmU16</a>(<a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>))</td></tr>
<tr><th id="309">309</th><td>      <a class="tu ref fn" href="#_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji" title='InsertSPImmInst' data-use='c' data-ref="_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji" data-ref-filename="_ZL15InsertSPImmInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEji">InsertSPImmInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>, <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII" data-ref-filename="60TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>);</td></tr>
<tr><th id="310">310</th><td>    <b>else</b></td></tr>
<tr><th id="311">311</th><td>      <a class="tu ref fn" href="#_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE" title='InsertSPConstInst' data-use='c' data-ref="_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE" data-ref-filename="_ZL17InsertSPConstInstN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_14XCoreInstrInfoEjiPNS_12RegScavengerE">InsertSPConstInst</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>, <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII" data-ref-filename="60TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>, <a class="local col5 ref" href="#55RS" title='RS' data-ref="55RS" data-ref-filename="55RS">RS</a>);</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>  <i>// Erase old instruction.</i></td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB" data-ref-filename="66MBB">MBB</dfn> = *<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="315">315</th><td>  <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>);</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo" data-ref-filename="llvm..XCoreRegisterInfo">XCoreRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::XCoreRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17XCoreRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="67MF" data-ref-filename="67MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>  <em>const</em> <a class="type" href="XCoreFrameLowering.h.html#llvm::XCoreFrameLowering" title='llvm::XCoreFrameLowering' data-ref="llvm::XCoreFrameLowering" data-ref-filename="llvm..XCoreFrameLowering">XCoreFrameLowering</a> *<dfn class="local col8 decl" id="68TFI" title='TFI' data-type='const llvm::XCoreFrameLowering *' data-ref="68TFI" data-ref-filename="68TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::XCoreGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20XCoreGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#68TFI" title='TFI' data-ref="68TFI" data-ref-filename="68TFI">TFI</a>-&gt;<a class="virtual ref fn" href="XCoreFrameLowering.h.html#_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::XCoreFrameLowering::hasFP' data-ref="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18XCoreFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>) ? <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::R10" title='llvm::XCore::R10' data-ref="llvm::XCore::R10" data-ref-filename="llvm..XCore..R10">R10</a> : <span class="namespace">XCore::</span><a class="enum" href="../../../../build/lib/Target/XCore/XCoreGenRegisterInfo.inc.html#llvm::XCore::SP" title='llvm::XCore::SP' data-ref="llvm::XCore::SP" data-ref-filename="llvm..XCore..SP">SP</a>;</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>