Version 0.9
==========================================================================================================================
1 - Asking before compillling for compilling all project or not (C and VHDL) or (C) only
2 - Add complement(ANDN, ORN, XORN) and branch operations(ANDB, ORB, XORB) with compilation of software (Need Test)(No HW)
3 - Sebarate generated hdl files into basic files and software compilation files (preparing to add variable hdl files)
4 - Making CPU freq and Timer freq changable
5 - Add "Two_Branches_One_Output" project on "RV_FPGA_PLC_IDE_Projects"

Version 0.10
==========================================================================================================================
1 - Making output ports in "In_Out_Peripheral.vhd" preparing to compile as hardware (Need Test)(No HW)

Version 0.11
==========================================================================================================================
1 - Add "Timer_Test_3" project on "RV_FPGA_PLC_IDE_Projects" (Need Test)(No HW)
2 - Fix error "The 'output_clock_frequency' is '100000000.0 MHz"
3 - Writting initial C file in compilling as HW
4 - Writting HDL files with supporting TON function block only
5 - Modify ".rfpinfo" file to hold which compiler is used (SW or HW) and number of timers
6 - Adding check_hardware_change() function
7 - Compile the program as hardware is finished initially

Version 0.12
==========================================================================================================================
1  - Fix reading T# type (small digits)
2  - Adding clock_generator.vho for simulation to work
3  - Fix TON (timer1) write Elapsed_Time_2 instead of Preset_Time_2 in initialization (after testing "Timer_Test_3")
4  - Adding folder timer_test_3 in software
5  - Adding liberary timer_hw.h (initial version)
6  - Adding comment in TON_Peripheral.vhd to describe register adress
7  - Remove "Timer_on_64_Controller.vhd" (no need for it)
8  - Finish writing c file and compile it successfully
12 - Add "Timer_Test_4_1" project on "RV_FPGA_PLC_IDE_Projects"
10 - Adding option to choose compiler type when downloading it to SoC if not compiled.
11 - (TON, IO, ROM) now take two cycles instead of three cycles.
12 - Make time calculation more stable.
13 - Hardware compilation with TON is now working.

Version 0.13
==========================================================================================================================
1 - Add "Timer_Test_ET" project on "RV_FPGA_PLC_IDE_Projects"
2 - Solve ET in SW compiling (minuse)
3 - Make timer in function
4 - Add PWM support SW compilation
5 - In PWM REAL type can only work in instanse SW compilation
6 - change int to uint32_t
7 - Add PWM support HW compilation
8 - Add Div and Mult 32 bit to hdl files
9 - Add PWM_32_bit to hdl files

Version 0.14
==========================================================================================================================
1 - Update riscv-gnu-toolchain commands to the latest (add -march=rv32i -mabi=ilp32 instead of -march=rv32i)
2 - resolve some warinig in QSF file
3 - stop compilation when error occured in (compile_c_file_.c) 

Version 0.15
==========================================================================================================================
1 - Update liberaries in Software folder with the latest (timer_hw and pwm_hw)
2 - Add support for Set and Reset commands
3 - Add project "Timer_PWM_MUL_DIV" to start changing memory arch and making Memory Controle Unit

Version 0.16
==========================================================================================================================
1 - Update compiler path in "compile_c_file.c" to be variable in case of changing compiler path
2 - Upadte project files to be compatable with netbeans 11.1 instead of 10.0
3 - Update java files to jvm 11 instead of 1.8.0

Version 0.20
==========================================================================================================================
1 - Adding River Soc project in FPGA folder.
2 - Copy River files from the repo (TAG ver. 9.0) https://github.com/sergeykhbr/riscv_vhdl
3 - Modify files to be compatable with cyclone_v FPGA (Previous: xilinx)
4 - Making FPU, MUL and DIV configurable in confg design file.
5 - IO-Perepheral and TON are working on axi4.

Version 1.00
==========================================================================================================================
1 - Adding new option for project to be RV32(Potato) or RV64(River)
2 - Modify ".rfpinfo" files to hold which core is used (RV32 or RV64)
3 - Adding new folder "Software_River" that contaiins software programes for R64 core
4 - Adding SDC file in FPGA project for timing constrains in River_SoC
5 - PWM, TON, Time Measurements now working on River_SoC
6 - Adding 10MH for PWM peripheral

Version 1.01
==========================================================================================================================
1 - Adding optimaization flags to makefile of helloworld_gpio.
2 - Accessing the memory two times instead of three times in PWM.
3 - Removing unused files from FPGA\River_SoC.
3 - Modify the driver fo PWM and TON.

Version 1.02
==========================================================================================================================
1 - Add control constant to gptimer header file for easy control.
2 - Add test code for gpttimer.
3 - Add overflow bit in control regester in gptimer in River_SoC to easy control it.
4 - Remove PWM_Peripheral.vhd(unused).
5 - Update hex and mif in River_SoC to be compatable with software.

Version 1.03
==========================================================================================================================
1 - Breaking the IDE into modules to allow integrating new RV64

Version 1.04
==========================================================================================================================
1 - Removing module print output.
2 - Adding module executting_command.
3 - Modify all threads to use module executting_command.

Version 1.05
==========================================================================================================================
1 - Adding compiled_core to innformation.
2 - Modify ".rfpinfo" files to hold which core is compiled (RV32, RV64 or NO_CORE)

Version 1.10
==========================================================================================================================
1 - Change the package path in compile_c_files in c project for only RV32
2 - Removing Output Tap module in the IDE and using JTextArea directly.
3 - Adding Modules for compiling software for RV64.
4 - Compiling software is working but no HDL files yet.

Version 1.11
==========================================================================================================================
1 - Remove unwanted clock_generator from FPGA/River_SoC.
2 - Remove master port in axi4 for core 2.
3 - Remove unwanted files (error files).
4 - Remove unwanted files from qsf file.
5 - Modify files to be located in the right place according to qsf file.
6 - Remove unwanted config in cyclone_v config file.
7 - Modify the toplevel file for Risc_SoC to be compatible with cyclone_v config file.
8 - Modify compilation flags to compile faster (30min to 24min)
	a - set_global_assignment -name FITTER_EFFORT FAST_FIT
	b - set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT FAST 


Version 1.12
==========================================================================================================================
1 - Modify check_hardware_change() function to be able to detect core changes and make it simpler.
2 - Add is_fpu_RV64_enabeled ,is_mul_RV64_enabeled and is_div_RV64_enabeled to the IDE to be changable according to the code
3 - Modiy the code according to feature in 1.12-2
4 - Add bool2int and bool2str in generalFunctions to cover feature 1.12-2
5 - Modify the Quartus project name in IDE to be RV_FPGA_PLC_Potato or River_SoC according to core.
6 - Modify project anagement module to allow it to modify the title of the main frame.
7 - Modify copy_mif_to_q_files to be more general >> copy_file
8 - Modyfy Duty_Cycle_ to be I_Duty_Cycle_ >> internal_duty_cycle because of duplication in variables names.
9 - Modify write hardware module in 64-bit core to be name of project instead of fixed project (Arithmatic). 

Version 1.13
==========================================================================================================================
1 - Modify the project to separate between folders (RV32_SW, RV32_HW, RV64_SW, RV64_HW) to make availability of compilation files.
2 - Modify projects to be able to store compilation state of four types.
3 - Allow downloading to FPGA to sellect between four types.

Version 1.14
==========================================================================================================================
1 - Compilling RV64 as Hardware is now fully working and tested.

Version 1.15
==========================================================================================================================
1 - Reduce PWM recources from 1200 ALMs and 2 DSP to 370 ALMs and 1 DSP.
2 - Adding div_20_7, div_20_17, mul_20_7
3 - Removing div_30, mul_30
4 - Reduce Frequency of PWM from 10MHz to 1MHz
5 - Using unsigned data type in PWM vhdl file to avoide -ve sign overflow.
6 - Change the name of clk_50 to clk_pwm.
7 - Removing component declaration from riscv_soc toplevel.

Version 1.16
==========================================================================================================================
1 - Apply modifications from FPGA folder to IDE project (find details in 1.15).
2 - Fix number of slavs in compiling RV64 SW to be fixed.
3 - Reset FPU, MUL, DIV befor compiling (FIX).

Version 1.17
==========================================================================================================================
1 - Fix changing fpu, mul, dic enabling after first compiling.
2 - Ask in hardware as in software for compiling all hardware or just compile software only.
3 - Fix duplicated preset_time and elabset_time in TON library file.
4 - Removing some warnings.

Version 1.20
==========================================================================================================================
1 - Remove branch operations as they incompatable with the standared.

Version 1.21
==========================================================================================================================
1 - Fix uninitialized Load_index_is_defined.
2 - Remove branch operations from project folder

Version 1.22
==========================================================================================================================
1 - Adding Modifier "(" and ")" for branch operations according to the standard.
2 - Using setVisible(false) instead of hide() for hiding the loading dialoge.
3 - Fix craching after found a problem in compiling the code.
4 - Adding project folder "Three_Branches"

Version 1.25
==========================================================================================================================
1 - Adding proper support for ALU in RV64 to be compiled in hardware.
2 - Modifying the "rfpinfo" files in the project to support ALU in RV.
3 - Adding check for ALU support in hardware change.
4 - Adding project folder "BWM_DIM_TEN"
5 - Adding project folder "BWM_DIM_14"
6 - Adding support for more Data Types in compiling the project.
7 - Using one function for data type conversion in general functions "convert_il_datatype_to_c_datatype"
8 - Fixing core selection save project needed when select the same core.
9 - Removing printing in UART in boot stage for faster booting

Version 1.26
==========================================================================================================================
1 - Making compilation type global and remove it from function arguments.
2 - Adding supported types for PWM frequency and duty cycle.
3 - Adding "is_contain_str_arr" function in General functions class for supporting types for PWM frequency and duty cycle.
4 - Fixing ALU support (sebrate HW and SW).
5 - Adding support for sebarating in project folder and modifiy all ".rfpinfo" files.

Version 1.27
==========================================================================================================================
1 - Adding type conversion feature.
2 - Using setVisible(true) instead of show().

Version 2.00
==========================================================================================================================
1 - Rename the FPGA River_SoC to V09.0
2 - Ignore vs studio setting file.

Version 3.00
==========================================================================================================================
1 - Adding River_SoC_V10.0
2 - Adding PID hardware and testing with bootrom_test
3 - Optimizing FPU and make it work
4 - Adding FPU support instructions


Version 3.02
==========================================================================================================================
1 - Adding Clock domain crossing for PWM and solve dome warnings
2 - Rename SysPLL folder.


Version 3.03
==========================================================================================================================
1 - Adding compiling time calculation for IDE.
2 - Adding final int values for supported Data types in compilation.
3 - Creating general function to convert string values of data types into final int values.
4 - Checking the previous register type and generate error if it is not compatiable in RV64 only.
5 - Checking arithmatic operations and prevent performing thim on BOOL type (use type converssion before) in RV64 only.
6 - Upgrading RV64 to River_SoC_V10.0 in IDE insead of River_SoC_V09.0
7 - Adding feature to generate all files and compile only c files.


Version 3.04
==========================================================================================================================
1 - Updating project folder for IDE.
