Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Nov 28 11:14:01 2024
| Host         : zhang-22.ece.cornell.edu running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
| Design       : xillydemo
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 119
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal           | 32         |
| SYNTH-10  | Warning  | Wide multiplier                                      | 53         |
| SYNTH-11  | Warning  | DSP output not registered                            | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                        | 11         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                   | 2          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port             | 14         |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/attn_output_2D_0_V_U/apply_rotary_pos_ibs_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/attn_weights_0_V_U/attention_attn_weEe0_ram_U/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/attn_weights_0_V_U/attention_attn_weEe0_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_proj_transposed_V_U/attention_k_cacheBew_ram_U/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_proj_transposed_V_U/attention_k_cacheBew_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_proj_transposed_V_U/attention_k_cacheBew_ram_U/ram_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_proj_transposed_V_U/attention_k_cacheBew_ram_U/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_weights_U/attention_k_weights_rom_U/q0_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_weights_U/attention_k_weights_rom_U/q0_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/k_weights_U/attention_k_weights_rom_U/q0_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/o_weights_U/attention_o_weights_rom_U/q0_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/o_weights_U/attention_o_weights_rom_U/q0_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/q_proj_0_V_U/attention_q_proj_wdI_ram_U/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/q_weights_U/attention_q_weights_rom_U/q0_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/q_weights_U/attention_q_weights_rom_U/q0_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/q_weights_U/attention_q_weights_rom_U/q0_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/q_weights_U/attention_q_weights_rom_U/q0_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/quantized_final_outp_U/attention_quantizsc4_ram_U/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/quantized_hidden_sta_U/attention_quantizsc4_ram_U/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_cache_V_U/attention_v_cache_V_rom_U/q0_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_cache_upd_V_U/attention_k_cacheBew_ram_U/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_proj_0_V_U/apply_rotary_pos_ibs_ram_U/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_proj_0_V_U/apply_rotary_pos_ibs_ram_U/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_weights_U/attention_v_weights_rom_U/q0_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_weights_U/attention_v_weights_rom_U/q0_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance test_fpga_design/grp_attention_fu_165/v_weights_U/attention_v_weights_rom_U/q0_reg_1_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance tmp_product_i_1__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/buff0_reg__1 of size 25x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/buff0_reg__2 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product of size 18x22, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product__0 of size 25x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product__1 of size 18x22, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product__2 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product__3 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/dut_mul_58ns_56s_IfE_U53/dut_mul_58ns_56s_IfE_MulnS_4_U/tmp_product__4 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_1_fu_413/mul_ln1192_fu_328_p2 of size 23x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_1_fu_413/mul_ln1192_fu_328_p2__0 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_1_fu_413/mul_ln1192_reg_421_reg__1 of size 18x23, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_fu_406/mul_ln1192_fu_326_p2 of size 23x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#13 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_fu_406/mul_ln1192_fu_326_p2__0 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#14 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_GEMM_3D_float_fu_406/mul_ln1192_reg_429_reg__1 of size 18x23, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#15 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_linear_forward_no_mu_fu_369/mul_ln1148_fu_176_p2 of size 23x18, it is decomposed from a wide multipler into 3 DSP blocks.
Related violations: <none>

SYNTH-10#16 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_quantize_activation_fu_387/mul_ln1118_fu_224_p2__0 of size 24x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#17 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_quantize_activation_fu_387/mul_ln1118_fu_224_p2__2 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#18 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_quantize_activation_fu_387/mul_ln1118_fu_224_p2__3 of size 18x23, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#19 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_40s_42ns_bkb_U2/dut_mul_40s_42ns_bkb_MulnS_0_U/p_reg__1 of size 18x25, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#20 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_40s_42ns_bkb_U2/dut_mul_40s_42ns_bkb_MulnS_0_U/tmp_product of size 23x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#21 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_40s_42ns_bkb_U2/dut_mul_40s_42ns_bkb_MulnS_0_U/tmp_product__0 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#22 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/buff0_reg of size 21x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#23 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/buff0_reg__0 of size 18x23, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#24 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/buff0_reg__1 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#25 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/buff1_reg of size 18x23, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#26 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/buff1_reg__0 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#27 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/tmp_product__0 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#28 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/dut_mul_72s_40s_7dEe_U4/dut_mul_72s_40s_7dEe_MulnS_1_U/tmp_product__1 of size 18x23, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#29 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1118_fu_283_p2 of size 23x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#30 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1118_fu_283_p2__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#31 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1118_reg_389_reg of size 23x17, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#32 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1118_reg_389_reg__0 of size 18x17, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#33 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1192_fu_167_p2 of size 23x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#34 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1192_fu_167_p2__0 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#35 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_rms_norm_384_s_fu_349/mul_ln1192_reg_325_reg__1 of size 18x23, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#36 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/p_reg of size 17x14, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#37 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/p_reg__0 of size 17x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#38 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/p_reg__1 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#39 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product of size 18x14, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#40 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product__0 of size 17x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#41 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product__1 of size 18x14, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#42 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product__2 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#43 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product__3 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#44 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_47nsncg_U39/dut_mul_50ns_47nsncg_MulnS_2_U/tmp_product__4 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#45 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/p_reg of size 17x17, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#46 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/p_reg__0 of size 17x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#47 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/p_reg__1 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#48 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product of size 18x17, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#49 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product__0 of size 17x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#50 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product__1 of size 18x17, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#51 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product__2 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#52 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product__3 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-10#53 Warning
Wide multiplier  
Detected multiplier at test_fpga_design/grp_attention_fu_165/grp_softmax_1_8_6_s_fu_358/grp_exp_40_24_s_fu_163/dut_mul_50ns_50nsocq_U40/dut_mul_50ns_50nsocq_MulnS_3_U/tmp_product__4 of size 18x18, it is decomposed from a wide multipler into 9 DSP blocks.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance test_fpga_design/grp_attention_fu_165/grp_quantize_activation_fu_387/mul_ln1118_fu_224_p2__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on audio_adc relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on audio_bclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on audio_lrclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on smb_sdata relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on audio_dac relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on audio_mclk relative to clock(s) gclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on smb_sclk relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and vga_clk_ins/clkout0 overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 6 in the Timing Constraints window in Vivado IDE) between clocks vga_clk_ins/clkout0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clk_fb is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock vga_clk_ins/clkout0 is referenced by name inside timing constraint (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0]
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_blue[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_green[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga4_red[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_hsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 5.500 ns has been defined on port 'vga_vsync' for both max and min. Make sure this reflects the design intent.
set_output_delay 5.500 [get_ports vga*]
/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc (Line: 12)
Related violations: <none>


