<dec f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='384' type='llvm::OperandMatchResultTy llvm::MCTargetAsmParser::tryParseRegister(unsigned int &amp; RegNo, llvm::SMLoc &amp; StartLoc, llvm::SMLoc &amp; EndLoc)'/>
<doc f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='378'>/// tryParseRegister - parse one register if possible
  ///
  /// Check whether a register specification can be parsed at the current
  /// location, without failing the entire parse if it can&apos;t. Must not consume
  /// tokens if the parse fails.</doc>
<use f='llvm/llvm/lib/MC/MCParser/MasmParser.cpp' l='5938' u='c' c='_ZN12_GLOBAL__N_110MasmParser19parseDirectiveIfdefEN4llvm5SMLocEb'/>
<use f='llvm/llvm/lib/MC/MCParser/MasmParser.cpp' l='6058' u='c' c='_ZN12_GLOBAL__N_110MasmParser23parseDirectiveElseIfdefEN4llvm5SMLocEb'/>
<use f='llvm/llvm/lib/MC/MCParser/MasmParser.cpp' l='6231' u='c' c='_ZN12_GLOBAL__N_110MasmParser24parseDirectiveErrorIfdefEN4llvm5SMLocEb'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='2322' c='_ZN12_GLOBAL__N_116AArch64AsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2105' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3952' c='_ZN12_GLOBAL__N_112ARMAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp' l='596' c='_ZN12_GLOBAL__N_112AVRAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/BPF/AsmParser/BPFAsmParser.cpp' l='332' c='_ZN12_GLOBAL__N_112BPFAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='972' c='_ZN12_GLOBAL__N_116HexagonAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp' l='730' c='_ZN12_GLOBAL__N_114LanaiAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp' l='304' c='_ZN12_GLOBAL__N_115MSP430AsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='6400' c='_ZN12_GLOBAL__N_113MipsAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1248' c='_ZN12_GLOBAL__N_112PPCAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='1177' c='_ZN12_GLOBAL__N_114RISCVAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp' l='689' c='_ZN12_GLOBAL__N_114SparcAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp' l='1308' c='_ZN12_GLOBAL__N_116SystemZAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/AsmParser/WebAssemblyAsmParser.cpp' l='238' c='_ZN12_GLOBAL__N_120WebAssemblyAsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
<ovr f='llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp' l='1565' c='_ZN12_GLOBAL__N_112X86AsmParser16tryParseRegisterERjRN4llvm5SMLocES4_'/>
