#ifndef __DDRPHY_TIMING_DEFINE_DDR3__
#define __DDRPHY_TIMING_DEFINE_DDR3__
#include "ddr_init_config.h"

const unsigned int ddr3phy_timing[4][31] =  //[4][45]
{
    #if DDR3_CONFIG_800
    {
        0x007F0001, //DLL-0
        0x00010408, //DLL-1
        0x0000001E, //DATA OE
        0x0000001C, //DQS  OE
        0x0000007E, //DATA IE
        0x0000007F, //DQS  IE
        0x0040000F, //DQS  GATE
        0x02100008, //RD EN
        0x00000000, //RD ODT
        0x00010055, //IO -0
        0x020C000C,//IO -1
        0xF9651022,//PLL-0
        0x00000020,//PLL-1
        0x00010002,//MISC
        0x00372213,//DLL-2 AC
        0x00008000,//AC-CA  DL
        0x00008000,//AC-CMD DL
        0x00372213,//DLL-3 DS0
        0x020080C0,//DS0-CLKWR DL
        0x00008000,//DS0-CLKWR DIFF DL
        0x00008100,//DS0-DQSPOS DL
        0x00008100,//DS0-DQSNEG DL
        0x00008000,//DS0-WRLVL DL
        0x00000008,//DQS  OUT
        0x00372213,//DLL-4 DS1
        0x020080C0,//DS1-CLKWR DL
        0x00008000,//DS1-CLKWR DIFF DL
        0x00008100,//DS1-DQSPOS DL
        0x00008100,//DS1-DQSNEG DL
        0x00008000,//DS1-WRLVL DL
        0x00000008,//DQS  OUT
    },
    #endif
    #if DDR3_CONFIG_1600
    {
        0x007F0001, //DLL-0
        0x00010408, //DLL-1
        0x0000001E, //DATA OE
        0x0000001C, //DQS  OE
        0x0000007E, //DATA IE
        0x0000007F, //DQS  IE
        0x0040003C, //DQS  GATE
        0x02100010, //RD EN
        0x00000000, //RD ODT
        0x00010055, //IO -0
        0x020C000C,//IO -1
        0xF9651022,//PLL-0
        0x00000020,//PLL-1
        0x00010002,//MISC
        0x00372213,//DLL-2 AC
        0x00008000,//AC-CA  DL
        0x00008000,//AC-CMD DL
        0x00372213,//DLL-3 DS0
        0x000080C0,//DS0-CLKWR DL
        0x00008000,//DS0-CLKWR DIFF DL
        0x00008100,//DS0-DQSPOS DL
        0x00008100,//DS0-DQSNEG DL
        0x00008000,//DS0-WRLVL DL
        0x00000004,//DQS  OUT
        0x00372213,//DLL-4 DS1
        0x000080C0,//DS1-CLKWR DL
        0x00008000,//DS1-CLKWR DIFF DL
        0x00008100,//DS1-DQSPOS DL
        0x00008100,//DS1-DQSNEG DL
        0x00008000,//DS1-WRLVL DL
        0x00000004,//DQS  OUT
    },
    #endif
    #if DDR3_CONFIG_1866
    {
        0x00000001, //DLL-0
        0x00010408, //DLL-1
        0x0000001E, //DATA OE
        0x0000001C, //DQS  OE
        0x0000007E, //DATA IE
        0x0000007F, //DQS  IE
        0x0040003C, //DQS  GATE
        0x02100010, //RD EN
        0x00000000, //RD ODT
        0x00010033, //IO -0
        0x00000000,//IO -1
        0x0000000B,//PLL-0
        0x00000020,//PLL-1
        0x00010002,//MISC
        0x00372213,//DLL-2 AC
        0x00008000,//AC-CA  DL
        0x00008000,//AC-CMD DL
        0x00372213,//DLL-3 DS0
        0x000080C0,//DS0-CLKWR DL
        0x00008000,//DS0-CLKWR DIFF DL
        0x00008100,//DS0-DQSPOS DL
        0x00008100,//DS0-DQSNEG DL
        0x00008000,//DS0-WRLVL DL
        0x00000002,//DQS  OUT
        0x00372213,//DLL-4 DS1
        0x000080C0,//DS1-CLKWR DL
        0x00008000,//DS1-CLKWR DIFF DL
        0x00008100,//DS1-DQSPOS DL
        0x00008100,//DS1-DQSNEG DL
        0x00008000,//DS1-WRLVL DL
        0x00000002,//DQS  OUT
    },
    #endif
    #if DDR3_CONFIG_2133
    {
        0x00000001, // D_DDRPHY_GEN_TMG0  DLL-0
        0x00010408, // D_DDRPHY_GEN_TMG1  DLL-1
        0x0000001C, // D_DDRPHY_GEN_TMG2  DATA OE
        0x0000001C, // D_DDRPHY_GEN_TMG3  DQS  OE
        0x000000ff, // D_DDRPHY_GEN_TMG4  DATA IE
        0x000000ff, // D_DDRPHY_GEN_TMG5  DQS  IE
        0x00400070, //DQS  GATE
        0x02100040, //RD EN
        0x00000000, // D_DDRPHY_GEN_TMG8  RD ODT
        0x00010033, // D_DDRPHY_GEN_TMG9  IO -0
        0x00000000,//D_DDRPHY_GEN_TMG10  IO -1
        0x0000000B,//D_DDRPHY_GEN_TMG11  PLL-0
        0x00000020,//D_DDRPHY_GEN_TMG12  PLL-1
        0x00010002,//D_DDRPHY_GEN_TMG13  MISC
        0x00372213,//  D_DDRPHY_AC_TMG0  DLL-2 AC
        0x00008000,//  D_DDRPHY_AC_TMG1  AC-CA  DL
        0x00008000,//  D_DDRPHY_AC_TMG2  AC-CMD DL
        0x00372213,// D_DDRPHY_DS0_TMG0  DLL-3 DS0
        0x000081C0,// D_DDRPHY_DS0_TMG1  DS0-CLKWR DL
        0x00008000,// D_DDRPHY_DS0_TMG2  DS0-CLKWR DIFF DL
        0x00008100,// D_DDRPHY_DS0_TMG3  DS0-DQSPOS DL
        0x00008100,// D_DDRPHY_DS0_TMG4  DS0-DQSNEG DL
        0x00008000,// D_DDRPHY_DS0_TMG5  DS0-WRLVL DL
        0x0000000c,// D_DDRPHY_DS0_TMG6  DQS  OUT
        0x00372213,// D_DDRPHY_DS1_TMG0  DLL-4 DS1
        0x000081C0,// D_DDRPHY_DS1_TMG1  DS1-CLKWR DL
        0x00008000,// D_DDRPHY_DS1_TMG2  DS1-CLKWR DIFF DL
        0x00008100,// D_DDRPHY_DS1_TMG3  DS1-DQSPOS DL
        0x00008100,// D_DDRPHY_DS1_TMG4  DS1-DQSNEG DL
        0x00008000,// D_DDRPHY_DS1_TMG5  DS1-WRLVL DL
        0x0000000c,// D_DDRPHY_DS1_TMG6  DQS  OUT
    }
    #endif
};

#endif
