// -------------------------------------------------------------------------
//  dvs_on_hssl_top
//
//  constants
//
// -------------------------------------------------------------------------
// AUTHOR
//  lap - luis.plana@manchester.ac.uk
// -------------------------------------------------------------------------
// DETAILS
//  Created on       : 28 Mar 2021
//  Last modified on : Sun 28 Mar 18:13:01 BST 2021
//  Last modified by : $Author: plana $
// -------------------------------------------------------------------------
// COPYRIGHT
//  Copyright (c) The University of Manchester, 2021.
//  SpiNNaker Project
//  Advanced Processor Technologies Group
//  School of Computer Science
// -------------------------------------------------------------------------


`ifndef SPINNAKER_FPGAS_TOP_H
`define SPINNAKER_FPGAS_TOP_H

//---------------------------------------------------------------
// supported FPGAs
//---------------------------------------------------------------
// Zynq7 on TE0715 board
`define FPGA_XC7Z015  0

// Zynq Ultrascale+ on zcu102 board
`define FPGA_XCZU9EG  1
//---------------------------------------------------------------

`endif
