#define LPC_GPIO3_DIR 0x50038000
#define LPC_GPIO3_DATA 0x50033FFC
#define LPC_GPIO1_DIR 0x50018000
#define LPC_GPIO1_DATA 0x50013FFC

#define TMR32B0TCR	0x40014004
#define TMR32B0TC	0x40014008
#define TMR32B0PC	0x40014010
#define TMR32B0PR	0x4001400C
#define TMR32B0MCR	0x40014014
#define TMR32B0MR0	0x40014018
#define TMR32B0MR1	0x4001401C
#define TMR32B0MR2	0x40014020
#define TMR32B0MR3	0x40014024
#define TMR32B0IR	0x40014000

#define SYSAHBCLKCTRL	0x40048080

//#define TMR32B0TCR	LPC_TMR32B0->TCR
//#define TMR32B0TC	LPC_TMR32B0->TC
//#define TMR32B0PC	LPC_TMR32B0->PC
//#define TMR32B0PR	LPC_TMR32B0->PR
//#define TMR32B0MCR	LPC_TMR32B0->MCR
//#define TMR32B0MR0	LPC_TMR32B0->MR0
//#define TMR32B0MR1	LPC_TMR32B0->MR1
//#define TMR32B0MR2	LPC_TMR32B0->MR2
//#define TMR32B0MR3	LPC_TMR32B0->MR3
//#define TMR32B0IR	LPC_TMR32B0->IR
//
//#define SYSAHBCLKCTRL	LPC_SYSCON->SYSAHBCLKCTRL

