

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 12:24:38 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.91
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    99139
    * Average-case latency: 99139
    * Worst-case latency:   99139
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           99136
        * Iteration latency: 99136
        + Loop 1.1: 
            * Trip count: 2500
            * Latency:    5000
        + L1: 
            * Trip count: 98
            * Latency:    86632
            + L2: 
                * Trip count: 98
                * Latency:    882
        + Loop 1.3: 
            * Trip count: 2500
            * Latency:    7500


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       0|    436|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|       16|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    149|      -|
|  5|         Register|        -|      -|     332|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       16|      0|     332|    585|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        5|      0|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-------------------------------+----+----+---+---+----+
    | ID|                           Name|  P0|  P1| P2| FF| LUT|
    +---+-------------------------------+----+----+---+---+----+
    |  0|             Sob_d0 ( Select ) |   1|   8|  8|  0|   8|
    |  1|   abs5_i_fu_806_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  2|    abs_i_fu_787_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  3|         ap_sig_bdd_50 ( and ) |   1|   1|  -|  0|   2|
    |  4|    edge_val_fu_829_p2 ( xor ) |   8|   2|  -|  0|   8|
    |  5|  exitcond4_fu_916_p2 ( icmp ) |  12|  12|  -|  0|  14|
    |  6|  exitcond5_fu_513_p2 ( icmp ) |   7|   6|  -|  0|   7|
    |  7|  exitcond6_fu_480_p2 ( icmp ) |   7|   6|  -|  0|   7|
    |  8|   exitcond_fu_428_p2 ( icmp ) |  12|  12|  -|  0|  14|
    |  9|           i_1_fu_434_p2 ( + ) |  12|   1|  -|  0|  12|
    | 10|           i_3_fu_922_p2 ( + ) |  12|   1|  -|  0|  12|
    | 11|         index_fu_504_p2 ( + ) |  14|  14|  -|  0|  14|
    | 12|  indvar_next9_fu_486_p2 ( + ) |   7|   1|  -|  0|   7|
    | 13|   indvar_next_fu_519_p2 ( + ) |   7|   1|  -|  0|   7|
    | 14|   neg3_i_cast_fu_801_p2 ( - ) |   1|   8|  -|  0|   8|
    | 15|    neg_i_cast_fu_782_p2 ( - ) |   1|   8|  -|  0|   8|
    | 16|      next_mul_fu_492_p2 ( + ) |  14|   7|  -|  0|  14|
    | 17|          tmp1_fu_498_p2 ( + ) |  14|   7|  -|  0|  14|
    | 18|          tmp2_fu_763_p2 ( + ) |  11|  11|  -|  0|  11|
    | 19|          tmp3_fu_726_p2 ( + ) |   9|   9|  -|  0|   9|
    | 20|          tmp8_fu_641_p2 ( + ) |  11|  11|  -|  0|  11|
    | 21|          tmp9_fu_668_p2 ( + ) |   9|   9|  -|  0|   9|
    | 22|        tmp_10_fu_619_p2 ( + ) |  14|   7|  -|  0|  14|
    | 23|        tmp_11_fu_629_p2 ( - ) |  11|  11|  -|  0|  11|
    | 24|        tmp_12_fu_635_p2 ( - ) |  11|  11|  -|  0|  11|
    | 25|        tmp_13_fu_647_p2 ( + ) |  14|   2|  -|  0|  14|
    | 26|        tmp_14_fu_701_p2 ( - ) |   1|  10|  -|  0|  10|
    | 27|        tmp_15_fu_711_p2 ( + ) |  14|   1|  -|  0|  14|
    | 28|        tmp_17_fu_721_p2 ( - ) |  11|  11|  -|  0|  11|
    | 29|        tmp_18_fu_758_p2 ( - ) |  11|  11|  -|  0|  11|
    | 30|        tmp_19_fu_812_p2 ( + ) |   8|   8|  -|  0|   8|
    | 31|     tmp_20_fu_817_p2 ( icmp ) |   8|   6|  -|  0|   8|
    | 32|     tmp_21_fu_823_p2 ( icmp ) |   8|   8|  -|  0|   8|
    | 33|       tmp_22_fu_837_p2 ( or ) |   1|   1|  -|  0|   2|
    | 34|         tmp_4_fu_585_p2 ( + ) |  14|   7|  -|  0|  14|
    | 35|         tmp_5_fu_569_p2 ( - ) |   1|  10|  -|  0|  10|
    | 36|         tmp_6_fu_535_p2 ( + ) |  14|   8|  -|  0|  14|
    | 37|         tmp_8_fu_545_p2 ( + ) |  14|   8|  -|  0|  14|
    | 38|         tmp_9_fu_525_p2 ( + ) |  14|   8|  -|  0|  14|
    | 39|         tmp_s_fu_575_p2 ( + ) |  14|   7|  -|  0|  14|
    | 40|      x_weight_fu_678_p2 ( + ) |  11|  11|  -|  0|  11|
    | 41|      y_weight_fu_772_p2 ( + ) |  11|  11|  -|  0|  11|
    +---+-------------------------------+----+----+---+---+----+
    |  -|                          Total| 377| 308| 24|  0| 436|
    +---+-------------------------------+----+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-------+-------+-----+------+-------------+---------+---+----+
    | ID|   Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  0|  Sob_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  1|    Y_U|  10000|    8|     1|        80000|        8|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  -|  Total|  20000|   16|     2|       160000|       16|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+-----------------+-----+-----+------+----+
    | ID|             Name| Size| Bits| Count| LUT|
    +---+-----------------+-----+-----+------+----+
    |  0|     Sob_address0|    3|   14|    42|  14|
    |  1|     Sob_address1|    2|   14|    28|  14|
    |  2|       Y_address0|    7|   14|    98|  14|
    |  3|       Y_address1|    5|   14|    70|  14|
    |  4|             Y_d0|    2|    8|    16|   8|
    |  5|             Y_d1|    2|    8|    16|   8|
    |  6|        ap_NS_fsm|   19|    5|    95|  25|
    |  7|      i_2_reg_346|    2|   12|    24|  12|
    |  8|        i_reg_302|    2|   12|    24|  12|
    |  9|  indvar8_reg_313|    2|    7|    14|   7|
    | 10|   indvar_reg_324|    2|    7|    14|   7|
    | 11|  phi_mul_reg_335|    2|   14|    28|  14|
    +---+-----------------+-----+-----+------+----+
    |  -|            Total|   50|  129|   469| 149|
    +---+-----------------+-----+-----+------+----+

    * Register: 
    +---+----------------------------+-----+-------+----+
    | ID|                        Name| Bits| Consts|  FF|
    +---+----------------------------+-----+-------+----+
    |  0|         Sob_addr_1_reg_1138|   14|      0|  14|
    |  1|         Sob_addr_2_reg_1143|   14|      0|  14|
    |  2|         Sob_load_1_reg_1171|    8|      0|   8|
    |  3|           Sob_load_reg_1166|    8|      0|   8|
    |  4|            Y_addr_8_reg_953|   14|      0|  14|
    |  5|            Y_addr_9_reg_958|   14|      0|  14|
    |  6|           Y_load_2_reg_1044|    8|      0|   8|
    |  7|              abs_i_reg_1112|    8|      0|   8|
    |  8|                   ap_CS_fsm|    5|      0|   5|
    |  9|                 i_1_reg_966|   12|      0|  12|
    | 10|                 i_2_reg_346|   12|      0|  12|
    | 11|                i_3_reg_1161|   12|      0|  12|
    | 12|                   i_reg_302|   12|      0|  12|
    | 13|  index_assign_cast_reg_1011|   32|     18|  14|
    | 14|               index_reg_999|   14|      0|  14|
    | 15|        indvar8_cast_reg_981|   14|      7|   7|
    | 16|             indvar8_reg_313|    7|      0|   7|
    | 17|        indvar_next9_reg_989|    7|      0|   7|
    | 18|        indvar_next_reg_1019|    7|      0|   7|
    | 19|              indvar_reg_324|    7|      0|   7|
    | 20|            next_mul_reg_994|   14|      0|  14|
    | 21|          p_Result_2_reg_971|    8|      0|   8|
    | 22|          p_Result_3_reg_976|    8|      0|   8|
    | 23|             phi_mul_reg_335|   14|      0|  14|
    | 24|                     reg_358|    8|      0|   8|
    | 25|               tmp3_reg_1096|    9|      0|   9|
    | 26|               tmp8_reg_1070|   11|      0|  11|
    | 27|             tmp_17_reg_1091|   11|      0|  11|
    | 28|             tmp_19_reg_1122|    8|      0|   8|
    | 29|             tmp_20_reg_1127|    1|      0|   1|
    | 30|             tmp_21_reg_1133|    1|      0|   1|
    | 31|             tmp_24_reg_1101|    1|      0|   1|
    | 32|             tmp_25_reg_1117|    1|      0|   1|
    | 33|              tmp_5_reg_1039|   10|      1|   9|
    | 34|         tmp_7_cast_reg_1060|   11|      3|   8|
    | 35|      x_weight_cast_reg_1080|    8|      0|   8|
    | 36|      y_weight_cast_reg_1106|    8|      0|   8|
    +---+----------------------------+-----+-------+----+
    |  -|                       Total|  361|     29| 332|
    +---+----------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   50|  129|   469|
+---+--------------+-----+-----+------+
|  -|         Total|   50|  129|   469|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    43|
|  2|         FIFO|     -|
|  3|       Memory|     1|
|  4|  Multiplexer|    14|
|  5|     Register|    33|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|    91|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   332|
+---+--------------+------+
|  -|         Total|   332|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|         Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|  Sobel::thread|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|              -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|      fifo_in_0|       pointer|     -|     ap_fifo|         -|   in|   32|
|  3|  fifo_in_0_empty_n|              -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|              -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|     fifo_out_0|       pointer|     -|     ap_fifo|         -|  out|   32|
|  6|  fifo_out_0_full_n|              -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|              -|             -|     -|           -|         -|  out|    1|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+

