# Miscellaneous Designs

This folder contains advanced and concept-based Verilog implementations demonstrating design conversion and implementation using different logic techniques.

## Included Designs

### ðŸ”¹ 3-to-8 Decoder using 2-to-4 Decoders
Implementation of a 3-to-8 decoder constructed using multiple 2-to-4 decoders.

---

### ðŸ”¹ 4-to-1 Multiplexer using 2-to-1 Multiplexers
Hierarchical implementation of a 4-to-1 MUX using smaller 2-to-1 MUX blocks.

---

### ðŸ”¹ Full Adder using Decoder and Half Adders
Implementation of a Full Adder using:
- Decoder logic
- Half Adder modules

Demonstrates modular and structural design approach.

---

### ðŸ”¹ Parallel Adder
Implementation of a multi-bit parallel adder using multiple Full Adder blocks.

---

### ðŸ”¹ JK Flip-Flop using D, T, and SR Flip-Flops
Conversion-based implementation of JK Flip-Flop using other flip-flop types.

---

### ðŸ”¹ SR Flip-Flop using JK and T Flip-Flops
SR Flip-Flop implemented using JK and T Flip-Flop logic.

---

### ðŸ”¹ T Flip-Flop using D and JK Flip-Flops
T Flip-Flop implemented using alternative flip-flop structures.

---

## Features
- Structural Modeling
- Modular Design Approach
- Logic Conversion Techniques
- Simulation and Synthesis Verified

---

## Files Included
Each project contains:
- Verilog Design File (.v)
- Testbench File
- Simulation Output
- Synthesis Output

---

Tool Used:
- Xilinx Vivado
