
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'11100011101111101100011101001011110011111100011101010101001 0'
T'11100111011111000110000110011000000011111100010001001010010 1'
T'11111000100111100010001000000100110111101101111110010110111 0'
T'010111001001111010001111001100011101011011111010110001101010 0'
T'011011001110000011000010100000101011000011111101101101001000 1'
T'001110011010100001101111000011010011001101100100000101100110 1'
T'011110011101111011010111100010110011010111000101100111111110 1'
T'011000011100000110110001000011110010010001011000101101001001 1'
T'11001101101100010101110110101011101111100000010000001100010 0'
T'011010100010001101111010101011011100011100111011100011010110 0'
T'011010111110110111100001110000101010000110001000011011100100 1'
T'10110000000011010000000110101110011001000001100110010010100 1'
T'11101111101101101111010110011110100111000010100101000011110 1'
T'11111000000110000010100001001110000010000010010011011011101 1'
T'10010011110101100100010011101110110100011100010010010011001 1'
T'011100110110000001101000010100111100001011111101110010001111 1'
T'11001001100000110111100001001010100111110001010001010000101 1'
T'011010011110000110100101101101101110101011011000000111001111 1'
T'11100111110110001111100101011100010110001110110000010010110 1'
T'11110000100011010100111111101111011010000101110100011110000 1'
T'011010011010101100110011100111110000010100001000000101100110 1'
T'011110111111010110011011101100101001011101010100000101110000 1'
T'11011001010001110111000100110111010110010101010100001111111 1'
T'010111101101010110000001100010110011000011000101100001010111 1'
T'000110111010001011000000100000001011110100110111000111101000 1'
T'10111001011001111101100000001001110110110000011110001011110 1'
T'11001111101011000010011100100100010001101100000001000100110 0'
T'10110001110101110001001000010100011010110100011010011001001 1'
T'001111001100101110111010000111111010010101101100101011010111 1'
T'10111110110011011110011010010110010001000100000110111011110 1'
T'001111110110111101101010010111001001010010101010100100101100 1'
T'10011111110011001100101011000100110011100000100101111010010 0'
T'10001111000001001010100001101100101001111011111001011011000 0'
T'010101110011100101011011100001001010010111111111100001111100 1'
T'010110011110010111000111101010010000001101011000000101110110 1'
T'11001101010110111111011111010101110011111100111100011100000 1'
T'10111001011111100000111000101011111111111001110000100001111 0'
T'11100110011111010110000110010010111011110011000100100101001 0'
T'11111101110110111111001100010110000101101100001110111100010 1'
T'11000011010101100011111110011101101101110110000001111010011 1'
T'11011101100000110001011011110100010001111011000011110101010 1'
T'11010101010110011000010010101111011111101000100000001011010 1'
T'011110111111110000111110101000010010001101010111000111010110 1'
T'000111111100011110111100100000011100010111000000100101000000 1'
T'11011110011111100011100011111110110010111100001000000111111 0'
T'10110010011101010111010011011100101100100000011000000011111 1'
T'001111001001010000101110010011011110111110100000100001110000 1'
T'010111101010001001111010010000011010010110000100000101001110 1'
T'11010010011111101011101111111010011000110110100000100010111 1'
T'010100110011110101101101010110010101000111110111100000100001 0'
T'11111111100101111111000100100001011110100101110111101111011 1'
T'10110011110101111010100100011101000000001010111010000111100 0'
T'11111111110010111111010100100101001010000000100000001111001 1'
T'001100111101110111100100100100100011011100110000110110100000 1'
T'011010111100011111100100111110010011110101111111000101110111 0'
T'10111010000011110001100010111110011110110010100110000001100 1'
T'10010010010011100000011010100111101000111111111010000000110 1'
T'11000001010011111010101010001100001111110001011110000100100 1'
T'000001010001010110011000001011000111111110100111110000010100 0'
T'010110101011001101000110110001010101100111000111110001110100 1'
T'001110101010000011001110100010001011011101100001010101000000 1'
T'010110011010110011010011010011000010001101100100010111001110 1'
T'10110001010011001101111110000101010010110111111110110100000 1'
T'000110011011011110000101100000110101101110000100010110100110 1'
T'11111101111111010000100001011010010010110011101110001110100 1'
T'001110001010011000011111100001110000001101101110110010101010 1'
T'11111101110010011011011111100110000001110100011000110100010 1'
T'010111111010110010000000010100101111100111111010000010100010 1'
T'10111011111101110010001001101110000000110010010100001000010 1'
T'11111001011011000000011001000111000000100111011010110000100 1'
T'001110111010011101111111101010010110010101100101010110010100 1'
T'11110001011010011111011111000011000101110111111000110011101 1'
T'10111101111001011011001100100100000111111100110110001110100 1'
T'011110011010010011011111101010001100001100011111010110000100 1'
T'10110011011100001111011010001011111011101110101010111100000 1'
T'001111011111001111010001101011100010011100100010000111100100 1'
T'11111000001011100110110111111110111101001100101101000001010 1'
T'10101010011011011101110110110001001100111110011100000100011 0'
T'010000111001001011100000111001000101101111100101110100010110 1'
T'010000010011100111011100000101010000010011110111110100000010 1'
T'011000001011101111010000010010110100101101101100110100011110 0'
T'10011100011010011111000001000111100011010101110010001001010 0'
T'11011111000010001110001101100111011000001010111010100000110 0'
T'11010011010011010111100001000010010000101000110100100011100 1'
T'10001011011011110110100100110001100010001000111000000101000 0'
T'011111111111110111101011000010011011110000100101010011011000 1'
T'11111011100010111111100000000001010000010000011000001011110 1'
T'001111111100000111001010000100110011000011000100110111111111 1'
T'001111111110011111101010011001111000001110010000110011000010 1'
T'10111101001010111111010101011100001001100111101000100001100 1'
T'001111111010001111110110000100101011000110100101001011000011 1'
T'011101110000001110001100111010111011101111111010011101110011 1'
T'10111110010011011011100101110110000111011000101110101010111 0'
T'011110101010101000110011100010000000111100001101010110110010 1'
T'010110111010101110111001011101010001010100001011000111011100 1'
T'011110110100011100000101111101110101010110111000000100001110 1'
T'011111111110100000010011101111011001100011000100011010100011 1'
T'000111110111110110000100010110010111011100010100000101010000 1'
T'010111011011101101000011101010110000111100001111100111001000 1'
T'11111001101110111110101001100010001000011000101100101100010 1'
T'11011111010100001110011110000110110001101010101100110101100 1'
T'000111011100010111011000000010001101011101001101000110011000 1'
T'10111110101011110000101010000001100101110101111110110100110 0'
T'10111001111010001001011100100110000110111111011000110000000 1'
T'10011011111010110111001100100000000011011100011000010111000 0'
T'11111111111011011100110100100011001100100101011000010110100 1'
T'000110111100011111001101111111100000111001011111000011101100 1'
T'001011000000101110100100000100101000010001000101010001001010 1'
T'11001011111000000011100000100001010001010011111110111110100 0'
T'10111000111001000111100100110000011111011101011000010001000 1'
T'10011100001001100010000100001101000101101101010101000001010 1'
T'001110110000011111011111000001001110001000001010011010100101 1'
T'010101011100001011010011010001000101111111110111000100000010 1'
T'011101111110110011110111010011110011001100000000011110010001 1'
T'10001110000011111111101011010000101110101001111001100110100 1'
T'10001111010110101010001110100100110011010100111011100011010 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 116
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 999
#total gate fault coverage = 47.48%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 993
#equivalent gate fault coverage = 49.60%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 2.3s 2.3s
