// Seed: 299890644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input tri1 id_0,
    input tri0 _id_1
);
  wire id_3 = -1;
  logic [7:0] id_4;
  assign id_4 = id_4;
  logic [7:0] id_5;
  ;
  assign id_5[id_1] = 1 !== id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  function void id_6;
    logic id_7, id_8, id_9, id_10, id_11;
    if (1) begin : LABEL_0
      id_4[1] <= -1;
    end else $signed(27);
    ;
  endfunction
  initial begin
    id_6();
  end
endmodule
