INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/Behavioural Modeling/Behavioural Modeling.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/Behavioural Modeling/Behavioural Modeling.srcs/sim_1/new/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/Behavioural Modeling/Behavioural Modeling.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
