#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27efca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27bd320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27c4a90 .functor NOT 1, L_0x281bfa0, C4<0>, C4<0>, C4<0>;
L_0x281bd80 .functor XOR 2, L_0x281bc20, L_0x281bce0, C4<00>, C4<00>;
L_0x281be90 .functor XOR 2, L_0x281bd80, L_0x281bdf0, C4<00>, C4<00>;
v0x28183a0_0 .net *"_ivl_10", 1 0, L_0x281bdf0;  1 drivers
v0x28184a0_0 .net *"_ivl_12", 1 0, L_0x281be90;  1 drivers
v0x2818580_0 .net *"_ivl_2", 1 0, L_0x281bb60;  1 drivers
v0x2818640_0 .net *"_ivl_4", 1 0, L_0x281bc20;  1 drivers
v0x2818720_0 .net *"_ivl_6", 1 0, L_0x281bce0;  1 drivers
v0x2818850_0 .net *"_ivl_8", 1 0, L_0x281bd80;  1 drivers
v0x2818930_0 .net "a", 0 0, v0x2816040_0;  1 drivers
v0x28189d0_0 .net "b", 0 0, v0x28160e0_0;  1 drivers
v0x2818a70_0 .net "c", 0 0, v0x2816180_0;  1 drivers
v0x2818b10_0 .var "clk", 0 0;
v0x2818bb0_0 .net "d", 0 0, v0x28162c0_0;  1 drivers
v0x2818c50_0 .net "out_pos_dut", 0 0, L_0x281b9d0;  1 drivers
v0x2818cf0_0 .net "out_pos_ref", 0 0, L_0x281a330;  1 drivers
v0x2818d90_0 .net "out_sop_dut", 0 0, L_0x281aba0;  1 drivers
v0x2818e30_0 .net "out_sop_ref", 0 0, L_0x27f11b0;  1 drivers
v0x2818ed0_0 .var/2u "stats1", 223 0;
v0x2818f70_0 .var/2u "strobe", 0 0;
v0x2819120_0 .net "tb_match", 0 0, L_0x281bfa0;  1 drivers
v0x28191f0_0 .net "tb_mismatch", 0 0, L_0x27c4a90;  1 drivers
v0x2819290_0 .net "wavedrom_enable", 0 0, v0x2816590_0;  1 drivers
v0x2819360_0 .net "wavedrom_title", 511 0, v0x2816630_0;  1 drivers
L_0x281bb60 .concat [ 1 1 0 0], L_0x281a330, L_0x27f11b0;
L_0x281bc20 .concat [ 1 1 0 0], L_0x281a330, L_0x27f11b0;
L_0x281bce0 .concat [ 1 1 0 0], L_0x281b9d0, L_0x281aba0;
L_0x281bdf0 .concat [ 1 1 0 0], L_0x281a330, L_0x27f11b0;
L_0x281bfa0 .cmp/eeq 2, L_0x281bb60, L_0x281be90;
S_0x27c17c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27bd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c4e70 .functor AND 1, v0x2816180_0, v0x28162c0_0, C4<1>, C4<1>;
L_0x27c5250 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x27c5630 .functor NOT 1, v0x28160e0_0, C4<0>, C4<0>, C4<0>;
L_0x27c58b0 .functor AND 1, L_0x27c5250, L_0x27c5630, C4<1>, C4<1>;
L_0x27dcc20 .functor AND 1, L_0x27c58b0, v0x2816180_0, C4<1>, C4<1>;
L_0x27f11b0 .functor OR 1, L_0x27c4e70, L_0x27dcc20, C4<0>, C4<0>;
L_0x28197b0 .functor NOT 1, v0x28160e0_0, C4<0>, C4<0>, C4<0>;
L_0x2819820 .functor OR 1, L_0x28197b0, v0x28162c0_0, C4<0>, C4<0>;
L_0x2819930 .functor AND 1, v0x2816180_0, L_0x2819820, C4<1>, C4<1>;
L_0x28199f0 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x2819ac0 .functor OR 1, L_0x28199f0, v0x28160e0_0, C4<0>, C4<0>;
L_0x2819b30 .functor AND 1, L_0x2819930, L_0x2819ac0, C4<1>, C4<1>;
L_0x2819cb0 .functor NOT 1, v0x28160e0_0, C4<0>, C4<0>, C4<0>;
L_0x2819d20 .functor OR 1, L_0x2819cb0, v0x28162c0_0, C4<0>, C4<0>;
L_0x2819c40 .functor AND 1, v0x2816180_0, L_0x2819d20, C4<1>, C4<1>;
L_0x2819eb0 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x2819fb0 .functor OR 1, L_0x2819eb0, v0x28162c0_0, C4<0>, C4<0>;
L_0x281a070 .functor AND 1, L_0x2819c40, L_0x2819fb0, C4<1>, C4<1>;
L_0x281a220 .functor XNOR 1, L_0x2819b30, L_0x281a070, C4<0>, C4<0>;
v0x27c43c0_0 .net *"_ivl_0", 0 0, L_0x27c4e70;  1 drivers
v0x27c47c0_0 .net *"_ivl_12", 0 0, L_0x28197b0;  1 drivers
v0x27c4ba0_0 .net *"_ivl_14", 0 0, L_0x2819820;  1 drivers
v0x27c4f80_0 .net *"_ivl_16", 0 0, L_0x2819930;  1 drivers
v0x27c5360_0 .net *"_ivl_18", 0 0, L_0x28199f0;  1 drivers
v0x27c5740_0 .net *"_ivl_2", 0 0, L_0x27c5250;  1 drivers
v0x27c59c0_0 .net *"_ivl_20", 0 0, L_0x2819ac0;  1 drivers
v0x28145b0_0 .net *"_ivl_24", 0 0, L_0x2819cb0;  1 drivers
v0x2814690_0 .net *"_ivl_26", 0 0, L_0x2819d20;  1 drivers
v0x2814770_0 .net *"_ivl_28", 0 0, L_0x2819c40;  1 drivers
v0x2814850_0 .net *"_ivl_30", 0 0, L_0x2819eb0;  1 drivers
v0x2814930_0 .net *"_ivl_32", 0 0, L_0x2819fb0;  1 drivers
v0x2814a10_0 .net *"_ivl_36", 0 0, L_0x281a220;  1 drivers
L_0x7f2e5bf92018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2814ad0_0 .net *"_ivl_38", 0 0, L_0x7f2e5bf92018;  1 drivers
v0x2814bb0_0 .net *"_ivl_4", 0 0, L_0x27c5630;  1 drivers
v0x2814c90_0 .net *"_ivl_6", 0 0, L_0x27c58b0;  1 drivers
v0x2814d70_0 .net *"_ivl_8", 0 0, L_0x27dcc20;  1 drivers
v0x2814e50_0 .net "a", 0 0, v0x2816040_0;  alias, 1 drivers
v0x2814f10_0 .net "b", 0 0, v0x28160e0_0;  alias, 1 drivers
v0x2814fd0_0 .net "c", 0 0, v0x2816180_0;  alias, 1 drivers
v0x2815090_0 .net "d", 0 0, v0x28162c0_0;  alias, 1 drivers
v0x2815150_0 .net "out_pos", 0 0, L_0x281a330;  alias, 1 drivers
v0x2815210_0 .net "out_sop", 0 0, L_0x27f11b0;  alias, 1 drivers
v0x28152d0_0 .net "pos0", 0 0, L_0x2819b30;  1 drivers
v0x2815390_0 .net "pos1", 0 0, L_0x281a070;  1 drivers
L_0x281a330 .functor MUXZ 1, L_0x7f2e5bf92018, L_0x2819b30, L_0x281a220, C4<>;
S_0x2815510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27bd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2816040_0 .var "a", 0 0;
v0x28160e0_0 .var "b", 0 0;
v0x2816180_0 .var "c", 0 0;
v0x2816220_0 .net "clk", 0 0, v0x2818b10_0;  1 drivers
v0x28162c0_0 .var "d", 0 0;
v0x28163b0_0 .var/2u "fail", 0 0;
v0x2816450_0 .var/2u "fail1", 0 0;
v0x28164f0_0 .net "tb_match", 0 0, L_0x281bfa0;  alias, 1 drivers
v0x2816590_0 .var "wavedrom_enable", 0 0;
v0x2816630_0 .var "wavedrom_title", 511 0;
E_0x27d0550/0 .event negedge, v0x2816220_0;
E_0x27d0550/1 .event posedge, v0x2816220_0;
E_0x27d0550 .event/or E_0x27d0550/0, E_0x27d0550/1;
S_0x2815840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2815510;
 .timescale -12 -12;
v0x2815a80_0 .var/2s "i", 31 0;
E_0x27d03f0 .event posedge, v0x2816220_0;
S_0x2815b80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2815510;
 .timescale -12 -12;
v0x2815d80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2815e60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2815510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2816810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27bd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x281a4e0 .functor AND 1, v0x2816180_0, v0x28162c0_0, C4<1>, C4<1>;
L_0x281a790 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x281a820 .functor NOT 1, v0x28160e0_0, C4<0>, C4<0>, C4<0>;
L_0x281a9a0 .functor AND 1, L_0x281a790, L_0x281a820, C4<1>, C4<1>;
L_0x281aae0 .functor AND 1, L_0x281a9a0, v0x2816180_0, C4<1>, C4<1>;
L_0x281aba0 .functor OR 1, L_0x281a4e0, L_0x281aae0, C4<0>, C4<0>;
L_0x281ad40 .functor NOT 1, v0x28160e0_0, C4<0>, C4<0>, C4<0>;
L_0x281adb0 .functor OR 1, L_0x281ad40, v0x28162c0_0, C4<0>, C4<0>;
L_0x281aec0 .functor AND 1, v0x2816180_0, L_0x281adb0, C4<1>, C4<1>;
L_0x281af80 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x281b160 .functor OR 1, L_0x281af80, v0x28160e0_0, C4<0>, C4<0>;
L_0x281b1d0 .functor AND 1, L_0x281aec0, L_0x281b160, C4<1>, C4<1>;
L_0x281b350 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x281b3c0 .functor OR 1, L_0x281b350, v0x28162c0_0, C4<0>, C4<0>;
L_0x281b2e0 .functor AND 1, v0x2816180_0, L_0x281b3c0, C4<1>, C4<1>;
L_0x281b550 .functor NOT 1, v0x2816040_0, C4<0>, C4<0>, C4<0>;
L_0x281b650 .functor OR 1, L_0x281b550, v0x28160e0_0, C4<0>, C4<0>;
L_0x281b710 .functor AND 1, L_0x281b2e0, L_0x281b650, C4<1>, C4<1>;
L_0x281b8c0 .functor XNOR 1, L_0x281b1d0, L_0x281b710, C4<0>, C4<0>;
v0x28169d0_0 .net *"_ivl_12", 0 0, L_0x281ad40;  1 drivers
v0x2816ab0_0 .net *"_ivl_14", 0 0, L_0x281adb0;  1 drivers
v0x2816b90_0 .net *"_ivl_16", 0 0, L_0x281aec0;  1 drivers
v0x2816c80_0 .net *"_ivl_18", 0 0, L_0x281af80;  1 drivers
v0x2816d60_0 .net *"_ivl_2", 0 0, L_0x281a790;  1 drivers
v0x2816e90_0 .net *"_ivl_20", 0 0, L_0x281b160;  1 drivers
v0x2816f70_0 .net *"_ivl_24", 0 0, L_0x281b350;  1 drivers
v0x2817050_0 .net *"_ivl_26", 0 0, L_0x281b3c0;  1 drivers
v0x2817130_0 .net *"_ivl_28", 0 0, L_0x281b2e0;  1 drivers
v0x28172a0_0 .net *"_ivl_30", 0 0, L_0x281b550;  1 drivers
v0x2817380_0 .net *"_ivl_32", 0 0, L_0x281b650;  1 drivers
v0x2817460_0 .net *"_ivl_36", 0 0, L_0x281b8c0;  1 drivers
L_0x7f2e5bf92060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2817520_0 .net *"_ivl_38", 0 0, L_0x7f2e5bf92060;  1 drivers
v0x2817600_0 .net *"_ivl_4", 0 0, L_0x281a820;  1 drivers
v0x28176e0_0 .net *"_ivl_6", 0 0, L_0x281a9a0;  1 drivers
v0x28177c0_0 .net "a", 0 0, v0x2816040_0;  alias, 1 drivers
v0x2817860_0 .net "b", 0 0, v0x28160e0_0;  alias, 1 drivers
v0x2817a60_0 .net "c", 0 0, v0x2816180_0;  alias, 1 drivers
v0x2817b50_0 .net "d", 0 0, v0x28162c0_0;  alias, 1 drivers
v0x2817c40_0 .net "out_pos", 0 0, L_0x281b9d0;  alias, 1 drivers
v0x2817d00_0 .net "out_sop", 0 0, L_0x281aba0;  alias, 1 drivers
v0x2817dc0_0 .net "pos0", 0 0, L_0x281b1d0;  1 drivers
v0x2817e80_0 .net "pos1", 0 0, L_0x281b710;  1 drivers
v0x2817f40_0 .net "sop0", 0 0, L_0x281a4e0;  1 drivers
v0x2818000_0 .net "sop1", 0 0, L_0x281aae0;  1 drivers
L_0x281b9d0 .functor MUXZ 1, L_0x7f2e5bf92060, L_0x281b1d0, L_0x281b8c0, C4<>;
S_0x2818180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27bd320;
 .timescale -12 -12;
E_0x27b99f0 .event anyedge, v0x2818f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2818f70_0;
    %nor/r;
    %assign/vec4 v0x2818f70_0, 0;
    %wait E_0x27b99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2815510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28163b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2816450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2815510;
T_4 ;
    %wait E_0x27d0550;
    %load/vec4 v0x28164f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28163b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2815510;
T_5 ;
    %wait E_0x27d03f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %wait E_0x27d03f0;
    %load/vec4 v0x28163b0_0;
    %store/vec4 v0x2816450_0, 0, 1;
    %fork t_1, S_0x2815840;
    %jmp t_0;
    .scope S_0x2815840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2815a80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2815a80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27d03f0;
    %load/vec4 v0x2815a80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2815a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2815a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2815510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27d0550;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28162c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2816180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28160e0_0, 0;
    %assign/vec4 v0x2816040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28163b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2816450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27bd320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2818b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2818f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27bd320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2818b10_0;
    %inv;
    %store/vec4 v0x2818b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27bd320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2816220_0, v0x28191f0_0, v0x2818930_0, v0x28189d0_0, v0x2818a70_0, v0x2818bb0_0, v0x2818e30_0, v0x2818d90_0, v0x2818cf0_0, v0x2818c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27bd320;
T_9 ;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27bd320;
T_10 ;
    %wait E_0x27d0550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
    %load/vec4 v0x2819120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2818e30_0;
    %load/vec4 v0x2818e30_0;
    %load/vec4 v0x2818d90_0;
    %xor;
    %load/vec4 v0x2818e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2818cf0_0;
    %load/vec4 v0x2818cf0_0;
    %load/vec4 v0x2818c50_0;
    %xor;
    %load/vec4 v0x2818cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2818ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response46/top_module.sv";
