vendor_name = ModelSim
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7.sdc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/lab7_soc.qip
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/lab7_soc.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_005.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_usb_rst.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_usb_gpx.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_spi_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_keycode.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_key.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/lab7_soc_hex_digits_pio.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/font_rom.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/VGA_controller.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7_soc/synthesis/submodules/ram.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/HexDriver.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/lab7.sv
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/altsyncram_8bn2.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/scfifo_9621.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/a_dpfifo_bb01.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/a_fefifo_7cf.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/cntr_337.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/altsyncram_dtn1.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/cntr_n2b.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/altsyncram_s0c1.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/altsyncram_0n61.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/altsyncram_h5g1.tdf
source_file = 1, lab7_soc_onchip_memory2_0.hex
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/alt_sld_fab.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/quartus/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/lpm_divide_qll.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/sign_div_unsign_plh.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/alt_u_div_she.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/add_sub_t3c.tdf
source_file = 1, D:/Quartus/lizhuang.20/Documents/ece385/lab7/db/add_sub_u3c.tdf
design_name = lab7
instance = comp, \LEDR[0]~output , LEDR[0]~output, lab7, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, lab7, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, lab7, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, lab7, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, lab7, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, lab7, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, lab7, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, lab7, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, lab7, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, lab7, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab7, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab7, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab7, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab7, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab7, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab7, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab7, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, lab7, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab7, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab7, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab7, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab7, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab7, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab7, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab7, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, lab7, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab7, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab7, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab7, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab7, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab7, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab7, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab7, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, lab7, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab7, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab7, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab7, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab7, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab7, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab7, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab7, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, lab7, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab7, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab7, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab7, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab7, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab7, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab7, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab7, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, lab7, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab7, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab7, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab7, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab7, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab7, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab7, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab7, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, lab7, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, lab7, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, lab7, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, lab7, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, lab7, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, lab7, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, lab7, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, lab7, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, lab7, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, lab7, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, lab7, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, lab7, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, lab7, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, lab7, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, lab7, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, lab7, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, lab7, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, lab7, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, lab7, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, lab7, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, lab7, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, lab7, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, lab7, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, lab7, 1
instance = comp, \VGA_HS~output , VGA_HS~output, lab7, 1
instance = comp, \VGA_VS~output , VGA_VS~output, lab7, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, lab7, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, lab7, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, lab7, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, lab7, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, lab7, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, lab7, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, lab7, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, lab7, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, lab7, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, lab7, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, lab7, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, lab7, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, lab7, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, lab7, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, lab7, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, lab7, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, lab7, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, lab7, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, lab7, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, lab7, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, lab7, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, lab7, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, lab7, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, lab7, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, lab7, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, lab7, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, lab7, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, lab7, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, lab7, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, lab7, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, lab7, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, lab7, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, lab7, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, lab7, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, lab7, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, lab7, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, lab7, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, lab7, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, lab7, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, lab7, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, lab7, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, lab7, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, lab7, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, lab7, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, lab7, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, lab7, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, lab7, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], lab7, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, lab7, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~1 , u0|nios2_gen2_0|cpu|R_src2_lo~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~11 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~10 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder , u0|nios2_gen2_0|cpu|d_writedata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], lab7, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], lab7, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, lab7, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], lab7, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], lab7, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], lab7, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, lab7, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, lab7, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], lab7, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, lab7, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], lab7, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, lab7, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], lab7, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], lab7, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], lab7, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, lab7, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, lab7, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, lab7, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], lab7, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, lab7, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, lab7, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], lab7, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, lab7, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], lab7, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, lab7, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], lab7, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, lab7, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, lab7, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, lab7, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, lab7, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], lab7, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, lab7, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], lab7, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, lab7, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, lab7, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], lab7, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, lab7, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, lab7, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, lab7, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, lab7, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, lab7, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, lab7, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, lab7, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, lab7, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, lab7, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, lab7, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], lab7, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, lab7, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, lab7, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], lab7, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, lab7, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, lab7, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, lab7, 1
instance = comp, \u0|sdram|i_count[1]~0 , u0|sdram|i_count[1]~0, lab7, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, lab7, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, lab7, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, lab7, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, lab7, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, lab7, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, lab7, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, lab7, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], lab7, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, lab7, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, lab7, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, lab7, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, lab7, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, lab7, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, lab7, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, lab7, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, lab7, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, lab7, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, lab7, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, lab7, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~82 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_read~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_read~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~15 , u0|nios2_gen2_0|cpu|E_src2[11]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~22 , u0|nios2_gen2_0|cpu|E_logic_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], lab7, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_valid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|LessThan1~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|LessThan1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, lab7, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always2~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF~feeder , u0|jtag_uart_0|ien_AF~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][21]~8 , u0|vga_text_mode_controller_0|LOCAL_REG[0][21]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~9 , u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][9]~10 , u0|vga_text_mode_controller_0|LOCAL_REG[6][9]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][9]~45 , u0|vga_text_mode_controller_0|LOCAL_REG[7][9]~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][8] , u0|vga_text_mode_controller_0|LOCAL_REG[7][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][9]~26 , u0|vga_text_mode_controller_0|LOCAL_REG[4][9]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][8] , u0|vga_text_mode_controller_0|LOCAL_REG[4][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][9]~25 , u0|vga_text_mode_controller_0|LOCAL_REG[5][9]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][8] , u0|vga_text_mode_controller_0|LOCAL_REG[5][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~0 , u0|vga_text_mode_controller_0|Mux23~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][9]~44 , u0|vga_text_mode_controller_0|LOCAL_REG[6][9]~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][8] , u0|vga_text_mode_controller_0|LOCAL_REG[6][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~1 , u0|vga_text_mode_controller_0|Mux23~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][8]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][8]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][9]~11 , u0|vga_text_mode_controller_0|LOCAL_REG[2][9]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][8] , u0|vga_text_mode_controller_0|LOCAL_REG[2][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][9]~14 , u0|vga_text_mode_controller_0|LOCAL_REG[3][9]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][8] , u0|vga_text_mode_controller_0|LOCAL_REG[3][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][9]~13 , u0|vga_text_mode_controller_0|LOCAL_REG[0][9]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][8] , u0|vga_text_mode_controller_0|LOCAL_REG[0][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][8]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][8]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][9]~12 , u0|vga_text_mode_controller_0|LOCAL_REG[1][9]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][8] , u0|vga_text_mode_controller_0|LOCAL_REG[1][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~2 , u0|vga_text_mode_controller_0|Mux23~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~3 , u0|vga_text_mode_controller_0|Mux23~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~4 , u0|vga_text_mode_controller_0|Mux23~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[0]~1 , u0|vga_text_mode_controller_0|AVL_READDATA_reg[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[8] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]~0 , u0|nios2_gen2_0|cpu|d_byteenable[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder , u0|nios2_gen2_0|cpu|d_writedata[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~4 , u0|mm_interconnect_0|router|Equal1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~3 , u0|mm_interconnect_0|router|Equal1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|Add0~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~15 , u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~16 , u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][21]~17 , u0|vga_text_mode_controller_0|LOCAL_REG[5][21]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][18] , u0|vga_text_mode_controller_0|LOCAL_REG[5][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][21]~20 , u0|vga_text_mode_controller_0|LOCAL_REG[7][21]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][18] , u0|vga_text_mode_controller_0|LOCAL_REG[7][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][21]~19 , u0|vga_text_mode_controller_0|LOCAL_REG[4][21]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][18] , u0|vga_text_mode_controller_0|LOCAL_REG[4][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][21]~18 , u0|vga_text_mode_controller_0|LOCAL_REG[6][21]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][18] , u0|vga_text_mode_controller_0|LOCAL_REG[6][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~0 , u0|vga_text_mode_controller_0|Mux13~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~1 , u0|vga_text_mode_controller_0|Mux13~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~24 , u0|vga_text_mode_controller_0|LOCAL_REG[3][21]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][18] , u0|vga_text_mode_controller_0|LOCAL_REG[3][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][21]~21 , u0|vga_text_mode_controller_0|LOCAL_REG[2][21]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][18] , u0|vga_text_mode_controller_0|LOCAL_REG[2][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][21]~23 , u0|vga_text_mode_controller_0|LOCAL_REG[0][21]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][18] , u0|vga_text_mode_controller_0|LOCAL_REG[0][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][21]~22 , u0|vga_text_mode_controller_0|LOCAL_REG[1][21]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][18] , u0|vga_text_mode_controller_0|LOCAL_REG[1][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~2 , u0|vga_text_mode_controller_0|Mux13~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~3 , u0|vga_text_mode_controller_0|Mux13~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~4 , u0|vga_text_mode_controller_0|Mux13~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[18] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[18], lab7, 1
instance = comp, \~GND , ~GND, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~0 , u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~feeder , u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|clkdiv , u0|vga_text_mode_controller_0|VGA_controller0|clkdiv, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~clkctrl , u0|vga_text_mode_controller_0|VGA_controller0|clkdiv~clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~0 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[0] , u0|vga_text_mode_controller_0|VGA_controller0|hc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~2 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[1] , u0|vga_text_mode_controller_0|VGA_controller0|hc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~4 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[2] , u0|vga_text_mode_controller_0|VGA_controller0|hc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~6 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[3] , u0|vga_text_mode_controller_0|VGA_controller0|hc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~8 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[4] , u0|vga_text_mode_controller_0|VGA_controller0|hc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~10 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~12 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[6] , u0|vga_text_mode_controller_0|VGA_controller0|hc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~14 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[7] , u0|vga_text_mode_controller_0|VGA_controller0|hc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~16 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc~2 , u0|vga_text_mode_controller_0|VGA_controller0|hc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[8] , u0|vga_text_mode_controller_0|VGA_controller0|hc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~18 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc~1 , u0|vga_text_mode_controller_0|VGA_controller0|hc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[9] , u0|vga_text_mode_controller_0|VGA_controller0|hc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal0~0 , u0|vga_text_mode_controller_0|VGA_controller0|Equal0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal0~1 , u0|vga_text_mode_controller_0|VGA_controller0|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal0~2 , u0|vga_text_mode_controller_0|VGA_controller0|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc~0 , u0|vga_text_mode_controller_0|VGA_controller0|hc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hc[5] , u0|vga_text_mode_controller_0|VGA_controller0|hc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~8 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~10 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[5] , u0|vga_text_mode_controller_0|VGA_controller0|vc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~12 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[6] , u0|vga_text_mode_controller_0|VGA_controller0|vc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~14 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[7] , u0|vga_text_mode_controller_0|VGA_controller0|vc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~16 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[8] , u0|vga_text_mode_controller_0|VGA_controller0|vc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~0 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc~0 , u0|vga_text_mode_controller_0|VGA_controller0|vc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[0] , u0|vga_text_mode_controller_0|VGA_controller0|vc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~18 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc~3 , u0|vga_text_mode_controller_0|VGA_controller0|vc~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[9] , u0|vga_text_mode_controller_0|VGA_controller0|vc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~2 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[1] , u0|vga_text_mode_controller_0|VGA_controller0|vc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~4 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc~2 , u0|vga_text_mode_controller_0|VGA_controller0|vc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[2] , u0|vga_text_mode_controller_0|VGA_controller0|vc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal1~0 , u0|vga_text_mode_controller_0|VGA_controller0|Equal1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal1~1 , u0|vga_text_mode_controller_0|VGA_controller0|Equal1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal1~2 , u0|vga_text_mode_controller_0|VGA_controller0|Equal1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~6 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc~1 , u0|vga_text_mode_controller_0|VGA_controller0|vc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[3] , u0|vga_text_mode_controller_0|VGA_controller0|vc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vc[4] , u0|vga_text_mode_controller_0|VGA_controller0|vc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~0 , u0|vga_text_mode_controller_0|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~2 , u0|vga_text_mode_controller_0|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~0 , u0|vga_text_mode_controller_0|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~4 , u0|vga_text_mode_controller_0|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~2 , u0|vga_text_mode_controller_0|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~6 , u0|vga_text_mode_controller_0|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~4 , u0|vga_text_mode_controller_0|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~8 , u0|vga_text_mode_controller_0|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~6 , u0|vga_text_mode_controller_0|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~10 , u0|vga_text_mode_controller_0|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~8 , u0|vga_text_mode_controller_0|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~12 , u0|vga_text_mode_controller_0|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~10 , u0|vga_text_mode_controller_0|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~14 , u0|vga_text_mode_controller_0|Add1~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~2 , u0|nios2_gen2_0|cpu|d_writedata[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~5 , u0|nios2_gen2_0|cpu|d_writedata[28]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~0 , u0|nios2_gen2_0|cpu|d_writedata[31]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~27 , u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~28 , u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][24]~34 , u0|vga_text_mode_controller_0|LOCAL_REG[0][24]~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][31] , u0|vga_text_mode_controller_0|LOCAL_REG[0][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][31]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][31]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][24]~30 , u0|vga_text_mode_controller_0|LOCAL_REG[1][24]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][31] , u0|vga_text_mode_controller_0|LOCAL_REG[1][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~2 , u0|vga_text_mode_controller_0|Mux0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~36 , u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][31] , u0|vga_text_mode_controller_0|LOCAL_REG[3][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][31]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][31]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][24]~32 , u0|vga_text_mode_controller_0|LOCAL_REG[2][24]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][31] , u0|vga_text_mode_controller_0|LOCAL_REG[2][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~3 , u0|vga_text_mode_controller_0|Mux0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][31]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][31]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][24]~29 , u0|vga_text_mode_controller_0|LOCAL_REG[5][24]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][31] , u0|vga_text_mode_controller_0|LOCAL_REG[5][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][24]~35 , u0|vga_text_mode_controller_0|LOCAL_REG[7][24]~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][31] , u0|vga_text_mode_controller_0|LOCAL_REG[7][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][24]~33 , u0|vga_text_mode_controller_0|LOCAL_REG[4][24]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][31] , u0|vga_text_mode_controller_0|LOCAL_REG[4][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][24]~31 , u0|vga_text_mode_controller_0|LOCAL_REG[6][24]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][31] , u0|vga_text_mode_controller_0|LOCAL_REG[6][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~0 , u0|vga_text_mode_controller_0|Mux0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~1 , u0|vga_text_mode_controller_0|Mux0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~4 , u0|vga_text_mode_controller_0|Mux0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[31] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[31]~28 , u0|vga_text_mode_controller_0|AVL_READDATA[31]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, lab7, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, lab7, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~6 , u0|nios2_gen2_0|cpu|d_writedata[27]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~7 , u0|nios2_gen2_0|cpu|d_writedata[29]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~12 , u0|nios2_gen2_0|cpu|E_src2[30]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28 , u0|nios2_gen2_0|cpu|Add1~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31 , u0|nios2_gen2_0|cpu|Add1~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33 , u0|nios2_gen2_0|cpu|Add1~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35 , u0|nios2_gen2_0|cpu|Add1~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37 , u0|nios2_gen2_0|cpu|Add1~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39 , u0|nios2_gen2_0|cpu|Add1~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41 , u0|nios2_gen2_0|cpu|Add1~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~43 , u0|nios2_gen2_0|cpu|Add1~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11 , u0|nios2_gen2_0|cpu|Add1~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13 , u0|nios2_gen2_0|cpu|Add1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~15 , u0|nios2_gen2_0|cpu|Add1~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~19 , u0|nios2_gen2_0|cpu|Add1~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~28 , u0|nios2_gen2_0|cpu|E_logic_result[31]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~28 , u0|nios2_gen2_0|cpu|W_alu_result[31]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~3 , u0|nios2_gen2_0|cpu|d_writedata[30]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][30]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][30]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][30] , u0|vga_text_mode_controller_0|LOCAL_REG[2][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][30] , u0|vga_text_mode_controller_0|LOCAL_REG[3][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][30] , u0|vga_text_mode_controller_0|LOCAL_REG[0][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][30]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][30]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][30] , u0|vga_text_mode_controller_0|LOCAL_REG[1][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~2 , u0|vga_text_mode_controller_0|Mux1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~3 , u0|vga_text_mode_controller_0|Mux1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][30]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][30]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][30] , u0|vga_text_mode_controller_0|LOCAL_REG[5][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][30] , u0|vga_text_mode_controller_0|LOCAL_REG[7][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][30] , u0|vga_text_mode_controller_0|LOCAL_REG[4][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][30] , u0|vga_text_mode_controller_0|LOCAL_REG[6][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~0 , u0|vga_text_mode_controller_0|Mux1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~1 , u0|vga_text_mode_controller_0|Mux1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~4 , u0|vga_text_mode_controller_0|Mux1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[30] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[30]~29 , u0|vga_text_mode_controller_0|AVL_READDATA[30]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, lab7, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~26 , u0|nios2_gen2_0|cpu|E_logic_result[30]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~29 , u0|nios2_gen2_0|cpu|W_alu_result[30]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~29 , u0|nios2_gen2_0|cpu|E_logic_result[29]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~31 , u0|nios2_gen2_0|cpu|W_alu_result[29]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][29]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][29]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][29] , u0|vga_text_mode_controller_0|LOCAL_REG[2][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][29] , u0|vga_text_mode_controller_0|LOCAL_REG[3][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][29] , u0|vga_text_mode_controller_0|LOCAL_REG[0][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][29]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][29]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][29] , u0|vga_text_mode_controller_0|LOCAL_REG[1][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~2 , u0|vga_text_mode_controller_0|Mux2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~3 , u0|vga_text_mode_controller_0|Mux2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][29]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][29]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][29] , u0|vga_text_mode_controller_0|LOCAL_REG[5][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][29] , u0|vga_text_mode_controller_0|LOCAL_REG[7][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][29] , u0|vga_text_mode_controller_0|LOCAL_REG[4][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][29]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][29]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][29] , u0|vga_text_mode_controller_0|LOCAL_REG[6][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~0 , u0|vga_text_mode_controller_0|Mux2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~1 , u0|vga_text_mode_controller_0|Mux2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~4 , u0|vga_text_mode_controller_0|Mux2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[29] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[29]~31 , u0|vga_text_mode_controller_0|AVL_READDATA[29]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, lab7, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~14 , u0|nios2_gen2_0|cpu|E_src2[28]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~30 , u0|nios2_gen2_0|cpu|E_logic_result[28]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~30 , u0|nios2_gen2_0|cpu|W_alu_result[28]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][28] , u0|vga_text_mode_controller_0|LOCAL_REG[4][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][28] , u0|vga_text_mode_controller_0|LOCAL_REG[6][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~0 , u0|vga_text_mode_controller_0|Mux3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][28] , u0|vga_text_mode_controller_0|LOCAL_REG[7][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][28] , u0|vga_text_mode_controller_0|LOCAL_REG[5][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~1 , u0|vga_text_mode_controller_0|Mux3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][28]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][28]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][28] , u0|vga_text_mode_controller_0|LOCAL_REG[2][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][28] , u0|vga_text_mode_controller_0|LOCAL_REG[3][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][28] , u0|vga_text_mode_controller_0|LOCAL_REG[0][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][28]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][28]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][28] , u0|vga_text_mode_controller_0|LOCAL_REG[1][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~2 , u0|vga_text_mode_controller_0|Mux3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~3 , u0|vga_text_mode_controller_0|Mux3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~4 , u0|vga_text_mode_controller_0|Mux3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[28] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[28]~30 , u0|vga_text_mode_controller_0|AVL_READDATA[28]~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, lab7, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~4 , u0|nios2_gen2_0|cpu|d_writedata[26]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][27] , u0|vga_text_mode_controller_0|LOCAL_REG[4][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][27]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][27]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][27] , u0|vga_text_mode_controller_0|LOCAL_REG[6][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~0 , u0|vga_text_mode_controller_0|Mux4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][27] , u0|vga_text_mode_controller_0|LOCAL_REG[7][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][27]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][27]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][27] , u0|vga_text_mode_controller_0|LOCAL_REG[5][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~1 , u0|vga_text_mode_controller_0|Mux4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][27] , u0|vga_text_mode_controller_0|LOCAL_REG[0][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][27]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][27]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][27] , u0|vga_text_mode_controller_0|LOCAL_REG[1][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~2 , u0|vga_text_mode_controller_0|Mux4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][27] , u0|vga_text_mode_controller_0|LOCAL_REG[3][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][27]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][27]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][27] , u0|vga_text_mode_controller_0|LOCAL_REG[2][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~3 , u0|vga_text_mode_controller_0|Mux4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~4 , u0|vga_text_mode_controller_0|Mux4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[27] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[27]~16 , u0|vga_text_mode_controller_0|AVL_READDATA[27]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, lab7, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~1 , u0|nios2_gen2_0|cpu|d_writedata[24]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][26] , u0|vga_text_mode_controller_0|LOCAL_REG[0][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][26]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][26]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][26] , u0|vga_text_mode_controller_0|LOCAL_REG[1][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~2 , u0|vga_text_mode_controller_0|Mux5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][26] , u0|vga_text_mode_controller_0|LOCAL_REG[3][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][26]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][26]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][26] , u0|vga_text_mode_controller_0|LOCAL_REG[2][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~3 , u0|vga_text_mode_controller_0|Mux5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][26] , u0|vga_text_mode_controller_0|LOCAL_REG[5][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][26] , u0|vga_text_mode_controller_0|LOCAL_REG[7][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][26] , u0|vga_text_mode_controller_0|LOCAL_REG[4][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][26]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][26]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][26] , u0|vga_text_mode_controller_0|LOCAL_REG[6][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~0 , u0|vga_text_mode_controller_0|Mux5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~1 , u0|vga_text_mode_controller_0|Mux5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~4 , u0|vga_text_mode_controller_0|Mux5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[26] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[26]~17 , u0|vga_text_mode_controller_0|AVL_READDATA[26]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, lab7, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][25]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][25]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][25] , u0|vga_text_mode_controller_0|LOCAL_REG[5][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][25] , u0|vga_text_mode_controller_0|LOCAL_REG[7][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][25] , u0|vga_text_mode_controller_0|LOCAL_REG[4][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][25] , u0|vga_text_mode_controller_0|LOCAL_REG[6][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~0 , u0|vga_text_mode_controller_0|Mux6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~1 , u0|vga_text_mode_controller_0|Mux6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][25]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][25]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][25] , u0|vga_text_mode_controller_0|LOCAL_REG[2][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][25] , u0|vga_text_mode_controller_0|LOCAL_REG[3][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][25] , u0|vga_text_mode_controller_0|LOCAL_REG[0][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][25]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][25]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][25] , u0|vga_text_mode_controller_0|LOCAL_REG[1][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~2 , u0|vga_text_mode_controller_0|Mux6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~3 , u0|vga_text_mode_controller_0|Mux6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~4 , u0|vga_text_mode_controller_0|Mux6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[25] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[25]~18 , u0|vga_text_mode_controller_0|AVL_READDATA[25]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, lab7, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~5 , u0|nios2_gen2_0|cpu|E_logic_result[24]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~feeder , u0|nios2_gen2_0|cpu|W_alu_result[24]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[3][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][24] , u0|vga_text_mode_controller_0|LOCAL_REG[3][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][24] , u0|vga_text_mode_controller_0|LOCAL_REG[2][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][24] , u0|vga_text_mode_controller_0|LOCAL_REG[0][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][24] , u0|vga_text_mode_controller_0|LOCAL_REG[1][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~2 , u0|vga_text_mode_controller_0|Mux7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~3 , u0|vga_text_mode_controller_0|Mux7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][24] , u0|vga_text_mode_controller_0|LOCAL_REG[5][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][24] , u0|vga_text_mode_controller_0|LOCAL_REG[7][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][24] , u0|vga_text_mode_controller_0|LOCAL_REG[4][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][24]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][24] , u0|vga_text_mode_controller_0|LOCAL_REG[6][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~0 , u0|vga_text_mode_controller_0|Mux7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~1 , u0|vga_text_mode_controller_0|Mux7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~4 , u0|vga_text_mode_controller_0|Mux7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[24] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[24]~19 , u0|vga_text_mode_controller_0|AVL_READDATA[24]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~14 , u0|nios2_gen2_0|cpu|E_st_data[23]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][23] , u0|vga_text_mode_controller_0|LOCAL_REG[4][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][23] , u0|vga_text_mode_controller_0|LOCAL_REG[6][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~0 , u0|vga_text_mode_controller_0|Mux8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][23] , u0|vga_text_mode_controller_0|LOCAL_REG[5][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][23] , u0|vga_text_mode_controller_0|LOCAL_REG[7][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~1 , u0|vga_text_mode_controller_0|Mux8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][23] , u0|vga_text_mode_controller_0|LOCAL_REG[1][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][23] , u0|vga_text_mode_controller_0|LOCAL_REG[0][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~2 , u0|vga_text_mode_controller_0|Mux8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][23] , u0|vga_text_mode_controller_0|LOCAL_REG[2][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][23] , u0|vga_text_mode_controller_0|LOCAL_REG[3][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~3 , u0|vga_text_mode_controller_0|Mux8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~4 , u0|vga_text_mode_controller_0|Mux8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[23] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[23]~20 , u0|vga_text_mode_controller_0|AVL_READDATA[23]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, lab7, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, lab7, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~6 , u0|nios2_gen2_0|cpu|E_logic_result[23]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~8 , u0|nios2_gen2_0|cpu|E_st_data[22]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][22]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[3][22]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][22] , u0|vga_text_mode_controller_0|LOCAL_REG[3][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][22] , u0|vga_text_mode_controller_0|LOCAL_REG[2][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][22] , u0|vga_text_mode_controller_0|LOCAL_REG[0][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][22]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][22]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][22] , u0|vga_text_mode_controller_0|LOCAL_REG[1][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~2 , u0|vga_text_mode_controller_0|Mux9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~3 , u0|vga_text_mode_controller_0|Mux9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][22] , u0|vga_text_mode_controller_0|LOCAL_REG[4][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][22] , u0|vga_text_mode_controller_0|LOCAL_REG[6][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~0 , u0|vga_text_mode_controller_0|Mux9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][22] , u0|vga_text_mode_controller_0|LOCAL_REG[7][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][22]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][22]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][22] , u0|vga_text_mode_controller_0|LOCAL_REG[5][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~1 , u0|vga_text_mode_controller_0|Mux9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~4 , u0|vga_text_mode_controller_0|Mux9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[22] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a17 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[22]~21 , u0|vga_text_mode_controller_0|AVL_READDATA[22]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, lab7, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, lab7, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~7 , u0|nios2_gen2_0|cpu|E_logic_result[22]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~12 , u0|nios2_gen2_0|cpu|E_st_data[20]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][21] , u0|vga_text_mode_controller_0|LOCAL_REG[3][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][21] , u0|vga_text_mode_controller_0|LOCAL_REG[2][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][21] , u0|vga_text_mode_controller_0|LOCAL_REG[1][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][21] , u0|vga_text_mode_controller_0|LOCAL_REG[0][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~2 , u0|vga_text_mode_controller_0|Mux10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~3 , u0|vga_text_mode_controller_0|Mux10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][21]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[7][21]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][21] , u0|vga_text_mode_controller_0|LOCAL_REG[7][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][21] , u0|vga_text_mode_controller_0|LOCAL_REG[5][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][21]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][21]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][21] , u0|vga_text_mode_controller_0|LOCAL_REG[4][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][21] , u0|vga_text_mode_controller_0|LOCAL_REG[6][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~0 , u0|vga_text_mode_controller_0|Mux10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~1 , u0|vga_text_mode_controller_0|Mux10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~4 , u0|vga_text_mode_controller_0|Mux10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[21] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[21]~22 , u0|vga_text_mode_controller_0|AVL_READDATA[21]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, lab7, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, lab7, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~9 , u0|nios2_gen2_0|cpu|E_logic_result[20]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], lab7, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, lab7, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][20] , u0|vga_text_mode_controller_0|LOCAL_REG[5][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][20] , u0|vga_text_mode_controller_0|LOCAL_REG[7][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][20] , u0|vga_text_mode_controller_0|LOCAL_REG[4][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][20]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][20]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][20] , u0|vga_text_mode_controller_0|LOCAL_REG[6][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~0 , u0|vga_text_mode_controller_0|Mux11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~1 , u0|vga_text_mode_controller_0|Mux11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][20] , u0|vga_text_mode_controller_0|LOCAL_REG[0][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][20] , u0|vga_text_mode_controller_0|LOCAL_REG[1][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~2 , u0|vga_text_mode_controller_0|Mux11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][20] , u0|vga_text_mode_controller_0|LOCAL_REG[3][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][20] , u0|vga_text_mode_controller_0|LOCAL_REG[2][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~3 , u0|vga_text_mode_controller_0|Mux11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~4 , u0|vga_text_mode_controller_0|Mux11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[20] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[20]~23 , u0|vga_text_mode_controller_0|AVL_READDATA[20]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~15 , u0|nios2_gen2_0|cpu|E_st_data[19]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][19] , u0|vga_text_mode_controller_0|LOCAL_REG[3][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][19] , u0|vga_text_mode_controller_0|LOCAL_REG[2][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][19] , u0|vga_text_mode_controller_0|LOCAL_REG[1][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][19] , u0|vga_text_mode_controller_0|LOCAL_REG[0][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~2 , u0|vga_text_mode_controller_0|Mux12~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~3 , u0|vga_text_mode_controller_0|Mux12~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][19] , u0|vga_text_mode_controller_0|LOCAL_REG[4][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][19] , u0|vga_text_mode_controller_0|LOCAL_REG[6][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~0 , u0|vga_text_mode_controller_0|Mux12~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][19] , u0|vga_text_mode_controller_0|LOCAL_REG[7][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][19] , u0|vga_text_mode_controller_0|LOCAL_REG[5][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~1 , u0|vga_text_mode_controller_0|Mux12~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~4 , u0|vga_text_mode_controller_0|Mux12~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[19] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[19]~24 , u0|vga_text_mode_controller_0|AVL_READDATA[19]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, lab7, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, lab7, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~10 , u0|nios2_gen2_0|cpu|E_logic_result[19]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~10 , u0|nios2_gen2_0|cpu|E_st_data[21]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[18]~25 , u0|vga_text_mode_controller_0|AVL_READDATA[18]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, lab7, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, lab7, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~11 , u0|nios2_gen2_0|cpu|E_logic_result[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~17 , u0|nios2_gen2_0|cpu|E_logic_result[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][17] , u0|vga_text_mode_controller_0|LOCAL_REG[3][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][17] , u0|vga_text_mode_controller_0|LOCAL_REG[2][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][17] , u0|vga_text_mode_controller_0|LOCAL_REG[1][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][17] , u0|vga_text_mode_controller_0|LOCAL_REG[0][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~2 , u0|vga_text_mode_controller_0|Mux14~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~3 , u0|vga_text_mode_controller_0|Mux14~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][17]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[7][17]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][17] , u0|vga_text_mode_controller_0|LOCAL_REG[7][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][17] , u0|vga_text_mode_controller_0|LOCAL_REG[5][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][17]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][17]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][17] , u0|vga_text_mode_controller_0|LOCAL_REG[4][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][17] , u0|vga_text_mode_controller_0|LOCAL_REG[6][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~0 , u0|vga_text_mode_controller_0|Mux14~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~1 , u0|vga_text_mode_controller_0|Mux14~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~4 , u0|vga_text_mode_controller_0|Mux14~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[17] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[17]~26 , u0|vga_text_mode_controller_0|AVL_READDATA[17]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, lab7, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, lab7, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~12 , u0|nios2_gen2_0|cpu|E_logic_result[17]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~9 , u0|nios2_gen2_0|cpu|E_st_data[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~48 , u0|nios2_gen2_0|cpu|F_iw[21]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~49 , u0|nios2_gen2_0|cpu|F_iw[21]~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~13 , u0|nios2_gen2_0|cpu|E_logic_result[16]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], lab7, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, lab7, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][16] , u0|vga_text_mode_controller_0|LOCAL_REG[4][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][16]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][16] , u0|vga_text_mode_controller_0|LOCAL_REG[6][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~0 , u0|vga_text_mode_controller_0|Mux15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][16] , u0|vga_text_mode_controller_0|LOCAL_REG[7][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][16]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][16] , u0|vga_text_mode_controller_0|LOCAL_REG[5][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~1 , u0|vga_text_mode_controller_0|Mux15~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][16] , u0|vga_text_mode_controller_0|LOCAL_REG[0][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][16]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][16] , u0|vga_text_mode_controller_0|LOCAL_REG[1][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~2 , u0|vga_text_mode_controller_0|Mux15~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][16] , u0|vga_text_mode_controller_0|LOCAL_REG[3][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][16]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][16] , u0|vga_text_mode_controller_0|LOCAL_REG[2][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~3 , u0|vga_text_mode_controller_0|Mux15~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~4 , u0|vga_text_mode_controller_0|Mux15~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[16] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[16]~27 , u0|vga_text_mode_controller_0|AVL_READDATA[16]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~11 , u0|nios2_gen2_0|cpu|E_st_data[17]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~64 , u0|nios2_gen2_0|cpu|F_iw[19]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~65 , u0|nios2_gen2_0|cpu|F_iw[19]~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~14 , u0|nios2_gen2_0|cpu|E_logic_result[15]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~15 , u0|nios2_gen2_0|cpu|E_logic_result[14]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~13 , u0|nios2_gen2_0|cpu|E_st_data[16]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~66 , u0|nios2_gen2_0|cpu|F_iw[18]~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~67 , u0|nios2_gen2_0|cpu|F_iw[18]~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~68 , u0|nios2_gen2_0|cpu|F_iw[18]~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~12 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~18 , u0|nios2_gen2_0|cpu|E_logic_result[12]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~4 , u0|mm_interconnect_0|router|Equal13~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2 , u0|mm_interconnect_0|router|Equal1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0 , u0|mm_interconnect_0|router|Equal7~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~1 , u0|mm_interconnect_0|router|Equal7~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|Add0~0 , u0|mm_interconnect_0|leds_pio_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~1 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0 , u0|mm_interconnect_0|timer_0_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|timer_0|Equal10~2 , u0|timer_0|Equal10~2, lab7, 1
instance = comp, \u0|timer_0|Equal10~5 , u0|timer_0|Equal10~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12]~feeder , u0|timer_0|period_halfword_0_register[12]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~52 , u0|timer_0|read_mux_out[12]~52, lab7, 1
instance = comp, \u0|timer_0|Equal10~4 , u0|timer_0|Equal10~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12]~feeder , u0|timer_0|period_halfword_2_register[12]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], lab7, 1
instance = comp, \u0|timer_0|Equal10~3 , u0|timer_0|Equal10~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~53 , u0|timer_0|read_mux_out[12]~53, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, lab7, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], lab7, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, lab7, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, lab7, 1
instance = comp, \u0|timer_0|Equal10~1 , u0|timer_0|Equal10~1, lab7, 1
instance = comp, \u0|timer_0|control_wr_strobe , u0|timer_0|control_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], lab7, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, lab7, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, lab7, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, lab7, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, lab7, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0]~feeder , u0|timer_0|period_halfword_2_register[0]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11]~feeder , u0|timer_0|period_halfword_2_register[11]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], lab7, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, lab7, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15]~feeder , u0|timer_0|period_halfword_2_register[15]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7]~feeder , u0|timer_0|period_halfword_3_register[7]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], lab7, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, lab7, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, lab7, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, lab7, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], lab7, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, lab7, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, lab7, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, lab7, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, lab7, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, lab7, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, lab7, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, lab7, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, lab7, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, lab7, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, lab7, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, lab7, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, lab7, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, lab7, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, lab7, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, lab7, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, lab7, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, lab7, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, lab7, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, lab7, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~4 , u0|timer_0|period_halfword_0_register[6]~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~5 , u0|timer_0|period_halfword_0_register[8]~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~6 , u0|timer_0|period_halfword_0_register[9]~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10]~feeder , u0|timer_0|period_halfword_0_register[10]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, lab7, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13]~feeder , u0|timer_0|period_halfword_0_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~7 , u0|timer_0|period_halfword_0_register[14]~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~8 , u0|timer_0|period_halfword_0_register[15]~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], lab7, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[28]~feeder , u0|timer_0|counter_snapshot[28]~feeder, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], lab7, 1
instance = comp, \u0|timer_0|Equal10~6 , u0|timer_0|Equal10~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], lab7, 1
instance = comp, \u0|timer_0|Equal10~7 , u0|timer_0|Equal10~7, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~54 , u0|timer_0|read_mux_out[12]~54, lab7, 1
instance = comp, \u0|timer_0|Equal10~9 , u0|timer_0|Equal10~9, lab7, 1
instance = comp, \u0|timer_0|Equal10~8 , u0|timer_0|Equal10~8, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60]~feeder , u0|timer_0|counter_snapshot[60]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~55 , u0|timer_0|read_mux_out[12]~55, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~56 , u0|timer_0|read_mux_out[12]~56, lab7, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, lab7, 1
instance = comp, \u0|leds_pio|always0~2 , u0|leds_pio|always0~2, lab7, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], lab7, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~76 , u0|mm_interconnect_0|rsp_mux|src_data[12]~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~73 , u0|mm_interconnect_0|rsp_mux|src_data[12]~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][12] , u0|vga_text_mode_controller_0|LOCAL_REG[7][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][12] , u0|vga_text_mode_controller_0|LOCAL_REG[5][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][12] , u0|vga_text_mode_controller_0|LOCAL_REG[6][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][12] , u0|vga_text_mode_controller_0|LOCAL_REG[4][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~0 , u0|vga_text_mode_controller_0|Mux19~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~1 , u0|vga_text_mode_controller_0|Mux19~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][12]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][12]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][12] , u0|vga_text_mode_controller_0|LOCAL_REG[2][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][12] , u0|vga_text_mode_controller_0|LOCAL_REG[3][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][12]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][12]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][12] , u0|vga_text_mode_controller_0|LOCAL_REG[1][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][12] , u0|vga_text_mode_controller_0|LOCAL_REG[0][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~2 , u0|vga_text_mode_controller_0|Mux19~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~3 , u0|vga_text_mode_controller_0|Mux19~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~4 , u0|vga_text_mode_controller_0|Mux19~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[12] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[12]~10 , u0|vga_text_mode_controller_0|AVL_READDATA[12]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~74 , u0|mm_interconnect_0|rsp_mux|src_data[12]~74, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[12]~feeder , u0|hex_digits_pio|data_out[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|Add0~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|hex_digits_pio|always0~0 , u0|hex_digits_pio|always0~0, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[12] , u0|hex_digits_pio|data_out[12], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[12] , u0|hex_digits_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~75 , u0|mm_interconnect_0|rsp_mux|src_data[12]~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~2 , u0|mm_interconnect_0|router|Equal8~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~3 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~3 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12]~feeder , u0|spi_0|endofpacketvalue_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, lab7, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12]~feeder , u0|spi_0|spi_slave_select_holding_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe , u0|spi_0|slaveselect_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]~feeder , u0|spi_0|spi_slave_select_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, lab7, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, lab7, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, lab7, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], lab7, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, lab7, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], lab7, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, lab7, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], lab7, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, lab7, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, lab7, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], lab7, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, lab7, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, lab7, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, lab7, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], lab7, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, lab7, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], lab7, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, lab7, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], lab7, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, lab7, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, lab7, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]~0 , u0|spi_0|rx_holding_reg[2]~0, lab7, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, lab7, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, lab7, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, lab7, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, lab7, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[12]~3 , u0|spi_0|data_to_cpu[12]~3, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~30 , u0|spi_0|p1_data_to_cpu[12]~30, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~77 , u0|mm_interconnect_0|rsp_mux|src_data[12]~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12] , u0|mm_interconnect_0|rsp_mux|src_data[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~4 , u0|nios2_gen2_0|cpu|E_st_data[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~83 , u0|mm_interconnect_0|rsp_mux|src_data[11]~83, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11]~feeder , u0|hex_digits_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11] , u0|hex_digits_pio|data_out[11], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[11] , u0|hex_digits_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|leds_pio|data_out[11]~feeder , u0|leds_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], lab7, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~85 , u0|mm_interconnect_0|rsp_mux|src_data[11]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][11] , u0|vga_text_mode_controller_0|LOCAL_REG[7][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][11] , u0|vga_text_mode_controller_0|LOCAL_REG[5][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][11] , u0|vga_text_mode_controller_0|LOCAL_REG[4][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][11] , u0|vga_text_mode_controller_0|LOCAL_REG[6][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~0 , u0|vga_text_mode_controller_0|Mux20~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~1 , u0|vga_text_mode_controller_0|Mux20~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][11] , u0|vga_text_mode_controller_0|LOCAL_REG[0][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][11] , u0|vga_text_mode_controller_0|LOCAL_REG[1][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~2 , u0|vga_text_mode_controller_0|Mux20~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][11] , u0|vga_text_mode_controller_0|LOCAL_REG[2][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][11] , u0|vga_text_mode_controller_0|LOCAL_REG[3][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~3 , u0|vga_text_mode_controller_0|Mux20~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~4 , u0|vga_text_mode_controller_0|Mux20~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[11] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[11]~12 , u0|vga_text_mode_controller_0|AVL_READDATA[11]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~84 , u0|mm_interconnect_0|rsp_mux|src_data[11]~84, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~62 , u0|timer_0|read_mux_out[11]~62, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~63 , u0|timer_0|read_mux_out[11]~63, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder , u0|timer_0|counter_snapshot[27]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~64 , u0|timer_0|read_mux_out[11]~64, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59]~feeder , u0|timer_0|counter_snapshot[59]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~65 , u0|timer_0|read_mux_out[11]~65, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~66 , u0|timer_0|read_mux_out[11]~66, lab7, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]~feeder , u0|spi_0|endofpacketvalue_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11]~feeder , u0|spi_0|spi_slave_select_holding_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~33 , u0|spi_0|p1_data_to_cpu[11]~33, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~86 , u0|mm_interconnect_0|rsp_mux|src_data[11]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~102 , u0|mm_interconnect_0|rsp_mux|src_data[11]~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11] , u0|mm_interconnect_0|rsp_mux|src_data[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10]~feeder , u0|hex_digits_pio|data_out[10]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10] , u0|hex_digits_pio|data_out[10], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[10] , u0|hex_digits_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, lab7, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][10] , u0|vga_text_mode_controller_0|LOCAL_REG[7][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][10] , u0|vga_text_mode_controller_0|LOCAL_REG[5][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][10] , u0|vga_text_mode_controller_0|LOCAL_REG[6][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][10]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][10]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][10] , u0|vga_text_mode_controller_0|LOCAL_REG[4][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~0 , u0|vga_text_mode_controller_0|Mux21~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~1 , u0|vga_text_mode_controller_0|Mux21~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][10]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][10]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][10] , u0|vga_text_mode_controller_0|LOCAL_REG[1][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][10] , u0|vga_text_mode_controller_0|LOCAL_REG[0][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~2 , u0|vga_text_mode_controller_0|Mux21~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][10] , u0|vga_text_mode_controller_0|LOCAL_REG[3][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][10]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][10]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][10] , u0|vga_text_mode_controller_0|LOCAL_REG[2][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~3 , u0|vga_text_mode_controller_0|Mux21~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~4 , u0|vga_text_mode_controller_0|Mux21~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[10] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[10]~11 , u0|vga_text_mode_controller_0|AVL_READDATA[10]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~79 , u0|mm_interconnect_0|rsp_mux|src_data[10]~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~80 , u0|mm_interconnect_0|rsp_mux|src_data[10]~80, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~57 , u0|timer_0|read_mux_out[10]~57, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~58 , u0|timer_0|read_mux_out[10]~58, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~59 , u0|timer_0|read_mux_out[10]~59, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~60 , u0|timer_0|read_mux_out[10]~60, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~61 , u0|timer_0|read_mux_out[10]~61, lab7, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|leds_pio|data_out[10]~feeder , u0|leds_pio|data_out[10]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], lab7, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~81 , u0|mm_interconnect_0|rsp_mux|src_data[10]~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~78 , u0|mm_interconnect_0|rsp_mux|src_data[10]~78, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~31 , u0|spi_0|p1_data_to_cpu[10]~31, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~32 , u0|spi_0|p1_data_to_cpu[10]~32, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~82 , u0|mm_interconnect_0|rsp_mux|src_data[10]~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10] , u0|mm_interconnect_0|rsp_mux|src_data[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~19 , u0|nios2_gen2_0|cpu|E_logic_result[10]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[8]~8 , u0|vga_text_mode_controller_0|AVL_READDATA[8]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~66 , u0|mm_interconnect_0|rsp_mux|src_data[8]~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~65 , u0|mm_interconnect_0|rsp_mux|src_data[8]~65, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8]~feeder , u0|hex_digits_pio|data_out[8]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8] , u0|hex_digits_pio|data_out[8], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[8] , u0|hex_digits_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|leds_pio|data_out[8]~feeder , u0|leds_pio|data_out[8]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], lab7, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~67 , u0|mm_interconnect_0|rsp_mux|src_data[8]~67, lab7, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, lab7, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8]~2 , u0|spi_0|data_to_cpu[8]~2, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~22 , u0|spi_0|p1_data_to_cpu[8]~22, lab7, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[3]~1 , u0|spi_0|data_to_cpu[3]~1, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], lab7, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, lab7, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, lab7, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, lab7, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, lab7, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, lab7, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, lab7, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, lab7, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, lab7, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, lab7, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, lab7, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~23 , u0|spi_0|p1_data_to_cpu[8]~23, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~24 , u0|spi_0|p1_data_to_cpu[8]~24, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~25 , u0|spi_0|p1_data_to_cpu[8]~25, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56]~feeder , u0|timer_0|counter_snapshot[56]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~45 , u0|timer_0|read_mux_out[8]~45, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~5 , u0|timer_0|counter_snapshot[8]~5, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~44 , u0|timer_0|read_mux_out[8]~44, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~43 , u0|timer_0|read_mux_out[8]~43, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~42 , u0|timer_0|read_mux_out[8]~42, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~46 , u0|timer_0|read_mux_out[8]~46, lab7, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~68 , u0|mm_interconnect_0|rsp_mux|src_data[8]~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~100 , u0|mm_interconnect_0|rsp_mux|src_data[8]~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8] , u0|mm_interconnect_0|rsp_mux|src_data[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~23 , u0|nios2_gen2_0|cpu|E_logic_result[7]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder , u0|nios2_gen2_0|cpu|d_writedata[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~50 , u0|nios2_gen2_0|cpu|F_iw[17]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~51 , u0|nios2_gen2_0|cpu|F_iw[17]~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~70 , u0|nios2_gen2_0|cpu|F_iw[17]~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~16 , u0|nios2_gen2_0|cpu|E_logic_result[13]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|write_chip , u0|vga_text_mode_controller_0|write_chip, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][14] , u0|vga_text_mode_controller_0|LOCAL_REG[2][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][14] , u0|vga_text_mode_controller_0|LOCAL_REG[0][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][14]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[1][14]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][14] , u0|vga_text_mode_controller_0|LOCAL_REG[1][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~2 , u0|vga_text_mode_controller_0|Mux17~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][14] , u0|vga_text_mode_controller_0|LOCAL_REG[3][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~3 , u0|vga_text_mode_controller_0|Mux17~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][14]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[5][14]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][14] , u0|vga_text_mode_controller_0|LOCAL_REG[5][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][14] , u0|vga_text_mode_controller_0|LOCAL_REG[7][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][14] , u0|vga_text_mode_controller_0|LOCAL_REG[4][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][14]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][14]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][14] , u0|vga_text_mode_controller_0|LOCAL_REG[6][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~0 , u0|vga_text_mode_controller_0|Mux17~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~1 , u0|vga_text_mode_controller_0|Mux17~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~4 , u0|vga_text_mode_controller_0|Mux17~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[14] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[14]~14 , u0|vga_text_mode_controller_0|AVL_READDATA[14]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~92 , u0|mm_interconnect_0|rsp_mux|src_data[14]~92, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[14]~feeder , u0|hex_digits_pio|data_out[14]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[14] , u0|hex_digits_pio|data_out[14], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[14] , u0|hex_digits_pio|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~93 , u0|mm_interconnect_0|rsp_mux|src_data[14]~93, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~91 , u0|mm_interconnect_0|rsp_mux|src_data[14]~91, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14]~feeder , u0|spi_0|spi_slave_select_holding_reg[14]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder , u0|spi_0|spi_slave_select_reg[14]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~35 , u0|spi_0|p1_data_to_cpu[14]~35, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~7 , u0|timer_0|counter_snapshot[14]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~74 , u0|timer_0|read_mux_out[14]~74, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~72 , u0|timer_0|read_mux_out[14]~72, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~73 , u0|timer_0|read_mux_out[14]~73, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~75 , u0|timer_0|read_mux_out[14]~75, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~76 , u0|timer_0|read_mux_out[14]~76, lab7, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~94 , u0|mm_interconnect_0|rsp_mux|src_data[14]~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~104 , u0|mm_interconnect_0|rsp_mux|src_data[14]~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14] , u0|mm_interconnect_0|rsp_mux|src_data[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~37 , u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][5]~43 , u0|vga_text_mode_controller_0|LOCAL_REG[4][5]~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][6] , u0|vga_text_mode_controller_0|LOCAL_REG[4][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][5]~42 , u0|vga_text_mode_controller_0|LOCAL_REG[5][5]~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][6] , u0|vga_text_mode_controller_0|LOCAL_REG[5][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~0 , u0|vga_text_mode_controller_0|Mux25~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][5]~47 , u0|vga_text_mode_controller_0|LOCAL_REG[7][5]~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][6] , u0|vga_text_mode_controller_0|LOCAL_REG[7][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~46 , u0|vga_text_mode_controller_0|LOCAL_REG[6][5]~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][6] , u0|vga_text_mode_controller_0|LOCAL_REG[6][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~1 , u0|vga_text_mode_controller_0|Mux25~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][5]~39 , u0|vga_text_mode_controller_0|LOCAL_REG[1][5]~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][6] , u0|vga_text_mode_controller_0|LOCAL_REG[1][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][5]~40 , u0|vga_text_mode_controller_0|LOCAL_REG[0][5]~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][6] , u0|vga_text_mode_controller_0|LOCAL_REG[0][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~2 , u0|vga_text_mode_controller_0|Mux25~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][5]~38 , u0|vga_text_mode_controller_0|LOCAL_REG[2][5]~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][6] , u0|vga_text_mode_controller_0|LOCAL_REG[2][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][5]~41 , u0|vga_text_mode_controller_0|LOCAL_REG[3][5]~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][6] , u0|vga_text_mode_controller_0|LOCAL_REG[3][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~3 , u0|vga_text_mode_controller_0|Mux25~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~4 , u0|vga_text_mode_controller_0|Mux25~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[6] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[6]~6 , u0|vga_text_mode_controller_0|AVL_READDATA[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~7 , u0|jtag_uart_0|av_readdata[6]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux|src_data[6]~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux|src_data[6]~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~0 , u0|mm_interconnect_0|router|Equal12~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~1 , u0|mm_interconnect_0|router|Equal12~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|m0_write~0 , u0|mm_interconnect_0|keycode_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|Add0~0 , u0|mm_interconnect_0|keycode_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|keycode|data_out[6]~feeder , u0|keycode|data_out[6]~feeder, lab7, 1
instance = comp, \u0|keycode|always0~0 , u0|keycode|always0~0, lab7, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], lab7, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[6] , u0|hex_digits_pio|data_out[6], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[6] , u0|hex_digits_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux|src_data[6]~55, lab7, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], lab7, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~32 , u0|timer_0|read_mux_out[6]~32, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54]~feeder , u0|timer_0|counter_snapshot[54]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~35 , u0|timer_0|read_mux_out[6]~35, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~4 , u0|timer_0|counter_snapshot[6]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~34 , u0|timer_0|read_mux_out[6]~34, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~33 , u0|timer_0|read_mux_out[6]~33, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~36 , u0|timer_0|read_mux_out[6]~36, lab7, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux|src_data[6]~56, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, lab7, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, lab7, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[3]~feeder , u0|spi_0|tx_holding_reg[3]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[2]~feeder , u0|spi_0|tx_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[0]~feeder , u0|spi_0|tx_holding_reg[0]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], lab7, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, lab7, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, lab7, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, lab7, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, lab7, 1
instance = comp, \u0|spi_0|shift_reg[7]~10 , u0|spi_0|shift_reg[7]~10, lab7, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[1]~feeder , u0|spi_0|tx_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, lab7, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], lab7, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, lab7, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], lab7, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, lab7, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, lab7, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], lab7, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, lab7, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[6]~feeder , u0|spi_0|tx_holding_reg[6]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, lab7, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[6]~feeder , u0|spi_0|rx_holding_reg[6]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~16 , u0|spi_0|p1_data_to_cpu[6]~16, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~17 , u0|spi_0|p1_data_to_cpu[6]~17, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[2]~0 , u0|spi_0|data_to_cpu[2]~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~18 , u0|spi_0|p1_data_to_cpu[6]~18, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~57 , u0|mm_interconnect_0|rsp_mux|src_data[6]~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6] , u0|mm_interconnect_0|rsp_mux|src_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~17 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~1 , u0|nios2_gen2_0|cpu|E_logic_result[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~5 , u0|mm_interconnect_0|router|Equal1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~1 , u0|jtag_uart_0|av_waitrequest~1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][15] , u0|vga_text_mode_controller_0|LOCAL_REG[3][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][15] , u0|vga_text_mode_controller_0|LOCAL_REG[2][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][15] , u0|vga_text_mode_controller_0|LOCAL_REG[1][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][15] , u0|vga_text_mode_controller_0|LOCAL_REG[0][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~2 , u0|vga_text_mode_controller_0|Mux16~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~3 , u0|vga_text_mode_controller_0|Mux16~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][15] , u0|vga_text_mode_controller_0|LOCAL_REG[6][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][15] , u0|vga_text_mode_controller_0|LOCAL_REG[4][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~0 , u0|vga_text_mode_controller_0|Mux16~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][15] , u0|vga_text_mode_controller_0|LOCAL_REG[5][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][15] , u0|vga_text_mode_controller_0|LOCAL_REG[7][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~1 , u0|vga_text_mode_controller_0|Mux16~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~4 , u0|vga_text_mode_controller_0|Mux16~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[15] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[15]~15 , u0|vga_text_mode_controller_0|AVL_READDATA[15]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~96 , u0|mm_interconnect_0|rsp_mux|src_data[15]~96, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[15]~feeder , u0|hex_digits_pio|data_out[15]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[15] , u0|hex_digits_pio|data_out[15], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[15] , u0|hex_digits_pio|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~97 , u0|mm_interconnect_0|rsp_mux|src_data[15]~97, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~95 , u0|mm_interconnect_0|rsp_mux|src_data[15]~95, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~78 , u0|timer_0|read_mux_out[15]~78, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~77 , u0|timer_0|read_mux_out[15]~77, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~8 , u0|timer_0|counter_snapshot[15]~8, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~79 , u0|timer_0|read_mux_out[15]~79, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63]~feeder , u0|timer_0|counter_snapshot[63]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~80 , u0|timer_0|read_mux_out[15]~80, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~81 , u0|timer_0|read_mux_out[15]~81, lab7, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15]~feeder , u0|spi_0|endofpacketvalue_reg[15]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15]~feeder , u0|spi_0|spi_slave_select_holding_reg[15]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15]~feeder , u0|spi_0|spi_slave_select_reg[15]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~36 , u0|spi_0|p1_data_to_cpu[15]~36, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~98 , u0|mm_interconnect_0|rsp_mux|src_data[15]~98, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~105 , u0|mm_interconnect_0|rsp_mux|src_data[15]~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15] , u0|mm_interconnect_0|rsp_mux|src_data[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~58 , u0|mm_interconnect_0|rsp_mux|src_data[7]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][7] , u0|vga_text_mode_controller_0|LOCAL_REG[7][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][7] , u0|vga_text_mode_controller_0|LOCAL_REG[4][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][7] , u0|vga_text_mode_controller_0|LOCAL_REG[5][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~0 , u0|vga_text_mode_controller_0|Mux24~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][7] , u0|vga_text_mode_controller_0|LOCAL_REG[6][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~1 , u0|vga_text_mode_controller_0|Mux24~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][7] , u0|vga_text_mode_controller_0|LOCAL_REG[1][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][7] , u0|vga_text_mode_controller_0|LOCAL_REG[0][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~2 , u0|vga_text_mode_controller_0|Mux24~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][7] , u0|vga_text_mode_controller_0|LOCAL_REG[3][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][7] , u0|vga_text_mode_controller_0|LOCAL_REG[2][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~3 , u0|vga_text_mode_controller_0|Mux24~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~4 , u0|vga_text_mode_controller_0|Mux24~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[7] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|on_chip_mem|altsyncram_component|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[7]~7 , u0|vga_text_mode_controller_0|AVL_READDATA[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~8 , u0|jtag_uart_0|av_readdata[7]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~59 , u0|mm_interconnect_0|rsp_mux|src_data[7]~59, lab7, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], lab7, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~60 , u0|mm_interconnect_0|rsp_mux|src_data[7]~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~61 , u0|mm_interconnect_0|rsp_mux|src_data[7]~61, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~37 , u0|timer_0|read_mux_out[7]~37, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~38 , u0|timer_0|read_mux_out[7]~38, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder , u0|timer_0|counter_snapshot[23]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~39 , u0|timer_0|read_mux_out[7]~39, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55]~feeder , u0|timer_0|counter_snapshot[55]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~40 , u0|timer_0|read_mux_out[7]~40, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~41 , u0|timer_0|read_mux_out[7]~41, lab7, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]~feeder , u0|spi_0|tx_holding_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, lab7, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7]~feeder , u0|spi_0|spi_slave_select_holding_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~19 , u0|spi_0|p1_data_to_cpu[7]~19, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~20 , u0|spi_0|p1_data_to_cpu[7]~20, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~21 , u0|spi_0|p1_data_to_cpu[7]~21, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~63 , u0|mm_interconnect_0|rsp_mux|src_data[7]~63, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[7] , u0|hex_digits_pio|data_out[7], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[7] , u0|hex_digits_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], lab7, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~62 , u0|mm_interconnect_0|rsp_mux|src_data[7]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~64 , u0|mm_interconnect_0|rsp_mux|src_data[7]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~12 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][13] , u0|vga_text_mode_controller_0|LOCAL_REG[3][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][13] , u0|vga_text_mode_controller_0|LOCAL_REG[2][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][13] , u0|vga_text_mode_controller_0|LOCAL_REG[1][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][13] , u0|vga_text_mode_controller_0|LOCAL_REG[0][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~2 , u0|vga_text_mode_controller_0|Mux18~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~3 , u0|vga_text_mode_controller_0|Mux18~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][13] , u0|vga_text_mode_controller_0|LOCAL_REG[6][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][13] , u0|vga_text_mode_controller_0|LOCAL_REG[4][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~0 , u0|vga_text_mode_controller_0|Mux18~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][13] , u0|vga_text_mode_controller_0|LOCAL_REG[5][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][13] , u0|vga_text_mode_controller_0|LOCAL_REG[7][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~1 , u0|vga_text_mode_controller_0|Mux18~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~4 , u0|vga_text_mode_controller_0|Mux18~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[13] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[13]~13 , u0|vga_text_mode_controller_0|AVL_READDATA[13]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~88 , u0|mm_interconnect_0|rsp_mux|src_data[13]~88, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[13] , u0|hex_digits_pio|data_out[13], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[13] , u0|hex_digits_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], lab7, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~89 , u0|mm_interconnect_0|rsp_mux|src_data[13]~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~87 , u0|mm_interconnect_0|rsp_mux|src_data[13]~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]~feeder , u0|spi_0|spi_slave_select_reg[13]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~34 , u0|spi_0|p1_data_to_cpu[13]~34, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~67 , u0|timer_0|read_mux_out[13]~67, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61]~feeder , u0|timer_0|counter_snapshot[61]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~70 , u0|timer_0|read_mux_out[13]~70, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~68 , u0|timer_0|read_mux_out[13]~68, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29]~feeder , u0|timer_0|counter_snapshot[29]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~69 , u0|timer_0|read_mux_out[13]~69, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~71 , u0|timer_0|read_mux_out[13]~71, lab7, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]~feeder , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~90 , u0|mm_interconnect_0|rsp_mux|src_data[13]~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~103 , u0|mm_interconnect_0|rsp_mux|src_data[13]~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13] , u0|mm_interconnect_0|rsp_mux|src_data[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[5] , u0|hex_digits_pio|data_out[5], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[5] , u0|hex_digits_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], lab7, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~50 , u0|mm_interconnect_0|rsp_mux|src_data[5]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~48 , u0|mm_interconnect_0|rsp_mux|src_data[5]~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][5] , u0|vga_text_mode_controller_0|LOCAL_REG[1][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][5] , u0|vga_text_mode_controller_0|LOCAL_REG[0][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~2 , u0|vga_text_mode_controller_0|Mux26~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][5] , u0|vga_text_mode_controller_0|LOCAL_REG[3][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][5]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[2][5]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][5] , u0|vga_text_mode_controller_0|LOCAL_REG[2][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~3 , u0|vga_text_mode_controller_0|Mux26~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][5]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][5]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][5] , u0|vga_text_mode_controller_0|LOCAL_REG[4][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][5] , u0|vga_text_mode_controller_0|LOCAL_REG[5][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~0 , u0|vga_text_mode_controller_0|Mux26~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][5]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[7][5]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][5] , u0|vga_text_mode_controller_0|LOCAL_REG[7][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][5] , u0|vga_text_mode_controller_0|LOCAL_REG[6][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~1 , u0|vga_text_mode_controller_0|Mux26~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~4 , u0|vga_text_mode_controller_0|Mux26~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[5] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[5]~5 , u0|vga_text_mode_controller_0|AVL_READDATA[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~49 , u0|mm_interconnect_0|rsp_mux|src_data[5]~49, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~12 , u0|spi_0|p1_data_to_cpu[5]~12, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~13 , u0|spi_0|p1_data_to_cpu[5]~13, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~14 , u0|spi_0|p1_data_to_cpu[5]~14, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~15 , u0|spi_0|p1_data_to_cpu[5]~15, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|leds_pio|data_out[5]~feeder , u0|leds_pio|data_out[5]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], lab7, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~27 , u0|timer_0|read_mux_out[5]~27, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~29 , u0|timer_0|read_mux_out[5]~29, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28 , u0|timer_0|read_mux_out[5]~28, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53]~feeder , u0|timer_0|counter_snapshot[53]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~30 , u0|timer_0|read_mux_out[5]~30, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~31 , u0|timer_0|read_mux_out[5]~31, lab7, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~51 , u0|mm_interconnect_0|rsp_mux|src_data[5]~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~52 , u0|mm_interconnect_0|rsp_mux|src_data[5]~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5] , u0|mm_interconnect_0|rsp_mux|src_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~16 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~56 , u0|nios2_gen2_0|cpu|F_iw[29]~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~57 , u0|nios2_gen2_0|cpu|F_iw[29]~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~31 , u0|nios2_gen2_0|cpu|E_logic_result[1]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~27 , u0|nios2_gen2_0|cpu|E_logic_result[0]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~42 , u0|mm_interconnect_0|rsp_mux|src_data[4]~42, lab7, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], lab7, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~44 , u0|mm_interconnect_0|rsp_mux|src_data[4]~44, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][4] , u0|vga_text_mode_controller_0|LOCAL_REG[1][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][4] , u0|vga_text_mode_controller_0|LOCAL_REG[0][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~2 , u0|vga_text_mode_controller_0|Mux27~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][4] , u0|vga_text_mode_controller_0|LOCAL_REG[3][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][4] , u0|vga_text_mode_controller_0|LOCAL_REG[2][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~3 , u0|vga_text_mode_controller_0|Mux27~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][4]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[6][4]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][4] , u0|vga_text_mode_controller_0|LOCAL_REG[6][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][4] , u0|vga_text_mode_controller_0|LOCAL_REG[7][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][4] , u0|vga_text_mode_controller_0|LOCAL_REG[5][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][4] , u0|vga_text_mode_controller_0|LOCAL_REG[4][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~0 , u0|vga_text_mode_controller_0|Mux27~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~1 , u0|vga_text_mode_controller_0|Mux27~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~4 , u0|vga_text_mode_controller_0|Mux27~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[4] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[4]~4 , u0|vga_text_mode_controller_0|AVL_READDATA[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~43 , u0|mm_interconnect_0|rsp_mux|src_data[4]~43, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, lab7, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4]~feeder , u0|spi_0|spi_slave_select_holding_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~9 , u0|spi_0|p1_data_to_cpu[4]~9, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~10 , u0|spi_0|p1_data_to_cpu[4]~10, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~46 , u0|mm_interconnect_0|rsp_mux|src_data[4]~46, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[4] , u0|hex_digits_pio|data_out[4], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[4] , u0|hex_digits_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], lab7, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~45 , u0|mm_interconnect_0|rsp_mux|src_data[4]~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~47 , u0|mm_interconnect_0|rsp_mux|src_data[4]~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4] , u0|mm_interconnect_0|rsp_mux|src_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~15 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~58 , u0|nios2_gen2_0|cpu|F_iw[28]~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~59 , u0|nios2_gen2_0|cpu|F_iw[28]~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~24 , u0|nios2_gen2_0|cpu|E_src1[3]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1 , u0|mm_interconnect_0|router_001|Equal0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3 , u0|mm_interconnect_0|router_001|Equal1~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2 , u0|mm_interconnect_0|router_001|Equal1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~4 , u0|mm_interconnect_0|router_001|Equal1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2 , u0|mm_interconnect_0|router_001|Equal0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~5 , u0|mm_interconnect_0|router_001|Equal1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload[0] , u0|mm_interconnect_0|cmd_mux_006|src_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~44 , u0|nios2_gen2_0|cpu|F_iw[7]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~45 , u0|nios2_gen2_0|cpu|F_iw[7]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, lab7, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, lab7, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, lab7, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], lab7, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]~feeder , u0|spi_0|rx_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0]~feeder , u0|spi_0|endofpacketvalue_reg[0]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], lab7, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, lab7, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]~feeder , u0|spi_0|rx_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], lab7, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, lab7, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, lab7, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, lab7, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, lab7, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, lab7, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, lab7, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, lab7, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, lab7, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, lab7, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, lab7, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, lab7, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, lab7, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, lab7, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, lab7, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, lab7, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, lab7, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~37 , u0|mm_interconnect_0|rsp_mux|src_data[3]~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][3] , u0|vga_text_mode_controller_0|LOCAL_REG[5][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][3]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][3]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][3] , u0|vga_text_mode_controller_0|LOCAL_REG[4][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~0 , u0|vga_text_mode_controller_0|Mux28~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][3] , u0|vga_text_mode_controller_0|LOCAL_REG[6][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][3] , u0|vga_text_mode_controller_0|LOCAL_REG[7][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~1 , u0|vga_text_mode_controller_0|Mux28~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][3] , u0|vga_text_mode_controller_0|LOCAL_REG[1][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][3] , u0|vga_text_mode_controller_0|LOCAL_REG[0][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~2 , u0|vga_text_mode_controller_0|Mux28~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][3] , u0|vga_text_mode_controller_0|LOCAL_REG[2][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][3] , u0|vga_text_mode_controller_0|LOCAL_REG[3][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~3 , u0|vga_text_mode_controller_0|Mux28~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~4 , u0|vga_text_mode_controller_0|Mux28~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[3] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[3]~3 , u0|vga_text_mode_controller_0|AVL_READDATA[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~38 , u0|mm_interconnect_0|rsp_mux|src_data[3]~38, lab7, 1
instance = comp, \u0|keycode|data_out[3]~feeder , u0|keycode|data_out[3]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], lab7, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[3] , u0|hex_digits_pio|data_out[3], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[3] , u0|hex_digits_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~39 , u0|mm_interconnect_0|rsp_mux|src_data[3]~39, lab7, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], lab7, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[51]~feeder , u0|timer_0|counter_snapshot[51]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, lab7, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], lab7, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~40 , u0|mm_interconnect_0|rsp_mux|src_data[3]~40, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~6 , u0|spi_0|p1_data_to_cpu[3]~6, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~7 , u0|spi_0|p1_data_to_cpu[3]~7, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~41 , u0|mm_interconnect_0|rsp_mux|src_data[3]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3] , u0|mm_interconnect_0|rsp_mux|src_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~14 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~4 , u0|nios2_gen2_0|cpu|E_logic_result[25]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~feeder , u0|nios2_gen2_0|cpu|W_alu_result[25]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[61] , u0|mm_interconnect_0|cmd_mux_006|src_data[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~1, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address , u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[42], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[42]~2, lab7, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, lab7, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, lab7, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, lab7, 1
instance = comp, \u0|sdram|active_rnw~3 , u0|sdram|active_rnw~3, lab7, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[29], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~3, lab7, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], lab7, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51] , u0|mm_interconnect_0|cmd_mux_006|src_data[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[32], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~7, lab7, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52] , u0|mm_interconnect_0|cmd_mux_006|src_data[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[33], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~6, lab7, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], lab7, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50] , u0|mm_interconnect_0|cmd_mux_006|src_data[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[31], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~4, lab7, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[30], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~5, lab7, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], lab7, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[28], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~0, lab7, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], lab7, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, lab7, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, lab7, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, lab7, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, lab7, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[57] , u0|mm_interconnect_0|cmd_mux_006|src_data[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[38], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[38]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[58] , u0|mm_interconnect_0|cmd_mux_006|src_data[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[39], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[39]~12, lab7, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], lab7, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], lab7, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[53] , u0|mm_interconnect_0|cmd_mux_006|src_data[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[34], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[34]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[54] , u0|mm_interconnect_0|cmd_mux_006|src_data[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[35], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[35]~8, lab7, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], lab7, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], lab7, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56] , u0|mm_interconnect_0|cmd_mux_006|src_data[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[37], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[37]~10, lab7, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[55] , u0|mm_interconnect_0|cmd_mux_006|src_data[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[36], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[36]~11, lab7, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], lab7, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[60] , u0|mm_interconnect_0|cmd_mux_006|src_data[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[41], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[41]~14, lab7, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[59] , u0|mm_interconnect_0|cmd_mux_006|src_data[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[40], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[40], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[40]~15, lab7, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], lab7, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, lab7, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, lab7, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, lab7, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1]~2, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|Equal1~0, lab7, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, lab7, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, lab7, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, lab7, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, lab7, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0]~3, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[67] , u0|mm_interconnect_0|cmd_mux_006|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[88] , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[104] , u0|mm_interconnect_0|cmd_mux_006|src_data[104], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~24 , u0|nios2_gen2_0|cpu|F_iw[10]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~25 , u0|nios2_gen2_0|cpu|F_iw[10]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, lab7, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], lab7, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, lab7, 1
instance = comp, \u0|timer_0|Equal10~0 , u0|timer_0|Equal10~0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~1 , u0|timer_0|timeout_occurred~1, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][2] , u0|vga_text_mode_controller_0|LOCAL_REG[2][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][2] , u0|vga_text_mode_controller_0|LOCAL_REG[3][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][2] , u0|vga_text_mode_controller_0|LOCAL_REG[1][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][2] , u0|vga_text_mode_controller_0|LOCAL_REG[0][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~2 , u0|vga_text_mode_controller_0|Mux29~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~3 , u0|vga_text_mode_controller_0|Mux29~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][2] , u0|vga_text_mode_controller_0|LOCAL_REG[4][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][2] , u0|vga_text_mode_controller_0|LOCAL_REG[5][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~0 , u0|vga_text_mode_controller_0|Mux29~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][2] , u0|vga_text_mode_controller_0|LOCAL_REG[7][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][2] , u0|vga_text_mode_controller_0|LOCAL_REG[6][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~1 , u0|vga_text_mode_controller_0|Mux29~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~4 , u0|vga_text_mode_controller_0|Mux29~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[2] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[2]~2 , u0|vga_text_mode_controller_0|AVL_READDATA[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~32 , u0|mm_interconnect_0|rsp_mux|src_data[2]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~31 , u0|mm_interconnect_0|rsp_mux|src_data[2]~31, lab7, 1
instance = comp, \u0|keycode|data_out[2]~feeder , u0|keycode|data_out[2]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], lab7, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~33 , u0|mm_interconnect_0|rsp_mux|src_data[2]~33, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[2] , u0|hex_digits_pio|data_out[2], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[2] , u0|hex_digits_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|leds_pio|data_out[2]~feeder , u0|leds_pio|data_out[2]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], lab7, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~34 , u0|mm_interconnect_0|rsp_mux|src_data[2]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50]~feeder , u0|timer_0|counter_snapshot[50]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], lab7, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2]~feeder , u0|spi_0|spi_slave_select_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~4 , u0|spi_0|p1_data_to_cpu[2]~4, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~5 , u0|spi_0|p1_data_to_cpu[2]~5, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~35 , u0|mm_interconnect_0|rsp_mux|src_data[2]~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~36 , u0|mm_interconnect_0|rsp_mux|src_data[2]~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2] , u0|mm_interconnect_0|rsp_mux|src_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~40 , u0|nios2_gen2_0|cpu|F_iw[8]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~41 , u0|nios2_gen2_0|cpu|F_iw[8]~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst~feeder , u0|nios2_gen2_0|cpu|E_new_inst~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0 , u0|mm_interconnect_0|router|Equal8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~1 , u0|mm_interconnect_0|router|Equal8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|m0_write~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~0 , u0|mm_interconnect_0|key_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|Add0~0 , u0|mm_interconnect_0|key_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~0 , u0|mm_interconnect_0|router|Equal9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_rst_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_rst_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~69 , u0|mm_interconnect_0|rsp_mux|src_data[9]~69, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[9]~feeder , u0|hex_digits_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[9] , u0|hex_digits_pio|data_out[9], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[9] , u0|hex_digits_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], lab7, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~71 , u0|mm_interconnect_0|rsp_mux|src_data[9]~71, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE~feeder , u0|jtag_uart_0|ien_AE~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][9] , u0|vga_text_mode_controller_0|LOCAL_REG[7][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][9] , u0|vga_text_mode_controller_0|LOCAL_REG[6][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][9] , u0|vga_text_mode_controller_0|LOCAL_REG[4][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][9] , u0|vga_text_mode_controller_0|LOCAL_REG[5][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~0 , u0|vga_text_mode_controller_0|Mux22~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~1 , u0|vga_text_mode_controller_0|Mux22~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][9] , u0|vga_text_mode_controller_0|LOCAL_REG[0][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][9] , u0|vga_text_mode_controller_0|LOCAL_REG[1][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~2 , u0|vga_text_mode_controller_0|Mux22~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][9] , u0|vga_text_mode_controller_0|LOCAL_REG[3][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][9] , u0|vga_text_mode_controller_0|LOCAL_REG[2][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~3 , u0|vga_text_mode_controller_0|Mux22~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~4 , u0|vga_text_mode_controller_0|Mux22~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[9] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[9]~9 , u0|vga_text_mode_controller_0|AVL_READDATA[9]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~70 , u0|mm_interconnect_0|rsp_mux|src_data[9]~70, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9]~feeder , u0|spi_0|spi_slave_select_holding_reg[9]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~26 , u0|spi_0|p1_data_to_cpu[9]~26, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~27 , u0|spi_0|p1_data_to_cpu[9]~27, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~28 , u0|spi_0|p1_data_to_cpu[9]~28, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~29 , u0|spi_0|p1_data_to_cpu[9]~29, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6 , u0|timer_0|counter_snapshot[9]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~49 , u0|timer_0|read_mux_out[9]~49, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57]~feeder , u0|timer_0|counter_snapshot[57]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~50 , u0|timer_0|read_mux_out[9]~50, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~48 , u0|timer_0|read_mux_out[9]~48, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~47 , u0|timer_0|read_mux_out[9]~47, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~51 , u0|timer_0|read_mux_out[9]~51, lab7, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~72 , u0|mm_interconnect_0|rsp_mux|src_data[9]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~101 , u0|mm_interconnect_0|rsp_mux|src_data[9]~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9] , u0|mm_interconnect_0|rsp_mux|src_data[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, lab7, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~25 , u0|mm_interconnect_0|rsp_mux|src_data[1]~25, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][1]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[4][1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][1] , u0|vga_text_mode_controller_0|LOCAL_REG[4][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][1] , u0|vga_text_mode_controller_0|LOCAL_REG[5][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~0 , u0|vga_text_mode_controller_0|Mux30~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][1]~feeder , u0|vga_text_mode_controller_0|LOCAL_REG[7][1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][1] , u0|vga_text_mode_controller_0|LOCAL_REG[7][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][1] , u0|vga_text_mode_controller_0|LOCAL_REG[6][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~1 , u0|vga_text_mode_controller_0|Mux30~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][1] , u0|vga_text_mode_controller_0|LOCAL_REG[2][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][1] , u0|vga_text_mode_controller_0|LOCAL_REG[3][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][1] , u0|vga_text_mode_controller_0|LOCAL_REG[1][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][1] , u0|vga_text_mode_controller_0|LOCAL_REG[0][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~2 , u0|vga_text_mode_controller_0|Mux30~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~3 , u0|vga_text_mode_controller_0|Mux30~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~4 , u0|vga_text_mode_controller_0|Mux30~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[1] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[1]~1 , u0|vga_text_mode_controller_0|AVL_READDATA[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~24 , u0|mm_interconnect_0|rsp_mux|src_data[1]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~23 , u0|mm_interconnect_0|rsp_mux|src_data[1]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~26 , u0|mm_interconnect_0|rsp_mux|src_data[1]~26, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[1] , u0|hex_digits_pio|data_out[1], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[1] , u0|hex_digits_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], lab7, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~27 , u0|mm_interconnect_0|rsp_mux|src_data[1]~27, lab7, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], lab7, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \KEY[1]~input , KEY[1]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], lab7, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~28 , u0|mm_interconnect_0|rsp_mux|src_data[1]~28, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~2 , u0|spi_0|p1_data_to_cpu[1]~2, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~3 , u0|spi_0|p1_data_to_cpu[1]~3, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], lab7, 1
instance = comp, \u0|timer_0|read_mux_out~10 , u0|timer_0|read_mux_out~10, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~8 , u0|timer_0|read_mux_out[1]~8, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], lab7, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~29 , u0|mm_interconnect_0|rsp_mux|src_data[1]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~30 , u0|mm_interconnect_0|rsp_mux|src_data[1]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~11 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~20 , u0|nios2_gen2_0|cpu|F_iw[25]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~21 , u0|nios2_gen2_0|cpu|F_iw[25]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder , u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~60 , u0|nios2_gen2_0|cpu|F_iw[27]~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~61 , u0|nios2_gen2_0|cpu|F_iw[27]~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~25 , u0|nios2_gen2_0|cpu|E_src1[2]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~25 , u0|nios2_gen2_0|cpu|E_logic_result[2]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~25 , u0|nios2_gen2_0|cpu|W_alu_result[2]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~54 , u0|nios2_gen2_0|cpu|F_iw[30]~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~55 , u0|nios2_gen2_0|cpu|F_iw[30]~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~3 , u0|nios2_gen2_0|cpu|E_logic_result[26]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~feeder , u0|nios2_gen2_0|cpu|W_alu_result[26]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~9 , u0|mm_interconnect_0|router|src_channel[6]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~2 , u0|mm_interconnect_0|router|src_channel[6]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~3 , u0|mm_interconnect_0|router|src_channel[6]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~5 , u0|mm_interconnect_0|router|Equal13~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~0 , u0|mm_interconnect_0|router|Equal14~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~4 , u0|mm_interconnect_0|router|src_channel[6]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~5 , u0|mm_interconnect_0|router|src_channel[6]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~6 , u0|mm_interconnect_0|router|src_channel[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~8 , u0|mm_interconnect_0|router|src_channel[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~1, lab7, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, lab7, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, lab7, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, lab7, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, lab7, 1
instance = comp, \u0|sdram|Selector35~2 , u0|sdram|Selector35~2, lab7, 1
instance = comp, \u0|sdram|Selector35~3 , u0|sdram|Selector35~3, lab7, 1
instance = comp, \u0|sdram|Selector34~1 , u0|sdram|Selector34~1, lab7, 1
instance = comp, \u0|sdram|Selector34~0 , u0|sdram|Selector34~0, lab7, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, lab7, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, lab7, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, lab7, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, lab7, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, lab7, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, lab7, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, lab7, 1
instance = comp, \u0|sdram|m_addr[9]~1 , u0|sdram|m_addr[9]~1, lab7, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, lab7, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, lab7, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, lab7, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, lab7, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, lab7, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, lab7, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, lab7, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], lab7, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, lab7, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, lab7, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, lab7, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], lab7, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, lab7, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, lab7, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, lab7, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, lab7, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, lab7, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, lab7, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, lab7, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, lab7, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, lab7, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, lab7, 1
instance = comp, \u0|sdram|Selector35~4 , u0|sdram|Selector35~4, lab7, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, lab7, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, lab7, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, lab7, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, lab7, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, lab7, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, lab7, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, lab7, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, lab7, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, lab7, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, lab7, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, lab7, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, lab7, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, lab7, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, lab7, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, lab7, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, lab7, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, lab7, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, lab7, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, lab7, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, lab7, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, lab7, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, lab7, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, lab7, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, lab7, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, lab7, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], lab7, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, lab7, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, lab7, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], lab7, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, lab7, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, lab7, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, lab7, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], lab7, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, lab7, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, lab7, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], lab7, 1
instance = comp, \u0|sdram|rd_valid[1]~feeder , u0|sdram|rd_valid[1]~feeder, lab7, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], lab7, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], lab7, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[73] , u0|mm_interconnect_0|cmd_mux_006|src_data[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[74] , u0|mm_interconnect_0|cmd_mux_006|src_data[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~18 , u0|nios2_gen2_0|cpu|F_iw[24]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~19 , u0|nios2_gen2_0|cpu|F_iw[24]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~46 , u0|nios2_gen2_0|cpu|F_iw[6]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~47 , u0|nios2_gen2_0|cpu|F_iw[6]~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~22 , u0|nios2_gen2_0|cpu|F_iw[26]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~23 , u0|nios2_gen2_0|cpu|F_iw[26]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1 , u0|nios2_gen2_0|cpu|D_ctrl_exception~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0 , u0|nios2_gen2_0|cpu|D_ctrl_exception~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~62 , u0|nios2_gen2_0|cpu|F_iw[20]~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~63 , u0|nios2_gen2_0|cpu|F_iw[20]~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~21 , u0|nios2_gen2_0|cpu|E_logic_result[8]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~20 , u0|nios2_gen2_0|cpu|E_logic_result[9]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~30 , u0|nios2_gen2_0|cpu|F_iw[16]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~31 , u0|nios2_gen2_0|cpu|F_iw[16]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~0 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~10 , u0|nios2_gen2_0|cpu|F_iw[3]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~11 , u0|nios2_gen2_0|cpu|F_iw[3]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~19 , u0|nios2_gen2_0|cpu|Equal0~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~0 , u0|nios2_gen2_0|cpu|E_logic_result[4]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~2 , u0|nios2_gen2_0|cpu|E_logic_result[27]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~8 , u0|nios2_gen2_0|cpu|E_logic_result[21]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~16 , u0|nios2_gen2_0|cpu|F_iw[23]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~17 , u0|nios2_gen2_0|cpu|F_iw[23]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~14 , u0|nios2_gen2_0|cpu|F_iw[22]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~15 , u0|nios2_gen2_0|cpu|F_iw[22]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~8 , u0|nios2_gen2_0|cpu|F_iw[2]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~9 , u0|nios2_gen2_0|cpu|F_iw[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[1][0] , u0|vga_text_mode_controller_0|LOCAL_REG[1][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[0][0] , u0|vga_text_mode_controller_0|LOCAL_REG[0][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~2 , u0|vga_text_mode_controller_0|Mux31~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[2][0] , u0|vga_text_mode_controller_0|LOCAL_REG[2][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[3][0] , u0|vga_text_mode_controller_0|LOCAL_REG[3][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~3 , u0|vga_text_mode_controller_0|Mux31~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[5][0] , u0|vga_text_mode_controller_0|LOCAL_REG[5][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[4][0] , u0|vga_text_mode_controller_0|LOCAL_REG[4][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~0 , u0|vga_text_mode_controller_0|Mux31~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[6][0] , u0|vga_text_mode_controller_0|LOCAL_REG[6][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LOCAL_REG[7][0] , u0|vga_text_mode_controller_0|LOCAL_REG[7][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~1 , u0|vga_text_mode_controller_0|Mux31~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~4 , u0|vga_text_mode_controller_0|Mux31~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[0] , u0|vga_text_mode_controller_0|AVL_READDATA_reg[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[0]~0 , u0|vga_text_mode_controller_0|AVL_READDATA[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~15 , u0|mm_interconnect_0|rsp_mux|src_data[0]~15, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, lab7, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~16 , u0|mm_interconnect_0|rsp_mux|src_data[0]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~14 , u0|mm_interconnect_0|rsp_mux|src_data[0]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~17 , u0|mm_interconnect_0|rsp_mux|src_data[0]~17, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[0] , u0|hex_digits_pio|data_out[0], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[0] , u0|hex_digits_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|usb_rst|always0~0 , u0|usb_rst|always0~0, lab7, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, lab7, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, lab7, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~20 , u0|mm_interconnect_0|rsp_mux|src_data[0]~20, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, lab7, 1
instance = comp, \u0|timer_0|read_mux_out~1 , u0|timer_0|read_mux_out~1, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~3 , u0|timer_0|read_mux_out[0]~3, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[32]~feeder , u0|timer_0|counter_snapshot[32]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], lab7, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~0 , u0|spi_0|p1_data_to_cpu[0]~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~1 , u0|spi_0|p1_data_to_cpu[0]~1, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~18 , u0|mm_interconnect_0|rsp_mux|src_data[0]~18, lab7, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out , u0|usb_irq|read_mux_out, lab7, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|keycode|data_out[0]~feeder , u0|keycode|data_out[0]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], lab7, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~19 , u0|mm_interconnect_0|rsp_mux|src_data[0]~19, lab7, 1
instance = comp, \u0|leds_pio|data_out[0]~feeder , u0|leds_pio|data_out[0]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], lab7, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \KEY[0]~input , KEY[0]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], lab7, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~21 , u0|mm_interconnect_0|rsp_mux|src_data[0]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~99 , u0|mm_interconnect_0|rsp_mux|src_data[0]~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~22 , u0|mm_interconnect_0|rsp_mux|src_data[0]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~10 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~52 , u0|nios2_gen2_0|cpu|F_iw[31]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~53 , u0|nios2_gen2_0|cpu|F_iw[31]~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~feeder , u0|nios2_gen2_0|cpu|W_alu_result[27]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~7 , u0|mm_interconnect_0|router|src_channel[5]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], lab7, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~42 , u0|nios2_gen2_0|cpu|F_iw[9]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~43 , u0|nios2_gen2_0|cpu|F_iw[9]~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~24 , u0|nios2_gen2_0|cpu|E_logic_result[3]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~24 , u0|nios2_gen2_0|cpu|W_alu_result[3]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~34 , u0|nios2_gen2_0|cpu|F_iw[5]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~35 , u0|nios2_gen2_0|cpu|F_iw[5]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~12 , u0|nios2_gen2_0|cpu|F_iw[4]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~13 , u0|nios2_gen2_0|cpu|F_iw[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~26 , u0|nios2_gen2_0|cpu|F_iw[11]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~27 , u0|nios2_gen2_0|cpu|F_iw[11]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~1 , u0|mm_interconnect_0|router|Equal13~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~0 , u0|mm_interconnect_0|router|Equal13~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~2 , u0|mm_interconnect_0|router|Equal13~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~3 , u0|mm_interconnect_0|router|Equal13~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA_reg[0]~0 , u0|vga_text_mode_controller_0|AVL_READDATA_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~36 , u0|nios2_gen2_0|cpu|F_iw[14]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~37 , u0|nios2_gen2_0|cpu|F_iw[14]~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~69 , u0|nios2_gen2_0|cpu|F_iw[14]~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, lab7, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, lab7, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, lab7, 1
instance = comp, \u0|rst_controller_001|r_sync_rst~clkctrl , u0|rst_controller_001|r_sync_rst~clkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~32 , u0|nios2_gen2_0|cpu|F_iw[12]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~33 , u0|nios2_gen2_0|cpu|F_iw[12]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27]~0 , u0|nios2_gen2_0|cpu|D_iw[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27]~1 , u0|nios2_gen2_0|cpu|D_iw[27]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~28 , u0|nios2_gen2_0|cpu|F_iw[13]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~29 , u0|nios2_gen2_0|cpu|F_iw[13]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~38 , u0|nios2_gen2_0|cpu|F_iw[15]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~39 , u0|nios2_gen2_0|cpu|F_iw[15]~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~feeder , u0|nios2_gen2_0|cpu|R_valid~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~1 , u0|nios2_gen2_0|cpu|i_read_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~4 , u0|nios2_gen2_0|cpu|F_iw[0]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~5 , u0|nios2_gen2_0|cpu|F_iw[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|sdram_pll|wire_pfdena_reg_ena~0 , u0|sdram_pll|wire_pfdena_reg_ena~0, lab7, 1
instance = comp, \u0|sdram_pll|w_reset , u0|sdram_pll|w_reset, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, lab7, 1
instance = comp, \u0|sdram|m_data[2]~0 , u0|sdram|m_data[2]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[0], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[0], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~28, lab7, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], lab7, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, lab7, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, lab7, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], lab7, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~29, lab7, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], lab7, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, lab7, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, lab7, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[2], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~30, lab7, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], lab7, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, lab7, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, lab7, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, lab7, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[3], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~31, lab7, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], lab7, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, lab7, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, lab7, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, lab7, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[4], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~32, lab7, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], lab7, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, lab7, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, lab7, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[5], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~33, lab7, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], lab7, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, lab7, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, lab7, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[6], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~34, lab7, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], lab7, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, lab7, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, lab7, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, lab7, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[7], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~35, lab7, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], lab7, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, lab7, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, lab7, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[8], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~36, lab7, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], lab7, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, lab7, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, lab7, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[9], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~37, lab7, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], lab7, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, lab7, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, lab7, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[10], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~38, lab7, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], lab7, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, lab7, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, lab7, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[11], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~39, lab7, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], lab7, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, lab7, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, lab7, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[12], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~40, lab7, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], lab7, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, lab7, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, lab7, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[13], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~41, lab7, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], lab7, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, lab7, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, lab7, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[14], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~42, lab7, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], lab7, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, lab7, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, lab7, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[15], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[15], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~43, lab7, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], lab7, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, lab7, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, lab7, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, lab7, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, lab7, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, lab7, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, lab7, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, lab7, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, lab7, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, lab7, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, lab7, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, lab7, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, lab7, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, lab7, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, lab7, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, lab7, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, lab7, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, lab7, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, lab7, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, lab7, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, lab7, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, lab7, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, lab7, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, lab7, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, lab7, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, lab7, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, lab7, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, lab7, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, lab7, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, lab7, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, lab7, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, lab7, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, lab7, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~16, lab7, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], lab7, 1
instance = comp, \u0|sdram|m_addr[9]~0 , u0|sdram|m_addr[9]~0, lab7, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], lab7, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, lab7, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, lab7, 1
instance = comp, \u0|sdram|m_addr[9]~2 , u0|sdram|m_addr[9]~2, lab7, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~17, lab7, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], lab7, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, lab7, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, lab7, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~18, lab7, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], lab7, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, lab7, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, lab7, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[21], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~19, lab7, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], lab7, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, lab7, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, lab7, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[22], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~20, lab7, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], lab7, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, lab7, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, lab7, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[23], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~21, lab7, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], lab7, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, lab7, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, lab7, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~22, lab7, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], lab7, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, lab7, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, lab7, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[25], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~23, lab7, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], lab7, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, lab7, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, lab7, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[26], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~24, lab7, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, lab7, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, lab7, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~25, lab7, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, lab7, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, lab7, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, lab7, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, lab7, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], lab7, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, lab7, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, lab7, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], lab7, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, lab7, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, lab7, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, lab7, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, lab7, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], lab7, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, lab7, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], lab7, 1
instance = comp, \u0|sdram|comb~2 , u0|sdram|comb~2, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[16], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[16]~26, lab7, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], lab7, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], lab7, 1
instance = comp, \u0|sdram|comb~3 , u0|sdram|comb~3, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[17], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[17]~27, lab7, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, lab7, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, lab7, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], lab7, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, lab7, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, lab7, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], lab7, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], lab7, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], lab7, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|always2~0 , u0|vga_text_mode_controller_0|VGA_controller0|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add0~20 , u0|vga_text_mode_controller_0|VGA_controller0|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|always2~1 , u0|vga_text_mode_controller_0|VGA_controller0|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|hs , u0|vga_text_mode_controller_0|VGA_controller0|hs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal2~0 , u0|vga_text_mode_controller_0|VGA_controller0|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal2~1 , u0|vga_text_mode_controller_0|VGA_controller0|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Add1~20 , u0|vga_text_mode_controller_0|VGA_controller0|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|Equal2~2 , u0|vga_text_mode_controller_0|VGA_controller0|Equal2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|vs , u0|vga_text_mode_controller_0|VGA_controller0|vs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|LessThan3~0 , u0|vga_text_mode_controller_0|VGA_controller0|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|VGA_controller0|always4~0 , u0|vga_text_mode_controller_0|VGA_controller0|always4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~6 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~85 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~84 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~87 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~86 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~89 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~88 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~90 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~91 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~132 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~92 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~133 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~93 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~94 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~95 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~96 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~97 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~98 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~124 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~99 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~134 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~135 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~100 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~101 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~102 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~137 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~136 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~119 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~103 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~125 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~104 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~140 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~105 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~106 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~108 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~109 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~138 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~107 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~110 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~126 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~127 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~121 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~120 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~122 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~12 , u0|vga_text_mode_controller_0|Equal0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[86]~117 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[86]~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[86]~130 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[86]~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[85]~118 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[85]~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[85]~131 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[85]~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[84]~111 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[84]~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[84]~112 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[84]~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~115 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~114 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~139 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~116 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~113 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[83]~128 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[83]~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[83]~129 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[83]~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|op_2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~13 , u0|vga_text_mode_controller_0|Equal0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~15 , u0|vga_text_mode_controller_0|Equal0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~17 , u0|vga_text_mode_controller_0|Equal0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~8 , u0|vga_text_mode_controller_0|Equal0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~9 , u0|vga_text_mode_controller_0|Equal0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~10 , u0|vga_text_mode_controller_0|Equal0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~11 , u0|vga_text_mode_controller_0|Equal0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[94]~123 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[94]~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~14 , u0|vga_text_mode_controller_0|Equal0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~16 , u0|vga_text_mode_controller_0|Equal0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[6]~4 , u0|vga_text_mode_controller_0|index_now[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[8]~0 , u0|vga_text_mode_controller_0|index_now[8]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[7]~1 , u0|vga_text_mode_controller_0|index_now[7]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~259 , u0|vga_text_mode_controller_0|Mux288~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[4]~2 , u0|vga_text_mode_controller_0|index_now[4]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[10]~5 , u0|vga_text_mode_controller_0|index_now[10]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1045 , u0|vga_text_mode_controller_0|Mux288~1045, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1046 , u0|vga_text_mode_controller_0|Mux288~1046, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~258 , u0|vga_text_mode_controller_0|Mux288~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~260 , u0|vga_text_mode_controller_0|Mux288~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[5]~3 , u0|vga_text_mode_controller_0|index_now[5]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~251 , u0|vga_text_mode_controller_0|Mux288~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1010 , u0|vga_text_mode_controller_0|Mux288~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~248 , u0|vga_text_mode_controller_0|Mux288~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~249 , u0|vga_text_mode_controller_0|Mux288~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~250 , u0|vga_text_mode_controller_0|Mux288~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~252 , u0|vga_text_mode_controller_0|Mux288~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~255 , u0|vga_text_mode_controller_0|Mux288~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~253 , u0|vga_text_mode_controller_0|Mux288~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~254 , u0|vga_text_mode_controller_0|Mux288~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~256 , u0|vga_text_mode_controller_0|Mux288~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~257 , u0|vga_text_mode_controller_0|Mux288~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~246 , u0|vga_text_mode_controller_0|Mux288~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~244 , u0|vga_text_mode_controller_0|Mux288~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~245 , u0|vga_text_mode_controller_0|Mux288~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~247 , u0|vga_text_mode_controller_0|Mux288~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~261 , u0|vga_text_mode_controller_0|Mux288~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~299 , u0|vga_text_mode_controller_0|Mux288~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~298 , u0|vga_text_mode_controller_0|Mux288~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~300 , u0|vga_text_mode_controller_0|Mux288~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~180 , u0|vga_text_mode_controller_0|Mux288~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~301 , u0|vga_text_mode_controller_0|Mux288~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~302 , u0|vga_text_mode_controller_0|Mux288~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~303 , u0|vga_text_mode_controller_0|Mux288~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~232 , u0|vga_text_mode_controller_0|Mux288~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~277 , u0|vga_text_mode_controller_0|Mux288~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~274 , u0|vga_text_mode_controller_0|Mux288~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~275 , u0|vga_text_mode_controller_0|Mux288~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~272 , u0|vga_text_mode_controller_0|Mux288~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~268 , u0|vga_text_mode_controller_0|Mux288~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~270 , u0|vga_text_mode_controller_0|Mux288~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~269 , u0|vga_text_mode_controller_0|Mux288~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~271 , u0|vga_text_mode_controller_0|Mux288~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~273 , u0|vga_text_mode_controller_0|Mux288~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~276 , u0|vga_text_mode_controller_0|Mux288~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~264 , u0|vga_text_mode_controller_0|Mux288~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~263 , u0|vga_text_mode_controller_0|Mux288~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~265 , u0|vga_text_mode_controller_0|Mux288~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~266 , u0|vga_text_mode_controller_0|Mux288~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~262 , u0|vga_text_mode_controller_0|Mux288~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~267 , u0|vga_text_mode_controller_0|Mux288~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~278 , u0|vga_text_mode_controller_0|Mux288~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~280 , u0|vga_text_mode_controller_0|Mux288~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~281 , u0|vga_text_mode_controller_0|Mux288~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~279 , u0|vga_text_mode_controller_0|Mux288~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~282 , u0|vga_text_mode_controller_0|Mux288~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~283 , u0|vga_text_mode_controller_0|Mux288~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~285 , u0|vga_text_mode_controller_0|Mux288~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~284 , u0|vga_text_mode_controller_0|Mux288~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~286 , u0|vga_text_mode_controller_0|Mux288~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~291 , u0|vga_text_mode_controller_0|Mux288~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~287 , u0|vga_text_mode_controller_0|Mux288~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~289 , u0|vga_text_mode_controller_0|Mux288~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~288 , u0|vga_text_mode_controller_0|Mux288~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~290 , u0|vga_text_mode_controller_0|Mux288~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~292 , u0|vga_text_mode_controller_0|Mux288~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~293 , u0|vga_text_mode_controller_0|Mux288~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~294 , u0|vga_text_mode_controller_0|Mux288~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~181 , u0|vga_text_mode_controller_0|Mux288~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~295 , u0|vga_text_mode_controller_0|Mux288~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1043 , u0|vga_text_mode_controller_0|Mux288~1043, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1044 , u0|vga_text_mode_controller_0|Mux288~1044, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~296 , u0|vga_text_mode_controller_0|Mux288~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~297 , u0|vga_text_mode_controller_0|Mux288~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~304 , u0|vga_text_mode_controller_0|Mux288~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~111 , u0|vga_text_mode_controller_0|Mux288~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1009 , u0|vga_text_mode_controller_0|Mux288~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~116 , u0|vga_text_mode_controller_0|Mux288~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~112 , u0|vga_text_mode_controller_0|Mux288~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~114 , u0|vga_text_mode_controller_0|Mux288~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~113 , u0|vga_text_mode_controller_0|Mux288~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~115 , u0|vga_text_mode_controller_0|Mux288~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~117 , u0|vga_text_mode_controller_0|Mux288~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~118 , u0|vga_text_mode_controller_0|Mux288~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~109 , u0|vga_text_mode_controller_0|Mux288~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~110 , u0|vga_text_mode_controller_0|Mux288~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~119 , u0|vga_text_mode_controller_0|Mux288~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~105 , u0|vga_text_mode_controller_0|Mux288~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~104 , u0|vga_text_mode_controller_0|Mux288~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~96 , u0|vga_text_mode_controller_0|Mux288~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~99 , u0|vga_text_mode_controller_0|Mux288~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~100 , u0|vga_text_mode_controller_0|Mux288~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~101 , u0|vga_text_mode_controller_0|Mux288~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~102 , u0|vga_text_mode_controller_0|Mux288~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~103 , u0|vga_text_mode_controller_0|Mux288~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~106 , u0|vga_text_mode_controller_0|Mux288~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~98 , u0|vga_text_mode_controller_0|Mux288~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~97 , u0|vga_text_mode_controller_0|Mux288~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1055 , u0|vga_text_mode_controller_0|Mux288~1055, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1056 , u0|vga_text_mode_controller_0|Mux288~1056, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~107 , u0|vga_text_mode_controller_0|Mux288~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~93 , u0|vga_text_mode_controller_0|Mux288~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~92 , u0|vga_text_mode_controller_0|Mux288~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~94 , u0|vga_text_mode_controller_0|Mux288~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~95 , u0|vga_text_mode_controller_0|Mux288~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~108 , u0|vga_text_mode_controller_0|Mux288~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~88 , u0|vga_text_mode_controller_0|Mux288~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~87 , u0|vga_text_mode_controller_0|Mux288~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~89 , u0|vga_text_mode_controller_0|Mux288~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~90 , u0|vga_text_mode_controller_0|Mux288~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~56 , u0|vga_text_mode_controller_0|Mux288~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~57 , u0|vga_text_mode_controller_0|Mux288~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~55 , u0|vga_text_mode_controller_0|Mux288~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~54 , u0|vga_text_mode_controller_0|Mux288~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1008 , u0|vga_text_mode_controller_0|Mux288~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~62 , u0|vga_text_mode_controller_0|Mux288~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~61 , u0|vga_text_mode_controller_0|Mux288~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~63 , u0|vga_text_mode_controller_0|Mux288~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~64 , u0|vga_text_mode_controller_0|Mux288~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~65 , u0|vga_text_mode_controller_0|Mux288~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~66 , u0|vga_text_mode_controller_0|Mux288~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~67 , u0|vga_text_mode_controller_0|Mux288~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~68 , u0|vga_text_mode_controller_0|Mux288~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~69 , u0|vga_text_mode_controller_0|Mux288~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~70 , u0|vga_text_mode_controller_0|Mux288~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~59 , u0|vga_text_mode_controller_0|Mux288~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~58 , u0|vga_text_mode_controller_0|Mux288~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~60 , u0|vga_text_mode_controller_0|Mux288~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~71 , u0|vga_text_mode_controller_0|Mux288~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~82 , u0|vga_text_mode_controller_0|Mux288~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~83 , u0|vga_text_mode_controller_0|Mux288~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~84 , u0|vga_text_mode_controller_0|Mux288~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~72 , u0|vga_text_mode_controller_0|Mux288~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~73 , u0|vga_text_mode_controller_0|Mux288~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~74 , u0|vga_text_mode_controller_0|Mux288~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~78 , u0|vga_text_mode_controller_0|Mux288~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~79 , u0|vga_text_mode_controller_0|Mux288~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~80 , u0|vga_text_mode_controller_0|Mux288~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~75 , u0|vga_text_mode_controller_0|Mux288~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~76 , u0|vga_text_mode_controller_0|Mux288~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~77 , u0|vga_text_mode_controller_0|Mux288~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~81 , u0|vga_text_mode_controller_0|Mux288~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~85 , u0|vga_text_mode_controller_0|Mux288~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~86 , u0|vga_text_mode_controller_0|Mux288~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~91 , u0|vga_text_mode_controller_0|Mux288~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~120 , u0|vga_text_mode_controller_0|Mux288~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~238 , u0|vga_text_mode_controller_0|Mux288~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~239 , u0|vga_text_mode_controller_0|Mux288~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~235 , u0|vga_text_mode_controller_0|Mux288~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~236 , u0|vga_text_mode_controller_0|Mux288~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~237 , u0|vga_text_mode_controller_0|Mux288~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~240 , u0|vga_text_mode_controller_0|Mux288~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~231 , u0|vga_text_mode_controller_0|Mux288~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~233 , u0|vga_text_mode_controller_0|Mux288~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~241 , u0|vga_text_mode_controller_0|Mux288~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~214 , u0|vga_text_mode_controller_0|Mux288~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~215 , u0|vga_text_mode_controller_0|Mux288~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~228 , u0|vga_text_mode_controller_0|Mux288~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~226 , u0|vga_text_mode_controller_0|Mux288~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~227 , u0|vga_text_mode_controller_0|Mux288~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~229 , u0|vga_text_mode_controller_0|Mux288~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~217 , u0|vga_text_mode_controller_0|Mux288~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~216 , u0|vga_text_mode_controller_0|Mux288~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~218 , u0|vga_text_mode_controller_0|Mux288~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~219 , u0|vga_text_mode_controller_0|Mux288~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~223 , u0|vga_text_mode_controller_0|Mux288~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~221 , u0|vga_text_mode_controller_0|Mux288~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~220 , u0|vga_text_mode_controller_0|Mux288~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~222 , u0|vga_text_mode_controller_0|Mux288~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~224 , u0|vga_text_mode_controller_0|Mux288~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~225 , u0|vga_text_mode_controller_0|Mux288~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~230 , u0|vga_text_mode_controller_0|Mux288~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~234 , u0|vga_text_mode_controller_0|Mux288~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~190 , u0|vga_text_mode_controller_0|Mux288~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~189 , u0|vga_text_mode_controller_0|Mux288~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~191 , u0|vga_text_mode_controller_0|Mux288~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~192 , u0|vga_text_mode_controller_0|Mux288~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~188 , u0|vga_text_mode_controller_0|Mux288~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~193 , u0|vga_text_mode_controller_0|Mux288~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~206 , u0|vga_text_mode_controller_0|Mux288~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~207 , u0|vga_text_mode_controller_0|Mux288~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~211 , u0|vga_text_mode_controller_0|Mux288~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~208 , u0|vga_text_mode_controller_0|Mux288~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~209 , u0|vga_text_mode_controller_0|Mux288~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~210 , u0|vga_text_mode_controller_0|Mux288~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~212 , u0|vga_text_mode_controller_0|Mux288~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~197 , u0|vga_text_mode_controller_0|Mux288~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~194 , u0|vga_text_mode_controller_0|Mux288~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~195 , u0|vga_text_mode_controller_0|Mux288~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~196 , u0|vga_text_mode_controller_0|Mux288~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~198 , u0|vga_text_mode_controller_0|Mux288~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~203 , u0|vga_text_mode_controller_0|Mux288~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~199 , u0|vga_text_mode_controller_0|Mux288~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~200 , u0|vga_text_mode_controller_0|Mux288~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~201 , u0|vga_text_mode_controller_0|Mux288~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~202 , u0|vga_text_mode_controller_0|Mux288~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~204 , u0|vga_text_mode_controller_0|Mux288~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~205 , u0|vga_text_mode_controller_0|Mux288~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~213 , u0|vga_text_mode_controller_0|Mux288~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~242 , u0|vga_text_mode_controller_0|Mux288~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~167 , u0|vga_text_mode_controller_0|Mux288~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~165 , u0|vga_text_mode_controller_0|Mux288~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~164 , u0|vga_text_mode_controller_0|Mux288~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~166 , u0|vga_text_mode_controller_0|Mux288~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~168 , u0|vga_text_mode_controller_0|Mux288~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~172 , u0|vga_text_mode_controller_0|Mux288~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~170 , u0|vga_text_mode_controller_0|Mux288~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~171 , u0|vga_text_mode_controller_0|Mux288~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~169 , u0|vga_text_mode_controller_0|Mux288~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~173 , u0|vga_text_mode_controller_0|Mux288~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~176 , u0|vga_text_mode_controller_0|Mux288~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~174 , u0|vga_text_mode_controller_0|Mux288~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~175 , u0|vga_text_mode_controller_0|Mux288~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~177 , u0|vga_text_mode_controller_0|Mux288~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~178 , u0|vga_text_mode_controller_0|Mux288~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~182 , u0|vga_text_mode_controller_0|Mux288~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~183 , u0|vga_text_mode_controller_0|Mux288~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~184 , u0|vga_text_mode_controller_0|Mux288~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~179 , u0|vga_text_mode_controller_0|Mux288~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~185 , u0|vga_text_mode_controller_0|Mux288~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~186 , u0|vga_text_mode_controller_0|Mux288~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~122 , u0|vga_text_mode_controller_0|Mux288~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~121 , u0|vga_text_mode_controller_0|Mux288~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1053 , u0|vga_text_mode_controller_0|Mux288~1053, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1054 , u0|vga_text_mode_controller_0|Mux288~1054, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~135 , u0|vga_text_mode_controller_0|Mux288~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~132 , u0|vga_text_mode_controller_0|Mux288~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~133 , u0|vga_text_mode_controller_0|Mux288~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~134 , u0|vga_text_mode_controller_0|Mux288~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~136 , u0|vga_text_mode_controller_0|Mux288~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~129 , u0|vga_text_mode_controller_0|Mux288~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~128 , u0|vga_text_mode_controller_0|Mux288~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~130 , u0|vga_text_mode_controller_0|Mux288~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~124 , u0|vga_text_mode_controller_0|Mux288~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~123 , u0|vga_text_mode_controller_0|Mux288~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~126 , u0|vga_text_mode_controller_0|Mux288~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~125 , u0|vga_text_mode_controller_0|Mux288~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~127 , u0|vga_text_mode_controller_0|Mux288~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~131 , u0|vga_text_mode_controller_0|Mux288~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~137 , u0|vga_text_mode_controller_0|Mux288~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1049 , u0|vga_text_mode_controller_0|Mux288~1049, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1050 , u0|vga_text_mode_controller_0|Mux288~1050, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~139 , u0|vga_text_mode_controller_0|Mux288~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~140 , u0|vga_text_mode_controller_0|Mux288~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~141 , u0|vga_text_mode_controller_0|Mux288~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~138 , u0|vga_text_mode_controller_0|Mux288~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1051 , u0|vga_text_mode_controller_0|Mux288~1051, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1052 , u0|vga_text_mode_controller_0|Mux288~1052, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~144 , u0|vga_text_mode_controller_0|Mux288~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~145 , u0|vga_text_mode_controller_0|Mux288~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~142 , u0|vga_text_mode_controller_0|Mux288~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~143 , u0|vga_text_mode_controller_0|Mux288~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~146 , u0|vga_text_mode_controller_0|Mux288~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~147 , u0|vga_text_mode_controller_0|Mux288~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~154 , u0|vga_text_mode_controller_0|Mux288~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~153 , u0|vga_text_mode_controller_0|Mux288~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~155 , u0|vga_text_mode_controller_0|Mux288~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~156 , u0|vga_text_mode_controller_0|Mux288~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~157 , u0|vga_text_mode_controller_0|Mux288~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~150 , u0|vga_text_mode_controller_0|Mux288~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~151 , u0|vga_text_mode_controller_0|Mux288~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~152 , u0|vga_text_mode_controller_0|Mux288~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~158 , u0|vga_text_mode_controller_0|Mux288~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~159 , u0|vga_text_mode_controller_0|Mux288~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~160 , u0|vga_text_mode_controller_0|Mux288~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~161 , u0|vga_text_mode_controller_0|Mux288~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~149 , u0|vga_text_mode_controller_0|Mux288~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~148 , u0|vga_text_mode_controller_0|Mux288~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1047 , u0|vga_text_mode_controller_0|Mux288~1047, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1048 , u0|vga_text_mode_controller_0|Mux288~1048, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~162 , u0|vga_text_mode_controller_0|Mux288~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~163 , u0|vga_text_mode_controller_0|Mux288~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~187 , u0|vga_text_mode_controller_0|Mux288~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~243 , u0|vga_text_mode_controller_0|Mux288~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~305 , u0|vga_text_mode_controller_0|Mux288~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|index_now[9]~6 , u0|vga_text_mode_controller_0|index_now[9]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1003 , u0|vga_text_mode_controller_0|Mux288~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~420 , u0|vga_text_mode_controller_0|Mux288~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1004 , u0|vga_text_mode_controller_0|Mux288~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1012 , u0|vga_text_mode_controller_0|Mux288~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~956 , u0|vga_text_mode_controller_0|Mux288~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~957 , u0|vga_text_mode_controller_0|Mux288~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~958 , u0|vga_text_mode_controller_0|Mux288~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~959 , u0|vga_text_mode_controller_0|Mux288~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~974 , u0|vga_text_mode_controller_0|Mux288~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1024 , u0|vga_text_mode_controller_0|Mux288~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~703 , u0|vga_text_mode_controller_0|Mux288~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~966 , u0|vga_text_mode_controller_0|Mux288~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~967 , u0|vga_text_mode_controller_0|Mux288~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~971 , u0|vga_text_mode_controller_0|Mux288~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~968 , u0|vga_text_mode_controller_0|Mux288~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~969 , u0|vga_text_mode_controller_0|Mux288~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~970 , u0|vga_text_mode_controller_0|Mux288~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~972 , u0|vga_text_mode_controller_0|Mux288~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~973 , u0|vga_text_mode_controller_0|Mux288~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~964 , u0|vga_text_mode_controller_0|Mux288~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~961 , u0|vga_text_mode_controller_0|Mux288~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~962 , u0|vga_text_mode_controller_0|Mux288~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~963 , u0|vga_text_mode_controller_0|Mux288~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~960 , u0|vga_text_mode_controller_0|Mux288~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~965 , u0|vga_text_mode_controller_0|Mux288~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~975 , u0|vga_text_mode_controller_0|Mux288~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~977 , u0|vga_text_mode_controller_0|Mux288~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~978 , u0|vga_text_mode_controller_0|Mux288~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~979 , u0|vga_text_mode_controller_0|Mux288~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~976 , u0|vga_text_mode_controller_0|Mux288~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~980 , u0|vga_text_mode_controller_0|Mux288~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~981 , u0|vga_text_mode_controller_0|Mux288~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~999 , u0|vga_text_mode_controller_0|Mux288~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~995 , u0|vga_text_mode_controller_0|Mux288~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~996 , u0|vga_text_mode_controller_0|Mux288~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~997 , u0|vga_text_mode_controller_0|Mux288~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~998 , u0|vga_text_mode_controller_0|Mux288~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1000 , u0|vga_text_mode_controller_0|Mux288~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~982 , u0|vga_text_mode_controller_0|Mux288~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~983 , u0|vga_text_mode_controller_0|Mux288~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~984 , u0|vga_text_mode_controller_0|Mux288~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~985 , u0|vga_text_mode_controller_0|Mux288~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~986 , u0|vga_text_mode_controller_0|Mux288~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~987 , u0|vga_text_mode_controller_0|Mux288~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~988 , u0|vga_text_mode_controller_0|Mux288~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~992 , u0|vga_text_mode_controller_0|Mux288~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~989 , u0|vga_text_mode_controller_0|Mux288~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~990 , u0|vga_text_mode_controller_0|Mux288~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~991 , u0|vga_text_mode_controller_0|Mux288~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~993 , u0|vga_text_mode_controller_0|Mux288~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~994 , u0|vga_text_mode_controller_0|Mux288~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1001 , u0|vga_text_mode_controller_0|Mux288~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1002 , u0|vga_text_mode_controller_0|Mux288~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1005 , u0|vga_text_mode_controller_0|Mux288~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~825 , u0|vga_text_mode_controller_0|Mux288~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~824 , u0|vga_text_mode_controller_0|Mux288~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~826 , u0|vga_text_mode_controller_0|Mux288~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~816 , u0|vga_text_mode_controller_0|Mux288~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~814 , u0|vga_text_mode_controller_0|Mux288~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~813 , u0|vga_text_mode_controller_0|Mux288~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~815 , u0|vga_text_mode_controller_0|Mux288~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~812 , u0|vga_text_mode_controller_0|Mux288~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~817 , u0|vga_text_mode_controller_0|Mux288~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~821 , u0|vga_text_mode_controller_0|Mux288~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~818 , u0|vga_text_mode_controller_0|Mux288~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~819 , u0|vga_text_mode_controller_0|Mux288~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~820 , u0|vga_text_mode_controller_0|Mux288~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~822 , u0|vga_text_mode_controller_0|Mux288~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~823 , u0|vga_text_mode_controller_0|Mux288~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~827 , u0|vga_text_mode_controller_0|Mux288~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~763 , u0|vga_text_mode_controller_0|Mux288~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~760 , u0|vga_text_mode_controller_0|Mux288~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~761 , u0|vga_text_mode_controller_0|Mux288~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~762 , u0|vga_text_mode_controller_0|Mux288~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~759 , u0|vga_text_mode_controller_0|Mux288~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~764 , u0|vga_text_mode_controller_0|Mux288~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~778 , u0|vga_text_mode_controller_0|Mux288~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~779 , u0|vga_text_mode_controller_0|Mux288~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~780 , u0|vga_text_mode_controller_0|Mux288~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~777 , u0|vga_text_mode_controller_0|Mux288~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~781 , u0|vga_text_mode_controller_0|Mux288~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~782 , u0|vga_text_mode_controller_0|Mux288~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~772 , u0|vga_text_mode_controller_0|Mux288~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~771 , u0|vga_text_mode_controller_0|Mux288~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~773 , u0|vga_text_mode_controller_0|Mux288~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~774 , u0|vga_text_mode_controller_0|Mux288~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~775 , u0|vga_text_mode_controller_0|Mux288~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~767 , u0|vga_text_mode_controller_0|Mux288~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~766 , u0|vga_text_mode_controller_0|Mux288~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~768 , u0|vga_text_mode_controller_0|Mux288~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~765 , u0|vga_text_mode_controller_0|Mux288~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~769 , u0|vga_text_mode_controller_0|Mux288~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~770 , u0|vga_text_mode_controller_0|Mux288~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~776 , u0|vga_text_mode_controller_0|Mux288~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~783 , u0|vga_text_mode_controller_0|Mux288~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~784 , u0|vga_text_mode_controller_0|Mux288~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~785 , u0|vga_text_mode_controller_0|Mux288~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~786 , u0|vga_text_mode_controller_0|Mux288~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~787 , u0|vga_text_mode_controller_0|Mux288~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~788 , u0|vga_text_mode_controller_0|Mux288~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~789 , u0|vga_text_mode_controller_0|Mux288~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~790 , u0|vga_text_mode_controller_0|Mux288~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~791 , u0|vga_text_mode_controller_0|Mux288~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~808 , u0|vga_text_mode_controller_0|Mux288~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~805 , u0|vga_text_mode_controller_0|Mux288~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~806 , u0|vga_text_mode_controller_0|Mux288~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~807 , u0|vga_text_mode_controller_0|Mux288~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~809 , u0|vga_text_mode_controller_0|Mux288~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~792 , u0|vga_text_mode_controller_0|Mux288~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~793 , u0|vga_text_mode_controller_0|Mux288~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~795 , u0|vga_text_mode_controller_0|Mux288~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~794 , u0|vga_text_mode_controller_0|Mux288~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~796 , u0|vga_text_mode_controller_0|Mux288~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~800 , u0|vga_text_mode_controller_0|Mux288~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~801 , u0|vga_text_mode_controller_0|Mux288~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~802 , u0|vga_text_mode_controller_0|Mux288~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1022 , u0|vga_text_mode_controller_0|Mux288~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~803 , u0|vga_text_mode_controller_0|Mux288~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1025 , u0|vga_text_mode_controller_0|Mux288~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~798 , u0|vga_text_mode_controller_0|Mux288~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~797 , u0|vga_text_mode_controller_0|Mux288~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~799 , u0|vga_text_mode_controller_0|Mux288~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1026 , u0|vga_text_mode_controller_0|Mux288~1026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~804 , u0|vga_text_mode_controller_0|Mux288~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~810 , u0|vga_text_mode_controller_0|Mux288~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~811 , u0|vga_text_mode_controller_0|Mux288~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~828 , u0|vga_text_mode_controller_0|Mux288~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~897 , u0|vga_text_mode_controller_0|Mux288~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~898 , u0|vga_text_mode_controller_0|Mux288~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~883 , u0|vga_text_mode_controller_0|Mux288~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~882 , u0|vga_text_mode_controller_0|Mux288~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~884 , u0|vga_text_mode_controller_0|Mux288~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~885 , u0|vga_text_mode_controller_0|Mux288~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~886 , u0|vga_text_mode_controller_0|Mux288~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~888 , u0|vga_text_mode_controller_0|Mux288~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~887 , u0|vga_text_mode_controller_0|Mux288~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~889 , u0|vga_text_mode_controller_0|Mux288~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~894 , u0|vga_text_mode_controller_0|Mux288~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~890 , u0|vga_text_mode_controller_0|Mux288~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~891 , u0|vga_text_mode_controller_0|Mux288~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~892 , u0|vga_text_mode_controller_0|Mux288~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~893 , u0|vga_text_mode_controller_0|Mux288~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~895 , u0|vga_text_mode_controller_0|Mux288~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~896 , u0|vga_text_mode_controller_0|Mux288~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~899 , u0|vga_text_mode_controller_0|Mux288~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~933 , u0|vga_text_mode_controller_0|Mux288~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~934 , u0|vga_text_mode_controller_0|Mux288~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~935 , u0|vga_text_mode_controller_0|Mux288~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~932 , u0|vga_text_mode_controller_0|Mux288~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~936 , u0|vga_text_mode_controller_0|Mux288~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~949 , u0|vga_text_mode_controller_0|Mux288~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~948 , u0|vga_text_mode_controller_0|Mux288~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~950 , u0|vga_text_mode_controller_0|Mux288~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~947 , u0|vga_text_mode_controller_0|Mux288~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~951 , u0|vga_text_mode_controller_0|Mux288~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~952 , u0|vga_text_mode_controller_0|Mux288~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~940 , u0|vga_text_mode_controller_0|Mux288~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~937 , u0|vga_text_mode_controller_0|Mux288~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~938 , u0|vga_text_mode_controller_0|Mux288~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~939 , u0|vga_text_mode_controller_0|Mux288~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~941 , u0|vga_text_mode_controller_0|Mux288~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~944 , u0|vga_text_mode_controller_0|Mux288~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~942 , u0|vga_text_mode_controller_0|Mux288~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~943 , u0|vga_text_mode_controller_0|Mux288~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~945 , u0|vga_text_mode_controller_0|Mux288~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~946 , u0|vga_text_mode_controller_0|Mux288~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~953 , u0|vga_text_mode_controller_0|Mux288~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~906 , u0|vga_text_mode_controller_0|Mux288~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~904 , u0|vga_text_mode_controller_0|Mux288~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~903 , u0|vga_text_mode_controller_0|Mux288~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~905 , u0|vga_text_mode_controller_0|Mux288~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~907 , u0|vga_text_mode_controller_0|Mux288~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~902 , u0|vga_text_mode_controller_0|Mux288~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~908 , u0|vga_text_mode_controller_0|Mux288~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~900 , u0|vga_text_mode_controller_0|Mux288~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~901 , u0|vga_text_mode_controller_0|Mux288~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~913 , u0|vga_text_mode_controller_0|Mux288~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~909 , u0|vga_text_mode_controller_0|Mux288~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~911 , u0|vga_text_mode_controller_0|Mux288~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~910 , u0|vga_text_mode_controller_0|Mux288~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~912 , u0|vga_text_mode_controller_0|Mux288~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~914 , u0|vga_text_mode_controller_0|Mux288~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~915 , u0|vga_text_mode_controller_0|Mux288~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~928 , u0|vga_text_mode_controller_0|Mux288~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~926 , u0|vga_text_mode_controller_0|Mux288~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~927 , u0|vga_text_mode_controller_0|Mux288~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~925 , u0|vga_text_mode_controller_0|Mux288~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~929 , u0|vga_text_mode_controller_0|Mux288~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~916 , u0|vga_text_mode_controller_0|Mux288~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~917 , u0|vga_text_mode_controller_0|Mux288~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~918 , u0|vga_text_mode_controller_0|Mux288~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~919 , u0|vga_text_mode_controller_0|Mux288~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~921 , u0|vga_text_mode_controller_0|Mux288~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~920 , u0|vga_text_mode_controller_0|Mux288~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~922 , u0|vga_text_mode_controller_0|Mux288~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~923 , u0|vga_text_mode_controller_0|Mux288~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~924 , u0|vga_text_mode_controller_0|Mux288~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~930 , u0|vga_text_mode_controller_0|Mux288~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~931 , u0|vga_text_mode_controller_0|Mux288~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~954 , u0|vga_text_mode_controller_0|Mux288~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~878 , u0|vga_text_mode_controller_0|Mux288~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~879 , u0|vga_text_mode_controller_0|Mux288~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1013 , u0|vga_text_mode_controller_0|Mux288~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~876 , u0|vga_text_mode_controller_0|Mux288~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~875 , u0|vga_text_mode_controller_0|Mux288~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~877 , u0|vga_text_mode_controller_0|Mux288~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~880 , u0|vga_text_mode_controller_0|Mux288~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~849 , u0|vga_text_mode_controller_0|Mux288~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~845 , u0|vga_text_mode_controller_0|Mux288~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~846 , u0|vga_text_mode_controller_0|Mux288~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~847 , u0|vga_text_mode_controller_0|Mux288~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~848 , u0|vga_text_mode_controller_0|Mux288~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~850 , u0|vga_text_mode_controller_0|Mux288~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~829 , u0|vga_text_mode_controller_0|Mux288~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~833 , u0|vga_text_mode_controller_0|Mux288~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~830 , u0|vga_text_mode_controller_0|Mux288~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~831 , u0|vga_text_mode_controller_0|Mux288~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~832 , u0|vga_text_mode_controller_0|Mux288~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~834 , u0|vga_text_mode_controller_0|Mux288~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~842 , u0|vga_text_mode_controller_0|Mux288~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~839 , u0|vga_text_mode_controller_0|Mux288~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~840 , u0|vga_text_mode_controller_0|Mux288~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~841 , u0|vga_text_mode_controller_0|Mux288~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~843 , u0|vga_text_mode_controller_0|Mux288~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1023 , u0|vga_text_mode_controller_0|Mux288~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~835 , u0|vga_text_mode_controller_0|Mux288~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~836 , u0|vga_text_mode_controller_0|Mux288~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~837 , u0|vga_text_mode_controller_0|Mux288~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~838 , u0|vga_text_mode_controller_0|Mux288~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~844 , u0|vga_text_mode_controller_0|Mux288~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~851 , u0|vga_text_mode_controller_0|Mux288~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~868 , u0|vga_text_mode_controller_0|Mux288~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~869 , u0|vga_text_mode_controller_0|Mux288~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~870 , u0|vga_text_mode_controller_0|Mux288~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~867 , u0|vga_text_mode_controller_0|Mux288~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~871 , u0|vga_text_mode_controller_0|Mux288~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~872 , u0|vga_text_mode_controller_0|Mux288~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~854 , u0|vga_text_mode_controller_0|Mux288~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~852 , u0|vga_text_mode_controller_0|Mux288~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~853 , u0|vga_text_mode_controller_0|Mux288~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~855 , u0|vga_text_mode_controller_0|Mux288~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~864 , u0|vga_text_mode_controller_0|Mux288~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~862 , u0|vga_text_mode_controller_0|Mux288~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~863 , u0|vga_text_mode_controller_0|Mux288~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~865 , u0|vga_text_mode_controller_0|Mux288~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~857 , u0|vga_text_mode_controller_0|Mux288~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~858 , u0|vga_text_mode_controller_0|Mux288~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~859 , u0|vga_text_mode_controller_0|Mux288~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~856 , u0|vga_text_mode_controller_0|Mux288~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~860 , u0|vga_text_mode_controller_0|Mux288~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~861 , u0|vga_text_mode_controller_0|Mux288~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~866 , u0|vga_text_mode_controller_0|Mux288~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~873 , u0|vga_text_mode_controller_0|Mux288~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~874 , u0|vga_text_mode_controller_0|Mux288~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~881 , u0|vga_text_mode_controller_0|Mux288~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~955 , u0|vga_text_mode_controller_0|Mux288~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1006 , u0|vga_text_mode_controller_0|Mux288~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~536 , u0|vga_text_mode_controller_0|Mux288~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~513 , u0|vga_text_mode_controller_0|Mux288~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~514 , u0|vga_text_mode_controller_0|Mux288~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~515 , u0|vga_text_mode_controller_0|Mux288~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~516 , u0|vga_text_mode_controller_0|Mux288~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~397 , u0|vga_text_mode_controller_0|Mux288~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~517 , u0|vga_text_mode_controller_0|Mux288~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~531 , u0|vga_text_mode_controller_0|Mux288~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~530 , u0|vga_text_mode_controller_0|Mux288~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~532 , u0|vga_text_mode_controller_0|Mux288~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~521 , u0|vga_text_mode_controller_0|Mux288~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~518 , u0|vga_text_mode_controller_0|Mux288~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~519 , u0|vga_text_mode_controller_0|Mux288~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~520 , u0|vga_text_mode_controller_0|Mux288~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~522 , u0|vga_text_mode_controller_0|Mux288~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~525 , u0|vga_text_mode_controller_0|Mux288~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~524 , u0|vga_text_mode_controller_0|Mux288~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~526 , u0|vga_text_mode_controller_0|Mux288~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~527 , u0|vga_text_mode_controller_0|Mux288~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~523 , u0|vga_text_mode_controller_0|Mux288~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~528 , u0|vga_text_mode_controller_0|Mux288~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~529 , u0|vga_text_mode_controller_0|Mux288~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~533 , u0|vga_text_mode_controller_0|Mux288~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~467 , u0|vga_text_mode_controller_0|Mux288~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~466 , u0|vga_text_mode_controller_0|Mux288~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1035 , u0|vga_text_mode_controller_0|Mux288~1035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1036 , u0|vga_text_mode_controller_0|Mux288~1036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~477 , u0|vga_text_mode_controller_0|Mux288~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~478 , u0|vga_text_mode_controller_0|Mux288~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~480 , u0|vga_text_mode_controller_0|Mux288~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~479 , u0|vga_text_mode_controller_0|Mux288~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~481 , u0|vga_text_mode_controller_0|Mux288~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~468 , u0|vga_text_mode_controller_0|Mux288~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~472 , u0|vga_text_mode_controller_0|Mux288~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~470 , u0|vga_text_mode_controller_0|Mux288~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~469 , u0|vga_text_mode_controller_0|Mux288~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~471 , u0|vga_text_mode_controller_0|Mux288~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~473 , u0|vga_text_mode_controller_0|Mux288~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~474 , u0|vga_text_mode_controller_0|Mux288~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1033 , u0|vga_text_mode_controller_0|Mux288~1033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~475 , u0|vga_text_mode_controller_0|Mux288~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1034 , u0|vga_text_mode_controller_0|Mux288~1034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~476 , u0|vga_text_mode_controller_0|Mux288~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~482 , u0|vga_text_mode_controller_0|Mux288~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~506 , u0|vga_text_mode_controller_0|Mux288~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~507 , u0|vga_text_mode_controller_0|Mux288~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~496 , u0|vga_text_mode_controller_0|Mux288~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~502 , u0|vga_text_mode_controller_0|Mux288~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~503 , u0|vga_text_mode_controller_0|Mux288~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~504 , u0|vga_text_mode_controller_0|Mux288~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~505 , u0|vga_text_mode_controller_0|Mux288~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~508 , u0|vga_text_mode_controller_0|Mux288~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~486 , u0|vga_text_mode_controller_0|Mux288~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~500 , u0|vga_text_mode_controller_0|Mux288~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~501 , u0|vga_text_mode_controller_0|Mux288~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~509 , u0|vga_text_mode_controller_0|Mux288~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~510 , u0|vga_text_mode_controller_0|Mux288~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~511 , u0|vga_text_mode_controller_0|Mux288~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~484 , u0|vga_text_mode_controller_0|Mux288~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~483 , u0|vga_text_mode_controller_0|Mux288~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~485 , u0|vga_text_mode_controller_0|Mux288~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~497 , u0|vga_text_mode_controller_0|Mux288~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~498 , u0|vga_text_mode_controller_0|Mux288~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~487 , u0|vga_text_mode_controller_0|Mux288~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~488 , u0|vga_text_mode_controller_0|Mux288~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~489 , u0|vga_text_mode_controller_0|Mux288~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~493 , u0|vga_text_mode_controller_0|Mux288~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~491 , u0|vga_text_mode_controller_0|Mux288~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~490 , u0|vga_text_mode_controller_0|Mux288~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~492 , u0|vga_text_mode_controller_0|Mux288~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~494 , u0|vga_text_mode_controller_0|Mux288~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~495 , u0|vga_text_mode_controller_0|Mux288~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~499 , u0|vga_text_mode_controller_0|Mux288~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~512 , u0|vga_text_mode_controller_0|Mux288~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~534 , u0|vga_text_mode_controller_0|Mux288~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~380 , u0|vga_text_mode_controller_0|Mux288~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~378 , u0|vga_text_mode_controller_0|Mux288~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~377 , u0|vga_text_mode_controller_0|Mux288~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~379 , u0|vga_text_mode_controller_0|Mux288~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~376 , u0|vga_text_mode_controller_0|Mux288~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~381 , u0|vga_text_mode_controller_0|Mux288~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~391 , u0|vga_text_mode_controller_0|Mux288~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~388 , u0|vga_text_mode_controller_0|Mux288~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~389 , u0|vga_text_mode_controller_0|Mux288~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~390 , u0|vga_text_mode_controller_0|Mux288~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1011 , u0|vga_text_mode_controller_0|Mux288~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~392 , u0|vga_text_mode_controller_0|Mux288~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~384 , u0|vga_text_mode_controller_0|Mux288~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~383 , u0|vga_text_mode_controller_0|Mux288~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~385 , u0|vga_text_mode_controller_0|Mux288~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~386 , u0|vga_text_mode_controller_0|Mux288~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~382 , u0|vga_text_mode_controller_0|Mux288~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~387 , u0|vga_text_mode_controller_0|Mux288~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~393 , u0|vga_text_mode_controller_0|Mux288~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~394 , u0|vga_text_mode_controller_0|Mux288~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~395 , u0|vga_text_mode_controller_0|Mux288~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~396 , u0|vga_text_mode_controller_0|Mux288~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~398 , u0|vga_text_mode_controller_0|Mux288~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~399 , u0|vga_text_mode_controller_0|Mux288~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~440 , u0|vga_text_mode_controller_0|Mux288~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~439 , u0|vga_text_mode_controller_0|Mux288~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~441 , u0|vga_text_mode_controller_0|Mux288~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~442 , u0|vga_text_mode_controller_0|Mux288~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~443 , u0|vga_text_mode_controller_0|Mux288~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~423 , u0|vga_text_mode_controller_0|Mux288~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~424 , u0|vga_text_mode_controller_0|Mux288~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~425 , u0|vga_text_mode_controller_0|Mux288~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~426 , u0|vga_text_mode_controller_0|Mux288~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~427 , u0|vga_text_mode_controller_0|Mux288~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~428 , u0|vga_text_mode_controller_0|Mux288~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~431 , u0|vga_text_mode_controller_0|Mux288~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~429 , u0|vga_text_mode_controller_0|Mux288~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~430 , u0|vga_text_mode_controller_0|Mux288~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~432 , u0|vga_text_mode_controller_0|Mux288~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1037 , u0|vga_text_mode_controller_0|Mux288~1037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~434 , u0|vga_text_mode_controller_0|Mux288~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~433 , u0|vga_text_mode_controller_0|Mux288~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~435 , u0|vga_text_mode_controller_0|Mux288~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~436 , u0|vga_text_mode_controller_0|Mux288~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~437 , u0|vga_text_mode_controller_0|Mux288~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1038 , u0|vga_text_mode_controller_0|Mux288~1038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~438 , u0|vga_text_mode_controller_0|Mux288~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~444 , u0|vga_text_mode_controller_0|Mux288~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~400 , u0|vga_text_mode_controller_0|Mux288~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~401 , u0|vga_text_mode_controller_0|Mux288~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~402 , u0|vga_text_mode_controller_0|Mux288~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~403 , u0|vga_text_mode_controller_0|Mux288~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~404 , u0|vga_text_mode_controller_0|Mux288~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~417 , u0|vga_text_mode_controller_0|Mux288~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~418 , u0|vga_text_mode_controller_0|Mux288~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~419 , u0|vga_text_mode_controller_0|Mux288~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~421 , u0|vga_text_mode_controller_0|Mux288~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~409 , u0|vga_text_mode_controller_0|Mux288~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~406 , u0|vga_text_mode_controller_0|Mux288~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~407 , u0|vga_text_mode_controller_0|Mux288~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~408 , u0|vga_text_mode_controller_0|Mux288~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~405 , u0|vga_text_mode_controller_0|Mux288~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~410 , u0|vga_text_mode_controller_0|Mux288~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~411 , u0|vga_text_mode_controller_0|Mux288~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~413 , u0|vga_text_mode_controller_0|Mux288~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~412 , u0|vga_text_mode_controller_0|Mux288~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~414 , u0|vga_text_mode_controller_0|Mux288~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~415 , u0|vga_text_mode_controller_0|Mux288~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~416 , u0|vga_text_mode_controller_0|Mux288~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~422 , u0|vga_text_mode_controller_0|Mux288~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~445 , u0|vga_text_mode_controller_0|Mux288~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~447 , u0|vga_text_mode_controller_0|Mux288~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~446 , u0|vga_text_mode_controller_0|Mux288~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~449 , u0|vga_text_mode_controller_0|Mux288~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~448 , u0|vga_text_mode_controller_0|Mux288~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~450 , u0|vga_text_mode_controller_0|Mux288~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~463 , u0|vga_text_mode_controller_0|Mux288~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1014 , u0|vga_text_mode_controller_0|Mux288~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~454 , u0|vga_text_mode_controller_0|Mux288~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~451 , u0|vga_text_mode_controller_0|Mux288~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~452 , u0|vga_text_mode_controller_0|Mux288~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~453 , u0|vga_text_mode_controller_0|Mux288~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~455 , u0|vga_text_mode_controller_0|Mux288~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~456 , u0|vga_text_mode_controller_0|Mux288~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~460 , u0|vga_text_mode_controller_0|Mux288~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~458 , u0|vga_text_mode_controller_0|Mux288~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~457 , u0|vga_text_mode_controller_0|Mux288~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~459 , u0|vga_text_mode_controller_0|Mux288~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~461 , u0|vga_text_mode_controller_0|Mux288~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~462 , u0|vga_text_mode_controller_0|Mux288~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~464 , u0|vga_text_mode_controller_0|Mux288~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~465 , u0|vga_text_mode_controller_0|Mux288~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~535 , u0|vga_text_mode_controller_0|Mux288~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~361 , u0|vga_text_mode_controller_0|Mux288~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~359 , u0|vga_text_mode_controller_0|Mux288~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~360 , u0|vga_text_mode_controller_0|Mux288~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~362 , u0|vga_text_mode_controller_0|Mux288~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~372 , u0|vga_text_mode_controller_0|Mux288~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~371 , u0|vga_text_mode_controller_0|Mux288~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~373 , u0|vga_text_mode_controller_0|Mux288~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~369 , u0|vga_text_mode_controller_0|Mux288~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~368 , u0|vga_text_mode_controller_0|Mux288~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1039 , u0|vga_text_mode_controller_0|Mux288~1039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1040 , u0|vga_text_mode_controller_0|Mux288~1040, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~363 , u0|vga_text_mode_controller_0|Mux288~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~364 , u0|vga_text_mode_controller_0|Mux288~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~366 , u0|vga_text_mode_controller_0|Mux288~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~365 , u0|vga_text_mode_controller_0|Mux288~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~367 , u0|vga_text_mode_controller_0|Mux288~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~370 , u0|vga_text_mode_controller_0|Mux288~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~374 , u0|vga_text_mode_controller_0|Mux288~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~323 , u0|vga_text_mode_controller_0|Mux288~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~324 , u0|vga_text_mode_controller_0|Mux288~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~325 , u0|vga_text_mode_controller_0|Mux288~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~311 , u0|vga_text_mode_controller_0|Mux288~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~315 , u0|vga_text_mode_controller_0|Mux288~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~312 , u0|vga_text_mode_controller_0|Mux288~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~313 , u0|vga_text_mode_controller_0|Mux288~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~314 , u0|vga_text_mode_controller_0|Mux288~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~316 , u0|vga_text_mode_controller_0|Mux288~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~320 , u0|vga_text_mode_controller_0|Mux288~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~317 , u0|vga_text_mode_controller_0|Mux288~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~318 , u0|vga_text_mode_controller_0|Mux288~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~319 , u0|vga_text_mode_controller_0|Mux288~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~321 , u0|vga_text_mode_controller_0|Mux288~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~322 , u0|vga_text_mode_controller_0|Mux288~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~307 , u0|vga_text_mode_controller_0|Mux288~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~306 , u0|vga_text_mode_controller_0|Mux288~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~308 , u0|vga_text_mode_controller_0|Mux288~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~309 , u0|vga_text_mode_controller_0|Mux288~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~310 , u0|vga_text_mode_controller_0|Mux288~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~326 , u0|vga_text_mode_controller_0|Mux288~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~352 , u0|vga_text_mode_controller_0|Mux288~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~355 , u0|vga_text_mode_controller_0|Mux288~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~353 , u0|vga_text_mode_controller_0|Mux288~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~354 , u0|vga_text_mode_controller_0|Mux288~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~356 , u0|vga_text_mode_controller_0|Mux288~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~340 , u0|vga_text_mode_controller_0|Mux288~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~341 , u0|vga_text_mode_controller_0|Mux288~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~342 , u0|vga_text_mode_controller_0|Mux288~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~343 , u0|vga_text_mode_controller_0|Mux288~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~344 , u0|vga_text_mode_controller_0|Mux288~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~345 , u0|vga_text_mode_controller_0|Mux288~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~349 , u0|vga_text_mode_controller_0|Mux288~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~347 , u0|vga_text_mode_controller_0|Mux288~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~346 , u0|vga_text_mode_controller_0|Mux288~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~348 , u0|vga_text_mode_controller_0|Mux288~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~350 , u0|vga_text_mode_controller_0|Mux288~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~351 , u0|vga_text_mode_controller_0|Mux288~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~357 , u0|vga_text_mode_controller_0|Mux288~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~337 , u0|vga_text_mode_controller_0|Mux288~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~338 , u0|vga_text_mode_controller_0|Mux288~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~327 , u0|vga_text_mode_controller_0|Mux288~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~328 , u0|vga_text_mode_controller_0|Mux288~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~329 , u0|vga_text_mode_controller_0|Mux288~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~332 , u0|vga_text_mode_controller_0|Mux288~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~330 , u0|vga_text_mode_controller_0|Mux288~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~331 , u0|vga_text_mode_controller_0|Mux288~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~333 , u0|vga_text_mode_controller_0|Mux288~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~334 , u0|vga_text_mode_controller_0|Mux288~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~335 , u0|vga_text_mode_controller_0|Mux288~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1041 , u0|vga_text_mode_controller_0|Mux288~1041, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1042 , u0|vga_text_mode_controller_0|Mux288~1042, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~336 , u0|vga_text_mode_controller_0|Mux288~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~339 , u0|vga_text_mode_controller_0|Mux288~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~358 , u0|vga_text_mode_controller_0|Mux288~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~375 , u0|vga_text_mode_controller_0|Mux288~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~537 , u0|vga_text_mode_controller_0|Mux288~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~540 , u0|vga_text_mode_controller_0|Mux288~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~580 , u0|vga_text_mode_controller_0|Mux288~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~581 , u0|vga_text_mode_controller_0|Mux288~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~579 , u0|vga_text_mode_controller_0|Mux288~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~577 , u0|vga_text_mode_controller_0|Mux288~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~578 , u0|vga_text_mode_controller_0|Mux288~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~582 , u0|vga_text_mode_controller_0|Mux288~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~542 , u0|vga_text_mode_controller_0|Mux288~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~541 , u0|vga_text_mode_controller_0|Mux288~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~543 , u0|vga_text_mode_controller_0|Mux288~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~544 , u0|vga_text_mode_controller_0|Mux288~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~538 , u0|vga_text_mode_controller_0|Mux288~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~539 , u0|vga_text_mode_controller_0|Mux288~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~545 , u0|vga_text_mode_controller_0|Mux288~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~546 , u0|vga_text_mode_controller_0|Mux288~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~547 , u0|vga_text_mode_controller_0|Mux288~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~552 , u0|vga_text_mode_controller_0|Mux288~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~551 , u0|vga_text_mode_controller_0|Mux288~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~553 , u0|vga_text_mode_controller_0|Mux288~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~550 , u0|vga_text_mode_controller_0|Mux288~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~554 , u0|vga_text_mode_controller_0|Mux288~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~549 , u0|vga_text_mode_controller_0|Mux288~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~548 , u0|vga_text_mode_controller_0|Mux288~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1031 , u0|vga_text_mode_controller_0|Mux288~1031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1032 , u0|vga_text_mode_controller_0|Mux288~1032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~555 , u0|vga_text_mode_controller_0|Mux288~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~556 , u0|vga_text_mode_controller_0|Mux288~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1015 , u0|vga_text_mode_controller_0|Mux288~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~557 , u0|vga_text_mode_controller_0|Mux288~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~569 , u0|vga_text_mode_controller_0|Mux288~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~571 , u0|vga_text_mode_controller_0|Mux288~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~570 , u0|vga_text_mode_controller_0|Mux288~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~572 , u0|vga_text_mode_controller_0|Mux288~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~573 , u0|vga_text_mode_controller_0|Mux288~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~574 , u0|vga_text_mode_controller_0|Mux288~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~558 , u0|vga_text_mode_controller_0|Mux288~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~559 , u0|vga_text_mode_controller_0|Mux288~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~560 , u0|vga_text_mode_controller_0|Mux288~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~561 , u0|vga_text_mode_controller_0|Mux288~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~562 , u0|vga_text_mode_controller_0|Mux288~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~566 , u0|vga_text_mode_controller_0|Mux288~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~563 , u0|vga_text_mode_controller_0|Mux288~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~564 , u0|vga_text_mode_controller_0|Mux288~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~565 , u0|vga_text_mode_controller_0|Mux288~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~567 , u0|vga_text_mode_controller_0|Mux288~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~568 , u0|vga_text_mode_controller_0|Mux288~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~575 , u0|vga_text_mode_controller_0|Mux288~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~576 , u0|vga_text_mode_controller_0|Mux288~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~583 , u0|vga_text_mode_controller_0|Mux288~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~638 , u0|vga_text_mode_controller_0|Mux288~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~639 , u0|vga_text_mode_controller_0|Mux288~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1029 , u0|vga_text_mode_controller_0|Mux288~1029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1030 , u0|vga_text_mode_controller_0|Mux288~1030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~647 , u0|vga_text_mode_controller_0|Mux288~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~641 , u0|vga_text_mode_controller_0|Mux288~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~640 , u0|vga_text_mode_controller_0|Mux288~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~642 , u0|vga_text_mode_controller_0|Mux288~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~644 , u0|vga_text_mode_controller_0|Mux288~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~643 , u0|vga_text_mode_controller_0|Mux288~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~645 , u0|vga_text_mode_controller_0|Mux288~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~646 , u0|vga_text_mode_controller_0|Mux288~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~648 , u0|vga_text_mode_controller_0|Mux288~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~690 , u0|vga_text_mode_controller_0|Mux288~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~691 , u0|vga_text_mode_controller_0|Mux288~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~692 , u0|vga_text_mode_controller_0|Mux288~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~693 , u0|vga_text_mode_controller_0|Mux288~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1017 , u0|vga_text_mode_controller_0|Mux288~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~678 , u0|vga_text_mode_controller_0|Mux288~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~679 , u0|vga_text_mode_controller_0|Mux288~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~677 , u0|vga_text_mode_controller_0|Mux288~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~680 , u0|vga_text_mode_controller_0|Mux288~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~685 , u0|vga_text_mode_controller_0|Mux288~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~686 , u0|vga_text_mode_controller_0|Mux288~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~687 , u0|vga_text_mode_controller_0|Mux288~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~688 , u0|vga_text_mode_controller_0|Mux288~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~681 , u0|vga_text_mode_controller_0|Mux288~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~682 , u0|vga_text_mode_controller_0|Mux288~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~683 , u0|vga_text_mode_controller_0|Mux288~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~684 , u0|vga_text_mode_controller_0|Mux288~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~689 , u0|vga_text_mode_controller_0|Mux288~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~694 , u0|vga_text_mode_controller_0|Mux288~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~650 , u0|vga_text_mode_controller_0|Mux288~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~649 , u0|vga_text_mode_controller_0|Mux288~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~651 , u0|vga_text_mode_controller_0|Mux288~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~652 , u0|vga_text_mode_controller_0|Mux288~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1016 , u0|vga_text_mode_controller_0|Mux288~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~653 , u0|vga_text_mode_controller_0|Mux288~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~654 , u0|vga_text_mode_controller_0|Mux288~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~655 , u0|vga_text_mode_controller_0|Mux288~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~656 , u0|vga_text_mode_controller_0|Mux288~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~657 , u0|vga_text_mode_controller_0|Mux288~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1027 , u0|vga_text_mode_controller_0|Mux288~1027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1028 , u0|vga_text_mode_controller_0|Mux288~1028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~658 , u0|vga_text_mode_controller_0|Mux288~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~659 , u0|vga_text_mode_controller_0|Mux288~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~660 , u0|vga_text_mode_controller_0|Mux288~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~673 , u0|vga_text_mode_controller_0|Mux288~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~670 , u0|vga_text_mode_controller_0|Mux288~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~671 , u0|vga_text_mode_controller_0|Mux288~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~672 , u0|vga_text_mode_controller_0|Mux288~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~674 , u0|vga_text_mode_controller_0|Mux288~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~666 , u0|vga_text_mode_controller_0|Mux288~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~667 , u0|vga_text_mode_controller_0|Mux288~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~668 , u0|vga_text_mode_controller_0|Mux288~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~664 , u0|vga_text_mode_controller_0|Mux288~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~661 , u0|vga_text_mode_controller_0|Mux288~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~662 , u0|vga_text_mode_controller_0|Mux288~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~663 , u0|vga_text_mode_controller_0|Mux288~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~665 , u0|vga_text_mode_controller_0|Mux288~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~669 , u0|vga_text_mode_controller_0|Mux288~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~675 , u0|vga_text_mode_controller_0|Mux288~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~676 , u0|vga_text_mode_controller_0|Mux288~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~695 , u0|vga_text_mode_controller_0|Mux288~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~590 , u0|vga_text_mode_controller_0|Mux288~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~591 , u0|vga_text_mode_controller_0|Mux288~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~592 , u0|vga_text_mode_controller_0|Mux288~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~584 , u0|vga_text_mode_controller_0|Mux288~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~585 , u0|vga_text_mode_controller_0|Mux288~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~586 , u0|vga_text_mode_controller_0|Mux288~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~587 , u0|vga_text_mode_controller_0|Mux288~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~588 , u0|vga_text_mode_controller_0|Mux288~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~589 , u0|vga_text_mode_controller_0|Mux288~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~593 , u0|vga_text_mode_controller_0|Mux288~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~595 , u0|vga_text_mode_controller_0|Mux288~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~594 , u0|vga_text_mode_controller_0|Mux288~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~596 , u0|vga_text_mode_controller_0|Mux288~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~597 , u0|vga_text_mode_controller_0|Mux288~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~598 , u0|vga_text_mode_controller_0|Mux288~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~599 , u0|vga_text_mode_controller_0|Mux288~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~603 , u0|vga_text_mode_controller_0|Mux288~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~601 , u0|vga_text_mode_controller_0|Mux288~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~600 , u0|vga_text_mode_controller_0|Mux288~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~602 , u0|vga_text_mode_controller_0|Mux288~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~604 , u0|vga_text_mode_controller_0|Mux288~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~605 , u0|vga_text_mode_controller_0|Mux288~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~608 , u0|vga_text_mode_controller_0|Mux288~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~606 , u0|vga_text_mode_controller_0|Mux288~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~607 , u0|vga_text_mode_controller_0|Mux288~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~609 , u0|vga_text_mode_controller_0|Mux288~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~610 , u0|vga_text_mode_controller_0|Mux288~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~611 , u0|vga_text_mode_controller_0|Mux288~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~612 , u0|vga_text_mode_controller_0|Mux288~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~613 , u0|vga_text_mode_controller_0|Mux288~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~621 , u0|vga_text_mode_controller_0|Mux288~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~622 , u0|vga_text_mode_controller_0|Mux288~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~623 , u0|vga_text_mode_controller_0|Mux288~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~619 , u0|vga_text_mode_controller_0|Mux288~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~614 , u0|vga_text_mode_controller_0|Mux288~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~615 , u0|vga_text_mode_controller_0|Mux288~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~616 , u0|vga_text_mode_controller_0|Mux288~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~617 , u0|vga_text_mode_controller_0|Mux288~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~618 , u0|vga_text_mode_controller_0|Mux288~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~620 , u0|vga_text_mode_controller_0|Mux288~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~624 , u0|vga_text_mode_controller_0|Mux288~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~625 , u0|vga_text_mode_controller_0|Mux288~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~630 , u0|vga_text_mode_controller_0|Mux288~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~629 , u0|vga_text_mode_controller_0|Mux288~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~631 , u0|vga_text_mode_controller_0|Mux288~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~632 , u0|vga_text_mode_controller_0|Mux288~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~627 , u0|vga_text_mode_controller_0|Mux288~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~626 , u0|vga_text_mode_controller_0|Mux288~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~628 , u0|vga_text_mode_controller_0|Mux288~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~633 , u0|vga_text_mode_controller_0|Mux288~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~634 , u0|vga_text_mode_controller_0|Mux288~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~635 , u0|vga_text_mode_controller_0|Mux288~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~636 , u0|vga_text_mode_controller_0|Mux288~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~637 , u0|vga_text_mode_controller_0|Mux288~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~696 , u0|vga_text_mode_controller_0|Mux288~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~730 , u0|vga_text_mode_controller_0|Mux288~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~736 , u0|vga_text_mode_controller_0|Mux288~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~735 , u0|vga_text_mode_controller_0|Mux288~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~737 , u0|vga_text_mode_controller_0|Mux288~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~738 , u0|vga_text_mode_controller_0|Mux288~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~724 , u0|vga_text_mode_controller_0|Mux288~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~725 , u0|vga_text_mode_controller_0|Mux288~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~726 , u0|vga_text_mode_controller_0|Mux288~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~727 , u0|vga_text_mode_controller_0|Mux288~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~732 , u0|vga_text_mode_controller_0|Mux288~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~733 , u0|vga_text_mode_controller_0|Mux288~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~728 , u0|vga_text_mode_controller_0|Mux288~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~729 , u0|vga_text_mode_controller_0|Mux288~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~731 , u0|vga_text_mode_controller_0|Mux288~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~734 , u0|vga_text_mode_controller_0|Mux288~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~739 , u0|vga_text_mode_controller_0|Mux288~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~721 , u0|vga_text_mode_controller_0|Mux288~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~720 , u0|vga_text_mode_controller_0|Mux288~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~722 , u0|vga_text_mode_controller_0|Mux288~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~712 , u0|vga_text_mode_controller_0|Mux288~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~713 , u0|vga_text_mode_controller_0|Mux288~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~714 , u0|vga_text_mode_controller_0|Mux288~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~715 , u0|vga_text_mode_controller_0|Mux288~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~717 , u0|vga_text_mode_controller_0|Mux288~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~716 , u0|vga_text_mode_controller_0|Mux288~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~718 , u0|vga_text_mode_controller_0|Mux288~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~719 , u0|vga_text_mode_controller_0|Mux288~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~711 , u0|vga_text_mode_controller_0|Mux288~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~710 , u0|vga_text_mode_controller_0|Mux288~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1020 , u0|vga_text_mode_controller_0|Mux288~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~723 , u0|vga_text_mode_controller_0|Mux288~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~740 , u0|vga_text_mode_controller_0|Mux288~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~707 , u0|vga_text_mode_controller_0|Mux288~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~708 , u0|vga_text_mode_controller_0|Mux288~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1019 , u0|vga_text_mode_controller_0|Mux288~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~697 , u0|vga_text_mode_controller_0|Mux288~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~699 , u0|vga_text_mode_controller_0|Mux288~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~698 , u0|vga_text_mode_controller_0|Mux288~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~700 , u0|vga_text_mode_controller_0|Mux288~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~704 , u0|vga_text_mode_controller_0|Mux288~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~705 , u0|vga_text_mode_controller_0|Mux288~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1018 , u0|vga_text_mode_controller_0|Mux288~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~701 , u0|vga_text_mode_controller_0|Mux288~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~702 , u0|vga_text_mode_controller_0|Mux288~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~706 , u0|vga_text_mode_controller_0|Mux288~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~709 , u0|vga_text_mode_controller_0|Mux288~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~753 , u0|vga_text_mode_controller_0|Mux288~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~754 , u0|vga_text_mode_controller_0|Mux288~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~741 , u0|vga_text_mode_controller_0|Mux288~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~742 , u0|vga_text_mode_controller_0|Mux288~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~743 , u0|vga_text_mode_controller_0|Mux288~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1021 , u0|vga_text_mode_controller_0|Mux288~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~744 , u0|vga_text_mode_controller_0|Mux288~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~745 , u0|vga_text_mode_controller_0|Mux288~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~746 , u0|vga_text_mode_controller_0|Mux288~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~747 , u0|vga_text_mode_controller_0|Mux288~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~748 , u0|vga_text_mode_controller_0|Mux288~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~749 , u0|vga_text_mode_controller_0|Mux288~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~750 , u0|vga_text_mode_controller_0|Mux288~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~751 , u0|vga_text_mode_controller_0|Mux288~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~752 , u0|vga_text_mode_controller_0|Mux288~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~755 , u0|vga_text_mode_controller_0|Mux288~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~756 , u0|vga_text_mode_controller_0|Mux288~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~757 , u0|vga_text_mode_controller_0|Mux288~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~758 , u0|vga_text_mode_controller_0|Mux288~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1007 , u0|vga_text_mode_controller_0|Mux288~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~0 , u0|vga_text_mode_controller_0|red~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~4 , u0|vga_text_mode_controller_0|blue[0]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~5 , u0|vga_text_mode_controller_0|blue[0]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~0 , u0|vga_text_mode_controller_0|blue[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~1 , u0|vga_text_mode_controller_0|blue[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~2 , u0|vga_text_mode_controller_0|blue[0]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~3 , u0|vga_text_mode_controller_0|blue[0]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~1 , u0|vga_text_mode_controller_0|red~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~2 , u0|vga_text_mode_controller_0|red~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~6 , u0|vga_text_mode_controller_0|blue[0]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0]~7 , u0|vga_text_mode_controller_0|blue[0]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~5 , u0|vga_text_mode_controller_0|red~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~6 , u0|vga_text_mode_controller_0|red~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~3 , u0|vga_text_mode_controller_0|red~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~4 , u0|vga_text_mode_controller_0|red~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~7 , u0|vga_text_mode_controller_0|red~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~8 , u0|vga_text_mode_controller_0|red~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~9 , u0|vga_text_mode_controller_0|red~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~10 , u0|vga_text_mode_controller_0|red~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~11 , u0|vga_text_mode_controller_0|red~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0] , u0|vga_text_mode_controller_0|red[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~19 , u0|vga_text_mode_controller_0|red~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~20 , u0|vga_text_mode_controller_0|red~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~14 , u0|vga_text_mode_controller_0|red~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~15 , u0|vga_text_mode_controller_0|red~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~16 , u0|vga_text_mode_controller_0|red~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~17 , u0|vga_text_mode_controller_0|red~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~18 , u0|vga_text_mode_controller_0|red~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~12 , u0|vga_text_mode_controller_0|red~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~13 , u0|vga_text_mode_controller_0|red~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~21 , u0|vga_text_mode_controller_0|red~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~22 , u0|vga_text_mode_controller_0|red~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1] , u0|vga_text_mode_controller_0|red[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~23 , u0|vga_text_mode_controller_0|red~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~24 , u0|vga_text_mode_controller_0|red~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~30 , u0|vga_text_mode_controller_0|red~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~31 , u0|vga_text_mode_controller_0|red~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~27 , u0|vga_text_mode_controller_0|red~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~28 , u0|vga_text_mode_controller_0|red~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~25 , u0|vga_text_mode_controller_0|red~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~26 , u0|vga_text_mode_controller_0|red~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~29 , u0|vga_text_mode_controller_0|red~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~32 , u0|vga_text_mode_controller_0|red~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~33 , u0|vga_text_mode_controller_0|red~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[2] , u0|vga_text_mode_controller_0|red[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~41 , u0|vga_text_mode_controller_0|red~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~42 , u0|vga_text_mode_controller_0|red~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~38 , u0|vga_text_mode_controller_0|red~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~39 , u0|vga_text_mode_controller_0|red~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~36 , u0|vga_text_mode_controller_0|red~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~37 , u0|vga_text_mode_controller_0|red~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~40 , u0|vga_text_mode_controller_0|red~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~34 , u0|vga_text_mode_controller_0|red~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~35 , u0|vga_text_mode_controller_0|red~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~43 , u0|vga_text_mode_controller_0|red~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~44 , u0|vga_text_mode_controller_0|red~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3] , u0|vga_text_mode_controller_0|red[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~0 , u0|vga_text_mode_controller_0|green~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~1 , u0|vga_text_mode_controller_0|green~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~7 , u0|vga_text_mode_controller_0|green~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~8 , u0|vga_text_mode_controller_0|green~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~2 , u0|vga_text_mode_controller_0|green~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~3 , u0|vga_text_mode_controller_0|green~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~4 , u0|vga_text_mode_controller_0|green~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~5 , u0|vga_text_mode_controller_0|green~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~6 , u0|vga_text_mode_controller_0|green~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~9 , u0|vga_text_mode_controller_0|green~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~10 , u0|vga_text_mode_controller_0|green~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0] , u0|vga_text_mode_controller_0|green[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~11 , u0|vga_text_mode_controller_0|green~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~12 , u0|vga_text_mode_controller_0|green~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~18 , u0|vga_text_mode_controller_0|green~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~19 , u0|vga_text_mode_controller_0|green~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~15 , u0|vga_text_mode_controller_0|green~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~16 , u0|vga_text_mode_controller_0|green~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~13 , u0|vga_text_mode_controller_0|green~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~14 , u0|vga_text_mode_controller_0|green~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~17 , u0|vga_text_mode_controller_0|green~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~20 , u0|vga_text_mode_controller_0|green~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~21 , u0|vga_text_mode_controller_0|green~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1] , u0|vga_text_mode_controller_0|green[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~22 , u0|vga_text_mode_controller_0|green~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~23 , u0|vga_text_mode_controller_0|green~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~26 , u0|vga_text_mode_controller_0|green~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~27 , u0|vga_text_mode_controller_0|green~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~24 , u0|vga_text_mode_controller_0|green~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~25 , u0|vga_text_mode_controller_0|green~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~28 , u0|vga_text_mode_controller_0|green~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~29 , u0|vga_text_mode_controller_0|green~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~30 , u0|vga_text_mode_controller_0|green~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~31 , u0|vga_text_mode_controller_0|green~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~32 , u0|vga_text_mode_controller_0|green~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[2] , u0|vga_text_mode_controller_0|green[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~40 , u0|vga_text_mode_controller_0|green~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~41 , u0|vga_text_mode_controller_0|green~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~35 , u0|vga_text_mode_controller_0|green~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~36 , u0|vga_text_mode_controller_0|green~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~37 , u0|vga_text_mode_controller_0|green~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~38 , u0|vga_text_mode_controller_0|green~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~39 , u0|vga_text_mode_controller_0|green~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~33 , u0|vga_text_mode_controller_0|green~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~34 , u0|vga_text_mode_controller_0|green~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~42 , u0|vga_text_mode_controller_0|green~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~43 , u0|vga_text_mode_controller_0|green~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3] , u0|vga_text_mode_controller_0|green[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~15 , u0|vga_text_mode_controller_0|blue~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~16 , u0|vga_text_mode_controller_0|blue~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~12 , u0|vga_text_mode_controller_0|blue~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~13 , u0|vga_text_mode_controller_0|blue~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~10 , u0|vga_text_mode_controller_0|blue~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~11 , u0|vga_text_mode_controller_0|blue~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~14 , u0|vga_text_mode_controller_0|blue~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~8 , u0|vga_text_mode_controller_0|blue~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~9 , u0|vga_text_mode_controller_0|blue~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~17 , u0|vga_text_mode_controller_0|blue~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~18 , u0|vga_text_mode_controller_0|blue~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0] , u0|vga_text_mode_controller_0|blue[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~26 , u0|vga_text_mode_controller_0|blue~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~27 , u0|vga_text_mode_controller_0|blue~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~19 , u0|vga_text_mode_controller_0|blue~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~20 , u0|vga_text_mode_controller_0|blue~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~21 , u0|vga_text_mode_controller_0|blue~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~22 , u0|vga_text_mode_controller_0|blue~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~23 , u0|vga_text_mode_controller_0|blue~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~24 , u0|vga_text_mode_controller_0|blue~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~25 , u0|vga_text_mode_controller_0|blue~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~28 , u0|vga_text_mode_controller_0|blue~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~29 , u0|vga_text_mode_controller_0|blue~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[1] , u0|vga_text_mode_controller_0|blue[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~37 , u0|vga_text_mode_controller_0|blue~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~38 , u0|vga_text_mode_controller_0|blue~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~32 , u0|vga_text_mode_controller_0|blue~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~33 , u0|vga_text_mode_controller_0|blue~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~34 , u0|vga_text_mode_controller_0|blue~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~35 , u0|vga_text_mode_controller_0|blue~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~36 , u0|vga_text_mode_controller_0|blue~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~30 , u0|vga_text_mode_controller_0|blue~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~31 , u0|vga_text_mode_controller_0|blue~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~39 , u0|vga_text_mode_controller_0|blue~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~40 , u0|vga_text_mode_controller_0|blue~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[2] , u0|vga_text_mode_controller_0|blue[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~41 , u0|vga_text_mode_controller_0|blue~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~42 , u0|vga_text_mode_controller_0|blue~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~45 , u0|vga_text_mode_controller_0|blue~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~46 , u0|vga_text_mode_controller_0|blue~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~43 , u0|vga_text_mode_controller_0|blue~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~44 , u0|vga_text_mode_controller_0|blue~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~47 , u0|vga_text_mode_controller_0|blue~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~48 , u0|vga_text_mode_controller_0|blue~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~49 , u0|vga_text_mode_controller_0|blue~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~50 , u0|vga_text_mode_controller_0|blue~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~51 , u0|vga_text_mode_controller_0|blue~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3] , u0|vga_text_mode_controller_0|blue[3], lab7, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, lab7, 1
instance = comp, \SW[0]~input , SW[0]~input, lab7, 1
instance = comp, \SW[1]~input , SW[1]~input, lab7, 1
instance = comp, \SW[2]~input , SW[2]~input, lab7, 1
instance = comp, \SW[3]~input , SW[3]~input, lab7, 1
instance = comp, \SW[4]~input , SW[4]~input, lab7, 1
instance = comp, \SW[5]~input , SW[5]~input, lab7, 1
instance = comp, \SW[6]~input , SW[6]~input, lab7, 1
instance = comp, \SW[7]~input , SW[7]~input, lab7, 1
instance = comp, \SW[8]~input , SW[8]~input, lab7, 1
instance = comp, \SW[9]~input , SW[9]~input, lab7, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, lab7, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, lab7, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, lab7, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, lab7, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, lab7, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, lab7, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, lab7, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, lab7, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, lab7, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, lab7, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, lab7, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, lab7, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, lab7, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, lab7, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, lab7, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, lab7, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, lab7, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, lab7, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, lab7, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, lab7, 1
