Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 14:54:54 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.711        0.000                      0                  182        0.128        0.000                      0                  182        4.020        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.711        0.000                      0                  182        0.128        0.000                      0                  182        4.020        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 2.012ns (21.839%)  route 7.201ns (78.161%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/Q
                         net (fo=26, routed)          0.975     6.575    MINESWEEP/COLLISIONCHAIN/bomb1[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.150     6.725 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.776     7.502    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.326     7.828 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.633     8.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.585 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.741     9.325    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.449 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.824    10.273    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124    10.397 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.947    11.345    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.815    12.283    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.809    13.216    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.681    14.021    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    14.145 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    14.145    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212    14.357 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.357    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X5Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y48          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 2.012ns (22.045%)  route 7.115ns (77.955%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/Q
                         net (fo=26, routed)          0.975     6.575    MINESWEEP/COLLISIONCHAIN/bomb1[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.150     6.725 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.776     7.502    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.326     7.828 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.633     8.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.585 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.741     9.325    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.449 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.824    10.273    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124    10.397 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.947    11.345    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.815    12.283    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.809    13.216    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.595    13.935    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.000    14.059    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X5Y49          MUXF7 (Prop_muxf7_I0_O)      0.212    14.271 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.271    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X5Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y49          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.012ns (22.291%)  route 7.014ns (77.709%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/Q
                         net (fo=26, routed)          0.975     6.575    MINESWEEP/COLLISIONCHAIN/bomb1[1]
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.150     6.725 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.776     7.502    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.326     7.828 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.633     8.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.585 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.741     9.325    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.124     9.449 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.824    10.273    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124    10.397 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          0.947    11.345    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.815    12.283    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.407 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.809    13.216    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.494    13.834    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I1_O)        0.124    13.958 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    13.958    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X4Y49          MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.170    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 2.417ns (26.857%)  route 6.582ns (73.143%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.623     5.144    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          1.218     6.818    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.124     6.942 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_76/O
                         net (fo=1, routed)           0.667     7.609    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_76_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=5, routed)           0.701     8.434    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I1_O)        0.118     8.552 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_10/O
                         net (fo=5, routed)           0.848     9.399    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_10_n_0
    SLICE_X4Y50          LUT2 (Prop_lut2_I1_O)        0.354     9.753 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12/O
                         net (fo=1, routed)           0.288    10.041    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.332    10.373 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9/O
                         net (fo=4, routed)           0.541    10.914    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_33/O
                         net (fo=4, routed)           0.719    11.758    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_33_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.116    11.874 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_27/O
                         net (fo=2, routed)           0.969    12.843    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_27_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.328    13.171 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_10/O
                         net (fo=4, routed)           0.631    13.802    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_10_n_0
    SLICE_X4Y48          LUT4 (Prop_lut4_I1_O)        0.124    13.926 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=1, routed)           0.000    13.926    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X4Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    14.143 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.143    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X4Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y48          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.697ns (29.911%)  route 6.320ns (70.089%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.967     6.565    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.150     6.715 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.781     7.497    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.326     7.823 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.573     8.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.514 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           0.865     9.379    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.352     9.731 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.436    10.167    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.493 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.836    11.329    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.150    11.479 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5/O
                         net (fo=4, routed)           0.618    12.097    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5_n_0
    SLICE_X4Y53          LUT4 (Prop_lut4_I1_O)        0.326    12.423 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32/O
                         net (fo=1, routed)           0.648    13.071    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.595    13.791    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I2_O)        0.124    13.915 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=1, routed)           0.000    13.915    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.245    14.160 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.160    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X3Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)        0.064    15.137    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.036ns (22.507%)  route 7.010ns (77.493%))
  Logic Levels:           10  (LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.556     5.077    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=33, routed)          1.256     6.789    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     6.913 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_7/O
                         net (fo=2, routed)           0.692     7.605    MINESWEEP/RANDOM/bomb1Col0[1]_i_7_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.729 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_7/O
                         net (fo=5, routed)           0.992     8.721    MINESWEEP/RANDOM/bomb1Col0[0]_i_7_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I1_O)        0.152     8.873 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_4/O
                         net (fo=3, routed)           0.595     9.469    MINESWEEP/RANDOM/bomb1Col0[0]_i_4_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.348     9.817 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_12/O
                         net (fo=2, routed)           0.686    10.503    MINESWEEP/RANDOM/bomb1Col0[0]_i_12_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_33/O
                         net (fo=5, routed)           0.690    11.317    MINESWEEP/RANDOM/bomb1Col0[3]_i_33_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.441 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_16/O
                         net (fo=2, routed)           0.679    12.120    MINESWEEP/RANDOM/bomb1Col0[3]_i_16_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.813    13.057    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.124    13.181 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_5/O
                         net (fo=4, routed)           0.606    13.787    MINESWEEP/RANDOM/bomb1Col0[3]_i_5_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    13.911 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_2/O
                         net (fo=1, routed)           0.000    13.911    MINESWEEP/RANDOM/bomb1Col0[0]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    14.123 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.123    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    15.134    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 2.033ns (22.496%)  route 7.004ns (77.504%))
  Logic Levels:           10  (LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.556     5.077    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=33, routed)          1.256     6.789    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     6.913 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_7/O
                         net (fo=2, routed)           0.692     7.605    MINESWEEP/RANDOM/bomb1Col0[1]_i_7_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.729 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_7/O
                         net (fo=5, routed)           0.992     8.721    MINESWEEP/RANDOM/bomb1Col0[0]_i_7_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I1_O)        0.152     8.873 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_4/O
                         net (fo=3, routed)           0.595     9.469    MINESWEEP/RANDOM/bomb1Col0[0]_i_4_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.348     9.817 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_12/O
                         net (fo=2, routed)           0.686    10.503    MINESWEEP/RANDOM/bomb1Col0[0]_i_12_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_33/O
                         net (fo=5, routed)           0.690    11.317    MINESWEEP/RANDOM/bomb1Col0[3]_i_33_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.441 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_16/O
                         net (fo=2, routed)           0.679    12.120    MINESWEEP/RANDOM/bomb1Col0[3]_i_16_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.813    13.057    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.124    13.181 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_5/O
                         net (fo=4, routed)           0.600    13.781    MINESWEEP/RANDOM/bomb1Col0[3]_i_5_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I3_O)        0.124    13.905 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.000    13.905    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X6Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    14.114 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.114    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X6Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X6Y58          FDCE (Setup_fdce_C_D)        0.113    15.183    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.699ns (30.133%)  route 6.258ns (69.867%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.967     6.565    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.150     6.715 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.781     7.497    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.326     7.823 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.573     8.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.514 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           0.865     9.379    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.352     9.731 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.436    10.167    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.493 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.836    11.329    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.150    11.479 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5/O
                         net (fo=4, routed)           0.618    12.097    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5_n_0
    SLICE_X4Y53          LUT4 (Prop_lut4_I1_O)        0.326    12.423 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32/O
                         net (fo=1, routed)           0.648    13.071    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.534    13.729    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.124    13.853 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=1, routed)           0.000    13.853    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X2Y54          MUXF7 (Prop_muxf7_I1_O)      0.247    14.100 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.100    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X2Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.113    15.186    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 2.669ns (30.057%)  route 6.211ns (69.943%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.967     6.565    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.150     6.715 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.781     7.497    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.326     7.823 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.573     8.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.118     8.514 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           0.865     9.379    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.352     9.731 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.436    10.167    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.493 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.836    11.329    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.150    11.479 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5/O
                         net (fo=4, routed)           0.618    12.097    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_5_n_0
    SLICE_X4Y53          LUT4 (Prop_lut4_I1_O)        0.326    12.423 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32/O
                         net (fo=1, routed)           0.648    13.071    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_32_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.486    13.682    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I2_O)        0.124    13.806 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_3/O
                         net (fo=1, routed)           0.000    13.806    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.217    14.023 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.023    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X3Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)        0.064    15.137    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 2.243ns (25.120%)  route 6.686ns (74.880%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.556     5.077    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.456     5.533 f  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=21, routed)          0.893     6.426    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.146     6.572 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_22/O
                         net (fo=2, routed)           0.873     7.445    MINESWEEP/RANDOM/bomb1Col0[2]_i_22_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I4_O)        0.328     7.773 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_11/O
                         net (fo=7, routed)           0.749     8.522    MINESWEEP/RANDOM/bomb1Col0[2]_i_11_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.124     8.646 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_24/O
                         net (fo=3, routed)           0.682     9.328    MINESWEEP/RANDOM/bomb1Col0[2]_i_24_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.148     9.476 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_48/O
                         net (fo=1, routed)           0.843    10.318    MINESWEEP/RANDOM/bomb1Col0[3]_i_48_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.328    10.646 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=3, routed)           0.692    11.338    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X8Y55          LUT4 (Prop_lut4_I1_O)        0.124    11.462 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_40/O
                         net (fo=4, routed)           0.438    11.900    MINESWEEP/RANDOM/bomb1Col0[3]_i_40_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I5_O)        0.124    12.024 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_21/O
                         net (fo=1, routed)           0.665    12.690    MINESWEEP/RANDOM/bomb1Col0[3]_i_21_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.814 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_8/O
                         net (fo=4, routed)           0.851    13.665    MINESWEEP/RANDOM/bomb1Col0[3]_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I1_O)        0.124    13.789 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_3/O
                         net (fo=1, routed)           0.000    13.789    MINESWEEP/RANDOM/bomb1Col0[1]_i_3_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    14.006 r  MINESWEEP/RANDOM/bomb1Col0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.006    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.064    15.135    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.224ns (44.571%)  route 0.279ns (55.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.279     1.857    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.096     1.953 r  MINESWEEP/MOVE_SYNC_gate__12/O
                         net (fo=1, routed)           0.000     1.953    MINESWEEP/MOVE_SYNC_gate__12_n_0
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.107     1.825    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.226ns (44.791%)  route 0.279ns (55.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.279     1.857    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.098     1.955 r  MINESWEEP/MOVE_SYNC_gate__11/O
                         net (fo=1, routed)           0.000     1.955    MINESWEEP/MOVE_SYNC_gate__11_n_0
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.092     1.810    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.308%)  route 0.357ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.476    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/Q
                         net (fo=17, routed)          0.357     1.974    MINESWEEP/COLLISIONCHAIN/bomb2[1]
    SLICE_X3Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     1.994    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.076     1.826    MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MINESWEEP/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.595     1.478    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MINESWEEP/bombLocation_reg[11]/Q
                         net (fo=2, routed)           0.103     1.722    MINESWEEP/TILEDRIVE/Q[11]
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  MINESWEEP/TILEDRIVE/tiles[11]_i_1/O
                         net (fo=1, routed)           0.000     1.767    MINESWEEP/TILEDRIVE/tiles[11]
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y46          FDPE (Hold_fdpe_C_D)         0.121     1.612    MINESWEEP/TILEDRIVE/tiles_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.479    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/Q
                         net (fo=1, routed)           0.112     1.732    MINESWEEP/finalBombLocations[13]
    SLICE_X3Y46          FDCE                                         r  MINESWEEP/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.066     1.560    MINESWEEP/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.899%)  route 0.350ns (68.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.593     1.476    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/Q
                         net (fo=12, routed)          0.350     1.990    MINESWEEP/COLLISIONCHAIN/bomb2[3]
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     1.994    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDCE (Hold_fdce_C_D)         0.063     1.813    MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.565     1.448    MINESWEEP/MOVEDETECT/LEVELDETECT/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 f  MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/Q
                         net (fo=1, routed)           0.054     1.631    MINESWEEP/MOVEDETECT/LEVELDETECT/held
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.099     1.730 r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_i_1/O
                         net (fo=1, routed)           0.000     1.730    MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/MOVEDETECT/LEVELDETECT/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.091     1.539    MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.526%)  route 0.103ns (38.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.479    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.103     1.746    MINESWEEP/finalBombLocations[0]
    SLICE_X0Y47          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X0Y47          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y47          FDCE (Hold_fdce_C_D)         0.046     1.541    MINESWEEP/bombLocation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.479    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.179     1.799    MINESWEEP/finalBombLocations[6]
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/bombLocation_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.070     1.584    MINESWEEP/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.596     1.479    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.169     1.789    MINESWEEP/finalBombLocations[3]
    SLICE_X3Y46          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.070     1.564    MINESWEEP/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y46    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y46    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 4.115ns (46.451%)  route 4.744ns (53.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.419     5.578 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.744    10.323    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    14.019 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.019    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 4.025ns (48.605%)  route 4.256ns (51.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDPE (Prop_fdpe_C_Q)         0.518     5.677 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           4.256     9.934    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.441 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.441    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.173ns (51.195%)  route 3.978ns (48.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDPE (Prop_fdpe_C_Q)         0.478     5.637 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.978     9.616    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.695    13.311 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.311    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 4.165ns (51.381%)  route 3.941ns (48.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDPE (Prop_fdpe_C_Q)         0.478     5.637 r  MINESWEEP/TILEDRIVE/tiles_reg[14]/Q
                         net (fo=1, routed)           3.941     9.579    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.687    13.266 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.266    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.043ns (51.582%)  route 3.795ns (48.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.518     5.677 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.795     9.473    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.998 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.998    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 4.157ns (53.049%)  route 3.679ns (46.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.478     5.637 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.679     9.317    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.679    12.996 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.996    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.022ns (51.690%)  route 3.759ns (48.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X2Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDPE (Prop_fdpe_C_Q)         0.518     5.677 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.759     9.436    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.940 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.940    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 3.961ns (54.553%)  route 3.300ns (45.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y46          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.300     8.915    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.420 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.420    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.098ns (56.617%)  route 3.140ns (43.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.419     5.578 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.140     8.718    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    12.398 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.398    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 3.957ns (54.729%)  route 3.273ns (45.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.638     5.159    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.273     8.888    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.389 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.389    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.206%)  route 0.301ns (61.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.246     1.837    MINESWEEP/MOVEDETECT/playerMoveSynch[8]
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.055     1.937    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X10Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.841%)  route 0.333ns (64.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.223     1.814    MINESWEEP/MOVEDETECT/playerMoveSynch[4]
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.110     1.969    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X9Y47          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.225ns (43.209%)  route 0.296ns (56.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.296     1.874    MINESWEEP/MOVEDETECT/playerMoveSynch[9]
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.097     1.971 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.971    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X11Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.183ns (34.265%)  route 0.351ns (65.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.565     1.448    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.351     1.940    MINESWEEP/MOVEDETECT/currState[0]
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.042     1.982 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.982    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X9Y49          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.224ns (41.533%)  route 0.315ns (58.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.315     1.893    MINESWEEP/MOVEDETECT/playerMoveSynch[7]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.096     1.989 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.989    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X9Y50          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.226ns (40.717%)  route 0.329ns (59.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.329     1.907    MINESWEEP/MOVEDETECT/playerMoveSynch[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.098     2.005 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.935%)  route 0.396ns (68.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.565     1.448    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.280     1.870    MINESWEEP/MOVEDETECT/currState[0]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.915 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     2.031    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X10Y51         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.226ns (38.043%)  route 0.368ns (61.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.368     1.945    MINESWEEP/MOVEDETECT/playerMoveSynch[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.098     2.043 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X8Y47          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.185ns (30.616%)  route 0.419ns (69.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.300     1.889    MINESWEEP/MOVEDETECT/playerMoveSynch[12]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.044     1.933 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.119     2.052    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.660%)  route 0.463ns (71.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.201     1.792    MINESWEEP/MOVEDETECT/playerMoveSynch[6]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.262     2.099    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.570ns  (logic 2.075ns (27.415%)  route 5.494ns (72.585%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=4, routed)           3.189     4.644    MINESWEEP/MOVEDETECT/sw_IBUF[14]
    SLICE_X9Y51          LUT4 (Prop_lut4_I3_O)        0.124     4.768 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9/O
                         net (fo=1, routed)           0.950     5.718    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     5.842 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.263     6.105    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.229 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.151     6.380    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.504 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.941     7.446    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.570    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.441     4.782    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 2.447ns (36.161%)  route 4.320ns (63.839%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=4, routed)           3.227     4.685    MINESWEEP/MOVEDETECT/sw_IBUF[10]
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124     4.809 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.809    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.185 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.186    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.343 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.902     6.244    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.332     6.576 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.190     6.767    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.442     4.783    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.454ns (23.383%)  route 4.763ns (76.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.763     6.217    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X10Y58         FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.454ns (23.383%)  route 4.763ns (76.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.763     6.217    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X10Y58         FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.454ns (23.383%)  route 4.763ns (76.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.763     6.217    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X10Y58         FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 1.454ns (23.915%)  route 4.625ns (76.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.625     6.079    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X11Y57         FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.454ns (24.619%)  route 4.451ns (75.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.451     5.905    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X9Y58          FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.439     4.780    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.454ns (24.619%)  route 4.451ns (75.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.451     5.905    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X9Y58          FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.439     4.780    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 1.454ns (24.876%)  route 4.390ns (75.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.390     5.844    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X4Y58          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506     4.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.840ns  (logic 1.454ns (24.894%)  route 4.386ns (75.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         4.386     5.840    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X5Y58          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.506     4.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/firstMove_reg/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.244ns (62.124%)  route 0.149ns (37.876%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/firstMove_reg/G
    SLICE_X10Y52         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  MINESWEEP/MOVEDETECT/firstMove_reg/Q
                         net (fo=4, routed)           0.149     0.393    MINESWEEP/MOVEDETECT/LEVELDETECT/firstMove
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/MOVEDETECT/LEVELDETECT/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/held_reg/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/firstMove_reg/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.289ns (63.704%)  route 0.165ns (36.296%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/firstMove_reg/G
    SLICE_X10Y52         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  MINESWEEP/MOVEDETECT/firstMove_reg/Q
                         net (fo=4, routed)           0.165     0.409    MINESWEEP/MOVEDETECT/firstMove
    SLICE_X9Y51          LUT6 (Prop_lut6_I3_O)        0.045     0.454 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.454    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/firstMove_reg/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.289ns (55.925%)  route 0.228ns (44.075%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/firstMove_reg/G
    SLICE_X10Y52         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  MINESWEEP/MOVEDETECT/firstMove_reg/Q
                         net (fo=4, routed)           0.228     0.472    MINESWEEP/MOVEDETECT/LEVELDETECT/firstMove
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.517 r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_i_1/O
                         net (fo=1, routed)           0.000     0.517    MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.962    MINESWEEP/MOVEDETECT/LEVELDETECT/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVEDETECT/LEVELDETECT/pulseOut_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.222ns (24.164%)  route 0.696ns (75.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=134, routed)         0.696     0.918    MINESWEEP/TILEDRIVE/btnU_IBUF
    SLICE_X0Y44          FDPE                                         f  MINESWEEP/TILEDRIVE/tiles_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.866     1.993    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C





