{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@270:283@HdlIdDef", "\n/* AXI3 supports a maximum of 16 beats per burst. AXI4 supports a maximum of\n   256 beats per burst. If either bus is AXI3 set the maximum number of beats\n   per burst to 16. For non AXI interfaces the maximum beats per burst is in\n   theory unlimted. Set it to 1024 to provide a reasonable upper threshold */\nlocalparam BEATS_PER_BURST_LIMIT_DEST =\n  (DMA_TYPE_DEST == DMA_TYPE_AXI_MM) ?\n    (DMA_AXI_PROTOCOL_DEST == 1 ? 16 : 256) :\n    1024;\nlocalparam BYTES_PER_BURST_LIMIT_DEST =\n    BEATS_PER_BURST_LIMIT_DEST * DMA_DATA_WIDTH_DEST / 8;\nlocalparam BEATS_PER_BURST_LIMIT_SRC =\n  (DMA_TYPE_SRC == DMA_TYPE_AXI_MM) ?\n    (DMA_AXI_PROTOCOL_SRC == 1 ? 16 : 256) :\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@276:289", "  (DMA_TYPE_DEST == DMA_TYPE_AXI_MM) ?\n    (DMA_AXI_PROTOCOL_DEST == 1 ? 16 : 256) :\n    1024;\nlocalparam BYTES_PER_BURST_LIMIT_DEST =\n    BEATS_PER_BURST_LIMIT_DEST * DMA_DATA_WIDTH_DEST / 8;\nlocalparam BEATS_PER_BURST_LIMIT_SRC =\n  (DMA_TYPE_SRC == DMA_TYPE_AXI_MM) ?\n    (DMA_AXI_PROTOCOL_SRC == 1 ? 16 : 256) :\n    1024;\nlocalparam BYTES_PER_BURST_LIMIT_SRC =\n    BEATS_PER_BURST_LIMIT_SRC * DMA_DATA_WIDTH_SRC / 8;\n\n/* The smaller bus limits the maximum bytes per burst. */\nlocalparam BYTES_PER_BURST_LIMIT =\n"]], "Diff Content": {"Delete": [[275, "localparam BEATS_PER_BURST_LIMIT_DEST =\n"], [276, "  (DMA_TYPE_DEST == DMA_TYPE_AXI_MM) ?\n"], [277, "    (DMA_AXI_PROTOCOL_DEST == 1 ? 16 : 256) :\n"], [278, "    1024;\n"]], "Add": []}}