

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_181_3'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_3  |       16|       16|         8|          3|          3|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1"   --->   Operation 11 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_imag_V_156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_156"   --->   Operation 12 'read' 'r_imag_V_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_imag_V_155_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_155"   --->   Operation 13 'read' 'r_imag_V_155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_imag_V_154_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_154"   --->   Operation 14 'read' 'r_imag_V_154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_imag_V_153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_153"   --->   Operation 15 'read' 'r_imag_V_153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_real_V_141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_141"   --->   Operation 16 'read' 'r_real_V_141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_real_V_140_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_140"   --->   Operation 17 'read' 'r_real_V_140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_real_V_139_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_139"   --->   Operation 18 'read' 'r_real_V_139_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_real_V_138_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_138"   --->   Operation 19 'read' 'r_real_V_138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_imag_V_150_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_150"   --->   Operation 20 'read' 'r_imag_V_150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_imag_V_149_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_149"   --->   Operation 21 'read' 'r_imag_V_149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_imag_V_148_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_148"   --->   Operation 22 'read' 'r_imag_V_148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_imag_V_147_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_147"   --->   Operation 23 'read' 'r_imag_V_147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_real_V_135_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_135"   --->   Operation 24 'read' 'r_real_V_135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_real_V_134_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_134"   --->   Operation 25 'read' 'r_real_V_134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_real_V_133_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_133"   --->   Operation 26 'read' 'r_real_V_133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_real_V_132_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_132"   --->   Operation 27 'read' 'r_real_V_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %k_3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k = load i3 %k_3"   --->   Operation 30 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln181 = icmp_eq  i3 %k, i3 4" [radixfft/core.cpp:181]   --->   Operation 31 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln181 = add i3 %k, i3 1" [radixfft/core.cpp:181]   --->   Operation 33 'add' 'add_ln181' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.body67.split, void %for.end116.exitStub" [radixfft/core.cpp:181]   --->   Operation 34 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_58 = trunc i3 %k"   --->   Operation 35 'trunc' 'empty_58' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_58, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 37 'zext' 'zext_ln79' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 38 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 39 'load' 'w_real_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 40 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 41 'load' 'w_imag_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_132_read, i32 %r_real_V_133_read, i32 %r_real_V_134_read, i32 %r_real_V_135_read, i2 %empty_58"   --->   Operation 42 'mux' 'b_real_V' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_147_read, i32 %r_imag_V_148_read, i32 %r_imag_V_149_read, i32 %r_imag_V_150_read, i2 %empty_58"   --->   Operation 43 'mux' 'b_imag_V' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.82ns)   --->   "%b_real_V_24 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_138_read, i32 %r_real_V_139_read, i32 %r_real_V_140_read, i32 %r_real_V_141_read, i2 %empty_58"   --->   Operation 44 'mux' 'b_real_V_24' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%b_imag_V_32 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_153_read, i32 %r_imag_V_154_read, i32 %r_imag_V_155_read, i32 %r_imag_V_156_read, i2 %empty_58"   --->   Operation 45 'mux' 'b_imag_V_32' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln181 = store i3 %add_ln181, i3 %k_3" [radixfft/core.cpp:181]   --->   Operation 46 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 47 'zext' 'zext_ln79_5' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 48 'load' 'w_real_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 49 'load' 'w_imag_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_58, i4 0"   --->   Operation 50 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%empty_59 = sub i6 %p_shl2, i6 %zext_ln79_5" [radixfft/core.cpp:79]   --->   Operation 51 'sub' 'empty_59' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i6 %empty_59" [radixfft/core.cpp:79]   --->   Operation 52 'zext' 'zext_ln79_6' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_4 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_6" [radixfft/core.cpp:79]   --->   Operation 53 'getelementptr' 'TWIDDLE_REAL_V_addr_4' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4" [radixfft/core.cpp:79]   --->   Operation 54 'load' 'w_real_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_4 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_6" [radixfft/core.cpp:80]   --->   Operation 55 'getelementptr' 'TWIDDLE_IMAG_V_addr_4' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4" [radixfft/core.cpp:80]   --->   Operation 56 'load' 'w_imag_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4" [radixfft/core.cpp:79]   --->   Operation 57 'load' 'w_real_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4" [radixfft/core.cpp:80]   --->   Operation 58 'load' 'w_imag_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %b_real_V"   --->   Operation 59 'sext' 'sext_ln1273' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %w_real_V"   --->   Operation 60 'sext' 'sext_ln1273_22' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i32 %b_imag_V"   --->   Operation 61 'sext' 'sext_ln1273_23' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i18 %w_imag_V"   --->   Operation 62 'sext' 'sext_ln1273_24' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22"   --->   Operation 63 'mul' 'mul_ln813' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24"   --->   Operation 64 'mul' 'mul_ln1348' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24"   --->   Operation 65 'mul' 'mul_ln813_10' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %k" [radixfft/core.cpp:181]   --->   Operation 66 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22"   --->   Operation 67 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24"   --->   Operation 68 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24"   --->   Operation 69 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22"   --->   Operation 70 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i32 %b_real_V_24"   --->   Operation 71 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i18 %w_real_V_5"   --->   Operation 72 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i32 %b_imag_V_32"   --->   Operation 73 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i18 %w_imag_V_5"   --->   Operation 74 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26"   --->   Operation 75 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28"   --->   Operation 76 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 77 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%a_real_V_35 = load i2 %e_out_real_V_addr" [radixfft/core.cpp:192]   --->   Operation 78 'load' 'a_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%e_out_imag_V_11_addr = getelementptr i32 %e_out_imag_V_11, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 79 'getelementptr' 'e_out_imag_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%a_imag_V_32 = load i2 %e_out_imag_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 80 'load' 'a_imag_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 81 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 81 'sub' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%r_real_V_74 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 82 'partselect' 'r_real_V_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22"   --->   Operation 83 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26"   --->   Operation 84 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28"   --->   Operation 85 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28"   --->   Operation 86 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26"   --->   Operation 87 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (2.32ns)   --->   "%a_real_V_35 = load i2 %e_out_real_V_addr" [radixfft/core.cpp:192]   --->   Operation 88 'load' 'a_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%a_imag_V_32 = load i2 %e_out_imag_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 89 'load' 'a_imag_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 90 [1/1] (3.10ns)   --->   "%ret_V_13 = add i48 %mul_ln1347, i48 %mul_ln813_10"   --->   Operation 90 'add' 'ret_V_13' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%r_imag_V_85 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_13, i32 16, i32 47"   --->   Operation 91 'partselect' 'r_imag_V_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.10ns)   --->   "%ret_V_14 = sub i48 %mul_ln813_11, i48 %mul_ln1348_4"   --->   Operation 92 'sub' 'ret_V_14' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%r_real_V_75 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_14, i32 16, i32 47"   --->   Operation 93 'partselect' 'r_real_V_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28"   --->   Operation 94 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26"   --->   Operation 95 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.55ns)   --->   "%r_real_V_76 = add i32 %r_real_V_75, i32 %r_real_V_74"   --->   Operation 96 'add' 'r_real_V_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%r_real_V_77 = sub i32 %r_real_V_74, i32 %r_real_V_75"   --->   Operation 97 'sub' 'r_real_V_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 98 [1/1] (3.10ns)   --->   "%ret_V_15 = add i48 %mul_ln1347_4, i48 %mul_ln813_12"   --->   Operation 98 'add' 'ret_V_15' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%r_imag_V_86 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_15, i32 16, i32 47"   --->   Operation 99 'partselect' 'r_imag_V_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%r_imag_V_87 = add i32 %r_imag_V_86, i32 %r_imag_V_85"   --->   Operation 100 'add' 'r_imag_V_87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.55ns)   --->   "%r_imag_V_88 = sub i32 %r_imag_V_85, i32 %r_imag_V_86"   --->   Operation 101 'sub' 'r_imag_V_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 102 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%a_imag_V_30 = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:192]   --->   Operation 103 'load' 'a_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 104 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %a_real_V_35, i32 %r_real_V_76"   --->   Operation 104 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 105 'getelementptr' 'out_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln192 = store i32 %r_real_V, i2 %out_real_0_addr" [radixfft/core.cpp:192]   --->   Operation 106 'store' 'store_ln192' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%e_out_real_V_11_addr = getelementptr i32 %e_out_real_V_11, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 107 'getelementptr' 'e_out_real_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.32ns)   --->   "%a_real_V_37 = load i2 %e_out_real_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 108 'load' 'a_real_V_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (2.55ns)   --->   "%r_imag_V_82 = sub i32 %a_imag_V_32, i32 %r_real_V_77"   --->   Operation 109 'sub' 'r_imag_V_82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 110 'getelementptr' 'out_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln193 = store i32 %r_imag_V_82, i2 %out_imag_1_addr" [radixfft/core.cpp:193]   --->   Operation 111 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 112 [1/1] (2.55ns)   --->   "%r_real_V_72 = sub i32 %a_real_V_35, i32 %r_real_V_76"   --->   Operation 112 'sub' 'r_real_V_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln181" [radixfft/core.cpp:194]   --->   Operation 113 'getelementptr' 'out_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln194 = store i32 %r_real_V_72, i2 %out_real_2_addr" [radixfft/core.cpp:194]   --->   Operation 114 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (2.55ns)   --->   "%r_imag_V_84 = add i32 %a_imag_V_32, i32 %r_real_V_77"   --->   Operation 115 'add' 'r_imag_V_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln181" [radixfft/core.cpp:195]   --->   Operation 116 'getelementptr' 'out_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 %r_imag_V_84, i2 %out_imag_3_addr" [radixfft/core.cpp:195]   --->   Operation 117 'store' 'store_ln195' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 7.19>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:182]   --->   Operation 118 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [radixfft/core.cpp:75]   --->   Operation 119 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (2.32ns)   --->   "%a_imag_V_30 = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:192]   --->   Operation 120 'load' 'a_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %a_imag_V_30, i32 %r_imag_V_87"   --->   Operation 121 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 122 'getelementptr' 'out_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln192 = store i32 %r_imag_V, i2 %out_imag_0_addr" [radixfft/core.cpp:192]   --->   Operation 123 'store' 'store_ln192' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 124 [1/2] (2.32ns)   --->   "%a_real_V_37 = load i2 %e_out_real_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 124 'load' 'a_real_V_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%r_real_V_71 = add i32 %a_real_V_37, i32 %r_imag_V_88"   --->   Operation 125 'add' 'r_real_V_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 126 'getelementptr' 'out_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln193 = store i32 %r_real_V_71, i2 %out_real_1_addr" [radixfft/core.cpp:193]   --->   Operation 127 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 128 [1/1] (2.55ns)   --->   "%r_imag_V_83 = sub i32 %a_imag_V_30, i32 %r_imag_V_87"   --->   Operation 128 'sub' 'r_imag_V_83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln181" [radixfft/core.cpp:194]   --->   Operation 129 'getelementptr' 'out_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln194 = store i32 %r_imag_V_83, i2 %out_imag_2_addr" [radixfft/core.cpp:194]   --->   Operation 130 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 131 [1/1] (2.55ns)   --->   "%r_real_V_73 = sub i32 %a_real_V_37, i32 %r_imag_V_88"   --->   Operation 131 'sub' 'r_real_V_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln181" [radixfft/core.cpp:195]   --->   Operation 132 'getelementptr' 'out_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 %r_real_V_73, i2 %out_real_3_addr" [radixfft/core.cpp:195]   --->   Operation 133 'store' 'store_ln195' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body67" [radixfft/core.cpp:181]   --->   Operation 134 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ r_real_V_132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_133]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_134]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_135]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_147]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_148]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_149]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_150]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_138]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_139]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_153]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_155]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_3                   (alloca           ) [ 010000000]
r_imag_V_156_read     (read             ) [ 000000000]
r_imag_V_155_read     (read             ) [ 000000000]
r_imag_V_154_read     (read             ) [ 000000000]
r_imag_V_153_read     (read             ) [ 000000000]
r_real_V_141_read     (read             ) [ 000000000]
r_real_V_140_read     (read             ) [ 000000000]
r_real_V_139_read     (read             ) [ 000000000]
r_real_V_138_read     (read             ) [ 000000000]
r_imag_V_150_read     (read             ) [ 000000000]
r_imag_V_149_read     (read             ) [ 000000000]
r_imag_V_148_read     (read             ) [ 000000000]
r_imag_V_147_read     (read             ) [ 000000000]
r_real_V_135_read     (read             ) [ 000000000]
r_real_V_134_read     (read             ) [ 000000000]
r_real_V_133_read     (read             ) [ 000000000]
r_real_V_132_read     (read             ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
k                     (load             ) [ 011110000]
icmp_ln181            (icmp             ) [ 011111000]
empty                 (speclooptripcount) [ 000000000]
add_ln181             (add              ) [ 000000000]
br_ln181              (br               ) [ 000000000]
empty_58              (trunc            ) [ 001000000]
tmp_s                 (bitconcatenate   ) [ 001000000]
zext_ln79             (zext             ) [ 000000000]
TWIDDLE_REAL_V_addr   (getelementptr    ) [ 001000000]
TWIDDLE_IMAG_V_addr   (getelementptr    ) [ 001000000]
b_real_V              (mux              ) [ 001100000]
b_imag_V              (mux              ) [ 001100000]
b_real_V_24           (mux              ) [ 011110000]
b_imag_V_32           (mux              ) [ 011110000]
store_ln181           (store            ) [ 000000000]
zext_ln79_5           (zext             ) [ 000000000]
w_real_V              (load             ) [ 000100000]
w_imag_V              (load             ) [ 000100000]
p_shl2                (bitconcatenate   ) [ 000000000]
empty_59              (sub              ) [ 000000000]
zext_ln79_6           (zext             ) [ 000000000]
TWIDDLE_REAL_V_addr_4 (getelementptr    ) [ 000100000]
TWIDDLE_IMAG_V_addr_4 (getelementptr    ) [ 000100000]
w_real_V_5            (load             ) [ 010010000]
w_imag_V_5            (load             ) [ 010010000]
sext_ln1273           (sext             ) [ 010010000]
sext_ln1273_22        (sext             ) [ 011011000]
sext_ln1273_23        (sext             ) [ 011011000]
sext_ln1273_24        (sext             ) [ 010010000]
zext_ln181            (zext             ) [ 011101111]
mul_ln813             (mul              ) [ 001001000]
mul_ln1348            (mul              ) [ 001001000]
mul_ln813_10          (mul              ) [ 001101100]
sext_ln1273_25        (sext             ) [ 001101100]
sext_ln1273_26        (sext             ) [ 001101100]
sext_ln1273_27        (sext             ) [ 001101100]
sext_ln1273_28        (sext             ) [ 001101100]
e_out_real_V_addr     (getelementptr    ) [ 001001000]
e_out_imag_V_11_addr  (getelementptr    ) [ 001001000]
ret_V                 (sub              ) [ 000000000]
r_real_V_74           (partselect       ) [ 000100100]
mul_ln1347            (mul              ) [ 000100100]
mul_ln813_11          (mul              ) [ 000100100]
mul_ln1348_4          (mul              ) [ 000100100]
a_real_V_35           (load             ) [ 010100110]
a_imag_V_32           (load             ) [ 010100110]
ret_V_13              (add              ) [ 000000000]
r_imag_V_85           (partselect       ) [ 010000010]
ret_V_14              (sub              ) [ 000000000]
r_real_V_75           (partselect       ) [ 000000000]
mul_ln813_12          (mul              ) [ 010000010]
mul_ln1347_4          (mul              ) [ 010000010]
r_real_V_76           (add              ) [ 010000010]
r_real_V_77           (sub              ) [ 010000010]
ret_V_15              (add              ) [ 000000000]
r_imag_V_86           (partselect       ) [ 000000000]
r_imag_V_87           (add              ) [ 001000001]
r_imag_V_88           (sub              ) [ 001000001]
e_out_imag_V_addr     (getelementptr    ) [ 001000001]
r_real_V              (add              ) [ 000000000]
out_real_0_addr       (getelementptr    ) [ 000000000]
store_ln192           (store            ) [ 000000000]
e_out_real_V_11_addr  (getelementptr    ) [ 001000001]
r_imag_V_82           (sub              ) [ 000000000]
out_imag_1_addr       (getelementptr    ) [ 000000000]
store_ln193           (store            ) [ 000000000]
r_real_V_72           (sub              ) [ 000000000]
out_real_2_addr       (getelementptr    ) [ 000000000]
store_ln194           (store            ) [ 000000000]
r_imag_V_84           (add              ) [ 000000000]
out_imag_3_addr       (getelementptr    ) [ 000000000]
store_ln195           (store            ) [ 000000000]
specpipeline_ln182    (specpipeline     ) [ 000000000]
specloopname_ln75     (specloopname     ) [ 000000000]
a_imag_V_30           (load             ) [ 000000000]
r_imag_V              (add              ) [ 000000000]
out_imag_0_addr       (getelementptr    ) [ 000000000]
store_ln192           (store            ) [ 000000000]
a_real_V_37           (load             ) [ 000000000]
r_real_V_71           (add              ) [ 000000000]
out_real_1_addr       (getelementptr    ) [ 000000000]
store_ln193           (store            ) [ 000000000]
r_imag_V_83           (sub              ) [ 000000000]
out_imag_2_addr       (getelementptr    ) [ 000000000]
store_ln194           (store            ) [ 000000000]
r_real_V_73           (sub              ) [ 000000000]
out_real_3_addr       (getelementptr    ) [ 000000000]
store_ln195           (store            ) [ 000000000]
br_ln181              (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_imag_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_imag_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_imag_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_imag_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_real_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_real_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_real_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_real_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r_real_V_132">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_132"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="r_real_V_133">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_133"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="r_real_V_134">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_134"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="r_real_V_135">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_135"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="r_imag_V_147">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_147"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="r_imag_V_148">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_148"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="r_imag_V_149">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_149"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="r_imag_V_150">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_150"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="r_real_V_138">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_138"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="r_real_V_139">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_139"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="r_real_V_140">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_140"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="r_real_V_141">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_141"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="r_imag_V_153">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_153"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="r_imag_V_154">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_154"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="r_imag_V_155">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_155"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="r_imag_V_156">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_156"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="e_out_real_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="e_out_imag_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="e_out_real_V_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="e_out_imag_V_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="k_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_imag_V_156_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_156_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_imag_V_155_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_155_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_imag_V_154_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_154_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_imag_V_153_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_153_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_real_V_141_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_141_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_real_V_140_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_140_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_real_V_139_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_139_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_real_V_138_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_138_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r_imag_V_150_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_150_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_imag_V_149_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_149_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_imag_V_148_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_148_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="r_imag_V_147_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_147_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_real_V_135_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_135_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_real_V_134_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_134_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_real_V_133_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_133_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_real_V_132_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_132_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="TWIDDLE_REAL_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_real_V/1 w_real_V_5/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="TWIDDLE_IMAG_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_imag_V/1 w_imag_V_5/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="TWIDDLE_REAL_V_addr_4_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="18" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr_4/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="TWIDDLE_IMAG_V_addr_4_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr_4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="e_out_real_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_addr/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_35/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="e_out_imag_V_11_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_11_addr/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_32/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="e_out_imag_V_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="3"/>
<pin id="276" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_addr/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_30/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="out_real_0_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="3"/>
<pin id="289" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_0_addr/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln192_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="e_out_real_V_11_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="3"/>
<pin id="302" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_11_addr/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_37/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="out_imag_1_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="3"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_1_addr/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln193_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="out_real_2_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="3"/>
<pin id="328" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_2_addr/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln194_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="out_imag_3_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="3"/>
<pin id="341" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_3_addr/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln195_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="out_imag_0_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="3" slack="4"/>
<pin id="354" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_0_addr/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln192_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="out_real_1_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="4"/>
<pin id="367" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_1_addr/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln193_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="out_imag_2_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="4"/>
<pin id="380" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_2_addr/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln194_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="out_real_3_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="4"/>
<pin id="393" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_3_addr/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln195_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/8 "/>
</bind>
</comp>

<comp id="402" class="1005" name="reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="18" slack="1"/>
<pin id="404" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_real_V w_real_V_5 "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="1"/>
<pin id="408" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_imag_V w_imag_V_5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln0_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="k_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln181_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln181_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_58_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_58/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln79_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="b_real_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="0" index="3" bw="32" slack="0"/>
<pin id="453" dir="0" index="4" bw="32" slack="0"/>
<pin id="454" dir="0" index="5" bw="2" slack="0"/>
<pin id="455" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="b_imag_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="0" index="3" bw="32" slack="0"/>
<pin id="467" dir="0" index="4" bw="32" slack="0"/>
<pin id="468" dir="0" index="5" bw="2" slack="0"/>
<pin id="469" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="b_real_V_24_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="0" index="3" bw="32" slack="0"/>
<pin id="481" dir="0" index="4" bw="32" slack="0"/>
<pin id="482" dir="0" index="5" bw="2" slack="0"/>
<pin id="483" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V_24/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="b_imag_V_32_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="0" index="3" bw="32" slack="0"/>
<pin id="495" dir="0" index="4" bw="32" slack="0"/>
<pin id="496" dir="0" index="5" bw="2" slack="0"/>
<pin id="497" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V_32/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln181_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="3" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln79_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_shl2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="1"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_59_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_59/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln79_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_6/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln1273_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2"/>
<pin id="533" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1273_22_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="1"/>
<pin id="536" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_22/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1273_23_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_23/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln1273_24_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="1"/>
<pin id="543" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_24/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="18" slack="0"/>
<pin id="548" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="18" slack="0"/>
<pin id="554" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="18" slack="0"/>
<pin id="560" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_10/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln181_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="3"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="18" slack="1"/>
<pin id="571" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1273_25_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_25/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln1273_26_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="1"/>
<pin id="577" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_26/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln1273_27_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="3"/>
<pin id="581" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_27/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln1273_28_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="18" slack="1"/>
<pin id="584" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_28/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="18" slack="0"/>
<pin id="589" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_11/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="18" slack="0"/>
<pin id="595" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_4/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="ret_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="48" slack="1"/>
<pin id="600" dir="0" index="1" bw="48" slack="1"/>
<pin id="601" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="r_real_V_74_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="48" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_74/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="18" slack="1"/>
<pin id="615" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_12/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="0" index="1" bw="18" slack="1"/>
<pin id="619" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_4/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="ret_V_13_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="48" slack="1"/>
<pin id="622" dir="0" index="1" bw="48" slack="2"/>
<pin id="623" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_imag_V_85_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="48" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="7" slack="0"/>
<pin id="629" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_85/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ret_V_14_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="48" slack="1"/>
<pin id="636" dir="0" index="1" bw="48" slack="1"/>
<pin id="637" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_real_V_75_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="48" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="7" slack="0"/>
<pin id="643" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_75/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="r_real_V_76_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_76/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="r_real_V_77_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_77/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ret_V_15_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="48" slack="1"/>
<pin id="660" dir="0" index="1" bw="48" slack="1"/>
<pin id="661" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="r_imag_V_86_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="48" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_86/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="r_imag_V_87_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="1"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_87/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_imag_V_88_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_88/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="r_real_V_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="r_imag_V_82_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_82/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_real_V_72_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_72/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_imag_V_84_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="2"/>
<pin id="699" dir="0" index="1" bw="32" slack="1"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_84/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="r_imag_V_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="1"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="r_real_V_71_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_71/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="r_imag_V_83_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_83/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_real_V_73_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_73/8 "/>
</bind>
</comp>

<comp id="726" class="1005" name="k_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="k_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="3"/>
<pin id="735" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln181_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="742" class="1005" name="empty_58_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_s_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="752" class="1005" name="TWIDDLE_REAL_V_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="1"/>
<pin id="754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="TWIDDLE_IMAG_V_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="1"/>
<pin id="759" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="b_real_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="767" class="1005" name="b_imag_V_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="772" class="1005" name="b_real_V_24_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_real_V_24 "/>
</bind>
</comp>

<comp id="777" class="1005" name="b_imag_V_32_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="3"/>
<pin id="779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_imag_V_32 "/>
</bind>
</comp>

<comp id="782" class="1005" name="TWIDDLE_REAL_V_addr_4_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="1"/>
<pin id="784" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr_4 "/>
</bind>
</comp>

<comp id="787" class="1005" name="TWIDDLE_IMAG_V_addr_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="1"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="sext_ln1273_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="48" slack="1"/>
<pin id="794" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="798" class="1005" name="sext_ln1273_22_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="48" slack="1"/>
<pin id="800" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_22 "/>
</bind>
</comp>

<comp id="804" class="1005" name="sext_ln1273_23_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="48" slack="1"/>
<pin id="806" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_23 "/>
</bind>
</comp>

<comp id="810" class="1005" name="sext_ln1273_24_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="48" slack="1"/>
<pin id="812" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_24 "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln181_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="3"/>
<pin id="818" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln181 "/>
</bind>
</comp>

<comp id="830" class="1005" name="mul_ln813_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="48" slack="1"/>
<pin id="832" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813 "/>
</bind>
</comp>

<comp id="835" class="1005" name="mul_ln1348_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="48" slack="1"/>
<pin id="837" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348 "/>
</bind>
</comp>

<comp id="840" class="1005" name="mul_ln813_10_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="48" slack="2"/>
<pin id="842" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln813_10 "/>
</bind>
</comp>

<comp id="845" class="1005" name="sext_ln1273_25_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="48" slack="1"/>
<pin id="847" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_25 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sext_ln1273_26_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="48" slack="1"/>
<pin id="853" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_26 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln1273_27_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="48" slack="1"/>
<pin id="859" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_27 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sext_ln1273_28_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="48" slack="1"/>
<pin id="865" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_28 "/>
</bind>
</comp>

<comp id="869" class="1005" name="e_out_real_V_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="1"/>
<pin id="871" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="e_out_imag_V_11_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="1"/>
<pin id="876" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_11_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="r_real_V_74_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_74 "/>
</bind>
</comp>

<comp id="885" class="1005" name="mul_ln1347_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="48" slack="1"/>
<pin id="887" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="890" class="1005" name="mul_ln813_11_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="48" slack="1"/>
<pin id="892" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_11 "/>
</bind>
</comp>

<comp id="895" class="1005" name="mul_ln1348_4_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="48" slack="1"/>
<pin id="897" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348_4 "/>
</bind>
</comp>

<comp id="900" class="1005" name="a_real_V_35_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="2"/>
<pin id="902" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_real_V_35 "/>
</bind>
</comp>

<comp id="906" class="1005" name="a_imag_V_32_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="2"/>
<pin id="908" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_imag_V_32 "/>
</bind>
</comp>

<comp id="912" class="1005" name="r_imag_V_85_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_85 "/>
</bind>
</comp>

<comp id="918" class="1005" name="mul_ln813_12_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="48" slack="1"/>
<pin id="920" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_12 "/>
</bind>
</comp>

<comp id="923" class="1005" name="mul_ln1347_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="48" slack="1"/>
<pin id="925" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_4 "/>
</bind>
</comp>

<comp id="928" class="1005" name="r_real_V_76_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_76 "/>
</bind>
</comp>

<comp id="934" class="1005" name="r_real_V_77_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_77 "/>
</bind>
</comp>

<comp id="940" class="1005" name="r_imag_V_87_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_87 "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_imag_V_88_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_88 "/>
</bind>
</comp>

<comp id="952" class="1005" name="e_out_imag_V_addr_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="2" slack="1"/>
<pin id="954" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_addr "/>
</bind>
</comp>

<comp id="957" class="1005" name="e_out_real_V_11_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="1"/>
<pin id="959" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_11_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="78" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="78" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="211" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="224" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="415" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="72" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="198" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="192" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="186" pin="2"/><net_sink comp="448" pin=3"/></net>

<net id="460"><net_src comp="180" pin="2"/><net_sink comp="448" pin=4"/></net>

<net id="461"><net_src comp="430" pin="1"/><net_sink comp="448" pin=5"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="174" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="168" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="162" pin="2"/><net_sink comp="462" pin=3"/></net>

<net id="474"><net_src comp="156" pin="2"/><net_sink comp="462" pin=4"/></net>

<net id="475"><net_src comp="430" pin="1"/><net_sink comp="462" pin=5"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="150" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="144" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="138" pin="2"/><net_sink comp="476" pin=3"/></net>

<net id="488"><net_src comp="132" pin="2"/><net_sink comp="476" pin=4"/></net>

<net id="489"><net_src comp="430" pin="1"/><net_sink comp="476" pin=5"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="126" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="120" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="114" pin="2"/><net_sink comp="490" pin=3"/></net>

<net id="502"><net_src comp="108" pin="2"/><net_sink comp="490" pin=4"/></net>

<net id="503"><net_src comp="430" pin="1"/><net_sink comp="490" pin=5"/></net>

<net id="508"><net_src comp="424" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="537"><net_src comp="402" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="406" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="531" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="534" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="541" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="531" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="541" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="578"><net_src comp="402" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="406" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="572" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="575" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="579" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="582" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="608"><net_src comp="86" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="90" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="90" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="644"><net_src comp="86" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="88" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="652"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="638" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="668"><net_src comp="86" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="90" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="676"><net_src comp="662" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="662" pin="4"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="682" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="691"><net_src comp="687" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="696"><net_src comp="692" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="701"><net_src comp="697" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="706"><net_src comp="279" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="702" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="712"><net_src comp="305" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="708" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="718"><net_src comp="279" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="714" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="724"><net_src comp="305" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="720" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="729"><net_src comp="104" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="736"><net_src comp="415" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="741"><net_src comp="418" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="430" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="750"><net_src comp="434" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="755"><net_src comp="204" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="760"><net_src comp="217" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="765"><net_src comp="448" pin="6"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="770"><net_src comp="462" pin="6"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="775"><net_src comp="476" pin="6"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="780"><net_src comp="490" pin="6"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="785"><net_src comp="230" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="790"><net_src comp="238" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="795"><net_src comp="531" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="801"><net_src comp="534" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="807"><net_src comp="538" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="813"><net_src comp="541" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="819"><net_src comp="563" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="827"><net_src comp="816" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="828"><net_src comp="816" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="829"><net_src comp="816" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="833"><net_src comp="545" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="838"><net_src comp="551" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="843"><net_src comp="557" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="848"><net_src comp="572" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="854"><net_src comp="575" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="860"><net_src comp="579" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="866"><net_src comp="582" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="872"><net_src comp="246" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="877"><net_src comp="259" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="882"><net_src comp="602" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="888"><net_src comp="568" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="893"><net_src comp="586" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="898"><net_src comp="592" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="903"><net_src comp="253" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="909"><net_src comp="266" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="915"><net_src comp="624" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="921"><net_src comp="612" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="926"><net_src comp="616" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="931"><net_src comp="648" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="937"><net_src comp="653" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="943"><net_src comp="672" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="949"><net_src comp="677" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="955"><net_src comp="272" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="960"><net_src comp="298" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="305" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_imag_3 | {7 }
	Port: out_imag_2 | {8 }
	Port: out_imag_1 | {7 }
	Port: out_imag_0 | {8 }
	Port: out_real_3 | {8 }
	Port: out_real_2 | {7 }
	Port: out_real_1 | {8 }
	Port: out_real_0 | {7 }
 - Input state : 
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_132 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_133 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_134 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_135 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_147 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_148 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_149 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_150 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_138 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_139 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_140 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_real_V_141 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_153 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_154 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_155 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : r_imag_V_156 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : e_out_real_V | {4 5 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : e_out_imag_V | {7 8 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : e_out_real_V_11 | {7 8 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : e_out_imag_V_11 | {4 5 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : TWIDDLE_REAL_V | {1 2 3 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_181_3 : TWIDDLE_IMAG_V | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		k : 1
		icmp_ln181 : 2
		add_ln181 : 2
		br_ln181 : 3
		empty_58 : 2
		tmp_s : 3
		zext_ln79 : 4
		TWIDDLE_REAL_V_addr : 5
		w_real_V : 6
		TWIDDLE_IMAG_V_addr : 5
		w_imag_V : 6
		b_real_V : 3
		b_imag_V : 3
		b_real_V_24 : 3
		b_imag_V_32 : 3
		store_ln181 : 3
	State 2
		empty_59 : 1
		zext_ln79_6 : 2
		TWIDDLE_REAL_V_addr_4 : 3
		w_real_V_5 : 4
		TWIDDLE_IMAG_V_addr_4 : 3
		w_imag_V_5 : 4
	State 3
		mul_ln813 : 1
		mul_ln1348 : 1
		mul_ln813_10 : 1
	State 4
		mul_ln813_11 : 1
		mul_ln1348_4 : 1
		e_out_real_V_addr : 1
		a_real_V_35 : 2
		e_out_imag_V_11_addr : 1
		a_imag_V_32 : 2
	State 5
		r_real_V_74 : 1
	State 6
		r_imag_V_85 : 1
		r_real_V_75 : 1
		r_real_V_76 : 2
		r_real_V_77 : 2
	State 7
		r_imag_V_86 : 1
		r_imag_V_87 : 2
		r_imag_V_88 : 2
		a_imag_V_30 : 1
		store_ln192 : 1
		a_real_V_37 : 1
		store_ln193 : 1
		store_ln194 : 1
		store_ln195 : 1
	State 8
		r_imag_V : 1
		store_ln192 : 2
		r_real_V_71 : 1
		store_ln193 : 2
		r_imag_V_83 : 1
		store_ln194 : 2
		r_real_V_73 : 1
		store_ln195 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_545          |    2    |   165   |    50   |
|          |           grp_fu_551          |    2    |   165   |    50   |
|          |           grp_fu_557          |    2    |   165   |    50   |
|    mul   |           grp_fu_568          |    2    |   165   |    50   |
|          |           grp_fu_586          |    2    |   165   |    50   |
|          |           grp_fu_592          |    2    |   165   |    50   |
|          |           grp_fu_612          |    2    |   165   |    50   |
|          |           grp_fu_616          |    2    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_59_fu_519        |    0    |    0    |    14   |
|          |          ret_V_fu_598         |    0    |    0    |    55   |
|          |        ret_V_14_fu_634        |    0    |    0    |    55   |
|          |       r_real_V_77_fu_653      |    0    |    0    |    39   |
|    sub   |       r_imag_V_88_fu_677      |    0    |    0    |    39   |
|          |       r_imag_V_82_fu_687      |    0    |    0    |    39   |
|          |       r_real_V_72_fu_692      |    0    |    0    |    39   |
|          |       r_imag_V_83_fu_714      |    0    |    0    |    39   |
|          |       r_real_V_73_fu_720      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln181_fu_424       |    0    |    0    |    11   |
|          |        ret_V_13_fu_620        |    0    |    0    |    55   |
|          |       r_real_V_76_fu_648      |    0    |    0    |    39   |
|          |        ret_V_15_fu_658        |    0    |    0    |    55   |
|    add   |       r_imag_V_87_fu_672      |    0    |    0    |    39   |
|          |        r_real_V_fu_682        |    0    |    0    |    39   |
|          |       r_imag_V_84_fu_697      |    0    |    0    |    39   |
|          |        r_imag_V_fu_702        |    0    |    0    |    39   |
|          |       r_real_V_71_fu_708      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        b_real_V_fu_448        |    0    |    0    |    20   |
|    mux   |        b_imag_V_fu_462        |    0    |    0    |    20   |
|          |       b_real_V_24_fu_476      |    0    |    0    |    20   |
|          |       b_imag_V_32_fu_490      |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln181_fu_418       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          | r_imag_V_156_read_read_fu_108 |    0    |    0    |    0    |
|          | r_imag_V_155_read_read_fu_114 |    0    |    0    |    0    |
|          | r_imag_V_154_read_read_fu_120 |    0    |    0    |    0    |
|          | r_imag_V_153_read_read_fu_126 |    0    |    0    |    0    |
|          | r_real_V_141_read_read_fu_132 |    0    |    0    |    0    |
|          | r_real_V_140_read_read_fu_138 |    0    |    0    |    0    |
|          | r_real_V_139_read_read_fu_144 |    0    |    0    |    0    |
|   read   | r_real_V_138_read_read_fu_150 |    0    |    0    |    0    |
|          | r_imag_V_150_read_read_fu_156 |    0    |    0    |    0    |
|          | r_imag_V_149_read_read_fu_162 |    0    |    0    |    0    |
|          | r_imag_V_148_read_read_fu_168 |    0    |    0    |    0    |
|          | r_imag_V_147_read_read_fu_174 |    0    |    0    |    0    |
|          | r_real_V_135_read_read_fu_180 |    0    |    0    |    0    |
|          | r_real_V_134_read_read_fu_186 |    0    |    0    |    0    |
|          | r_real_V_133_read_read_fu_192 |    0    |    0    |    0    |
|          | r_real_V_132_read_read_fu_198 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_58_fu_430        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_434         |    0    |    0    |    0    |
|          |         p_shl2_fu_512         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln79_fu_442       |    0    |    0    |    0    |
|   zext   |       zext_ln79_5_fu_509      |    0    |    0    |    0    |
|          |       zext_ln79_6_fu_525      |    0    |    0    |    0    |
|          |       zext_ln181_fu_563       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln1273_fu_531      |    0    |    0    |    0    |
|          |     sext_ln1273_22_fu_534     |    0    |    0    |    0    |
|          |     sext_ln1273_23_fu_538     |    0    |    0    |    0    |
|   sext   |     sext_ln1273_24_fu_541     |    0    |    0    |    0    |
|          |     sext_ln1273_25_fu_572     |    0    |    0    |    0    |
|          |     sext_ln1273_26_fu_575     |    0    |    0    |    0    |
|          |     sext_ln1273_27_fu_579     |    0    |    0    |    0    |
|          |     sext_ln1273_28_fu_582     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       r_real_V_74_fu_602      |    0    |    0    |    0    |
|partselect|       r_imag_V_85_fu_624      |    0    |    0    |    0    |
|          |       r_real_V_75_fu_638      |    0    |    0    |    0    |
|          |       r_imag_V_86_fu_662      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   1320  |   1201  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|TWIDDLE_IMAG_V_addr_4_reg_787|    6   |
| TWIDDLE_IMAG_V_addr_reg_757 |    6   |
|TWIDDLE_REAL_V_addr_4_reg_782|    6   |
| TWIDDLE_REAL_V_addr_reg_752 |    6   |
|     a_imag_V_32_reg_906     |   32   |
|     a_real_V_35_reg_900     |   32   |
|     b_imag_V_32_reg_777     |   32   |
|       b_imag_V_reg_767      |   32   |
|     b_real_V_24_reg_772     |   32   |
|       b_real_V_reg_762      |   32   |
| e_out_imag_V_11_addr_reg_874|    2   |
|  e_out_imag_V_addr_reg_952  |    2   |
| e_out_real_V_11_addr_reg_957|    2   |
|  e_out_real_V_addr_reg_869  |    2   |
|       empty_58_reg_742      |    2   |
|      icmp_ln181_reg_738     |    1   |
|         k_3_reg_726         |    3   |
|          k_reg_733          |    3   |
|     mul_ln1347_4_reg_923    |   48   |
|      mul_ln1347_reg_885     |   48   |
|     mul_ln1348_4_reg_895    |   48   |
|      mul_ln1348_reg_835     |   48   |
|     mul_ln813_10_reg_840    |   48   |
|     mul_ln813_11_reg_890    |   48   |
|     mul_ln813_12_reg_918    |   48   |
|      mul_ln813_reg_830      |   48   |
|     r_imag_V_85_reg_912     |   32   |
|     r_imag_V_87_reg_940     |   32   |
|     r_imag_V_88_reg_946     |   32   |
|     r_real_V_74_reg_879     |   32   |
|     r_real_V_76_reg_928     |   32   |
|     r_real_V_77_reg_934     |   32   |
|           reg_402           |   18   |
|           reg_406           |   18   |
|    sext_ln1273_22_reg_798   |   48   |
|    sext_ln1273_23_reg_804   |   48   |
|    sext_ln1273_24_reg_810   |   48   |
|    sext_ln1273_25_reg_845   |   48   |
|    sext_ln1273_26_reg_851   |   48   |
|    sext_ln1273_27_reg_857   |   48   |
|    sext_ln1273_28_reg_863   |   48   |
|     sext_ln1273_reg_792     |   48   |
|        tmp_s_reg_747        |    4   |
|      zext_ln181_reg_816     |   64   |
+-----------------------------+--------+
|            Total            |  1297  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_224 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_253 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_545    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_545    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_551    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_551    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_557    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_557    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_586    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_586    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_592    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_592    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   564  || 25.8852 ||   166   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1320  |  1201  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   166  |
|  Register |    -   |    -   |  1297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   25   |  2617  |  1367  |
+-----------+--------+--------+--------+--------+
