#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun  8 10:28:55 2022
# Process ID: 26617
# Current directory: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_0_1_synth_1
# Command line: vivado -log CoreSight_Decode_CoreSight_L0_Decoder_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl
# Log file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_0_1_synth_1/CoreSight_Decode_CoreSight_L0_Decoder_0_1.vds
# Journal file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_0_1_synth_1/vivado.jou
# Running On: marvin, OS: Linux, CPU Frequency: 4298.883 MHz, CPU Physical cores: 6, Host memory: 16555 MB
#-----------------------------------------------------------
source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2749.496 ; gain = 2.016 ; free physical = 3202 ; free virtual = 6002
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top CoreSight_Decode_CoreSight_L0_Decoder_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27368
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.266 ; gain = 149.762 ; free physical = 176 ; free virtual = 1638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CoreSight_L0_Decoder' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_L0_Decoder' (1#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' (2#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3077.203 ; gain = 200.699 ; free physical = 629 ; free virtual = 1762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.016 ; gain = 218.512 ; free physical = 605 ; free virtual = 1739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.016 ; gain = 218.512 ; free physical = 605 ; free virtual = 1739
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.016 ; gain = 0.000 ; free physical = 566 ; free virtual = 1703
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.859 ; gain = 0.000 ; free physical = 155 ; free virtual = 1338
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:02 . Memory (MB): peak = 3255.672 ; gain = 23.812 ; free physical = 154 ; free virtual = 1158
