// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition"

// DATE "01/04/2011 20:25:22"

// 
// Device: Altera EP1S10F780C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lcd_ctrl (
	clk,
	reset,
	datain,
	cmd,
	cmd_valid,
	dataout,
	output_valid,
	busy);
input 	clk;
input 	reset;
input 	[7:0] datain;
input 	[2:0] cmd;
input 	cmd_valid;
output 	[7:0] dataout;
output 	output_valid;
output 	busy;

// Design Ports Information
// cmd_valid	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataout[0]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[2]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[5]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataout[7]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_valid	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// busy	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// datain[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmd[2]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmd[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmd[0]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[2]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[3]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[5]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[6]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[7]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lcd_ctrl_v.sdo");
// synopsys translate_on

wire \Add8~28 ;
wire \Add9~26 ;
wire \data[13][0]~regout ;
wire \data[28][0]~regout ;
wire \data[20][0]~regout ;
wire \data[21][0]~regout ;
wire \data[35][0]~regout ;
wire \data[33][0]~regout ;
wire \data[1][0]~regout ;
wire \data[16][0]~regout ;
wire \data[25][0]~regout ;
wire \data[24][0]~regout ;
wire \data[9][0]~regout ;
wire \data[4][0]~regout ;
wire \data[26][0]~regout ;
wire \data[27][0]~regout ;
wire \data[19][0]~regout ;
wire \data[18][0]~regout ;
wire \data[2][0]~regout ;
wire \data[34][0]~regout ;
wire \data[15][0]~regout ;
wire \data[23][0]~regout ;
wire \data[14][0]~regout ;
wire \data[3][0]~regout ;
wire \data[7][0]~regout ;
wire \data[13][1]~regout ;
wire \data[28][1]~regout ;
wire \data[21][1]~regout ;
wire \data[20][1]~regout ;
wire \data[4][1]~regout ;
wire \data[33][1]~regout ;
wire \data[1][1]~regout ;
wire \data[16][1]~regout ;
wire \data[25][1]~regout ;
wire \data[9][1]~regout ;
wire \data[24][1]~regout ;
wire \data[35][1]~regout ;
wire \data[27][1]~regout ;
wire \data[26][1]~regout ;
wire \data[19][1]~regout ;
wire \data[18][1]~regout ;
wire \data[2][1]~regout ;
wire \data[15][1]~regout ;
wire \data[34][1]~regout ;
wire \data[23][1]~regout ;
wire \data[14][1]~regout ;
wire \data[3][1]~regout ;
wire \data[7][1]~regout ;
wire \data[28][2]~regout ;
wire \data[13][2]~regout ;
wire \data[20][2]~regout ;
wire \data[21][2]~regout ;
wire \data[35][2]~regout ;
wire \data[33][2]~regout ;
wire \data[1][2]~regout ;
wire \data[16][2]~regout ;
wire \data[25][2]~regout ;
wire \data[24][2]~regout ;
wire \data[9][2]~regout ;
wire \data[4][2]~regout ;
wire \data[26][2]~regout ;
wire \data[27][2]~regout ;
wire \data[18][2]~regout ;
wire \data[10][2]~regout ;
wire \data[3][2]~regout ;
wire \data[34][2]~regout ;
wire \data[15][2]~regout ;
wire \data[14][2]~regout ;
wire \data[23][2]~regout ;
wire \data[2][2]~regout ;
wire \data[7][2]~regout ;
wire \data[13][3]~regout ;
wire \data[28][3]~regout ;
wire \data[21][3]~regout ;
wire \data[20][3]~regout ;
wire \data[4][3]~regout ;
wire \data[33][3]~regout ;
wire \data[1][3]~regout ;
wire \data[25][3]~regout ;
wire \data[17][3]~regout ;
wire \data[9][3]~regout ;
wire \data[24][3]~regout ;
wire \data[35][3]~regout ;
wire \data[27][3]~regout ;
wire \data[26][3]~regout ;
wire \data[19][3]~regout ;
wire \data[18][3]~regout ;
wire \data[2][3]~regout ;
wire \data[15][3]~regout ;
wire \data[34][3]~regout ;
wire \data[23][3]~regout ;
wire \data[14][3]~regout ;
wire \data[3][3]~regout ;
wire \data[7][3]~regout ;
wire \data[28][4]~regout ;
wire \data[13][4]~regout ;
wire \data[20][4]~regout ;
wire \data[21][4]~regout ;
wire \data[35][4]~regout ;
wire \data[33][4]~regout ;
wire \data[1][4]~regout ;
wire \data[16][4]~regout ;
wire \data[25][4]~regout ;
wire \data[24][4]~regout ;
wire \data[9][4]~regout ;
wire \data[4][4]~regout ;
wire \data[26][4]~regout ;
wire \data[27][4]~regout ;
wire \data[18][4]~regout ;
wire \data[10][4]~regout ;
wire \data[3][4]~regout ;
wire \data[34][4]~regout ;
wire \data[15][4]~regout ;
wire \data[14][4]~regout ;
wire \data[23][4]~regout ;
wire \data[2][4]~regout ;
wire \data[7][4]~regout ;
wire \data[13][5]~regout ;
wire \data[28][5]~regout ;
wire \data[21][5]~regout ;
wire \data[20][5]~regout ;
wire \data[4][5]~regout ;
wire \data[33][5]~regout ;
wire \data[1][5]~regout ;
wire \data[25][5]~regout ;
wire \data[17][5]~regout ;
wire \data[9][5]~regout ;
wire \data[24][5]~regout ;
wire \data[35][5]~regout ;
wire \data[27][5]~regout ;
wire \data[26][5]~regout ;
wire \data[19][5]~regout ;
wire \data[18][5]~regout ;
wire \data[2][5]~regout ;
wire \data[15][5]~regout ;
wire \data[34][5]~regout ;
wire \data[23][5]~regout ;
wire \data[14][5]~regout ;
wire \data[3][5]~regout ;
wire \data[7][5]~regout ;
wire \data[28][6]~regout ;
wire \data[13][6]~regout ;
wire \data[20][6]~regout ;
wire \data[21][6]~regout ;
wire \data[35][6]~regout ;
wire \data[33][6]~regout ;
wire \data[1][6]~regout ;
wire \data[16][6]~regout ;
wire \data[25][6]~regout ;
wire \data[24][6]~regout ;
wire \data[9][6]~regout ;
wire \data[4][6]~regout ;
wire \data[26][6]~regout ;
wire \data[27][6]~regout ;
wire \data[18][6]~regout ;
wire \data[10][6]~regout ;
wire \data[3][6]~regout ;
wire \data[34][6]~regout ;
wire \data[15][6]~regout ;
wire \data[14][6]~regout ;
wire \data[23][6]~regout ;
wire \data[2][6]~regout ;
wire \data[7][6]~regout ;
wire \data[13][7]~regout ;
wire \data[28][7]~regout ;
wire \data[21][7]~regout ;
wire \data[20][7]~regout ;
wire \data[4][7]~regout ;
wire \data[33][7]~regout ;
wire \data[1][7]~regout ;
wire \data[25][7]~regout ;
wire \data[17][7]~regout ;
wire \data[9][7]~regout ;
wire \data[24][7]~regout ;
wire \data[35][7]~regout ;
wire \data[27][7]~regout ;
wire \data[26][7]~regout ;
wire \data[19][7]~regout ;
wire \data[18][7]~regout ;
wire \data[2][7]~regout ;
wire \data[15][7]~regout ;
wire \data[34][7]~regout ;
wire \data[23][7]~regout ;
wire \data[14][7]~regout ;
wire \data[3][7]~regout ;
wire \data[7][7]~regout ;
wire \clk~combout ;
wire \addr3[5]~0_combout ;
wire \Mux17~2_combout ;
wire \Add15~25_combout ;
wire \Add4~25_combout ;
wire \addr3[5]~13_combout ;
wire \Add8~6_combout ;
wire \Add8~27_combout ;
wire \Add8~33_combout ;
wire \Add8~30_cout0 ;
wire \Add8~30COUT1_40 ;
wire \Add8~1_combout ;
wire \addr2[4]~4_combout ;
wire \Add11~0_combout ;
wire \addr1~0_combout ;
wire \reset~combout ;
wire \addr2[4]~2_combout ;
wire \state.S0~regout ;
wire \Mux93~222_combout ;
wire \counter[1]~4_combout ;
wire \Add1~0_combout ;
wire \counter~2_combout ;
wire \Mux93~158_combout ;
wire \Selector1~0_combout ;
wire \countersv[0]~14_combout ;
wire \countersv[0]~11 ;
wire \countersv[0]~11COUT1_22 ;
wire \countersv[1]~13 ;
wire \countersv[1]~13COUT1_24 ;
wire \countersv[2]~3 ;
wire \countersv[2]~3COUT1_26 ;
wire \countersv[3]~5 ;
wire \countersv[4]~7 ;
wire \countersv[4]~7COUT1_28 ;
wire \Equal1~0_combout ;
wire \countersv[0]~15_combout ;
wire \Decoder0~54_combout ;
wire \Equal1~1_combout ;
wire \state.S2~regout ;
wire \Selector2~0_combout ;
wire \state.S3~regout ;
wire \state.S1~regout ;
wire \Add8~7_combout ;
wire \Add11~2 ;
wire \Add11~2COUT1_31 ;
wire \Add11~12 ;
wire \Add11~12COUT1_33 ;
wire \Add11~22 ;
wire \Add11~22COUT1_35 ;
wire \Add11~5_combout ;
wire \addr3[5]~6_combout ;
wire \addr2[4]~3_combout ;
wire \addr2[4]~5_combout ;
wire \addr2[4]~6_combout ;
wire \addr2[4]~7_combout ;
wire \addr2[4]~8_combout ;
wire \always9~0_combout ;
wire \always9~1_combout ;
wire \addr2[4]~14_combout ;
wire \addr2[4]~9_combout ;
wire \addr2[4]~10_combout ;
wire \addr2[4]~11_combout ;
wire \Add8~3 ;
wire \Add8~3COUT1_42 ;
wire \Add8~12_combout ;
wire \Add11~10_combout ;
wire \addr1~1_combout ;
wire \Add8~14 ;
wire \Add8~14COUT1_44 ;
wire \Add8~22_combout ;
wire \Add11~20_combout ;
wire \addr1~2_combout ;
wire \Add8~24 ;
wire \Add8~9 ;
wire \Add8~9COUT1_46 ;
wire \Add8~17_combout ;
wire \Add11~7 ;
wire \Add11~7COUT1_37 ;
wire \Add11~15_combout ;
wire \always9~2_combout ;
wire \always9~3_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~3_combout ;
wire \Add4~27 ;
wire \Add4~27COUT1_36 ;
wire \Add4~0_combout ;
wire \Add10~0_combout ;
wire \addr3~2_combout ;
wire \Add7~0_combout ;
wire \Add15~27 ;
wire \Add15~27COUT1_36 ;
wire \Add15~0_combout ;
wire \addr3~1_combout ;
wire \addr3~3_combout ;
wire \addr3[5]~4_combout ;
wire \addr3[5]~5_combout ;
wire \addr3[5]~7_combout ;
wire \addr3[5]~8_combout ;
wire \addr3[5]~9_combout ;
wire \Add10~2 ;
wire \Add10~2COUT1_33 ;
wire \Add10~10_combout ;
wire \Add10~15_combout ;
wire \Add4~2 ;
wire \Add4~2COUT1_38 ;
wire \Add4~10_combout ;
wire \addr3~14_combout ;
wire \Add7~2 ;
wire \Add7~2COUT1_31 ;
wire \Add7~10_combout ;
wire \Add15~2 ;
wire \Add15~2COUT1_38 ;
wire \Add15~10_combout ;
wire \addr3~15_combout ;
wire \Add10~12 ;
wire \Add10~12COUT1_35 ;
wire \Add10~22_combout ;
wire \addr3~19_combout ;
wire \Add4~12 ;
wire \Add4~12COUT1_40 ;
wire \Add4~20_combout ;
wire \Add7~12 ;
wire \Add7~12COUT1_33 ;
wire \Add7~20_combout ;
wire \Add15~12 ;
wire \Add15~12COUT1_40 ;
wire \Add15~20_combout ;
wire \addr3~18_combout ;
wire \addr3~20_combout ;
wire \Add7~22 ;
wire \Add7~22COUT1_35 ;
wire \Add7~5_combout ;
wire \Add15~22 ;
wire \Add15~5_combout ;
wire \addr3~10_combout ;
wire \Add4~22 ;
wire \Add4~5_combout ;
wire \Add10~24 ;
wire \Add10~24COUT1_37 ;
wire \Add10~5_combout ;
wire \addr3~11_combout ;
wire \addr3~12_combout ;
wire \Mux93~218_combout ;
wire \Add13~0_combout ;
wire \Add9~28_cout0 ;
wire \Add9~28COUT1_37 ;
wire \Add9~1_combout ;
wire \Add13~2 ;
wire \Add13~2COUT1_31 ;
wire \Add13~10_combout ;
wire \addr2~13_combout ;
wire \Add9~3 ;
wire \Add9~3COUT1_39 ;
wire \Add9~11_combout ;
wire \Add13~12 ;
wire \Add13~12COUT1_33 ;
wire \Add13~20_combout ;
wire \Add9~13 ;
wire \Add9~13COUT1_41 ;
wire \Add9~21_combout ;
wire \Add9~23 ;
wire \Add9~6_combout ;
wire \Add13~22 ;
wire \Add13~22COUT1_35 ;
wire \Add13~5_combout ;
wire \addr2~12_combout ;
wire \Mux93~219_combout ;
wire \Mux93~220_combout ;
wire \Mux93~221_combout ;
wire \Mux93~223_combout ;
wire \Mux93~224_combout ;
wire \Mux93~225_combout ;
wire \Mux93~226_combout ;
wire \Mux93~98_combout ;
wire \Mux93~99_combout ;
wire \Mux93~71_combout ;
wire \Mux93~72_combout ;
wire \Add4~7 ;
wire \Add4~7COUT1_42 ;
wire \Add4~15_combout ;
wire \addr3~16_combout ;
wire \Add10~7 ;
wire \Add10~7COUT1_39 ;
wire \Add10~16_combout ;
wire \Add10~21_combout ;
wire \Add7~7 ;
wire \Add7~7COUT1_37 ;
wire \Add7~15_combout ;
wire \Add15~7 ;
wire \Add15~7COUT1_42 ;
wire \Add15~15_combout ;
wire \addr3~17_combout ;
wire \Add9~8 ;
wire \Add9~8COUT1_43 ;
wire \Add9~16_combout ;
wire \Add13~7 ;
wire \Add13~7COUT1_37 ;
wire \Add13~15_combout ;
wire \Mux93~30_combout ;
wire \Mux93~214_combout ;
wire \Mux93~162_combout ;
wire \Mux93~215_combout ;
wire \Mux93~216_combout ;
wire \Mux93~217_combout ;
wire \Mux93~68_combout ;
wire \Mux93~74_combout ;
wire \Mux93~75_combout ;
wire \Mux93~69_combout ;
wire \Mux93~70_combout ;
wire \Mux93~67_combout ;
wire \Mux93~89_combout ;
wire \Mux93~85_combout ;
wire \Mux93~86_combout ;
wire \Mux93~87_combout ;
wire \Mux93~49_combout ;
wire \Mux93~84_combout ;
wire \Mux93~124_combout ;
wire \Mux93~314_combout ;
wire \Mux93~90_combout ;
wire \Mux93~47_combout ;
wire \Mux93~48_combout ;
wire \Mux93~91_combout ;
wire \Mux93~92_combout ;
wire \Mux93~134_combout ;
wire \Mux93~58_combout ;
wire \Mux93~59_combout ;
wire \Mux93~60_combout ;
wire \Mux93~61_combout ;
wire \Mux93~62_combout ;
wire \Mux93~63_combout ;
wire \Mux93~64_combout ;
wire \Mux93~34_combout ;
wire \Mux93~54_combout ;
wire \Mux93~55_combout ;
wire \Mux93~56_combout ;
wire \Mux93~57_combout ;
wire \Mux93~65_combout ;
wire \Mux93~123_combout ;
wire \Mux93~80_combout ;
wire \Mux93~81_combout ;
wire \Mux93~82_combout ;
wire \Mux93~315_combout ;
wire \Mux93~100_combout ;
wire \Mux93~102_combout ;
wire \Mux93~101_combout ;
wire \Mux93~103_combout ;
wire \Mux93~128_combout ;
wire \Mux93~73_combout ;
wire \Mux93~129_combout ;
wire \Mux93~130_combout ;
wire \Mux93~76_combout ;
wire \Mux93~78_combout ;
wire \Mux93~127_combout ;
wire \Mux93~52_combout ;
wire \Mux93~51_combout ;
wire \Mux93~50_combout ;
wire \Mux93~53_combout ;
wire \Mux93~94_combout ;
wire \Mux93~95_combout ;
wire \Mux93~96_combout ;
wire \Mux93~97_combout ;
wire \Mux93~131_combout ;
wire \Mux93~77_combout ;
wire \Mux93~79_combout ;
wire \Mux93~83_combout ;
wire \Mux93~88_combout ;
wire \Mux93~93_combout ;
wire \Mux93~104_combout ;
wire \Mux93~105_combout ;
wire \Mux93~106_combout ;
wire \Mux93~107_combout ;
wire \Mux93~108_combout ;
wire \Mux93~109_combout ;
wire \Mux93~110_combout ;
wire \Mux93~125_combout ;
wire \Mux93~126_combout ;
wire \Mux93~132_combout ;
wire \Mux93~118_combout ;
wire \Mux93~119_combout ;
wire \Mux93~120_combout ;
wire \Mux93~115_combout ;
wire \Mux93~116_combout ;
wire \Mux93~117_combout ;
wire \Mux93~121_combout ;
wire \Mux93~111_combout ;
wire \Mux93~113_combout ;
wire \Mux93~112_combout ;
wire \Mux93~114_combout ;
wire \Mux93~122_combout ;
wire \Mux93~133_combout ;
wire \Mux93~25_combout ;
wire \Mux93~27_combout ;
wire \Mux93~26_combout ;
wire \Mux93~28_combout ;
wire \Mux93~24_combout ;
wire \Mux93~29_combout ;
wire \Mux93~66_combout ;
wire \Mux93~135_combout ;
wire \Mux93~136_combout ;
wire \Mux93~137_combout ;
wire \Mux93~138_combout ;
wire \Mux93~31_combout ;
wire \Mux93~32_combout ;
wire \Mux93~33_combout ;
wire \Mux93~35_combout ;
wire \Mux93~36_combout ;
wire \Mux93~37_combout ;
wire \Mux93~38_combout ;
wire \Mux93~141_combout ;
wire \Mux93~142_combout ;
wire \Mux93~143_combout ;
wire \Mux93~144_combout ;
wire \Mux93~139_combout ;
wire \Mux93~140_combout ;
wire \Mux93~145_combout ;
wire \Mux93~146_combout ;
wire \Mux93~175_combout ;
wire \Mux93~166_combout ;
wire \Mux93~176_combout ;
wire \Mux93~316_combout ;
wire \Mux93~165_combout ;
wire \Mux93~228_combout ;
wire \Mux93~229_combout ;
wire \Mux93~230_combout ;
wire \Mux93~319_combout ;
wire \Mux93~235_combout ;
wire \Mux93~236_combout ;
wire \Mux93~237_combout ;
wire \Mux93~233_combout ;
wire \Mux93~44_combout ;
wire \Mux93~234_combout ;
wire \Mux93~238_combout ;
wire \Mux93~239_combout ;
wire \Mux93~240_combout ;
wire \Mux93~160_combout ;
wire \Mux93~161_combout ;
wire \Mux93~159_combout ;
wire \Mux93~163_combout ;
wire \Mux93~41_combout ;
wire \Mux93~42_combout ;
wire \Mux93~40_combout ;
wire \Mux93~39_combout ;
wire \Mux93~43_combout ;
wire \Mux93~45_combout ;
wire \Mux93~46_combout ;
wire \Mux93~147_combout ;
wire \Mux93~148_combout ;
wire \Mux93~149_combout ;
wire \Mux93~150_combout ;
wire \Mux93~151_combout ;
wire \Mux93~152_combout ;
wire \Mux93~154_combout ;
wire \Mux93~155_combout ;
wire \Mux93~153_combout ;
wire \Mux93~156_combout ;
wire \Mux93~157_combout ;
wire \Mux93~317_combout ;
wire \Mux93~164_combout ;
wire \Mux93~187_combout ;
wire \Mux93~169_combout ;
wire \Mux93~170_combout ;
wire \Mux93~188_combout ;
wire \Mux93~257_combout ;
wire \Mux93~321_combout ;
wire \Mux93~227_combout ;
wire \Mux93~258_combout ;
wire \Mux93~243_combout ;
wire \Mux93~244_combout ;
wire \Mux93~245_combout ;
wire \Mux93~246_combout ;
wire \Mux93~247_combout ;
wire \Mux93~248_combout ;
wire \Mux93~263_combout ;
wire \Mux93~251_combout ;
wire \Mux93~241_combout ;
wire \Mux93~262_combout ;
wire \Mux93~264_combout ;
wire \Mux93~231_combout ;
wire \Mux93~259_combout ;
wire \Mux93~260_combout ;
wire \Mux93~322_combout ;
wire \Mux93~261_combout ;
wire \Mux93~265_combout ;
wire \Mux93~250_combout ;
wire \Mux93~249_combout ;
wire \Mux93~255_combout ;
wire \Mux93~242_combout ;
wire \Mux93~252_combout ;
wire \Mux93~253_combout ;
wire \Mux93~254_combout ;
wire \Mux93~320_combout ;
wire \Mux93~256_combout ;
wire \Mux93~266_combout ;
wire \Mux93~267_combout ;
wire \Mux93~268_combout ;
wire \Mux93~289_combout ;
wire \Mux93~272_combout ;
wire \Mux93~271_combout ;
wire \Mux93~273_combout ;
wire \Mux93~209_combout ;
wire \Mux93~174_combout ;
wire \Mux93~177_combout ;
wire \Mux93~318_combout ;
wire \Mux93~210_combout ;
wire \Mux93~211_combout ;
wire \Mux93~182_combout ;
wire \Mux93~183_combout ;
wire \Mux93~181_combout ;
wire \Mux93~184_combout ;
wire \Mux93~178_combout ;
wire \Mux93~179_combout ;
wire \Mux93~180_combout ;
wire \Mux93~185_combout ;
wire \Mux93~212_combout ;
wire \Mux93~213_combout ;
wire \Mux93~232_combout ;
wire \Mux93~269_combout ;
wire \Mux93~323_combout ;
wire \Mux93~270_combout ;
wire \Mux93~274_combout ;
wire \Mux93~171_combout ;
wire \Mux93~172_combout ;
wire \Mux93~173_combout ;
wire \Mux93~167_combout ;
wire \Mux93~168_combout ;
wire \Mux93~186_combout ;
wire \Mux93~189_combout ;
wire \Mux93~190_combout ;
wire \Mux93~191_combout ;
wire \Mux93~192_combout ;
wire \Decoder0~41_combout ;
wire \Decoder0~44_combout ;
wire \Decoder0~75_combout ;
wire \data[5][0]~regout ;
wire \Mux93~193_combout ;
wire \Mux93~194_combout ;
wire \Decoder0~45_combout ;
wire \Decoder0~49_combout ;
wire \data[29][0]~regout ;
wire \Decoder0~48_combout ;
wire \Decoder0~74_combout ;
wire \Mux97~0 ;
wire \Decoder0~50_combout ;
wire \data[12][0]~regout ;
wire \Decoder0~46_combout ;
wire \Decoder0~47_combout ;
wire \Mux97~1 ;
wire \Decoder0~73_combout ;
wire \Mux97~2 ;
wire \Decoder0~72_combout ;
wire \Mux97~3 ;
wire \Decoder0~71_combout ;
wire \Mux97~4 ;
wire \Decoder0~59_combout ;
wire \data[8][0]~regout ;
wire \Decoder0~58_combout ;
wire \data[17][0]~regout ;
wire \Mux93~199_combout ;
wire \Mux93~200_combout ;
wire \Mux93~201_combout ;
wire \Mux93~208_combout ;
wire \Mux93~203_combout ;
wire \Mux93~205_combout ;
wire \Mux93~202_combout ;
wire \Mux93~204_combout ;
wire \Mux93~206_combout ;
wire \Mux93~207_combout ;
wire \Decoder0~53_combout ;
wire \Decoder0~55_combout ;
wire \data[0][0]~regout ;
wire \Decoder0~56_combout ;
wire \data[32][0]~regout ;
wire \Decoder0~78_combout ;
wire \Mux97~5 ;
wire \Decoder0~77_combout ;
wire \Mux97~6 ;
wire \Decoder0~57_combout ;
wire \Mux97~7 ;
wire \Decoder0~52_combout ;
wire \Mux97~8 ;
wire \Mux93~195_combout ;
wire \Mux93~196_combout ;
wire \Mux93~197_combout ;
wire \Mux93~198_combout ;
wire \Decoder0~51_combout ;
wire \Mux97~9 ;
wire \Decoder0~76_combout ;
wire \Mux97~10 ;
wire \Decoder0~40_combout ;
wire \Decoder0~42_combout ;
wire \Mux97~11 ;
wire \Mux93~275_combout ;
wire \Decoder0~83_combout ;
wire \data[22][0]~regout ;
wire \Mux93~283_combout ;
wire \Mux93~284_combout ;
wire \Mux93~285_combout ;
wire \Mux93~286_combout ;
wire \Mux93~287_combout ;
wire \Mux93~288_combout ;
wire \Decoder0~69_combout ;
wire \data[30][0]~regout ;
wire \Decoder0~68_combout ;
wire \Mux97~17 ;
wire \Decoder0~43_combout ;
wire \Decoder0~70_combout ;
wire \data[31][0]~regout ;
wire \Decoder0~82_combout ;
wire \Mux97~18 ;
wire \Decoder0~81_combout ;
wire \Mux97~19 ;
wire \Decoder0~67_combout ;
wire \Mux97~20 ;
wire \Mux93~277_combout ;
wire \Mux93~278_combout ;
wire \Mux93~279_combout ;
wire \Mux93~280_combout ;
wire \Mux93~282_combout ;
wire \Mux93~281_combout ;
wire \Decoder0~64_combout ;
wire \data[6][0]~regout ;
wire \Decoder0~63_combout ;
wire \Mux97~12 ;
wire \Decoder0~80_combout ;
wire \data[11][0]~regout ;
wire \Decoder0~62_combout ;
wire \Mux97~13 ;
wire \Decoder0~65_combout ;
wire \Mux97~14 ;
wire \Decoder0~66_combout ;
wire \data[10][0]~regout ;
wire \Decoder0~61_combout ;
wire \Mux97~15 ;
wire \Mux93~276_combout ;
wire \Decoder0~60_combout ;
wire \Mux97~16 ;
wire \Decoder0~79_combout ;
wire \Mux97~21 ;
wire \Mux97~22_combout ;
wire \Decoder0~84_combout ;
wire \Mux97~23 ;
wire \data[29][1]~regout ;
wire \Mux96~0 ;
wire \data[12][1]~regout ;
wire \Mux96~1 ;
wire \Mux96~2 ;
wire \data[5][1]~regout ;
wire \Mux96~3 ;
wire \Mux96~4 ;
wire \data[8][1]~regout ;
wire \data[32][1]~regout ;
wire \Mux96~5 ;
wire \data[0][1]~regout ;
wire \Mux96~6 ;
wire \Mux96~7 ;
wire \data[17][1]~regout ;
wire \Mux96~8 ;
wire \Mux96~9 ;
wire \Mux96~10 ;
wire \Mux96~11 ;
wire \data[11][1]~regout ;
wire \data[6][1]~regout ;
wire \Mux96~12 ;
wire \Mux96~13 ;
wire \Mux96~14 ;
wire \data[10][1]~regout ;
wire \Mux96~15 ;
wire \Mux96~16 ;
wire \data[22][1]~regout ;
wire \data[31][1]~regout ;
wire \data[30][1]~regout ;
wire \Mux96~17 ;
wire \Mux96~18 ;
wire \Mux96~19 ;
wire \Mux96~20 ;
wire \Mux96~21 ;
wire \Mux96~22_combout ;
wire \Mux96~23 ;
wire \data[12][2]~regout ;
wire \data[29][2]~regout ;
wire \Mux95~0 ;
wire \Mux95~1 ;
wire \Mux95~2 ;
wire \data[5][2]~regout ;
wire \Mux95~3 ;
wire \Mux95~4 ;
wire \data[8][2]~regout ;
wire \data[17][2]~regout ;
wire \data[32][2]~regout ;
wire \Mux95~5 ;
wire \data[0][2]~regout ;
wire \Mux95~6 ;
wire \Mux95~7 ;
wire \Mux95~8 ;
wire \Mux95~9 ;
wire \Mux95~10 ;
wire \Mux95~11 ;
wire \data[31][2]~regout ;
wire \data[30][2]~regout ;
wire \Mux95~17 ;
wire \Mux95~18 ;
wire \Mux95~19 ;
wire \data[22][2]~regout ;
wire \Mux95~20 ;
wire \data[11][2]~regout ;
wire \data[6][2]~regout ;
wire \Mux95~12 ;
wire \Mux95~13 ;
wire \data[19][2]~regout ;
wire \Mux95~14 ;
wire \Mux95~15 ;
wire \Mux95~16 ;
wire \Mux95~21 ;
wire \Mux95~22_combout ;
wire \Mux95~23 ;
wire \data[5][3]~regout ;
wire \data[12][3]~regout ;
wire \data[29][3]~regout ;
wire \Mux94~0 ;
wire \Mux94~1 ;
wire \Mux94~2 ;
wire \Mux94~3 ;
wire \Mux94~4 ;
wire \data[16][3]~regout ;
wire \Mux94~7 ;
wire \data[32][3]~regout ;
wire \Mux94~5 ;
wire \data[0][3]~regout ;
wire \Mux94~6 ;
wire \Mux94~8 ;
wire \Mux94~9 ;
wire \data[8][3]~regout ;
wire \Mux94~10 ;
wire \Mux94~11 ;
wire \data[11][3]~regout ;
wire \data[6][3]~regout ;
wire \Mux94~12 ;
wire \Mux94~13 ;
wire \Mux94~14 ;
wire \data[10][3]~regout ;
wire \Mux94~15 ;
wire \Mux94~16 ;
wire \data[31][3]~regout ;
wire \data[30][3]~regout ;
wire \Mux94~17 ;
wire \Mux94~18 ;
wire \Mux94~19 ;
wire \data[22][3]~regout ;
wire \Mux94~20 ;
wire \Mux94~21 ;
wire \Mux94~22_combout ;
wire \Mux94~23 ;
wire \data[8][4]~regout ;
wire \data[17][4]~regout ;
wire \data[32][4]~regout ;
wire \Mux93~295 ;
wire \data[0][4]~regout ;
wire \Mux93~296 ;
wire \Mux93~297 ;
wire \Mux93~298 ;
wire \Mux93~299 ;
wire \Mux93~300 ;
wire \data[5][4]~regout ;
wire \data[12][4]~regout ;
wire \data[29][4]~regout ;
wire \Mux93~290 ;
wire \Mux93~291 ;
wire \Mux93~292 ;
wire \Mux93~293 ;
wire \Mux93~294 ;
wire \Mux93~301 ;
wire \data[19][4]~regout ;
wire \Mux93~304 ;
wire \data[11][4]~regout ;
wire \data[6][4]~regout ;
wire \Mux93~302 ;
wire \Mux93~303 ;
wire \Mux93~305 ;
wire \Mux93~306 ;
wire \data[30][4]~regout ;
wire \Mux93~307 ;
wire \data[31][4]~regout ;
wire \Mux93~308 ;
wire \Mux93~309 ;
wire \data[22][4]~regout ;
wire \Mux93~310 ;
wire \Mux93~311 ;
wire \Mux93~312_combout ;
wire \Mux93~313 ;
wire \data[10][5]~regout ;
wire \data[11][5]~regout ;
wire \data[6][5]~regout ;
wire \Mux92~12 ;
wire \Mux92~13 ;
wire \Mux92~14 ;
wire \Mux92~15 ;
wire \Mux92~16 ;
wire \data[22][5]~regout ;
wire \data[31][5]~regout ;
wire \data[30][5]~regout ;
wire \Mux92~17 ;
wire \Mux92~18 ;
wire \Mux92~19 ;
wire \Mux92~20 ;
wire \Mux92~21 ;
wire \data[8][5]~regout ;
wire \data[32][5]~regout ;
wire \Mux92~5 ;
wire \data[0][5]~regout ;
wire \Mux92~6 ;
wire \data[16][5]~regout ;
wire \Mux92~7 ;
wire \Mux92~8 ;
wire \Mux92~9 ;
wire \Mux92~10 ;
wire \data[5][5]~regout ;
wire \data[29][5]~regout ;
wire \Mux92~0 ;
wire \data[12][5]~regout ;
wire \Mux92~1 ;
wire \Mux92~2 ;
wire \Mux92~3 ;
wire \Mux92~4 ;
wire \Mux92~11 ;
wire \Mux92~22_combout ;
wire \Mux92~23 ;
wire \data[30][6]~regout ;
wire \Mux91~17 ;
wire \data[31][6]~regout ;
wire \Mux91~18 ;
wire \Mux91~19 ;
wire \data[22][6]~regout ;
wire \Mux91~20 ;
wire \data[11][6]~regout ;
wire \data[6][6]~regout ;
wire \Mux91~12 ;
wire \Mux91~13 ;
wire \data[19][6]~regout ;
wire \Mux91~14 ;
wire \Mux91~15 ;
wire \Mux91~16 ;
wire \Mux91~21 ;
wire \data[8][6]~regout ;
wire \data[17][6]~regout ;
wire \data[0][6]~regout ;
wire \data[32][6]~regout ;
wire \Mux91~5 ;
wire \Mux91~6 ;
wire \Mux91~7 ;
wire \Mux91~8 ;
wire \Mux91~9 ;
wire \Mux91~10 ;
wire \data[5][6]~regout ;
wire \data[29][6]~regout ;
wire \Mux91~0 ;
wire \data[12][6]~regout ;
wire \Mux91~1 ;
wire \Mux91~2 ;
wire \Mux91~3 ;
wire \Mux91~4 ;
wire \Mux91~11 ;
wire \Mux91~22_combout ;
wire \Mux91~23 ;
wire \data[10][7]~regout ;
wire \data[11][7]~regout ;
wire \data[6][7]~regout ;
wire \Mux90~12 ;
wire \Mux90~13 ;
wire \Mux90~14 ;
wire \Mux90~15 ;
wire \Mux90~16 ;
wire \data[22][7]~regout ;
wire \data[30][7]~regout ;
wire \Mux90~17 ;
wire \data[31][7]~regout ;
wire \Mux90~18 ;
wire \Mux90~19 ;
wire \Mux90~20 ;
wire \Mux90~21 ;
wire \data[29][7]~regout ;
wire \Mux90~0 ;
wire \data[12][7]~regout ;
wire \Mux90~1 ;
wire \Mux90~2 ;
wire \data[5][7]~regout ;
wire \Mux90~3 ;
wire \Mux90~4 ;
wire \data[8][7]~regout ;
wire \data[32][7]~regout ;
wire \Mux90~5 ;
wire \data[0][7]~regout ;
wire \Mux90~6 ;
wire \data[16][7]~regout ;
wire \Mux90~7 ;
wire \Mux90~8 ;
wire \Mux90~9 ;
wire \Mux90~10 ;
wire \Mux90~11 ;
wire \Mux90~22_combout ;
wire \Mux90~23 ;
wire [2:0] \cmd~combout ;
wire [7:0] \datain~combout ;
wire [5:0] addr1;
wire [5:0] addr2;
wire [5:0] addr3;
wire [3:0] counter;
wire [5:0] countersv;


// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \clk~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.ddioregout(),
	.padio(clk),
	.dqsundelayedout());
// synopsys translate_off
defparam \clk~I .ddio_mode = "none";
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \cmd[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cmd~combout [2]),
	.regout(),
	.ddioregout(),
	.padio(cmd[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \cmd[2]~I .ddio_mode = "none";
defparam \cmd[2]~I .input_async_reset = "none";
defparam \cmd[2]~I .input_power_up = "low";
defparam \cmd[2]~I .input_register_mode = "none";
defparam \cmd[2]~I .input_sync_reset = "none";
defparam \cmd[2]~I .oe_async_reset = "none";
defparam \cmd[2]~I .oe_power_up = "low";
defparam \cmd[2]~I .oe_register_mode = "none";
defparam \cmd[2]~I .oe_sync_reset = "none";
defparam \cmd[2]~I .operation_mode = "input";
defparam \cmd[2]~I .output_async_reset = "none";
defparam \cmd[2]~I .output_power_up = "low";
defparam \cmd[2]~I .output_register_mode = "none";
defparam \cmd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \cmd[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cmd~combout [1]),
	.regout(),
	.ddioregout(),
	.padio(cmd[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \cmd[1]~I .ddio_mode = "none";
defparam \cmd[1]~I .input_async_reset = "none";
defparam \cmd[1]~I .input_power_up = "low";
defparam \cmd[1]~I .input_register_mode = "none";
defparam \cmd[1]~I .input_sync_reset = "none";
defparam \cmd[1]~I .oe_async_reset = "none";
defparam \cmd[1]~I .oe_power_up = "low";
defparam \cmd[1]~I .oe_register_mode = "none";
defparam \cmd[1]~I .oe_sync_reset = "none";
defparam \cmd[1]~I .operation_mode = "input";
defparam \cmd[1]~I .output_async_reset = "none";
defparam \cmd[1]~I .output_power_up = "low";
defparam \cmd[1]~I .output_register_mode = "none";
defparam \cmd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \cmd[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cmd~combout [0]),
	.regout(),
	.ddioregout(),
	.padio(cmd[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \cmd[0]~I .ddio_mode = "none";
defparam \cmd[0]~I .input_async_reset = "none";
defparam \cmd[0]~I .input_power_up = "low";
defparam \cmd[0]~I .input_register_mode = "none";
defparam \cmd[0]~I .input_sync_reset = "none";
defparam \cmd[0]~I .oe_async_reset = "none";
defparam \cmd[0]~I .oe_power_up = "low";
defparam \cmd[0]~I .oe_register_mode = "none";
defparam \cmd[0]~I .oe_sync_reset = "none";
defparam \cmd[0]~I .operation_mode = "input";
defparam \cmd[0]~I .output_async_reset = "none";
defparam \cmd[0]~I .output_power_up = "low";
defparam \cmd[0]~I .output_register_mode = "none";
defparam \cmd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y24_N1
stratix_lcell \addr3[5]~0 (
// Equation(s):
// \addr3[5]~0_combout  = ((!\cmd~combout [0] & ((!\cmd~combout [1]) # (!\cmd~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~0 .lut_mask = "003f";
defparam \addr3[5]~0 .operation_mode = "normal";
defparam \addr3[5]~0 .output_mode = "comb_only";
defparam \addr3[5]~0 .register_cascade_mode = "off";
defparam \addr3[5]~0 .sum_lutc_input = "datac";
defparam \addr3[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N3
stratix_lcell \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\cmd~combout [2] & (\cmd~combout [1])) # (!\cmd~combout [2] & (((\cmd~combout [0]))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = "d8d8";
defparam \Mux17~2 .operation_mode = "normal";
defparam \Mux17~2 .output_mode = "comb_only";
defparam \Mux17~2 .register_cascade_mode = "off";
defparam \Mux17~2 .sum_lutc_input = "datac";
defparam \Mux17~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N1
stratix_lcell \Add15~25 (
// Equation(s):
// \Add15~25_combout  = ((!addr3[0]))
// \Add15~27  = CARRY(((addr3[0])))
// \Add15~27COUT1_36  = CARRY(((addr3[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~27 ),
	.cout1(\Add15~27COUT1_36 ));
// synopsys translate_off
defparam \Add15~25 .lut_mask = "33cc";
defparam \Add15~25 .operation_mode = "arithmetic";
defparam \Add15~25 .output_mode = "comb_only";
defparam \Add15~25 .register_cascade_mode = "off";
defparam \Add15~25 .sum_lutc_input = "datac";
defparam \Add15~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N1
stratix_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (!addr3[0])
// \Add4~27  = CARRY((addr3[0]))
// \Add4~27COUT1_36  = CARRY((addr3[0]))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~27 ),
	.cout1(\Add4~27COUT1_36 ));
// synopsys translate_off
defparam \Add4~25 .lut_mask = "55aa";
defparam \Add4~25 .operation_mode = "arithmetic";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "datac";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N5
stratix_lcell \addr3[5]~13 (
// Equation(s):
// \addr3[5]~13_combout  = ((!\cmd~combout [2] & ((!\cmd~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(vcc),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~13 .lut_mask = "0033";
defparam \addr3[5]~13 .operation_mode = "normal";
defparam \addr3[5]~13 .output_mode = "comb_only";
defparam \addr3[5]~13 .register_cascade_mode = "off";
defparam \addr3[5]~13 .sum_lutc_input = "datac";
defparam \addr3[5]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N4
stratix_lcell \Add8~6 (
// Equation(s):
// \Add8~6_combout  = ((\cmd~combout [0] & ((!\cmd~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [0]),
	.datac(vcc),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~6 .lut_mask = "00cc";
defparam \Add8~6 .operation_mode = "normal";
defparam \Add8~6 .output_mode = "comb_only";
defparam \Add8~6 .register_cascade_mode = "off";
defparam \Add8~6 .sum_lutc_input = "datac";
defparam \Add8~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y24_N2
stratix_lcell \Add8~27 (
// Equation(s):
// \Add8~27_combout  = ((!\cmd~combout [0] & ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [0]),
	.datac(vcc),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~27 .lut_mask = "3300";
defparam \Add8~27 .operation_mode = "normal";
defparam \Add8~27 .output_mode = "comb_only";
defparam \Add8~27 .register_cascade_mode = "off";
defparam \Add8~27 .sum_lutc_input = "datac";
defparam \Add8~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N9
stratix_lcell \Add8~33 (
// Equation(s):
// \Add8~33_combout  = ((\cmd~combout [1] & ((addr3[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [1]),
	.datac(vcc),
	.datad(addr3[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~33 .lut_mask = "cc00";
defparam \Add8~33 .operation_mode = "normal";
defparam \Add8~33 .output_mode = "comb_only";
defparam \Add8~33 .register_cascade_mode = "off";
defparam \Add8~33 .sum_lutc_input = "datac";
defparam \Add8~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N1
stratix_lcell \Add8~30 (
// Equation(s):
// \Add8~30_cout0  = CARRY((\cmd~combout [1] & (\Add8~33_combout )))
// \Add8~30COUT1_40  = CARRY((\cmd~combout [1] & (\Add8~33_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\Add8~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~28 ),
	.regout(),
	.cout(),
	.cout0(\Add8~30_cout0 ),
	.cout1(\Add8~30COUT1_40 ));
// synopsys translate_off
defparam \Add8~30 .lut_mask = "ff88";
defparam \Add8~30 .operation_mode = "arithmetic";
defparam \Add8~30 .output_mode = "none";
defparam \Add8~30 .register_cascade_mode = "off";
defparam \Add8~30 .sum_lutc_input = "datac";
defparam \Add8~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N2
stratix_lcell \Add8~1 (
// Equation(s):
// \Add8~1_combout  = addr1[1] $ (\Add8~27_combout  $ ((!\Add8~30_cout0 )))
// \Add8~3  = CARRY((addr1[1] & (\Add8~27_combout  & !\Add8~30_cout0 )) # (!addr1[1] & ((\Add8~27_combout ) # (!\Add8~30_cout0 ))))
// \Add8~3COUT1_42  = CARRY((addr1[1] & (\Add8~27_combout  & !\Add8~30COUT1_40 )) # (!addr1[1] & ((\Add8~27_combout ) # (!\Add8~30COUT1_40 ))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(\Add8~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~30_cout0 ),
	.cin1(\Add8~30COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~1_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~3 ),
	.cout1(\Add8~3COUT1_42 ));
// synopsys translate_off
defparam \Add8~1 .cin0_used = "true";
defparam \Add8~1 .cin1_used = "true";
defparam \Add8~1 .lut_mask = "694d";
defparam \Add8~1 .operation_mode = "arithmetic";
defparam \Add8~1 .output_mode = "comb_only";
defparam \Add8~1 .register_cascade_mode = "off";
defparam \Add8~1 .sum_lutc_input = "cin";
defparam \Add8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N7
stratix_lcell \addr2[4]~4 (
// Equation(s):
// \addr2[4]~4_combout  = (\cmd~combout [1] $ (((\cmd~combout [2]) # (!\cmd~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~4 .lut_mask = "3c0f";
defparam \addr2[4]~4 .operation_mode = "normal";
defparam \addr2[4]~4 .output_mode = "comb_only";
defparam \addr2[4]~4 .register_cascade_mode = "off";
defparam \addr2[4]~4 .sum_lutc_input = "datac";
defparam \addr2[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N5
stratix_lcell \Add11~0 (
// Equation(s):
// \Add11~0_combout  = addr1[1] $ ((addr3[0]))
// \Add11~2  = CARRY((addr1[1] & (addr3[0])))
// \Add11~2COUT1_31  = CARRY((addr1[1] & (addr3[0])))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(addr3[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~2 ),
	.cout1(\Add11~2COUT1_31 ));
// synopsys translate_off
defparam \Add11~0 .lut_mask = "6688";
defparam \Add11~0 .operation_mode = "arithmetic";
defparam \Add11~0 .output_mode = "comb_only";
defparam \Add11~0 .register_cascade_mode = "off";
defparam \Add11~0 .sum_lutc_input = "datac";
defparam \Add11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N8
stratix_lcell \addr1~0 (
// Equation(s):
// \addr1~0_combout  = ((\cmd~combout [2]) # ((\cmd~combout [0]) # (\Add11~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [0]),
	.datad(\Add11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1~0 .lut_mask = "fffc";
defparam \addr1~0 .operation_mode = "normal";
defparam \addr1~0 .output_mode = "comb_only";
defparam \addr1~0 .register_cascade_mode = "off";
defparam \addr1~0 .sum_lutc_input = "datac";
defparam \addr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \reset~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.ddioregout(),
	.padio(reset),
	.dqsundelayedout());
// synopsys translate_off
defparam \reset~I .ddio_mode = "none";
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X23_Y23_N1
stratix_lcell \addr2[4]~2 (
// Equation(s):
// \addr2[4]~2_combout  = (\cmd~combout [0] & (\cmd~combout [2] $ ((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~2 .lut_mask = "6060";
defparam \addr2[4]~2 .operation_mode = "normal";
defparam \addr2[4]~2 .output_mode = "comb_only";
defparam \addr2[4]~2 .register_cascade_mode = "off";
defparam \addr2[4]~2 .sum_lutc_input = "datac";
defparam \addr2[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N7
stratix_lcell \state.S0 (
// Equation(s):
// \state.S0~regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S0 .lut_mask = "ffff";
defparam \state.S0 .operation_mode = "normal";
defparam \state.S0 .output_mode = "reg_only";
defparam \state.S0 .register_cascade_mode = "off";
defparam \state.S0 .sum_lutc_input = "datac";
defparam \state.S0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N1
stratix_lcell \Mux93~222 (
// Equation(s):
// \Mux93~222_combout  = ((counter[1] $ (counter[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(counter[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~222_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~222 .lut_mask = "0ff0";
defparam \Mux93~222 .operation_mode = "normal";
defparam \Mux93~222 .output_mode = "comb_only";
defparam \Mux93~222 .register_cascade_mode = "off";
defparam \Mux93~222 .sum_lutc_input = "datac";
defparam \Mux93~222 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N5
stratix_lcell \counter[1]~4 (
// Equation(s):
// \counter[1]~4_combout  = ((\reset~combout ) # ((\state.S3~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\state.S3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\counter[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter[1]~4 .lut_mask = "fcfc";
defparam \counter[1]~4 .operation_mode = "normal";
defparam \counter[1]~4 .output_mode = "comb_only";
defparam \counter[1]~4 .register_cascade_mode = "off";
defparam \counter[1]~4 .sum_lutc_input = "datac";
defparam \counter[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N5
stratix_lcell \counter[1] (
// Equation(s):
// counter[1] = DFFEAS((!\reset~combout  & (\Mux93~222_combout  & ((!\Mux93~158_combout ) # (!counter[3])))), GLOBAL(\clk~combout ), VCC, , \counter[1]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\reset~combout ),
	.datab(\Mux93~222_combout ),
	.datac(counter[3]),
	.datad(\Mux93~158_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(counter[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter[1] .lut_mask = "0444";
defparam \counter[1] .operation_mode = "normal";
defparam \counter[1] .output_mode = "reg_only";
defparam \counter[1] .register_cascade_mode = "off";
defparam \counter[1] .sum_lutc_input = "datac";
defparam \counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N1
stratix_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (((counter[1] & counter[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(counter[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~0 .lut_mask = "f000";
defparam \Add1~0 .operation_mode = "normal";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "datac";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N3
stratix_lcell \counter~2 (
// Equation(s):
// \counter~2_combout  = ((!\reset~combout  & ((!\Mux93~158_combout ) # (!counter[3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(counter[3]),
	.datad(\Mux93~158_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\counter~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter~2 .lut_mask = "0333";
defparam \counter~2 .operation_mode = "normal";
defparam \counter~2 .output_mode = "comb_only";
defparam \counter~2 .register_cascade_mode = "off";
defparam \counter~2 .sum_lutc_input = "datac";
defparam \counter~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N8
stratix_lcell \counter[3] (
// Equation(s):
// counter[3] = DFFEAS((\counter~2_combout  & (counter[3] $ (((counter[2] & \Add1~0_combout ))))), GLOBAL(\clk~combout ), VCC, , \counter[1]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(\Add1~0_combout ),
	.datad(\counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(counter[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter[3] .lut_mask = "6c00";
defparam \counter[3] .operation_mode = "normal";
defparam \counter[3] .output_mode = "reg_only";
defparam \counter[3] .register_cascade_mode = "off";
defparam \counter[3] .sum_lutc_input = "datac";
defparam \counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N9
stratix_lcell \counter[0] (
// Equation(s):
// counter[0] = DFFEAS((!\reset~combout  & (!counter[0] & ((!counter[3]) # (!\Mux93~158_combout )))), GLOBAL(\clk~combout ), VCC, , \counter[1]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux93~158_combout ),
	.datab(\reset~combout ),
	.datac(counter[3]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(counter[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter[0] .lut_mask = "0013";
defparam \counter[0] .operation_mode = "normal";
defparam \counter[0] .output_mode = "reg_only";
defparam \counter[0] .register_cascade_mode = "off";
defparam \counter[0] .sum_lutc_input = "datac";
defparam \counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N2
stratix_lcell \counter[2] (
// Equation(s):
// counter[2] = DFFEAS((\counter~2_combout  & (counter[2] $ (((counter[0] & counter[1]))))), GLOBAL(\clk~combout ), VCC, , \counter[1]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(counter[1]),
	.datad(\counter~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(counter[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter[2] .lut_mask = "6a00";
defparam \counter[2] .operation_mode = "normal";
defparam \counter[2] .output_mode = "reg_only";
defparam \counter[2] .register_cascade_mode = "off";
defparam \counter[2] .sum_lutc_input = "datac";
defparam \counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N2
stratix_lcell \Mux93~158 (
// Equation(s):
// \Mux93~158_combout  = ((!counter[2] & (!counter[1] & !counter[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[2]),
	.datac(counter[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~158_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~158 .lut_mask = "0003";
defparam \Mux93~158 .operation_mode = "normal";
defparam \Mux93~158 .output_mode = "comb_only";
defparam \Mux93~158 .register_cascade_mode = "off";
defparam \Mux93~158 .sum_lutc_input = "datac";
defparam \Mux93~158 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N6
stratix_lcell \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((!\cmd~combout [2] & (!\cmd~combout [1] & \cmd~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [1]),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = "0300";
defparam \Selector1~0 .operation_mode = "normal";
defparam \Selector1~0 .output_mode = "comb_only";
defparam \Selector1~0 .register_cascade_mode = "off";
defparam \Selector1~0 .sum_lutc_input = "datac";
defparam \Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y18_N6
stratix_lcell \countersv[0]~14 (
// Equation(s):
// \countersv[0]~14_combout  = (((\state.S2~regout ) # (\reset~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.S2~regout ),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\countersv[0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \countersv[0]~14 .lut_mask = "fff0";
defparam \countersv[0]~14 .operation_mode = "normal";
defparam \countersv[0]~14 .output_mode = "comb_only";
defparam \countersv[0]~14 .register_cascade_mode = "off";
defparam \countersv[0]~14 .sum_lutc_input = "datac";
defparam \countersv[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N1
stratix_lcell \countersv[0] (
// Equation(s):
// countersv[0] = DFFEAS(((!countersv[0])), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )
// \countersv[0]~11  = CARRY(((countersv[0])))
// \countersv[0]~11COUT1_22  = CARRY(((countersv[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(countersv[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[0]),
	.cout(),
	.cout0(\countersv[0]~11 ),
	.cout1(\countersv[0]~11COUT1_22 ));
// synopsys translate_off
defparam \countersv[0] .lut_mask = "33cc";
defparam \countersv[0] .operation_mode = "arithmetic";
defparam \countersv[0] .output_mode = "reg_only";
defparam \countersv[0] .register_cascade_mode = "off";
defparam \countersv[0] .sum_lutc_input = "datac";
defparam \countersv[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N2
stratix_lcell \countersv[1] (
// Equation(s):
// countersv[1] = DFFEAS(countersv[1] $ ((((\countersv[0]~11 )))), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )
// \countersv[1]~13  = CARRY(((!\countersv[0]~11 )) # (!countersv[1]))
// \countersv[1]~13COUT1_24  = CARRY(((!\countersv[0]~11COUT1_22 )) # (!countersv[1]))

	.clk(\clk~combout ),
	.dataa(countersv[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(gnd),
	.cin0(\countersv[0]~11 ),
	.cin1(\countersv[0]~11COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[1]),
	.cout(),
	.cout0(\countersv[1]~13 ),
	.cout1(\countersv[1]~13COUT1_24 ));
// synopsys translate_off
defparam \countersv[1] .cin0_used = "true";
defparam \countersv[1] .cin1_used = "true";
defparam \countersv[1] .lut_mask = "5a5f";
defparam \countersv[1] .operation_mode = "arithmetic";
defparam \countersv[1] .output_mode = "reg_only";
defparam \countersv[1] .register_cascade_mode = "off";
defparam \countersv[1] .sum_lutc_input = "cin";
defparam \countersv[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N3
stratix_lcell \countersv[2] (
// Equation(s):
// countersv[2] = DFFEAS(countersv[2] $ ((((!\countersv[1]~13 )))), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )
// \countersv[2]~3  = CARRY((countersv[2] & ((!\countersv[1]~13 ))))
// \countersv[2]~3COUT1_26  = CARRY((countersv[2] & ((!\countersv[1]~13COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(countersv[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(gnd),
	.cin0(\countersv[1]~13 ),
	.cin1(\countersv[1]~13COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[2]),
	.cout(),
	.cout0(\countersv[2]~3 ),
	.cout1(\countersv[2]~3COUT1_26 ));
// synopsys translate_off
defparam \countersv[2] .cin0_used = "true";
defparam \countersv[2] .cin1_used = "true";
defparam \countersv[2] .lut_mask = "a50a";
defparam \countersv[2] .operation_mode = "arithmetic";
defparam \countersv[2] .output_mode = "reg_only";
defparam \countersv[2] .register_cascade_mode = "off";
defparam \countersv[2] .sum_lutc_input = "cin";
defparam \countersv[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N4
stratix_lcell \countersv[3] (
// Equation(s):
// countersv[3] = DFFEAS((countersv[3] $ ((\countersv[2]~3 ))), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )
// \countersv[3]~5  = CARRY(((!\countersv[2]~3COUT1_26 ) # (!countersv[3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(countersv[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(gnd),
	.cin0(\countersv[2]~3 ),
	.cin1(\countersv[2]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[3]),
	.cout(\countersv[3]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \countersv[3] .cin0_used = "true";
defparam \countersv[3] .cin1_used = "true";
defparam \countersv[3] .lut_mask = "3c3f";
defparam \countersv[3] .operation_mode = "arithmetic";
defparam \countersv[3] .output_mode = "reg_only";
defparam \countersv[3] .register_cascade_mode = "off";
defparam \countersv[3] .sum_lutc_input = "cin";
defparam \countersv[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N5
stratix_lcell \countersv[4] (
// Equation(s):
// countersv[4] = DFFEAS(countersv[4] $ ((((!\countersv[3]~5 )))), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )
// \countersv[4]~7  = CARRY((countersv[4] & ((!\countersv[3]~5 ))))
// \countersv[4]~7COUT1_28  = CARRY((countersv[4] & ((!\countersv[3]~5 ))))

	.clk(\clk~combout ),
	.dataa(countersv[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(\countersv[3]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[4]),
	.cout(),
	.cout0(\countersv[4]~7 ),
	.cout1(\countersv[4]~7COUT1_28 ));
// synopsys translate_off
defparam \countersv[4] .cin_used = "true";
defparam \countersv[4] .lut_mask = "a50a";
defparam \countersv[4] .operation_mode = "arithmetic";
defparam \countersv[4] .output_mode = "reg_only";
defparam \countersv[4] .register_cascade_mode = "off";
defparam \countersv[4] .sum_lutc_input = "cin";
defparam \countersv[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N6
stratix_lcell \countersv[5] (
// Equation(s):
// countersv[5] = DFFEAS(countersv[5] $ (((((!\countersv[3]~5  & \countersv[4]~7 ) # (\countersv[3]~5  & \countersv[4]~7COUT1_28 ))))), GLOBAL(\clk~combout ), VCC, , \countersv[0]~14_combout , , , \countersv[0]~15_combout , )

	.clk(\clk~combout ),
	.dataa(countersv[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\countersv[0]~15_combout ),
	.sload(gnd),
	.ena(\countersv[0]~14_combout ),
	.cin(\countersv[3]~5 ),
	.cin0(\countersv[4]~7 ),
	.cin1(\countersv[4]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(countersv[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \countersv[5] .cin0_used = "true";
defparam \countersv[5] .cin1_used = "true";
defparam \countersv[5] .cin_used = "true";
defparam \countersv[5] .lut_mask = "5a5a";
defparam \countersv[5] .operation_mode = "normal";
defparam \countersv[5] .output_mode = "reg_only";
defparam \countersv[5] .register_cascade_mode = "off";
defparam \countersv[5] .sum_lutc_input = "cin";
defparam \countersv[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N7
stratix_lcell \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (countersv[5] & (!countersv[4] & (!countersv[2] & !countersv[3])))

	.clk(gnd),
	.dataa(countersv[5]),
	.datab(countersv[4]),
	.datac(countersv[2]),
	.datad(countersv[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = "0002";
defparam \Equal1~0 .operation_mode = "normal";
defparam \Equal1~0 .output_mode = "comb_only";
defparam \Equal1~0 .register_cascade_mode = "off";
defparam \Equal1~0 .sum_lutc_input = "datac";
defparam \Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y18_N4
stratix_lcell \countersv[0]~15 (
// Equation(s):
// \countersv[0]~15_combout  = (\reset~combout ) # ((countersv[1] & (countersv[0] & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(\reset~combout ),
	.datac(countersv[0]),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\countersv[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \countersv[0]~15 .lut_mask = "eccc";
defparam \countersv[0]~15 .operation_mode = "normal";
defparam \countersv[0]~15 .output_mode = "comb_only";
defparam \countersv[0]~15 .register_cascade_mode = "off";
defparam \countersv[0]~15 .sum_lutc_input = "datac";
defparam \countersv[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N5
stratix_lcell \Decoder0~54 (
// Equation(s):
// \Decoder0~54_combout  = ((!countersv[3] & (!countersv[2] & !countersv[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(countersv[3]),
	.datac(countersv[2]),
	.datad(countersv[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~54 .lut_mask = "0003";
defparam \Decoder0~54 .operation_mode = "normal";
defparam \Decoder0~54 .output_mode = "comb_only";
defparam \Decoder0~54 .register_cascade_mode = "off";
defparam \Decoder0~54 .sum_lutc_input = "datac";
defparam \Decoder0~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N8
stratix_lcell \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (((!\Decoder0~54_combout ) # (!countersv[5])) # (!countersv[1])) # (!countersv[0])

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(countersv[1]),
	.datac(countersv[5]),
	.datad(\Decoder0~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = "7fff";
defparam \Equal1~1 .operation_mode = "normal";
defparam \Equal1~1 .output_mode = "comb_only";
defparam \Equal1~1 .register_cascade_mode = "off";
defparam \Equal1~1 .sum_lutc_input = "datac";
defparam \Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N6
stratix_lcell \state.S2 (
// Equation(s):
// \state.S2~regout  = DFFEAS((\state.S1~regout  & ((\Selector1~0_combout ) # ((\state.S2~regout  & \Equal1~1_combout )))) # (!\state.S1~regout  & (\state.S2~regout  & ((\Equal1~1_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\state.S1~regout ),
	.datab(\state.S2~regout ),
	.datac(\Selector1~0_combout ),
	.datad(\Equal1~1_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S2 .lut_mask = "eca0";
defparam \state.S2 .operation_mode = "normal";
defparam \state.S2 .output_mode = "reg_only";
defparam \state.S2 .register_cascade_mode = "off";
defparam \state.S2 .sum_lutc_input = "datac";
defparam \state.S2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N0
stratix_lcell \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.S1~regout  & (((\state.S2~regout  & !\Equal1~1_combout )) # (!\Selector1~0_combout ))) # (!\state.S1~regout  & (\state.S2~regout  & ((!\Equal1~1_combout ))))

	.clk(gnd),
	.dataa(\state.S1~regout ),
	.datab(\state.S2~regout ),
	.datac(\Selector1~0_combout ),
	.datad(\Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = "0ace";
defparam \Selector2~0 .operation_mode = "normal";
defparam \Selector2~0 .output_mode = "comb_only";
defparam \Selector2~0 .register_cascade_mode = "off";
defparam \Selector2~0 .sum_lutc_input = "datac";
defparam \Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N1
stratix_lcell \state.S3 (
// Equation(s):
// \state.S3~regout  = DFFEAS((\Selector2~0_combout ) # ((\state.S3~regout  & ((!counter[3]) # (!\Mux93~158_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux93~158_combout ),
	.datab(\state.S3~regout ),
	.datac(counter[3]),
	.datad(\Selector2~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S3 .lut_mask = "ff4c";
defparam \state.S3 .operation_mode = "normal";
defparam \state.S3 .output_mode = "reg_only";
defparam \state.S3 .register_cascade_mode = "off";
defparam \state.S3 .sum_lutc_input = "datac";
defparam \state.S3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N4
stratix_lcell \state.S1 (
// Equation(s):
// \state.S1~regout  = DFFEAS(((\state.S3~regout  & (counter[3] & \Mux93~158_combout ))) # (!\state.S0~regout ), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\state.S0~regout ),
	.datab(\state.S3~regout ),
	.datac(counter[3]),
	.datad(\Mux93~158_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.S1 .lut_mask = "d555";
defparam \state.S1 .operation_mode = "normal";
defparam \state.S1 .output_mode = "reg_only";
defparam \state.S1 .register_cascade_mode = "off";
defparam \state.S1 .sum_lutc_input = "datac";
defparam \state.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N5
stratix_lcell \Add8~7 (
// Equation(s):
// \Add8~7_combout  = addr1[4] $ (\Add8~6_combout  $ ((\Add8~24 )))
// \Add8~9  = CARRY((addr1[4] & ((!\Add8~24 ) # (!\Add8~6_combout ))) # (!addr1[4] & (!\Add8~6_combout  & !\Add8~24 )))
// \Add8~9COUT1_46  = CARRY((addr1[4] & ((!\Add8~24 ) # (!\Add8~6_combout ))) # (!addr1[4] & (!\Add8~6_combout  & !\Add8~24 )))

	.clk(gnd),
	.dataa(addr1[4]),
	.datab(\Add8~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~24 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~7_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~9 ),
	.cout1(\Add8~9COUT1_46 ));
// synopsys translate_off
defparam \Add8~7 .cin_used = "true";
defparam \Add8~7 .lut_mask = "962b";
defparam \Add8~7 .operation_mode = "arithmetic";
defparam \Add8~7 .output_mode = "comb_only";
defparam \Add8~7 .register_cascade_mode = "off";
defparam \Add8~7 .sum_lutc_input = "cin";
defparam \Add8~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N6
stratix_lcell \Add11~10 (
// Equation(s):
// \Add11~10_combout  = addr1[2] $ ((((\Add11~2 ))))
// \Add11~12  = CARRY(((!\Add11~2 )) # (!addr1[2]))
// \Add11~12COUT1_33  = CARRY(((!\Add11~2COUT1_31 )) # (!addr1[2]))

	.clk(gnd),
	.dataa(addr1[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~2 ),
	.cin1(\Add11~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~12 ),
	.cout1(\Add11~12COUT1_33 ));
// synopsys translate_off
defparam \Add11~10 .cin0_used = "true";
defparam \Add11~10 .cin1_used = "true";
defparam \Add11~10 .lut_mask = "5a5f";
defparam \Add11~10 .operation_mode = "arithmetic";
defparam \Add11~10 .output_mode = "comb_only";
defparam \Add11~10 .register_cascade_mode = "off";
defparam \Add11~10 .sum_lutc_input = "cin";
defparam \Add11~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N7
stratix_lcell \Add11~20 (
// Equation(s):
// \Add11~20_combout  = (addr1[3] $ ((!\Add11~12 )))
// \Add11~22  = CARRY(((addr1[3] & !\Add11~12 )))
// \Add11~22COUT1_35  = CARRY(((addr1[3] & !\Add11~12COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~12 ),
	.cin1(\Add11~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~22 ),
	.cout1(\Add11~22COUT1_35 ));
// synopsys translate_off
defparam \Add11~20 .cin0_used = "true";
defparam \Add11~20 .cin1_used = "true";
defparam \Add11~20 .lut_mask = "c30c";
defparam \Add11~20 .operation_mode = "arithmetic";
defparam \Add11~20 .output_mode = "comb_only";
defparam \Add11~20 .register_cascade_mode = "off";
defparam \Add11~20 .sum_lutc_input = "cin";
defparam \Add11~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N8
stratix_lcell \Add11~5 (
// Equation(s):
// \Add11~5_combout  = (addr1[4] $ ((\Add11~22 )))
// \Add11~7  = CARRY(((!\Add11~22 ) # (!addr1[4])))
// \Add11~7COUT1_37  = CARRY(((!\Add11~22COUT1_35 ) # (!addr1[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~22 ),
	.cin1(\Add11~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add11~7 ),
	.cout1(\Add11~7COUT1_37 ));
// synopsys translate_off
defparam \Add11~5 .cin0_used = "true";
defparam \Add11~5 .cin1_used = "true";
defparam \Add11~5 .lut_mask = "3c3f";
defparam \Add11~5 .operation_mode = "arithmetic";
defparam \Add11~5 .output_mode = "comb_only";
defparam \Add11~5 .register_cascade_mode = "off";
defparam \Add11~5 .sum_lutc_input = "cin";
defparam \Add11~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N8
stratix_lcell \addr1[4] (
// Equation(s):
// addr1[4] = DFFEAS((\addr2[4]~4_combout  & (((\Add8~7_combout )))) # (!\addr2[4]~4_combout  & (\addr3[5]~13_combout  & ((\Add11~5_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(\addr3[5]~13_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(\Add8~7_combout ),
	.datad(\Add11~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr1[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1[4] .lut_mask = "e2c0";
defparam \addr1[4] .operation_mode = "normal";
defparam \addr1[4] .output_mode = "reg_only";
defparam \addr1[4] .register_cascade_mode = "off";
defparam \addr1[4] .sum_lutc_input = "datac";
defparam \addr1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y23_N6
stratix_lcell \addr3[5]~6 (
// Equation(s):
// \addr3[5]~6_combout  = (!\cmd~combout [0] & (((!addr1[2] & !addr1[4]))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(vcc),
	.datac(addr1[2]),
	.datad(addr1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~6 .lut_mask = "0005";
defparam \addr3[5]~6 .operation_mode = "normal";
defparam \addr3[5]~6 .output_mode = "comb_only";
defparam \addr3[5]~6 .register_cascade_mode = "off";
defparam \addr3[5]~6 .sum_lutc_input = "datac";
defparam \addr3[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N5
stratix_lcell \addr2[4]~3 (
// Equation(s):
// \addr2[4]~3_combout  = ((addr1[4] & (addr1[1] $ (addr1[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[4]),
	.datac(addr1[1]),
	.datad(addr1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~3 .lut_mask = "0cc0";
defparam \addr2[4]~3 .operation_mode = "normal";
defparam \addr2[4]~3 .output_mode = "comb_only";
defparam \addr2[4]~3 .register_cascade_mode = "off";
defparam \addr2[4]~3 .sum_lutc_input = "datac";
defparam \addr2[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N5
stratix_lcell \addr2[4]~5 (
// Equation(s):
// \addr2[4]~5_combout  = (((!addr1[3] & !addr1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(addr1[3]),
	.datad(addr1[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~5 .lut_mask = "000f";
defparam \addr2[4]~5 .operation_mode = "normal";
defparam \addr2[4]~5 .output_mode = "comb_only";
defparam \addr2[4]~5 .register_cascade_mode = "off";
defparam \addr2[4]~5 .sum_lutc_input = "datac";
defparam \addr2[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N6
stratix_lcell \addr2[4]~6 (
// Equation(s):
// \addr2[4]~6_combout  = (\addr2[4]~5_combout  & ((\addr3[5]~6_combout ) # ((\Add8~6_combout  & \addr2[4]~3_combout ))))

	.clk(gnd),
	.dataa(\Add8~6_combout ),
	.datab(\addr3[5]~6_combout ),
	.datac(\addr2[4]~3_combout ),
	.datad(\addr2[4]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~6 .lut_mask = "ec00";
defparam \addr2[4]~6 .operation_mode = "normal";
defparam \addr2[4]~6 .output_mode = "comb_only";
defparam \addr2[4]~6 .register_cascade_mode = "off";
defparam \addr2[4]~6 .sum_lutc_input = "datac";
defparam \addr2[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N8
stratix_lcell \addr2[4]~7 (
// Equation(s):
// \addr2[4]~7_combout  = (\addr2[4]~6_combout ) # ((\cmd~combout [1] & (\cmd~combout [0] & \always9~3_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\cmd~combout [0]),
	.datac(\always9~3_combout ),
	.datad(\addr2[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~7 .lut_mask = "ff80";
defparam \addr2[4]~7 .operation_mode = "normal";
defparam \addr2[4]~7 .output_mode = "comb_only";
defparam \addr2[4]~7 .register_cascade_mode = "off";
defparam \addr2[4]~7 .sum_lutc_input = "datac";
defparam \addr2[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N9
stratix_lcell \addr2[4]~8 (
// Equation(s):
// \addr2[4]~8_combout  = (((\addr2[4]~2_combout  & \addr2[4]~7_combout )) # (!\state.S1~regout ))

	.clk(gnd),
	.dataa(\addr2[4]~2_combout ),
	.datab(vcc),
	.datac(\state.S1~regout ),
	.datad(\addr2[4]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~8 .lut_mask = "af0f";
defparam \addr2[4]~8 .operation_mode = "normal";
defparam \addr2[4]~8 .output_mode = "comb_only";
defparam \addr2[4]~8 .register_cascade_mode = "off";
defparam \addr2[4]~8 .sum_lutc_input = "datac";
defparam \addr2[4]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N0
stratix_lcell \always9~0 (
// Equation(s):
// \always9~0_combout  = (addr1[1] & (!addr1[4] & (addr1[2] $ (!addr1[3])))) # (!addr1[1] & ((addr1[2] & (addr1[4] & !addr1[3])) # (!addr1[2] & (!addr1[4] & addr1[3]))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(addr1[2]),
	.datac(addr1[4]),
	.datad(addr1[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always9~0 .lut_mask = "0942";
defparam \always9~0 .operation_mode = "normal";
defparam \always9~0 .output_mode = "comb_only";
defparam \always9~0 .register_cascade_mode = "off";
defparam \always9~0 .sum_lutc_input = "datac";
defparam \always9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N1
stratix_lcell \always9~1 (
// Equation(s):
// \always9~1_combout  = ((addr3[0] & (!addr1[5] & \always9~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[0]),
	.datac(addr1[5]),
	.datad(\always9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always9~1 .lut_mask = "0c00";
defparam \always9~1 .operation_mode = "normal";
defparam \always9~1 .output_mode = "comb_only";
defparam \always9~1 .register_cascade_mode = "off";
defparam \always9~1 .sum_lutc_input = "datac";
defparam \always9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N2
stratix_lcell \addr2[4]~14 (
// Equation(s):
// \addr2[4]~14_combout  = (\addr3[5]~6_combout ) # ((\cmd~combout [0] & (!\cmd~combout [1] & \addr2[4]~3_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\cmd~combout [1]),
	.datac(\addr2[4]~3_combout ),
	.datad(\addr3[5]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~14 .lut_mask = "ff20";
defparam \addr2[4]~14 .operation_mode = "normal";
defparam \addr2[4]~14 .output_mode = "comb_only";
defparam \addr2[4]~14 .register_cascade_mode = "off";
defparam \addr2[4]~14 .sum_lutc_input = "datac";
defparam \addr2[4]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N0
stratix_lcell \addr2[4]~9 (
// Equation(s):
// \addr2[4]~9_combout  = (!addr1[3] & (((!addr1[5] & \addr2[4]~14_combout ))))

	.clk(gnd),
	.dataa(addr1[3]),
	.datab(vcc),
	.datac(addr1[5]),
	.datad(\addr2[4]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~9 .lut_mask = "0500";
defparam \addr2[4]~9 .operation_mode = "normal";
defparam \addr2[4]~9 .output_mode = "comb_only";
defparam \addr2[4]~9 .register_cascade_mode = "off";
defparam \addr2[4]~9 .sum_lutc_input = "datac";
defparam \addr2[4]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N1
stratix_lcell \addr2[4]~10 (
// Equation(s):
// \addr2[4]~10_combout  = (\cmd~combout [1] & (!\cmd~combout [2] & (\always9~1_combout ))) # (!\cmd~combout [1] & (((\addr2[4]~9_combout )) # (!\cmd~combout [2])))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\cmd~combout [2]),
	.datac(\always9~1_combout ),
	.datad(\addr2[4]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~10 .lut_mask = "7531";
defparam \addr2[4]~10 .operation_mode = "normal";
defparam \addr2[4]~10 .output_mode = "comb_only";
defparam \addr2[4]~10 .register_cascade_mode = "off";
defparam \addr2[4]~10 .sum_lutc_input = "datac";
defparam \addr2[4]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N0
stratix_lcell \addr2[4]~11 (
// Equation(s):
// \addr2[4]~11_combout  = (\reset~combout ) # ((!\addr2[4]~8_combout  & ((\cmd~combout [0]) # (!\addr2[4]~10_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(\reset~combout ),
	.datac(\addr2[4]~8_combout ),
	.datad(\addr2[4]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4]~11 .lut_mask = "cecf";
defparam \addr2[4]~11 .operation_mode = "normal";
defparam \addr2[4]~11 .output_mode = "comb_only";
defparam \addr2[4]~11 .register_cascade_mode = "off";
defparam \addr2[4]~11 .sum_lutc_input = "datac";
defparam \addr2[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N3
stratix_lcell \addr1[1] (
// Equation(s):
// addr1[1] = DFFEAS((\addr2[4]~4_combout  & (\Add8~1_combout )) # (!\addr2[4]~4_combout  & (((\addr1~0_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(\Add8~1_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(vcc),
	.datad(\addr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1[1] .lut_mask = "bb88";
defparam \addr1[1] .operation_mode = "normal";
defparam \addr1[1] .output_mode = "reg_only";
defparam \addr1[1] .register_cascade_mode = "off";
defparam \addr1[1] .sum_lutc_input = "datac";
defparam \addr1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N3
stratix_lcell \Add8~12 (
// Equation(s):
// \Add8~12_combout  = \cmd~combout [0] $ (addr1[2] $ ((!\Add8~3 )))
// \Add8~14  = CARRY((\cmd~combout [0] & ((addr1[2]) # (!\Add8~3 ))) # (!\cmd~combout [0] & (addr1[2] & !\Add8~3 )))
// \Add8~14COUT1_44  = CARRY((\cmd~combout [0] & ((addr1[2]) # (!\Add8~3COUT1_42 ))) # (!\cmd~combout [0] & (addr1[2] & !\Add8~3COUT1_42 )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(addr1[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~3 ),
	.cin1(\Add8~3COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~12_combout ),
	.regout(),
	.cout(),
	.cout0(\Add8~14 ),
	.cout1(\Add8~14COUT1_44 ));
// synopsys translate_off
defparam \Add8~12 .cin0_used = "true";
defparam \Add8~12 .cin1_used = "true";
defparam \Add8~12 .lut_mask = "698e";
defparam \Add8~12 .operation_mode = "arithmetic";
defparam \Add8~12 .output_mode = "comb_only";
defparam \Add8~12 .register_cascade_mode = "off";
defparam \Add8~12 .sum_lutc_input = "cin";
defparam \Add8~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N0
stratix_lcell \addr1~1 (
// Equation(s):
// \addr1~1_combout  = ((\cmd~combout [2]) # ((\cmd~combout [0]) # (\Add11~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [0]),
	.datad(\Add11~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1~1 .lut_mask = "fffc";
defparam \addr1~1 .operation_mode = "normal";
defparam \addr1~1 .output_mode = "comb_only";
defparam \addr1~1 .register_cascade_mode = "off";
defparam \addr1~1 .sum_lutc_input = "datac";
defparam \addr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N4
stratix_lcell \addr1[2] (
// Equation(s):
// addr1[2] = DFFEAS((\addr2[4]~4_combout  & (\Add8~12_combout )) # (!\addr2[4]~4_combout  & (((\addr1~1_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(\Add8~12_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(vcc),
	.datad(\addr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1[2] .lut_mask = "bb88";
defparam \addr1[2] .operation_mode = "normal";
defparam \addr1[2] .output_mode = "reg_only";
defparam \addr1[2] .register_cascade_mode = "off";
defparam \addr1[2] .sum_lutc_input = "datac";
defparam \addr1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N4
stratix_lcell \Add8~22 (
// Equation(s):
// \Add8~22_combout  = addr1[3] $ (\Add8~6_combout  $ ((!\Add8~14 )))
// \Add8~24  = CARRY((addr1[3] & (\Add8~6_combout  & !\Add8~14COUT1_44 )) # (!addr1[3] & ((\Add8~6_combout ) # (!\Add8~14COUT1_44 ))))

	.clk(gnd),
	.dataa(addr1[3]),
	.datab(\Add8~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add8~14 ),
	.cin1(\Add8~14COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~22_combout ),
	.regout(),
	.cout(\Add8~24 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~22 .cin0_used = "true";
defparam \Add8~22 .cin1_used = "true";
defparam \Add8~22 .lut_mask = "694d";
defparam \Add8~22 .operation_mode = "arithmetic";
defparam \Add8~22 .output_mode = "comb_only";
defparam \Add8~22 .register_cascade_mode = "off";
defparam \Add8~22 .sum_lutc_input = "cin";
defparam \Add8~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N4
stratix_lcell \addr1~2 (
// Equation(s):
// \addr1~2_combout  = ((\cmd~combout [2]) # ((\cmd~combout [0]) # (\Add11~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [2]),
	.datac(\cmd~combout [0]),
	.datad(\Add11~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1~2 .lut_mask = "fffc";
defparam \addr1~2 .operation_mode = "normal";
defparam \addr1~2 .output_mode = "comb_only";
defparam \addr1~2 .register_cascade_mode = "off";
defparam \addr1~2 .sum_lutc_input = "datac";
defparam \addr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N3
stratix_lcell \addr1[3] (
// Equation(s):
// addr1[3] = DFFEAS((\addr2[4]~4_combout  & (\Add8~22_combout )) # (!\addr2[4]~4_combout  & (((\addr1~2_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(\Add8~22_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(vcc),
	.datad(\addr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1[3] .lut_mask = "bb88";
defparam \addr1[3] .operation_mode = "normal";
defparam \addr1[3] .output_mode = "reg_only";
defparam \addr1[3] .register_cascade_mode = "off";
defparam \addr1[3] .sum_lutc_input = "datac";
defparam \addr1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y23_N6
stratix_lcell \Add8~17 (
// Equation(s):
// \Add8~17_combout  = addr1[5] $ (\Add8~6_combout  $ ((!(!\Add8~24  & \Add8~9 ) # (\Add8~24  & \Add8~9COUT1_46 ))))

	.clk(gnd),
	.dataa(addr1[5]),
	.datab(\Add8~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add8~24 ),
	.cin0(\Add8~9 ),
	.cin1(\Add8~9COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add8~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add8~17 .cin0_used = "true";
defparam \Add8~17 .cin1_used = "true";
defparam \Add8~17 .cin_used = "true";
defparam \Add8~17 .lut_mask = "6969";
defparam \Add8~17 .operation_mode = "normal";
defparam \Add8~17 .output_mode = "comb_only";
defparam \Add8~17 .register_cascade_mode = "off";
defparam \Add8~17 .sum_lutc_input = "cin";
defparam \Add8~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N9
stratix_lcell \Add11~15 (
// Equation(s):
// \Add11~15_combout  = ((\Add11~7  $ (!addr1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr1[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add11~7 ),
	.cin1(\Add11~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add11~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add11~15 .cin0_used = "true";
defparam \Add11~15 .cin1_used = "true";
defparam \Add11~15 .lut_mask = "f00f";
defparam \Add11~15 .operation_mode = "normal";
defparam \Add11~15 .output_mode = "comb_only";
defparam \Add11~15 .register_cascade_mode = "off";
defparam \Add11~15 .sum_lutc_input = "cin";
defparam \Add11~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N7
stratix_lcell \addr1[5] (
// Equation(s):
// addr1[5] = DFFEAS((\addr2[4]~4_combout  & (((\Add8~17_combout )))) # (!\addr2[4]~4_combout  & (\addr3[5]~13_combout  & ((\Add11~15_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(\addr3[5]~13_combout ),
	.datab(\Add8~17_combout ),
	.datac(\addr2[4]~4_combout ),
	.datad(\Add11~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr1[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr1[5] .lut_mask = "cac0";
defparam \addr1[5] .operation_mode = "normal";
defparam \addr1[5] .output_mode = "reg_only";
defparam \addr1[5] .register_cascade_mode = "off";
defparam \addr1[5] .sum_lutc_input = "datac";
defparam \addr1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y23_N4
stratix_lcell \always9~2 (
// Equation(s):
// \always9~2_combout  = (addr1[1] & (!addr1[3] & (addr1[4] $ (addr1[2])))) # (!addr1[1] & (!addr1[4] & (addr1[3] $ (!addr1[2]))))

	.clk(gnd),
	.dataa(addr1[3]),
	.datab(addr1[4]),
	.datac(addr1[1]),
	.datad(addr1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always9~2 .lut_mask = "1241";
defparam \always9~2 .operation_mode = "normal";
defparam \always9~2 .output_mode = "comb_only";
defparam \always9~2 .register_cascade_mode = "off";
defparam \always9~2 .sum_lutc_input = "datac";
defparam \always9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y23_N7
stratix_lcell \always9~3 (
// Equation(s):
// \always9~3_combout  = ((!addr3[0] & (!addr1[5] & \always9~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[0]),
	.datac(addr1[5]),
	.datad(\always9~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always9~3 .lut_mask = "0300";
defparam \always9~3 .operation_mode = "normal";
defparam \always9~3 .output_mode = "comb_only";
defparam \always9~3 .register_cascade_mode = "off";
defparam \always9~3 .sum_lutc_input = "datac";
defparam \always9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N2
stratix_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\cmd~combout [0] & (\Add4~25_combout  & (!\always9~3_combout ))) # (!\cmd~combout [0] & (((\always9~1_combout ))))

	.clk(gnd),
	.dataa(\Add4~25_combout ),
	.datab(\always9~3_combout ),
	.datac(\cmd~combout [0]),
	.datad(\always9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "2f20";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N0
stratix_lcell \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (!\cmd~combout [2] & (\cmd~combout [1] & (\cmd~combout [0] $ (!\Mux17~0_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [1]),
	.datac(\cmd~combout [0]),
	.datad(\Mux17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = "4004";
defparam \Mux17~1 .operation_mode = "normal";
defparam \Mux17~1 .output_mode = "comb_only";
defparam \Mux17~1 .register_cascade_mode = "off";
defparam \Mux17~1 .sum_lutc_input = "datac";
defparam \Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N4
stratix_lcell \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Mux17~2_combout  & (((\Mux17~1_combout )))) # (!\Mux17~2_combout  & ((\Mux17~1_combout  & (\Add15~25_combout )) # (!\Mux17~1_combout  & ((addr3[0])))))

	.clk(gnd),
	.dataa(\Mux17~2_combout ),
	.datab(\Add15~25_combout ),
	.datac(addr3[0]),
	.datad(\Mux17~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = "ee50";
defparam \Mux17~3 .operation_mode = "normal";
defparam \Mux17~3 .output_mode = "comb_only";
defparam \Mux17~3 .register_cascade_mode = "off";
defparam \Mux17~3 .sum_lutc_input = "datac";
defparam \Mux17~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y23_N8
stratix_lcell \addr3[0] (
// Equation(s):
// addr3[0] = DFFEAS(((\state.S1~regout  & ((\Mux17~3_combout ))) # (!\state.S1~regout  & (addr3[0]))), GLOBAL(\clk~combout ), VCC, , , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(addr3[0]),
	.datab(vcc),
	.datac(\Mux17~3_combout ),
	.datad(\state.S1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[0] .lut_mask = "f0aa";
defparam \addr3[0] .operation_mode = "normal";
defparam \addr3[0] .output_mode = "reg_only";
defparam \addr3[0] .register_cascade_mode = "off";
defparam \addr3[0] .sum_lutc_input = "datac";
defparam \addr3[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y23_N2
stratix_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = addr3[1] $ ((((!\Add4~27 ))))
// \Add4~2  = CARRY((!addr3[1] & ((!\Add4~27 ))))
// \Add4~2COUT1_38  = CARRY((!addr3[1] & ((!\Add4~27COUT1_36 ))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~27 ),
	.cin1(\Add4~27COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~2 ),
	.cout1(\Add4~2COUT1_38 ));
// synopsys translate_off
defparam \Add4~0 .cin0_used = "true";
defparam \Add4~0 .cin1_used = "true";
defparam \Add4~0 .lut_mask = "a505";
defparam \Add4~0 .operation_mode = "arithmetic";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "cin";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N5
stratix_lcell \Add10~0 (
// Equation(s):
// \Add10~0_combout  = (!addr3[1])
// \Add10~2  = CARRY((addr3[1]))
// \Add10~2COUT1_33  = CARRY((addr3[1]))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~2 ),
	.cout1(\Add10~2COUT1_33 ));
// synopsys translate_off
defparam \Add10~0 .lut_mask = "55aa";
defparam \Add10~0 .operation_mode = "arithmetic";
defparam \Add10~0 .output_mode = "comb_only";
defparam \Add10~0 .register_cascade_mode = "off";
defparam \Add10~0 .sum_lutc_input = "datac";
defparam \Add10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N9
stratix_lcell \addr3~2 (
// Equation(s):
// \addr3~2_combout  = ((\cmd~combout [0] & ((\Add10~0_combout ) # (!\cmd~combout [2]))))

	.clk(gnd),
	.dataa(\Add10~0_combout ),
	.datab(\cmd~combout [2]),
	.datac(vcc),
	.datad(\cmd~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~2 .lut_mask = "bb00";
defparam \addr3~2 .operation_mode = "normal";
defparam \addr3~2 .output_mode = "comb_only";
defparam \addr3~2 .register_cascade_mode = "off";
defparam \addr3~2 .sum_lutc_input = "datac";
defparam \addr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N5
stratix_lcell \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (!addr3[1])
// \Add7~2  = CARRY((addr3[1]))
// \Add7~2COUT1_31  = CARRY((addr3[1]))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~2 ),
	.cout1(\Add7~2COUT1_31 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = "55aa";
defparam \Add7~0 .operation_mode = "arithmetic";
defparam \Add7~0 .output_mode = "comb_only";
defparam \Add7~0 .register_cascade_mode = "off";
defparam \Add7~0 .sum_lutc_input = "datac";
defparam \Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N2
stratix_lcell \Add15~0 (
// Equation(s):
// \Add15~0_combout  = (addr3[1] $ ((\Add15~27 )))
// \Add15~2  = CARRY(((!\Add15~27 ) # (!addr3[1])))
// \Add15~2COUT1_38  = CARRY(((!\Add15~27COUT1_36 ) # (!addr3[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~27 ),
	.cin1(\Add15~27COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~2 ),
	.cout1(\Add15~2COUT1_38 ));
// synopsys translate_off
defparam \Add15~0 .cin0_used = "true";
defparam \Add15~0 .cin1_used = "true";
defparam \Add15~0 .lut_mask = "3c3f";
defparam \Add15~0 .operation_mode = "arithmetic";
defparam \Add15~0 .output_mode = "comb_only";
defparam \Add15~0 .register_cascade_mode = "off";
defparam \Add15~0 .sum_lutc_input = "cin";
defparam \Add15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N2
stratix_lcell \addr3~1 (
// Equation(s):
// \addr3~1_combout  = (\addr3[5]~0_combout  & ((\cmd~combout [1] & ((\Add15~0_combout ))) # (!\cmd~combout [1] & (\Add7~0_combout )))) # (!\addr3[5]~0_combout  & (((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\addr3[5]~0_combout ),
	.datab(\Add7~0_combout ),
	.datac(\cmd~combout [1]),
	.datad(\Add15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~1 .lut_mask = "f858";
defparam \addr3~1 .operation_mode = "normal";
defparam \addr3~1 .output_mode = "comb_only";
defparam \addr3~1 .register_cascade_mode = "off";
defparam \addr3~1 .sum_lutc_input = "datac";
defparam \addr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y24_N3
stratix_lcell \addr3~3 (
// Equation(s):
// \addr3~3_combout  = (\addr3~2_combout  & ((\Add4~0_combout ) # ((\cmd~combout [2]) # (!\addr3~1_combout )))) # (!\addr3~2_combout  & (((\addr3~1_combout ))))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(\addr3~2_combout ),
	.datac(\cmd~combout [2]),
	.datad(\addr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~3 .lut_mask = "fbcc";
defparam \addr3~3 .operation_mode = "normal";
defparam \addr3~3 .output_mode = "comb_only";
defparam \addr3~3 .register_cascade_mode = "off";
defparam \addr3~3 .sum_lutc_input = "datac";
defparam \addr3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N2
stratix_lcell \addr3[5]~4 (
// Equation(s):
// \addr3[5]~4_combout  = (!\cmd~combout [2] & (!\cmd~combout [0] & ((\always9~1_combout ) # (!\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [0]),
	.datac(\cmd~combout [1]),
	.datad(\always9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~4 .lut_mask = "1101";
defparam \addr3[5]~4 .operation_mode = "normal";
defparam \addr3[5]~4 .output_mode = "comb_only";
defparam \addr3[5]~4 .register_cascade_mode = "off";
defparam \addr3[5]~4 .sum_lutc_input = "datac";
defparam \addr3[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N7
stratix_lcell \addr3[5]~5 (
// Equation(s):
// \addr3[5]~5_combout  = ((!addr1[3] & (!\cmd~combout [1] & !addr1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[3]),
	.datac(\cmd~combout [1]),
	.datad(addr1[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~5 .lut_mask = "0003";
defparam \addr3[5]~5 .operation_mode = "normal";
defparam \addr3[5]~5 .output_mode = "comb_only";
defparam \addr3[5]~5 .register_cascade_mode = "off";
defparam \addr3[5]~5 .sum_lutc_input = "datac";
defparam \addr3[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N8
stratix_lcell \addr3[5]~7 (
// Equation(s):
// \addr3[5]~7_combout  = (\addr3[5]~5_combout  & ((\addr3[5]~6_combout ) # ((\addr2[4]~2_combout  & \addr2[4]~3_combout ))))

	.clk(gnd),
	.dataa(\addr2[4]~2_combout ),
	.datab(\addr3[5]~6_combout ),
	.datac(\addr2[4]~3_combout ),
	.datad(\addr3[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~7 .lut_mask = "ec00";
defparam \addr3[5]~7 .operation_mode = "normal";
defparam \addr3[5]~7 .output_mode = "comb_only";
defparam \addr3[5]~7 .register_cascade_mode = "off";
defparam \addr3[5]~7 .sum_lutc_input = "datac";
defparam \addr3[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y23_N9
stratix_lcell \addr3[5]~8 (
// Equation(s):
// \addr3[5]~8_combout  = (\addr3[5]~7_combout ) # ((\cmd~combout [1] & (\addr2[4]~2_combout  & \always9~3_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [1]),
	.datab(\addr2[4]~2_combout ),
	.datac(\always9~3_combout ),
	.datad(\addr3[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~8 .lut_mask = "ff80";
defparam \addr3[5]~8 .operation_mode = "normal";
defparam \addr3[5]~8 .output_mode = "comb_only";
defparam \addr3[5]~8 .register_cascade_mode = "off";
defparam \addr3[5]~8 .sum_lutc_input = "datac";
defparam \addr3[5]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N9
stratix_lcell \addr3[5]~9 (
// Equation(s):
// \addr3[5]~9_combout  = (\reset~combout ) # ((\state.S1~regout  & (!\addr3[5]~4_combout  & !\addr3[5]~8_combout )))

	.clk(gnd),
	.dataa(\state.S1~regout ),
	.datab(\reset~combout ),
	.datac(\addr3[5]~4_combout ),
	.datad(\addr3[5]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3[5]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5]~9 .lut_mask = "ccce";
defparam \addr3[5]~9 .operation_mode = "normal";
defparam \addr3[5]~9 .output_mode = "comb_only";
defparam \addr3[5]~9 .register_cascade_mode = "off";
defparam \addr3[5]~9 .sum_lutc_input = "datac";
defparam \addr3[5]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N3
stratix_lcell \addr3[1] (
// Equation(s):
// addr3[1] = DFFEAS((((\addr3~3_combout ))), GLOBAL(\clk~combout ), VCC, , \addr3[5]~9_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr3[5]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[1] .lut_mask = "ff00";
defparam \addr3[1] .operation_mode = "normal";
defparam \addr3[1] .output_mode = "reg_only";
defparam \addr3[1] .register_cascade_mode = "off";
defparam \addr3[1] .sum_lutc_input = "datac";
defparam \addr3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y24_N6
stratix_lcell \Add10~10 (
// Equation(s):
// \Add10~10_combout  = addr3[2] $ ((((!\Add10~2 ))))
// \Add10~12  = CARRY((!addr3[2] & ((!\Add10~2 ))))
// \Add10~12COUT1_35  = CARRY((!addr3[2] & ((!\Add10~2COUT1_33 ))))

	.clk(gnd),
	.dataa(addr3[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~2 ),
	.cin1(\Add10~2COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~12 ),
	.cout1(\Add10~12COUT1_35 ));
// synopsys translate_off
defparam \Add10~10 .cin0_used = "true";
defparam \Add10~10 .cin1_used = "true";
defparam \Add10~10 .lut_mask = "a505";
defparam \Add10~10 .operation_mode = "arithmetic";
defparam \Add10~10 .output_mode = "comb_only";
defparam \Add10~10 .register_cascade_mode = "off";
defparam \Add10~10 .sum_lutc_input = "cin";
defparam \Add10~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N3
stratix_lcell \Add10~15 (
// Equation(s):
// \Add10~15_combout  = (((\Add10~10_combout  & \cmd~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add10~10_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~15 .lut_mask = "f000";
defparam \Add10~15 .operation_mode = "normal";
defparam \Add10~15 .output_mode = "comb_only";
defparam \Add10~15 .register_cascade_mode = "off";
defparam \Add10~15 .sum_lutc_input = "datac";
defparam \Add10~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N3
stratix_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (addr3[2] $ ((\Add4~2 )))
// \Add4~12  = CARRY(((addr3[2]) # (!\Add4~2 )))
// \Add4~12COUT1_40  = CARRY(((addr3[2]) # (!\Add4~2COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~2 ),
	.cin1(\Add4~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_40 ));
// synopsys translate_off
defparam \Add4~10 .cin0_used = "true";
defparam \Add4~10 .cin1_used = "true";
defparam \Add4~10 .lut_mask = "3ccf";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N1
stratix_lcell \addr3~14 (
// Equation(s):
// \addr3~14_combout  = (!\cmd~combout [2] & (((\Add4~10_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(vcc),
	.datac(\Add4~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~14 .lut_mask = "5050";
defparam \addr3~14 .operation_mode = "normal";
defparam \addr3~14 .output_mode = "comb_only";
defparam \addr3~14 .register_cascade_mode = "off";
defparam \addr3~14 .sum_lutc_input = "datac";
defparam \addr3~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N6
stratix_lcell \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (addr3[2] $ ((\Add7~2 )))
// \Add7~12  = CARRY(((!\Add7~2 ) # (!addr3[2])))
// \Add7~12COUT1_33  = CARRY(((!\Add7~2COUT1_31 ) # (!addr3[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~2 ),
	.cin1(\Add7~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~12 ),
	.cout1(\Add7~12COUT1_33 ));
// synopsys translate_off
defparam \Add7~10 .cin0_used = "true";
defparam \Add7~10 .cin1_used = "true";
defparam \Add7~10 .lut_mask = "3c3f";
defparam \Add7~10 .operation_mode = "arithmetic";
defparam \Add7~10 .output_mode = "comb_only";
defparam \Add7~10 .register_cascade_mode = "off";
defparam \Add7~10 .sum_lutc_input = "cin";
defparam \Add7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N3
stratix_lcell \Add15~10 (
// Equation(s):
// \Add15~10_combout  = (addr3[2] $ ((!\Add15~2 )))
// \Add15~12  = CARRY(((addr3[2] & !\Add15~2 )))
// \Add15~12COUT1_40  = CARRY(((addr3[2] & !\Add15~2COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~2 ),
	.cin1(\Add15~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~12 ),
	.cout1(\Add15~12COUT1_40 ));
// synopsys translate_off
defparam \Add15~10 .cin0_used = "true";
defparam \Add15~10 .cin1_used = "true";
defparam \Add15~10 .lut_mask = "c30c";
defparam \Add15~10 .operation_mode = "arithmetic";
defparam \Add15~10 .output_mode = "comb_only";
defparam \Add15~10 .register_cascade_mode = "off";
defparam \Add15~10 .sum_lutc_input = "cin";
defparam \Add15~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N2
stratix_lcell \addr3~15 (
// Equation(s):
// \addr3~15_combout  = (\addr3[5]~0_combout  & ((\cmd~combout [1] & ((\Add15~10_combout ))) # (!\cmd~combout [1] & (\Add7~10_combout )))) # (!\addr3[5]~0_combout  & (((!\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\addr3[5]~0_combout ),
	.datab(\Add7~10_combout ),
	.datac(\Add15~10_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~15 .lut_mask = "a0dd";
defparam \addr3~15 .operation_mode = "normal";
defparam \addr3~15 .output_mode = "comb_only";
defparam \addr3~15 .register_cascade_mode = "off";
defparam \addr3~15 .sum_lutc_input = "datac";
defparam \addr3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N0
stratix_lcell \addr3[2] (
// Equation(s):
// addr3[2] = DFFEAS((\cmd~combout [0] & ((\addr3~15_combout  & (\Add10~15_combout )) # (!\addr3~15_combout  & ((\addr3~14_combout ))))) # (!\cmd~combout [0] & (((\addr3~15_combout )))), GLOBAL(\clk~combout ), VCC, , \addr3[5]~9_combout , , , \reset~combout 
// , )

	.clk(\clk~combout ),
	.dataa(\Add10~15_combout ),
	.datab(\addr3~14_combout ),
	.datac(\cmd~combout [0]),
	.datad(\addr3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr3[5]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[2] .lut_mask = "afc0";
defparam \addr3[2] .operation_mode = "normal";
defparam \addr3[2] .output_mode = "reg_only";
defparam \addr3[2] .register_cascade_mode = "off";
defparam \addr3[2] .sum_lutc_input = "datac";
defparam \addr3[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y24_N7
stratix_lcell \Add10~22 (
// Equation(s):
// \Add10~22_combout  = (addr3[3] $ ((!\Add10~12 )))
// \Add10~24  = CARRY(((addr3[3] & !\Add10~12 )))
// \Add10~24COUT1_37  = CARRY(((addr3[3] & !\Add10~12COUT1_35 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~12 ),
	.cin1(\Add10~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~22_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~24 ),
	.cout1(\Add10~24COUT1_37 ));
// synopsys translate_off
defparam \Add10~22 .cin0_used = "true";
defparam \Add10~22 .cin1_used = "true";
defparam \Add10~22 .lut_mask = "c30c";
defparam \Add10~22 .operation_mode = "arithmetic";
defparam \Add10~22 .output_mode = "comb_only";
defparam \Add10~22 .register_cascade_mode = "off";
defparam \Add10~22 .sum_lutc_input = "cin";
defparam \Add10~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N1
stratix_lcell \addr3~19 (
// Equation(s):
// \addr3~19_combout  = ((\cmd~combout [0] & ((\Add10~22_combout ) # (!\cmd~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cmd~combout [0]),
	.datac(\Add10~22_combout ),
	.datad(\cmd~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~19 .lut_mask = "c0cc";
defparam \addr3~19 .operation_mode = "normal";
defparam \addr3~19 .output_mode = "comb_only";
defparam \addr3~19 .register_cascade_mode = "off";
defparam \addr3~19 .sum_lutc_input = "datac";
defparam \addr3~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N4
stratix_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = addr3[3] $ ((((!\Add4~12 ))))
// \Add4~22  = CARRY((!addr3[3] & ((!\Add4~12COUT1_40 ))))

	.clk(gnd),
	.dataa(addr3[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(\Add4~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~20 .cin0_used = "true";
defparam \Add4~20 .cin1_used = "true";
defparam \Add4~20 .lut_mask = "a505";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N7
stratix_lcell \Add7~20 (
// Equation(s):
// \Add7~20_combout  = (addr3[3] $ ((\Add7~12 )))
// \Add7~22  = CARRY(((addr3[3]) # (!\Add7~12 )))
// \Add7~22COUT1_35  = CARRY(((addr3[3]) # (!\Add7~12COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~12 ),
	.cin1(\Add7~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~22 ),
	.cout1(\Add7~22COUT1_35 ));
// synopsys translate_off
defparam \Add7~20 .cin0_used = "true";
defparam \Add7~20 .cin1_used = "true";
defparam \Add7~20 .lut_mask = "3ccf";
defparam \Add7~20 .operation_mode = "arithmetic";
defparam \Add7~20 .output_mode = "comb_only";
defparam \Add7~20 .register_cascade_mode = "off";
defparam \Add7~20 .sum_lutc_input = "cin";
defparam \Add7~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N4
stratix_lcell \Add15~20 (
// Equation(s):
// \Add15~20_combout  = (addr3[3] $ ((\Add15~12 )))
// \Add15~22  = CARRY(((!\Add15~12COUT1_40 ) # (!addr3[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add15~12 ),
	.cin1(\Add15~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~20_combout ),
	.regout(),
	.cout(\Add15~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~20 .cin0_used = "true";
defparam \Add15~20 .cin1_used = "true";
defparam \Add15~20 .lut_mask = "3c3f";
defparam \Add15~20 .operation_mode = "arithmetic";
defparam \Add15~20 .output_mode = "comb_only";
defparam \Add15~20 .register_cascade_mode = "off";
defparam \Add15~20 .sum_lutc_input = "cin";
defparam \Add15~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N4
stratix_lcell \addr3~18 (
// Equation(s):
// \addr3~18_combout  = (\addr3[5]~0_combout  & ((\cmd~combout [1] & ((\Add15~20_combout ))) # (!\cmd~combout [1] & (\Add7~20_combout )))) # (!\addr3[5]~0_combout  & (((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\addr3[5]~0_combout ),
	.datab(\Add7~20_combout ),
	.datac(\Add15~20_combout ),
	.datad(\cmd~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~18 .lut_mask = "f588";
defparam \addr3~18 .operation_mode = "normal";
defparam \addr3~18 .output_mode = "comb_only";
defparam \addr3~18 .register_cascade_mode = "off";
defparam \addr3~18 .sum_lutc_input = "datac";
defparam \addr3~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N4
stratix_lcell \addr3~20 (
// Equation(s):
// \addr3~20_combout  = (\addr3~19_combout  & ((\cmd~combout [2]) # ((\Add4~20_combout ) # (!\addr3~18_combout )))) # (!\addr3~19_combout  & (((\addr3~18_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\addr3~19_combout ),
	.datac(\Add4~20_combout ),
	.datad(\addr3~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~20 .lut_mask = "fbcc";
defparam \addr3~20 .operation_mode = "normal";
defparam \addr3~20 .output_mode = "comb_only";
defparam \addr3~20 .register_cascade_mode = "off";
defparam \addr3~20 .sum_lutc_input = "datac";
defparam \addr3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N0
stratix_lcell \addr3[3] (
// Equation(s):
// addr3[3] = DFFEAS((((\addr3~20_combout ))), GLOBAL(\clk~combout ), VCC, , \addr3[5]~9_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr3~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr3[5]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[3] .lut_mask = "ff00";
defparam \addr3[3] .operation_mode = "normal";
defparam \addr3[3] .output_mode = "reg_only";
defparam \addr3[3] .register_cascade_mode = "off";
defparam \addr3[3] .sum_lutc_input = "datac";
defparam \addr3[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y24_N8
stratix_lcell \Add7~5 (
// Equation(s):
// \Add7~5_combout  = (addr3[4] $ ((!\Add7~22 )))
// \Add7~7  = CARRY(((!addr3[4] & !\Add7~22 )))
// \Add7~7COUT1_37  = CARRY(((!addr3[4] & !\Add7~22COUT1_35 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~22 ),
	.cin1(\Add7~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add7~7 ),
	.cout1(\Add7~7COUT1_37 ));
// synopsys translate_off
defparam \Add7~5 .cin0_used = "true";
defparam \Add7~5 .cin1_used = "true";
defparam \Add7~5 .lut_mask = "c303";
defparam \Add7~5 .operation_mode = "arithmetic";
defparam \Add7~5 .output_mode = "comb_only";
defparam \Add7~5 .register_cascade_mode = "off";
defparam \Add7~5 .sum_lutc_input = "cin";
defparam \Add7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N5
stratix_lcell \Add15~5 (
// Equation(s):
// \Add15~5_combout  = (addr3[4] $ ((!\Add15~22 )))
// \Add15~7  = CARRY(((addr3[4] & !\Add15~22 )))
// \Add15~7COUT1_42  = CARRY(((addr3[4] & !\Add15~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add15~7 ),
	.cout1(\Add15~7COUT1_42 ));
// synopsys translate_off
defparam \Add15~5 .cin_used = "true";
defparam \Add15~5 .lut_mask = "c30c";
defparam \Add15~5 .operation_mode = "arithmetic";
defparam \Add15~5 .output_mode = "comb_only";
defparam \Add15~5 .register_cascade_mode = "off";
defparam \Add15~5 .sum_lutc_input = "cin";
defparam \Add15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N0
stratix_lcell \addr3~10 (
// Equation(s):
// \addr3~10_combout  = (\addr3[5]~0_combout  & ((\cmd~combout [1] & ((\Add15~5_combout ))) # (!\cmd~combout [1] & (\Add7~5_combout )))) # (!\addr3[5]~0_combout  & (((\cmd~combout [1]))))

	.clk(gnd),
	.dataa(\addr3[5]~0_combout ),
	.datab(\Add7~5_combout ),
	.datac(\cmd~combout [1]),
	.datad(\Add15~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~10 .lut_mask = "f858";
defparam \addr3~10 .operation_mode = "normal";
defparam \addr3~10 .output_mode = "comb_only";
defparam \addr3~10 .register_cascade_mode = "off";
defparam \addr3~10 .sum_lutc_input = "datac";
defparam \addr3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N5
stratix_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (addr3[4] $ ((\Add4~22 )))
// \Add4~7  = CARRY(((addr3[4]) # (!\Add4~22 )))
// \Add4~7COUT1_42  = CARRY(((addr3[4]) # (!\Add4~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~7 ),
	.cout1(\Add4~7COUT1_42 ));
// synopsys translate_off
defparam \Add4~5 .cin_used = "true";
defparam \Add4~5 .lut_mask = "3ccf";
defparam \Add4~5 .operation_mode = "arithmetic";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N8
stratix_lcell \Add10~5 (
// Equation(s):
// \Add10~5_combout  = addr3[4] $ ((((\Add10~24 ))))
// \Add10~7  = CARRY(((!\Add10~24 )) # (!addr3[4]))
// \Add10~7COUT1_39  = CARRY(((!\Add10~24COUT1_37 )) # (!addr3[4]))

	.clk(gnd),
	.dataa(addr3[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~24 ),
	.cin1(\Add10~24COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add10~7 ),
	.cout1(\Add10~7COUT1_39 ));
// synopsys translate_off
defparam \Add10~5 .cin0_used = "true";
defparam \Add10~5 .cin1_used = "true";
defparam \Add10~5 .lut_mask = "5a5f";
defparam \Add10~5 .operation_mode = "arithmetic";
defparam \Add10~5 .output_mode = "comb_only";
defparam \Add10~5 .register_cascade_mode = "off";
defparam \Add10~5 .sum_lutc_input = "cin";
defparam \Add10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N2
stratix_lcell \addr3~11 (
// Equation(s):
// \addr3~11_combout  = (\cmd~combout [0] & (((\Add10~5_combout )) # (!\cmd~combout [2])))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\cmd~combout [0]),
	.datac(vcc),
	.datad(\Add10~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~11 .lut_mask = "cc44";
defparam \addr3~11 .operation_mode = "normal";
defparam \addr3~11 .output_mode = "comb_only";
defparam \addr3~11 .register_cascade_mode = "off";
defparam \addr3~11 .sum_lutc_input = "datac";
defparam \addr3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N8
stratix_lcell \addr3~12 (
// Equation(s):
// \addr3~12_combout  = (\addr3~10_combout  & ((\cmd~combout [2]) # ((\Add4~5_combout ) # (!\addr3~11_combout )))) # (!\addr3~10_combout  & (((\addr3~11_combout ))))

	.clk(gnd),
	.dataa(\cmd~combout [2]),
	.datab(\addr3~10_combout ),
	.datac(\Add4~5_combout ),
	.datad(\addr3~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~12 .lut_mask = "fbcc";
defparam \addr3~12 .operation_mode = "normal";
defparam \addr3~12 .output_mode = "comb_only";
defparam \addr3~12 .register_cascade_mode = "off";
defparam \addr3~12 .sum_lutc_input = "datac";
defparam \addr3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N9
stratix_lcell \addr3[4] (
// Equation(s):
// addr3[4] = DFFEAS((((\addr3~12_combout ))), GLOBAL(\clk~combout ), VCC, , \addr3[5]~9_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr3~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr3[5]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[4] .lut_mask = "ff00";
defparam \addr3[4] .operation_mode = "normal";
defparam \addr3[4] .output_mode = "reg_only";
defparam \addr3[4] .register_cascade_mode = "off";
defparam \addr3[4] .sum_lutc_input = "datac";
defparam \addr3[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y25_N7
stratix_lcell \Mux93~218 (
// Equation(s):
// \Mux93~218_combout  = (counter[0] & (counter[1])) # (!counter[0] & (addr1[4] & (counter[1] $ (addr1[1]))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(addr1[4]),
	.datac(counter[0]),
	.datad(addr1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~218_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~218 .lut_mask = "a4a8";
defparam \Mux93~218 .operation_mode = "normal";
defparam \Mux93~218 .output_mode = "comb_only";
defparam \Mux93~218 .register_cascade_mode = "off";
defparam \Mux93~218 .sum_lutc_input = "datac";
defparam \Mux93~218 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N5
stratix_lcell \Add13~0 (
// Equation(s):
// \Add13~0_combout  = addr3[0] $ ((addr2[1]))
// \Add13~2  = CARRY((addr3[0] & (addr2[1])))
// \Add13~2COUT1_31  = CARRY((addr3[0] & (addr2[1])))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(addr2[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~2 ),
	.cout1(\Add13~2COUT1_31 ));
// synopsys translate_off
defparam \Add13~0 .lut_mask = "6688";
defparam \Add13~0 .operation_mode = "arithmetic";
defparam \Add13~0 .output_mode = "comb_only";
defparam \Add13~0 .register_cascade_mode = "off";
defparam \Add13~0 .sum_lutc_input = "datac";
defparam \Add13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N1
stratix_lcell \Add9~28 (
// Equation(s):
// \Add9~28_cout0  = CARRY((\Add8~33_combout  & (\cmd~combout [1])))
// \Add9~28COUT1_37  = CARRY((\Add8~33_combout  & (\cmd~combout [1])))

	.clk(gnd),
	.dataa(\Add8~33_combout ),
	.datab(\cmd~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~26 ),
	.regout(),
	.cout(),
	.cout0(\Add9~28_cout0 ),
	.cout1(\Add9~28COUT1_37 ));
// synopsys translate_off
defparam \Add9~28 .lut_mask = "ff88";
defparam \Add9~28 .operation_mode = "arithmetic";
defparam \Add9~28 .output_mode = "none";
defparam \Add9~28 .register_cascade_mode = "off";
defparam \Add9~28 .sum_lutc_input = "datac";
defparam \Add9~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N2
stratix_lcell \Add9~1 (
// Equation(s):
// \Add9~1_combout  = \Add8~27_combout  $ (addr2[1] $ ((!\Add9~28_cout0 )))
// \Add9~3  = CARRY((\Add8~27_combout  & ((!\Add9~28_cout0 ) # (!addr2[1]))) # (!\Add8~27_combout  & (!addr2[1] & !\Add9~28_cout0 )))
// \Add9~3COUT1_39  = CARRY((\Add8~27_combout  & ((!\Add9~28COUT1_37 ) # (!addr2[1]))) # (!\Add8~27_combout  & (!addr2[1] & !\Add9~28COUT1_37 )))

	.clk(gnd),
	.dataa(\Add8~27_combout ),
	.datab(addr2[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~28_cout0 ),
	.cin1(\Add9~28COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~1_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~3 ),
	.cout1(\Add9~3COUT1_39 ));
// synopsys translate_off
defparam \Add9~1 .cin0_used = "true";
defparam \Add9~1 .cin1_used = "true";
defparam \Add9~1 .lut_mask = "692b";
defparam \Add9~1 .operation_mode = "arithmetic";
defparam \Add9~1 .output_mode = "comb_only";
defparam \Add9~1 .register_cascade_mode = "off";
defparam \Add9~1 .sum_lutc_input = "cin";
defparam \Add9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N9
stratix_lcell \addr2[1] (
// Equation(s):
// addr2[1] = DFFEAS((\addr2[4]~4_combout  & (((\Add9~1_combout )))) # (!\addr2[4]~4_combout  & (\addr3[5]~13_combout  & (\Add13~0_combout ))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(\addr3[5]~13_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(\Add13~0_combout ),
	.datad(\Add9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr2[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[1] .lut_mask = "ec20";
defparam \addr2[1] .operation_mode = "normal";
defparam \addr2[1] .output_mode = "reg_only";
defparam \addr2[1] .register_cascade_mode = "off";
defparam \addr2[1] .sum_lutc_input = "datac";
defparam \addr2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N6
stratix_lcell \Add13~10 (
// Equation(s):
// \Add13~10_combout  = (addr2[2] $ ((\Add13~2 )))
// \Add13~12  = CARRY(((!\Add13~2 ) # (!addr2[2])))
// \Add13~12COUT1_33  = CARRY(((!\Add13~2COUT1_31 ) # (!addr2[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr2[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~2 ),
	.cin1(\Add13~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~12 ),
	.cout1(\Add13~12COUT1_33 ));
// synopsys translate_off
defparam \Add13~10 .cin0_used = "true";
defparam \Add13~10 .cin1_used = "true";
defparam \Add13~10 .lut_mask = "3c3f";
defparam \Add13~10 .operation_mode = "arithmetic";
defparam \Add13~10 .output_mode = "comb_only";
defparam \Add13~10 .register_cascade_mode = "off";
defparam \Add13~10 .sum_lutc_input = "cin";
defparam \Add13~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N3
stratix_lcell \addr2~13 (
// Equation(s):
// \addr2~13_combout  = (\cmd~combout [0]) # (((\cmd~combout [2]) # (\Add13~10_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(vcc),
	.datac(\cmd~combout [2]),
	.datad(\Add13~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2~13 .lut_mask = "fffa";
defparam \addr2~13 .operation_mode = "normal";
defparam \addr2~13 .output_mode = "comb_only";
defparam \addr2~13 .register_cascade_mode = "off";
defparam \addr2~13 .sum_lutc_input = "datac";
defparam \addr2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N3
stratix_lcell \Add9~11 (
// Equation(s):
// \Add9~11_combout  = addr2[2] $ (\cmd~combout [0] $ ((!\Add9~3 )))
// \Add9~13  = CARRY((addr2[2] & ((\cmd~combout [0]) # (!\Add9~3 ))) # (!addr2[2] & (\cmd~combout [0] & !\Add9~3 )))
// \Add9~13COUT1_41  = CARRY((addr2[2] & ((\cmd~combout [0]) # (!\Add9~3COUT1_39 ))) # (!addr2[2] & (\cmd~combout [0] & !\Add9~3COUT1_39 )))

	.clk(gnd),
	.dataa(addr2[2]),
	.datab(\cmd~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~3 ),
	.cin1(\Add9~3COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~11_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~13 ),
	.cout1(\Add9~13COUT1_41 ));
// synopsys translate_off
defparam \Add9~11 .cin0_used = "true";
defparam \Add9~11 .cin1_used = "true";
defparam \Add9~11 .lut_mask = "698e";
defparam \Add9~11 .operation_mode = "arithmetic";
defparam \Add9~11 .output_mode = "comb_only";
defparam \Add9~11 .register_cascade_mode = "off";
defparam \Add9~11 .sum_lutc_input = "cin";
defparam \Add9~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N1
stratix_lcell \addr2[2] (
// Equation(s):
// addr2[2] = DFFEAS(((\addr2[4]~4_combout  & ((\Add9~11_combout ))) # (!\addr2[4]~4_combout  & (\addr2~13_combout ))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(\addr2~13_combout ),
	.datab(\Add9~11_combout ),
	.datac(vcc),
	.datad(\addr2[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr2[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[2] .lut_mask = "ccaa";
defparam \addr2[2] .operation_mode = "normal";
defparam \addr2[2] .output_mode = "reg_only";
defparam \addr2[2] .register_cascade_mode = "off";
defparam \addr2[2] .sum_lutc_input = "datac";
defparam \addr2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y23_N7
stratix_lcell \Add13~20 (
// Equation(s):
// \Add13~20_combout  = addr2[3] $ ((((!\Add13~12 ))))
// \Add13~22  = CARRY((addr2[3] & ((!\Add13~12 ))))
// \Add13~22COUT1_35  = CARRY((addr2[3] & ((!\Add13~12COUT1_33 ))))

	.clk(gnd),
	.dataa(addr2[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~12 ),
	.cin1(\Add13~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~22 ),
	.cout1(\Add13~22COUT1_35 ));
// synopsys translate_off
defparam \Add13~20 .cin0_used = "true";
defparam \Add13~20 .cin1_used = "true";
defparam \Add13~20 .lut_mask = "a50a";
defparam \Add13~20 .operation_mode = "arithmetic";
defparam \Add13~20 .output_mode = "comb_only";
defparam \Add13~20 .register_cascade_mode = "off";
defparam \Add13~20 .sum_lutc_input = "cin";
defparam \Add13~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N4
stratix_lcell \Add9~21 (
// Equation(s):
// \Add9~21_combout  = addr2[3] $ (\Add8~6_combout  $ ((!\Add9~13 )))
// \Add9~23  = CARRY((addr2[3] & (\Add8~6_combout  & !\Add9~13COUT1_41 )) # (!addr2[3] & ((\Add8~6_combout ) # (!\Add9~13COUT1_41 ))))

	.clk(gnd),
	.dataa(addr2[3]),
	.datab(\Add8~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add9~13 ),
	.cin1(\Add9~13COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~21_combout ),
	.regout(),
	.cout(\Add9~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~21 .cin0_used = "true";
defparam \Add9~21 .cin1_used = "true";
defparam \Add9~21 .lut_mask = "694d";
defparam \Add9~21 .operation_mode = "arithmetic";
defparam \Add9~21 .output_mode = "comb_only";
defparam \Add9~21 .register_cascade_mode = "off";
defparam \Add9~21 .sum_lutc_input = "cin";
defparam \Add9~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N7
stratix_lcell \addr2[3] (
// Equation(s):
// addr2[3] = DFFEAS((\addr2[4]~4_combout  & (((\Add9~21_combout )))) # (!\addr2[4]~4_combout  & (\addr3[5]~13_combout  & (\Add13~20_combout ))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(\addr3[5]~13_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(\Add13~20_combout ),
	.datad(\Add9~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr2[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[3] .lut_mask = "ec20";
defparam \addr2[3] .operation_mode = "normal";
defparam \addr2[3] .output_mode = "reg_only";
defparam \addr2[3] .register_cascade_mode = "off";
defparam \addr2[3] .sum_lutc_input = "datac";
defparam \addr2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N5
stratix_lcell \Add9~6 (
// Equation(s):
// \Add9~6_combout  = \Add8~6_combout  $ (addr2[4] $ ((\Add9~23 )))
// \Add9~8  = CARRY((\Add8~6_combout  & (addr2[4] & !\Add9~23 )) # (!\Add8~6_combout  & ((addr2[4]) # (!\Add9~23 ))))
// \Add9~8COUT1_43  = CARRY((\Add8~6_combout  & (addr2[4] & !\Add9~23 )) # (!\Add8~6_combout  & ((addr2[4]) # (!\Add9~23 ))))

	.clk(gnd),
	.dataa(\Add8~6_combout ),
	.datab(addr2[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add9~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~6_combout ),
	.regout(),
	.cout(),
	.cout0(\Add9~8 ),
	.cout1(\Add9~8COUT1_43 ));
// synopsys translate_off
defparam \Add9~6 .cin_used = "true";
defparam \Add9~6 .lut_mask = "964d";
defparam \Add9~6 .operation_mode = "arithmetic";
defparam \Add9~6 .output_mode = "comb_only";
defparam \Add9~6 .register_cascade_mode = "off";
defparam \Add9~6 .sum_lutc_input = "cin";
defparam \Add9~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N8
stratix_lcell \Add13~5 (
// Equation(s):
// \Add13~5_combout  = (addr2[4] $ ((\Add13~22 )))
// \Add13~7  = CARRY(((!\Add13~22 ) # (!addr2[4])))
// \Add13~7COUT1_37  = CARRY(((!\Add13~22COUT1_35 ) # (!addr2[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr2[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~22 ),
	.cin1(\Add13~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add13~7 ),
	.cout1(\Add13~7COUT1_37 ));
// synopsys translate_off
defparam \Add13~5 .cin0_used = "true";
defparam \Add13~5 .cin1_used = "true";
defparam \Add13~5 .lut_mask = "3c3f";
defparam \Add13~5 .operation_mode = "arithmetic";
defparam \Add13~5 .output_mode = "comb_only";
defparam \Add13~5 .register_cascade_mode = "off";
defparam \Add13~5 .sum_lutc_input = "cin";
defparam \Add13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N4
stratix_lcell \addr2~12 (
// Equation(s):
// \addr2~12_combout  = (\cmd~combout [0]) # (((\cmd~combout [2]) # (\Add13~5_combout )))

	.clk(gnd),
	.dataa(\cmd~combout [0]),
	.datab(vcc),
	.datac(\cmd~combout [2]),
	.datad(\Add13~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2~12 .lut_mask = "fffa";
defparam \addr2~12 .operation_mode = "normal";
defparam \addr2~12 .output_mode = "comb_only";
defparam \addr2~12 .register_cascade_mode = "off";
defparam \addr2~12 .sum_lutc_input = "datac";
defparam \addr2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N0
stratix_lcell \addr2[4] (
// Equation(s):
// addr2[4] = DFFEAS((\addr2[4]~4_combout  & (\Add9~6_combout )) # (!\addr2[4]~4_combout  & (((\addr2~12_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , VCC, , , \reset~combout )

	.clk(\clk~combout ),
	.dataa(\Add9~6_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(vcc),
	.datad(\addr2~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~combout ),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr2[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[4] .lut_mask = "bb88";
defparam \addr2[4] .operation_mode = "normal";
defparam \addr2[4] .output_mode = "reg_only";
defparam \addr2[4] .register_cascade_mode = "off";
defparam \addr2[4] .sum_lutc_input = "datac";
defparam \addr2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y28_N8
stratix_lcell \Mux93~219 (
// Equation(s):
// \Mux93~219_combout  = (counter[0] & (addr2[4] & (\Mux93~218_combout  $ (!addr2[1])))) # (!counter[0] & (\Mux93~218_combout ))

	.clk(gnd),
	.dataa(\Mux93~218_combout ),
	.datab(counter[0]),
	.datac(addr2[1]),
	.datad(addr2[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~219_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~219 .lut_mask = "a622";
defparam \Mux93~219 .operation_mode = "normal";
defparam \Mux93~219 .output_mode = "comb_only";
defparam \Mux93~219 .register_cascade_mode = "off";
defparam \Mux93~219 .sum_lutc_input = "datac";
defparam \Mux93~219 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N3
stratix_lcell \Mux93~220 (
// Equation(s):
// \Mux93~220_combout  = ((!addr2[1] & (!counter[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr2[1]),
	.datac(counter[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~220_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~220 .lut_mask = "0303";
defparam \Mux93~220 .operation_mode = "normal";
defparam \Mux93~220 .output_mode = "comb_only";
defparam \Mux93~220 .register_cascade_mode = "off";
defparam \Mux93~220 .sum_lutc_input = "datac";
defparam \Mux93~220 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N7
stratix_lcell \Mux93~221 (
// Equation(s):
// \Mux93~221_combout  = (addr3[1] & (addr3[4] & (counter[1])))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[4]),
	.datac(counter[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~221_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~221 .lut_mask = "8080";
defparam \Mux93~221 .operation_mode = "normal";
defparam \Mux93~221 .output_mode = "comb_only";
defparam \Mux93~221 .register_cascade_mode = "off";
defparam \Mux93~221 .sum_lutc_input = "datac";
defparam \Mux93~221 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N5
stratix_lcell \Mux93~223 (
// Equation(s):
// \Mux93~223_combout  = ((!\Mux93~221_combout  & ((!\Mux93~219_combout ) # (!\Mux93~220_combout )))) # (!\Mux93~222_combout )

	.clk(gnd),
	.dataa(\Mux93~220_combout ),
	.datab(\Mux93~222_combout ),
	.datac(\Mux93~221_combout ),
	.datad(\Mux93~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~223_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~223 .lut_mask = "373f";
defparam \Mux93~223 .operation_mode = "normal";
defparam \Mux93~223 .output_mode = "comb_only";
defparam \Mux93~223 .register_cascade_mode = "off";
defparam \Mux93~223 .sum_lutc_input = "datac";
defparam \Mux93~223 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N2
stratix_lcell \Mux93~224 (
// Equation(s):
// \Mux93~224_combout  = (counter[0] & (((addr2[1] & counter[1])))) # (!counter[0] & (addr1[1] $ (((counter[1])))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(counter[0]),
	.datac(addr2[1]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~224_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~224 .lut_mask = "d122";
defparam \Mux93~224 .operation_mode = "normal";
defparam \Mux93~224 .output_mode = "comb_only";
defparam \Mux93~224 .register_cascade_mode = "off";
defparam \Mux93~224 .sum_lutc_input = "datac";
defparam \Mux93~224 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N6
stratix_lcell \Mux93~225 (
// Equation(s):
// \Mux93~225_combout  = (counter[2] & (((\Mux93~223_combout )))) # (!counter[2] & (((!\Mux93~224_combout )) # (!\Mux93~219_combout )))

	.clk(gnd),
	.dataa(\Mux93~219_combout ),
	.datab(\Mux93~223_combout ),
	.datac(counter[2]),
	.datad(\Mux93~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~225_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~225 .lut_mask = "c5cf";
defparam \Mux93~225 .operation_mode = "normal";
defparam \Mux93~225 .output_mode = "comb_only";
defparam \Mux93~225 .register_cascade_mode = "off";
defparam \Mux93~225 .sum_lutc_input = "datac";
defparam \Mux93~225 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N5
stratix_lcell \Mux93~226 (
// Equation(s):
// \Mux93~226_combout  = (counter[3] & (((addr3[1])) # (!addr3[4]))) # (!counter[3] & (((\Mux93~225_combout ))))

	.clk(gnd),
	.dataa(addr3[4]),
	.datab(\Mux93~225_combout ),
	.datac(addr3[1]),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~226_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~226 .lut_mask = "f5cc";
defparam \Mux93~226 .operation_mode = "normal";
defparam \Mux93~226 .output_mode = "comb_only";
defparam \Mux93~226 .register_cascade_mode = "off";
defparam \Mux93~226 .sum_lutc_input = "datac";
defparam \Mux93~226 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N7
stratix_lcell \Mux93~98 (
// Equation(s):
// \Mux93~98_combout  = ((counter[1] & (addr3[1])) # (!counter[1] & ((addr1[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[1]),
	.datac(counter[1]),
	.datad(addr1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~98 .lut_mask = "cfc0";
defparam \Mux93~98 .operation_mode = "normal";
defparam \Mux93~98 .output_mode = "comb_only";
defparam \Mux93~98 .register_cascade_mode = "off";
defparam \Mux93~98 .sum_lutc_input = "datac";
defparam \Mux93~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N5
stratix_lcell \Mux93~99 (
// Equation(s):
// \Mux93~99_combout  = (counter[0] & (\Mux93~98_combout )) # (!counter[0] & (((addr2[1]))))

	.clk(gnd),
	.dataa(\Mux93~98_combout ),
	.datab(addr2[1]),
	.datac(counter[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~99 .lut_mask = "acac";
defparam \Mux93~99 .operation_mode = "normal";
defparam \Mux93~99 .output_mode = "comb_only";
defparam \Mux93~99 .register_cascade_mode = "off";
defparam \Mux93~99 .sum_lutc_input = "datac";
defparam \Mux93~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N2
stratix_lcell \Mux93~71 (
// Equation(s):
// \Mux93~71_combout  = ((counter[1] & ((addr3[4]))) # (!counter[1] & (addr1[4])))

	.clk(gnd),
	.dataa(addr1[4]),
	.datab(addr3[4]),
	.datac(vcc),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~71 .lut_mask = "ccaa";
defparam \Mux93~71 .operation_mode = "normal";
defparam \Mux93~71 .output_mode = "comb_only";
defparam \Mux93~71 .register_cascade_mode = "off";
defparam \Mux93~71 .sum_lutc_input = "datac";
defparam \Mux93~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N2
stratix_lcell \Mux93~72 (
// Equation(s):
// \Mux93~72_combout  = (counter[0] & (((\Mux93~71_combout )))) # (!counter[0] & (((addr2[4]))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(vcc),
	.datac(\Mux93~71_combout ),
	.datad(addr2[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~72 .lut_mask = "f5a0";
defparam \Mux93~72 .operation_mode = "normal";
defparam \Mux93~72 .output_mode = "comb_only";
defparam \Mux93~72 .register_cascade_mode = "off";
defparam \Mux93~72 .sum_lutc_input = "datac";
defparam \Mux93~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N6
stratix_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = (((!\Add4~22  & \Add4~7 ) # (\Add4~22  & \Add4~7COUT1_42 ) $ (!addr3[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr3[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~22 ),
	.cin0(\Add4~7 ),
	.cin1(\Add4~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .cin_used = "true";
defparam \Add4~15 .lut_mask = "f00f";
defparam \Add4~15 .operation_mode = "normal";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N0
stratix_lcell \addr3~16 (
// Equation(s):
// \addr3~16_combout  = (((!\cmd~combout [2] & \Add4~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd~combout [2]),
	.datad(\Add4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~16 .lut_mask = "0f00";
defparam \addr3~16 .operation_mode = "normal";
defparam \addr3~16 .output_mode = "comb_only";
defparam \addr3~16 .register_cascade_mode = "off";
defparam \addr3~16 .sum_lutc_input = "datac";
defparam \addr3~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y24_N9
stratix_lcell \Add10~16 (
// Equation(s):
// \Add10~16_combout  = ((\Add10~7  $ (!addr3[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr3[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add10~7 ),
	.cin1(\Add10~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~16 .cin0_used = "true";
defparam \Add10~16 .cin1_used = "true";
defparam \Add10~16 .lut_mask = "f00f";
defparam \Add10~16 .operation_mode = "normal";
defparam \Add10~16 .output_mode = "comb_only";
defparam \Add10~16 .register_cascade_mode = "off";
defparam \Add10~16 .sum_lutc_input = "cin";
defparam \Add10~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N7
stratix_lcell \Add10~21 (
// Equation(s):
// \Add10~21_combout  = (((\cmd~combout [2] & \Add10~16_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd~combout [2]),
	.datad(\Add10~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add10~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add10~21 .lut_mask = "f000";
defparam \Add10~21 .operation_mode = "normal";
defparam \Add10~21 .output_mode = "comb_only";
defparam \Add10~21 .register_cascade_mode = "off";
defparam \Add10~21 .sum_lutc_input = "datac";
defparam \Add10~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y24_N9
stratix_lcell \Add7~15 (
// Equation(s):
// \Add7~15_combout  = ((\Add7~7  $ (addr3[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr3[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add7~7 ),
	.cin1(\Add7~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add7~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add7~15 .cin0_used = "true";
defparam \Add7~15 .cin1_used = "true";
defparam \Add7~15 .lut_mask = "0ff0";
defparam \Add7~15 .operation_mode = "normal";
defparam \Add7~15 .output_mode = "comb_only";
defparam \Add7~15 .register_cascade_mode = "off";
defparam \Add7~15 .sum_lutc_input = "cin";
defparam \Add7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N6
stratix_lcell \Add15~15 (
// Equation(s):
// \Add15~15_combout  = (((!\Add15~22  & \Add15~7 ) # (\Add15~22  & \Add15~7COUT1_42 ) $ (addr3[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr3[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add15~22 ),
	.cin0(\Add15~7 ),
	.cin1(\Add15~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add15~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add15~15 .cin0_used = "true";
defparam \Add15~15 .cin1_used = "true";
defparam \Add15~15 .cin_used = "true";
defparam \Add15~15 .lut_mask = "0ff0";
defparam \Add15~15 .operation_mode = "normal";
defparam \Add15~15 .output_mode = "comb_only";
defparam \Add15~15 .register_cascade_mode = "off";
defparam \Add15~15 .sum_lutc_input = "cin";
defparam \Add15~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N7
stratix_lcell \addr3~17 (
// Equation(s):
// \addr3~17_combout  = (\addr3[5]~0_combout  & ((\cmd~combout [1] & ((\Add15~15_combout ))) # (!\cmd~combout [1] & (\Add7~15_combout )))) # (!\addr3[5]~0_combout  & (!\cmd~combout [1]))

	.clk(gnd),
	.dataa(\addr3[5]~0_combout ),
	.datab(\cmd~combout [1]),
	.datac(\Add7~15_combout ),
	.datad(\Add15~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\addr3~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3~17 .lut_mask = "b931";
defparam \addr3~17 .operation_mode = "normal";
defparam \addr3~17 .output_mode = "comb_only";
defparam \addr3~17 .register_cascade_mode = "off";
defparam \addr3~17 .sum_lutc_input = "datac";
defparam \addr3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N8
stratix_lcell \addr3[5] (
// Equation(s):
// addr3[5] = DFFEAS((\cmd~combout [0] & ((\addr3~17_combout  & ((\Add10~21_combout ))) # (!\addr3~17_combout  & (\addr3~16_combout )))) # (!\cmd~combout [0] & (((\addr3~17_combout )))), GLOBAL(\clk~combout ), VCC, , \addr3[5]~9_combout , , , \reset~combout 
// , )

	.clk(\clk~combout ),
	.dataa(\cmd~combout [0]),
	.datab(\addr3~16_combout ),
	.datac(\Add10~21_combout ),
	.datad(\addr3~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr3[5]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr3[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr3[5] .lut_mask = "f588";
defparam \addr3[5] .operation_mode = "normal";
defparam \addr3[5] .output_mode = "reg_only";
defparam \addr3[5] .register_cascade_mode = "off";
defparam \addr3[5] .sum_lutc_input = "datac";
defparam \addr3[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y23_N6
stratix_lcell \Add9~16 (
// Equation(s):
// \Add9~16_combout  = (\Add8~6_combout  $ ((!\Add9~23  & \Add9~8 ) # (\Add9~23  & \Add9~8COUT1_43 ) $ (!addr2[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add8~6_combout ),
	.datac(vcc),
	.datad(addr2[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add9~23 ),
	.cin0(\Add9~8 ),
	.cin1(\Add9~8COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add9~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add9~16 .cin0_used = "true";
defparam \Add9~16 .cin1_used = "true";
defparam \Add9~16 .cin_used = "true";
defparam \Add9~16 .lut_mask = "3cc3";
defparam \Add9~16 .operation_mode = "normal";
defparam \Add9~16 .output_mode = "comb_only";
defparam \Add9~16 .register_cascade_mode = "off";
defparam \Add9~16 .sum_lutc_input = "cin";
defparam \Add9~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N9
stratix_lcell \Add13~15 (
// Equation(s):
// \Add13~15_combout  = ((\Add13~7  $ (!addr2[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(addr2[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add13~7 ),
	.cin1(\Add13~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add13~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add13~15 .cin0_used = "true";
defparam \Add13~15 .cin1_used = "true";
defparam \Add13~15 .lut_mask = "f00f";
defparam \Add13~15 .operation_mode = "normal";
defparam \Add13~15 .output_mode = "comb_only";
defparam \Add13~15 .register_cascade_mode = "off";
defparam \Add13~15 .sum_lutc_input = "cin";
defparam \Add13~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y23_N0
stratix_lcell \addr2[5] (
// Equation(s):
// addr2[5] = DFFEAS((\addr2[4]~4_combout  & (((\Add9~16_combout )))) # (!\addr2[4]~4_combout  & (\addr3[5]~13_combout  & ((\Add13~15_combout )))), GLOBAL(\clk~combout ), VCC, , \addr2[4]~11_combout , , , \reset~combout , )

	.clk(\clk~combout ),
	.dataa(\addr3[5]~13_combout ),
	.datab(\addr2[4]~4_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add13~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\addr2[4]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(addr2[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \addr2[5] .lut_mask = "e2c0";
defparam \addr2[5] .operation_mode = "normal";
defparam \addr2[5] .output_mode = "reg_only";
defparam \addr2[5] .register_cascade_mode = "off";
defparam \addr2[5] .sum_lutc_input = "datac";
defparam \addr2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X28_Y24_N9
stratix_lcell \Mux93~30 (
// Equation(s):
// \Mux93~30_combout  = (!counter[2] & (((!counter[0]))))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~30 .lut_mask = "0055";
defparam \Mux93~30 .operation_mode = "normal";
defparam \Mux93~30 .output_mode = "comb_only";
defparam \Mux93~30 .register_cascade_mode = "off";
defparam \Mux93~30 .sum_lutc_input = "datac";
defparam \Mux93~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N6
stratix_lcell \Mux93~214 (
// Equation(s):
// \Mux93~214_combout  = (!addr1[5] & (\Mux93~30_combout  & (counter[1] $ (addr1[1]))))

	.clk(gnd),
	.dataa(addr1[5]),
	.datab(counter[1]),
	.datac(addr1[1]),
	.datad(\Mux93~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~214_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~214 .lut_mask = "1400";
defparam \Mux93~214 .operation_mode = "normal";
defparam \Mux93~214 .output_mode = "comb_only";
defparam \Mux93~214 .register_cascade_mode = "off";
defparam \Mux93~214 .sum_lutc_input = "datac";
defparam \Mux93~214 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N9
stratix_lcell \Mux93~162 (
// Equation(s):
// \Mux93~162_combout  = (counter[0] & ((addr2[1] & (counter[1] & !counter[2])) # (!addr2[1] & (!counter[1] & counter[2]))))

	.clk(gnd),
	.dataa(addr2[1]),
	.datab(counter[1]),
	.datac(counter[2]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~162_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~162 .lut_mask = "1800";
defparam \Mux93~162 .operation_mode = "normal";
defparam \Mux93~162 .output_mode = "comb_only";
defparam \Mux93~162 .register_cascade_mode = "off";
defparam \Mux93~162 .sum_lutc_input = "datac";
defparam \Mux93~162 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N5
stratix_lcell \Mux93~215 (
// Equation(s):
// \Mux93~215_combout  = (!counter[3] & ((\Mux93~214_combout ) # ((!addr2[5] & \Mux93~162_combout ))))

	.clk(gnd),
	.dataa(addr2[5]),
	.datab(\Mux93~214_combout ),
	.datac(counter[3]),
	.datad(\Mux93~162_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~215_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~215 .lut_mask = "0d0c";
defparam \Mux93~215 .operation_mode = "normal";
defparam \Mux93~215 .output_mode = "comb_only";
defparam \Mux93~215 .register_cascade_mode = "off";
defparam \Mux93~215 .sum_lutc_input = "datac";
defparam \Mux93~215 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N1
stratix_lcell \Mux93~216 (
// Equation(s):
// \Mux93~216_combout  = (addr3[1] & (!counter[3] & (counter[2] & counter[1]))) # (!addr3[1] & (counter[3] & (!counter[2] & !counter[1])))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(counter[3]),
	.datac(counter[2]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~216_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~216 .lut_mask = "2004";
defparam \Mux93~216 .operation_mode = "normal";
defparam \Mux93~216 .output_mode = "comb_only";
defparam \Mux93~216 .register_cascade_mode = "off";
defparam \Mux93~216 .sum_lutc_input = "datac";
defparam \Mux93~216 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N0
stratix_lcell \Mux93~217 (
// Equation(s):
// \Mux93~217_combout  = (\Mux93~215_combout ) # ((!addr3[5] & (\Mux93~216_combout  & !counter[0])))

	.clk(gnd),
	.dataa(addr3[5]),
	.datab(\Mux93~215_combout ),
	.datac(\Mux93~216_combout ),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~217_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~217 .lut_mask = "ccdc";
defparam \Mux93~217 .operation_mode = "normal";
defparam \Mux93~217 .output_mode = "comb_only";
defparam \Mux93~217 .register_cascade_mode = "off";
defparam \Mux93~217 .sum_lutc_input = "datac";
defparam \Mux93~217 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N8
stratix_lcell \Mux93~68 (
// Equation(s):
// \Mux93~68_combout  = (!counter[1] & (((counter[0]))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(vcc),
	.datac(counter[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~68 .lut_mask = "5050";
defparam \Mux93~68 .operation_mode = "normal";
defparam \Mux93~68 .output_mode = "comb_only";
defparam \Mux93~68 .register_cascade_mode = "off";
defparam \Mux93~68 .sum_lutc_input = "datac";
defparam \Mux93~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N5
stratix_lcell \Mux93~74 (
// Equation(s):
// \Mux93~74_combout  = (counter[1] & (((addr3[3])))) # (!counter[1] & (((addr1[3]))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(vcc),
	.datac(addr1[3]),
	.datad(addr3[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~74 .lut_mask = "fa50";
defparam \Mux93~74 .operation_mode = "normal";
defparam \Mux93~74 .output_mode = "comb_only";
defparam \Mux93~74 .register_cascade_mode = "off";
defparam \Mux93~74 .sum_lutc_input = "datac";
defparam \Mux93~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N6
stratix_lcell \Mux93~75 (
// Equation(s):
// \Mux93~75_combout  = (counter[0] & (((\Mux93~74_combout )))) # (!counter[0] & (addr2[3]))

	.clk(gnd),
	.dataa(addr2[3]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(\Mux93~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~75 .lut_mask = "ee22";
defparam \Mux93~75 .operation_mode = "normal";
defparam \Mux93~75 .output_mode = "comb_only";
defparam \Mux93~75 .register_cascade_mode = "off";
defparam \Mux93~75 .sum_lutc_input = "datac";
defparam \Mux93~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N5
stratix_lcell \Mux93~69 (
// Equation(s):
// \Mux93~69_combout  = (!counter[0] & (((addr2[2]) # (addr2[1]))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(vcc),
	.datac(addr2[2]),
	.datad(addr2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~69 .lut_mask = "5550";
defparam \Mux93~69 .operation_mode = "normal";
defparam \Mux93~69 .output_mode = "comb_only";
defparam \Mux93~69 .register_cascade_mode = "off";
defparam \Mux93~69 .sum_lutc_input = "datac";
defparam \Mux93~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N8
stratix_lcell \Mux93~70 (
// Equation(s):
// \Mux93~70_combout  = (\Mux93~69_combout ) # ((\Add1~0_combout  & ((addr3[1]) # (addr3[2]))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(\Mux93~69_combout ),
	.datac(addr3[2]),
	.datad(\Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~70 .lut_mask = "fecc";
defparam \Mux93~70 .operation_mode = "normal";
defparam \Mux93~70 .output_mode = "comb_only";
defparam \Mux93~70 .register_cascade_mode = "off";
defparam \Mux93~70 .sum_lutc_input = "datac";
defparam \Mux93~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N9
stratix_lcell \Mux93~67 (
// Equation(s):
// \Mux93~67_combout  = ((addr1[1]) # ((addr1[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[1]),
	.datac(vcc),
	.datad(addr1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~67 .lut_mask = "ffcc";
defparam \Mux93~67 .operation_mode = "normal";
defparam \Mux93~67 .output_mode = "comb_only";
defparam \Mux93~67 .register_cascade_mode = "off";
defparam \Mux93~67 .sum_lutc_input = "datac";
defparam \Mux93~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N0
stratix_lcell \Mux93~89 (
// Equation(s):
// \Mux93~89_combout  = (!\Mux93~75_combout  & (!\Mux93~70_combout  & ((!\Mux93~67_combout ) # (!\Mux93~68_combout ))))

	.clk(gnd),
	.dataa(\Mux93~68_combout ),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~70_combout ),
	.datad(\Mux93~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~89 .lut_mask = "0103";
defparam \Mux93~89 .operation_mode = "normal";
defparam \Mux93~89 .output_mode = "comb_only";
defparam \Mux93~89 .register_cascade_mode = "off";
defparam \Mux93~89 .sum_lutc_input = "datac";
defparam \Mux93~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N9
stratix_lcell \Mux93~85 (
// Equation(s):
// \Mux93~85_combout  = (!addr3[2] & (!addr3[1] & (!addr3[3])))

	.clk(gnd),
	.dataa(addr3[2]),
	.datab(addr3[1]),
	.datac(addr3[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~85 .lut_mask = "0101";
defparam \Mux93~85 .operation_mode = "normal";
defparam \Mux93~85 .output_mode = "comb_only";
defparam \Mux93~85 .register_cascade_mode = "off";
defparam \Mux93~85 .sum_lutc_input = "datac";
defparam \Mux93~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y23_N2
stratix_lcell \Mux93~86 (
// Equation(s):
// \Mux93~86_combout  = ((!addr2[2] & (!addr2[1] & !addr2[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr2[2]),
	.datac(addr2[1]),
	.datad(addr2[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~86 .lut_mask = "0003";
defparam \Mux93~86 .operation_mode = "normal";
defparam \Mux93~86 .output_mode = "comb_only";
defparam \Mux93~86 .register_cascade_mode = "off";
defparam \Mux93~86 .sum_lutc_input = "datac";
defparam \Mux93~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N7
stratix_lcell \Mux93~87 (
// Equation(s):
// \Mux93~87_combout  = (counter[0] & (((\Mux93~85_combout )) # (!counter[1]))) # (!counter[0] & (((\Mux93~86_combout ))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(\Mux93~85_combout ),
	.datac(counter[0]),
	.datad(\Mux93~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~87 .lut_mask = "dfd0";
defparam \Mux93~87 .operation_mode = "normal";
defparam \Mux93~87 .output_mode = "comb_only";
defparam \Mux93~87 .register_cascade_mode = "off";
defparam \Mux93~87 .sum_lutc_input = "datac";
defparam \Mux93~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N0
stratix_lcell \Mux93~49 (
// Equation(s):
// \Mux93~49_combout  = (((!addr1[3] & !addr1[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(addr1[3]),
	.datad(addr1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~49 .lut_mask = "000f";
defparam \Mux93~49 .operation_mode = "normal";
defparam \Mux93~49 .output_mode = "comb_only";
defparam \Mux93~49 .register_cascade_mode = "off";
defparam \Mux93~49 .sum_lutc_input = "datac";
defparam \Mux93~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N5
stratix_lcell \Mux93~84 (
// Equation(s):
// \Mux93~84_combout  = (!\Mux93~72_combout  & (((!addr1[1] & \Mux93~49_combout )) # (!\Mux93~68_combout )))

	.clk(gnd),
	.dataa(\Mux93~68_combout ),
	.datab(addr1[1]),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~84 .lut_mask = "0705";
defparam \Mux93~84 .operation_mode = "normal";
defparam \Mux93~84 .output_mode = "comb_only";
defparam \Mux93~84 .register_cascade_mode = "off";
defparam \Mux93~84 .sum_lutc_input = "datac";
defparam \Mux93~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N8
stratix_lcell \Mux93~124 (
// Equation(s):
// \Mux93~124_combout  = (!addr3[0] & (!counter[3] & ((!\Mux93~84_combout ) # (!\Mux93~87_combout ))))

	.clk(gnd),
	.dataa(\Mux93~87_combout ),
	.datab(addr3[0]),
	.datac(counter[3]),
	.datad(\Mux93~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~124 .lut_mask = "0103";
defparam \Mux93~124 .operation_mode = "normal";
defparam \Mux93~124 .output_mode = "comb_only";
defparam \Mux93~124 .register_cascade_mode = "off";
defparam \Mux93~124 .sum_lutc_input = "datac";
defparam \Mux93~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N0
stratix_lcell \Mux93~314 (
// Equation(s):
// \Mux93~314_combout  = (counter[0] & (counter[1] & ((addr3[4]) # (!\Mux93~85_combout ))))

	.clk(gnd),
	.dataa(addr3[4]),
	.datab(\Mux93~85_combout ),
	.datac(counter[0]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~314_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~314 .lut_mask = "b000";
defparam \Mux93~314 .operation_mode = "normal";
defparam \Mux93~314 .output_mode = "comb_only";
defparam \Mux93~314 .register_cascade_mode = "off";
defparam \Mux93~314 .sum_lutc_input = "datac";
defparam \Mux93~314 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N8
stratix_lcell \Mux93~90 (
// Equation(s):
// \Mux93~90_combout  = ((!counter[0] & ((addr2[4]) # (!\Mux93~86_combout ))))

	.clk(gnd),
	.dataa(addr2[4]),
	.datab(vcc),
	.datac(counter[0]),
	.datad(\Mux93~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~90 .lut_mask = "0a0f";
defparam \Mux93~90 .operation_mode = "normal";
defparam \Mux93~90 .output_mode = "comb_only";
defparam \Mux93~90 .register_cascade_mode = "off";
defparam \Mux93~90 .sum_lutc_input = "datac";
defparam \Mux93~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N7
stratix_lcell \Mux93~47 (
// Equation(s):
// \Mux93~47_combout  = ((counter[1] & (addr3[5])) # (!counter[1] & ((addr1[5]))))

	.clk(gnd),
	.dataa(addr3[5]),
	.datab(vcc),
	.datac(addr1[5]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~47 .lut_mask = "aaf0";
defparam \Mux93~47 .operation_mode = "normal";
defparam \Mux93~47 .output_mode = "comb_only";
defparam \Mux93~47 .register_cascade_mode = "off";
defparam \Mux93~47 .sum_lutc_input = "datac";
defparam \Mux93~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N2
stratix_lcell \Mux93~48 (
// Equation(s):
// \Mux93~48_combout  = (counter[0] & (((\Mux93~47_combout )))) # (!counter[0] & (addr2[5]))

	.clk(gnd),
	.dataa(addr2[5]),
	.datab(counter[0]),
	.datac(\Mux93~47_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~48 .lut_mask = "e2e2";
defparam \Mux93~48 .operation_mode = "normal";
defparam \Mux93~48 .output_mode = "comb_only";
defparam \Mux93~48 .register_cascade_mode = "off";
defparam \Mux93~48 .sum_lutc_input = "datac";
defparam \Mux93~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N1
stratix_lcell \Mux93~91 (
// Equation(s):
// \Mux93~91_combout  = (\Mux93~68_combout  & ((addr1[1]) # ((addr1[4]) # (!\Mux93~49_combout ))))

	.clk(gnd),
	.dataa(\Mux93~68_combout ),
	.datab(addr1[1]),
	.datac(addr1[4]),
	.datad(\Mux93~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~91 .lut_mask = "a8aa";
defparam \Mux93~91 .operation_mode = "normal";
defparam \Mux93~91 .output_mode = "comb_only";
defparam \Mux93~91 .register_cascade_mode = "off";
defparam \Mux93~91 .sum_lutc_input = "datac";
defparam \Mux93~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N4
stratix_lcell \Mux93~92 (
// Equation(s):
// \Mux93~92_combout  = (!\Mux93~314_combout  & (!\Mux93~90_combout  & (!\Mux93~48_combout  & !\Mux93~91_combout )))

	.clk(gnd),
	.dataa(\Mux93~314_combout ),
	.datab(\Mux93~90_combout ),
	.datac(\Mux93~48_combout ),
	.datad(\Mux93~91_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~92 .lut_mask = "0001";
defparam \Mux93~92 .operation_mode = "normal";
defparam \Mux93~92 .output_mode = "comb_only";
defparam \Mux93~92 .register_cascade_mode = "off";
defparam \Mux93~92 .sum_lutc_input = "datac";
defparam \Mux93~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N8
stratix_lcell \Mux93~134 (
// Equation(s):
// \Mux93~134_combout  = (!\Mux93~89_combout  & (\Mux93~124_combout  & (!\Mux93~92_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~124_combout ),
	.datac(\Mux93~92_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~134_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~134 .lut_mask = "0404";
defparam \Mux93~134 .operation_mode = "normal";
defparam \Mux93~134 .output_mode = "comb_only";
defparam \Mux93~134 .register_cascade_mode = "off";
defparam \Mux93~134 .sum_lutc_input = "datac";
defparam \Mux93~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N0
stratix_lcell \Mux93~58 (
// Equation(s):
// \Mux93~58_combout  = ((!addr3[5] & (!counter[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[5]),
	.datac(counter[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~58 .lut_mask = "0303";
defparam \Mux93~58 .operation_mode = "normal";
defparam \Mux93~58 .output_mode = "comb_only";
defparam \Mux93~58 .register_cascade_mode = "off";
defparam \Mux93~58 .sum_lutc_input = "datac";
defparam \Mux93~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N8
stratix_lcell \Mux93~59 (
// Equation(s):
// \Mux93~59_combout  = (counter[3] & (((addr3[1] & addr3[3])) # (!\Mux93~58_combout )))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[3]),
	.datac(counter[3]),
	.datad(\Mux93~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~59 .lut_mask = "80f0";
defparam \Mux93~59 .operation_mode = "normal";
defparam \Mux93~59 .output_mode = "comb_only";
defparam \Mux93~59 .register_cascade_mode = "off";
defparam \Mux93~59 .sum_lutc_input = "datac";
defparam \Mux93~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N9
stratix_lcell \Mux93~60 (
// Equation(s):
// \Mux93~60_combout  = (addr2[3] & ((addr2[1]) # ((!counter[1] & !counter[2])))) # (!addr2[3] & (((!counter[2]))))

	.clk(gnd),
	.dataa(addr2[3]),
	.datab(counter[1]),
	.datac(addr2[1]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~60 .lut_mask = "a0f7";
defparam \Mux93~60 .operation_mode = "normal";
defparam \Mux93~60 .output_mode = "comb_only";
defparam \Mux93~60 .register_cascade_mode = "off";
defparam \Mux93~60 .sum_lutc_input = "datac";
defparam \Mux93~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N6
stratix_lcell \Mux93~61 (
// Equation(s):
// \Mux93~61_combout  = (!addr2[5] & (!counter[3] & ((!counter[2]) # (!counter[1]))))

	.clk(gnd),
	.dataa(addr2[5]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~61 .lut_mask = "0111";
defparam \Mux93~61 .operation_mode = "normal";
defparam \Mux93~61 .output_mode = "comb_only";
defparam \Mux93~61 .register_cascade_mode = "off";
defparam \Mux93~61 .sum_lutc_input = "datac";
defparam \Mux93~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N2
stratix_lcell \Mux93~62 (
// Equation(s):
// \Mux93~62_combout  = (\Mux93~59_combout ) # ((counter[0] & ((\Mux93~60_combout ) # (!\Mux93~61_combout ))))

	.clk(gnd),
	.dataa(\Mux93~59_combout ),
	.datab(\Mux93~60_combout ),
	.datac(counter[0]),
	.datad(\Mux93~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~62 .lut_mask = "eafa";
defparam \Mux93~62 .operation_mode = "normal";
defparam \Mux93~62 .output_mode = "comb_only";
defparam \Mux93~62 .register_cascade_mode = "off";
defparam \Mux93~62 .sum_lutc_input = "datac";
defparam \Mux93~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N5
stratix_lcell \Mux93~63 (
// Equation(s):
// \Mux93~63_combout  = ((counter[1] & (!counter[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[1]),
	.datac(counter[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~63 .lut_mask = "0c0c";
defparam \Mux93~63 .operation_mode = "normal";
defparam \Mux93~63 .output_mode = "comb_only";
defparam \Mux93~63 .register_cascade_mode = "off";
defparam \Mux93~63 .sum_lutc_input = "datac";
defparam \Mux93~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N4
stratix_lcell \Mux93~64 (
// Equation(s):
// \Mux93~64_combout  = (addr1[1] & (\Mux93~63_combout  & ((addr2[1]) # (!counter[0]))))

	.clk(gnd),
	.dataa(addr2[1]),
	.datab(addr1[1]),
	.datac(counter[0]),
	.datad(\Mux93~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~64 .lut_mask = "8c00";
defparam \Mux93~64 .operation_mode = "normal";
defparam \Mux93~64 .output_mode = "comb_only";
defparam \Mux93~64 .register_cascade_mode = "off";
defparam \Mux93~64 .sum_lutc_input = "datac";
defparam \Mux93~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N8
stratix_lcell \Mux93~34 (
// Equation(s):
// \Mux93~34_combout  = (!addr3[5] & (counter[1] & (!addr3[1])))

	.clk(gnd),
	.dataa(addr3[5]),
	.datab(counter[1]),
	.datac(addr3[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~34 .lut_mask = "0404";
defparam \Mux93~34 .operation_mode = "normal";
defparam \Mux93~34 .output_mode = "comb_only";
defparam \Mux93~34 .register_cascade_mode = "off";
defparam \Mux93~34 .sum_lutc_input = "datac";
defparam \Mux93~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N1
stratix_lcell \Mux93~54 (
// Equation(s):
// \Mux93~54_combout  = ((counter[2] & ((!\Mux93~34_combout ) # (!addr3[3]))))

	.clk(gnd),
	.dataa(addr3[3]),
	.datab(vcc),
	.datac(counter[2]),
	.datad(\Mux93~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~54 .lut_mask = "50f0";
defparam \Mux93~54 .operation_mode = "normal";
defparam \Mux93~54 .output_mode = "comb_only";
defparam \Mux93~54 .register_cascade_mode = "off";
defparam \Mux93~54 .sum_lutc_input = "datac";
defparam \Mux93~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N2
stratix_lcell \Mux93~55 (
// Equation(s):
// \Mux93~55_combout  = ((addr1[5] & (!counter[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr1[5]),
	.datac(counter[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~55 .lut_mask = "0c0c";
defparam \Mux93~55 .operation_mode = "normal";
defparam \Mux93~55 .output_mode = "comb_only";
defparam \Mux93~55 .register_cascade_mode = "off";
defparam \Mux93~55 .sum_lutc_input = "datac";
defparam \Mux93~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N3
stratix_lcell \Mux93~56 (
// Equation(s):
// \Mux93~56_combout  = (\Mux93~55_combout ) # ((!counter[1] & ((addr1[1]) # (!addr1[3]))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(addr1[3]),
	.datac(counter[1]),
	.datad(\Mux93~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~56 .lut_mask = "ff0b";
defparam \Mux93~56 .operation_mode = "normal";
defparam \Mux93~56 .output_mode = "comb_only";
defparam \Mux93~56 .register_cascade_mode = "off";
defparam \Mux93~56 .sum_lutc_input = "datac";
defparam \Mux93~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N1
stratix_lcell \Mux93~57 (
// Equation(s):
// \Mux93~57_combout  = (!counter[0] & ((\Mux93~54_combout ) # ((!counter[3] & \Mux93~56_combout ))))

	.clk(gnd),
	.dataa(\Mux93~54_combout ),
	.datab(counter[3]),
	.datac(counter[0]),
	.datad(\Mux93~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~57 .lut_mask = "0b0a";
defparam \Mux93~57 .operation_mode = "normal";
defparam \Mux93~57 .output_mode = "comb_only";
defparam \Mux93~57 .register_cascade_mode = "off";
defparam \Mux93~57 .sum_lutc_input = "datac";
defparam \Mux93~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N6
stratix_lcell \Mux93~65 (
// Equation(s):
// \Mux93~65_combout  = (\Mux93~62_combout ) # ((\Mux93~57_combout ) # ((\Mux93~64_combout  & addr1[3])))

	.clk(gnd),
	.dataa(\Mux93~62_combout ),
	.datab(\Mux93~64_combout ),
	.datac(\Mux93~57_combout ),
	.datad(addr1[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~65 .lut_mask = "fefa";
defparam \Mux93~65 .operation_mode = "normal";
defparam \Mux93~65 .output_mode = "comb_only";
defparam \Mux93~65 .register_cascade_mode = "off";
defparam \Mux93~65 .sum_lutc_input = "datac";
defparam \Mux93~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N6
stratix_lcell \Mux93~123 (
// Equation(s):
// \Mux93~123_combout  = ((counter[1] & ((!counter[2]) # (!counter[0]))) # (!counter[1] & (counter[0] $ (!counter[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[1]),
	.datac(counter[0]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~123_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~123 .lut_mask = "3ccf";
defparam \Mux93~123 .operation_mode = "normal";
defparam \Mux93~123 .output_mode = "comb_only";
defparam \Mux93~123 .register_cascade_mode = "off";
defparam \Mux93~123 .sum_lutc_input = "datac";
defparam \Mux93~123 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N0
stratix_lcell \Mux93~80 (
// Equation(s):
// \Mux93~80_combout  = (!counter[0] & (addr2[2] & (!addr2[3])))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(addr2[2]),
	.datac(addr2[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~80 .lut_mask = "0404";
defparam \Mux93~80 .operation_mode = "normal";
defparam \Mux93~80 .output_mode = "comb_only";
defparam \Mux93~80 .register_cascade_mode = "off";
defparam \Mux93~80 .sum_lutc_input = "datac";
defparam \Mux93~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N3
stratix_lcell \Mux93~81 (
// Equation(s):
// \Mux93~81_combout  = (\Mux93~80_combout ) # ((addr1[2] & (!addr1[3] & \Mux93~68_combout )))

	.clk(gnd),
	.dataa(addr1[2]),
	.datab(addr1[3]),
	.datac(\Mux93~68_combout ),
	.datad(\Mux93~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~81 .lut_mask = "ff20";
defparam \Mux93~81 .operation_mode = "normal";
defparam \Mux93~81 .output_mode = "comb_only";
defparam \Mux93~81 .register_cascade_mode = "off";
defparam \Mux93~81 .sum_lutc_input = "datac";
defparam \Mux93~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N9
stratix_lcell \Mux93~82 (
// Equation(s):
// \Mux93~82_combout  = (\Mux93~81_combout ) # ((addr3[2] & (\Add1~0_combout  & !addr3[3])))

	.clk(gnd),
	.dataa(\Mux93~81_combout ),
	.datab(addr3[2]),
	.datac(\Add1~0_combout ),
	.datad(addr3[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~82 .lut_mask = "aaea";
defparam \Mux93~82 .operation_mode = "normal";
defparam \Mux93~82 .output_mode = "comb_only";
defparam \Mux93~82 .register_cascade_mode = "off";
defparam \Mux93~82 .sum_lutc_input = "datac";
defparam \Mux93~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N1
stratix_lcell \Mux93~315 (
// Equation(s):
// \Mux93~315_combout  = ((counter[0] & (\Mux93~71_combout )) # (!counter[0] & ((addr2[4])))) # (!\Mux93~82_combout )

	.clk(gnd),
	.dataa(\Mux93~71_combout ),
	.datab(\Mux93~82_combout ),
	.datac(addr2[4]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~315_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~315 .lut_mask = "bbf3";
defparam \Mux93~315 .operation_mode = "normal";
defparam \Mux93~315 .output_mode = "comb_only";
defparam \Mux93~315 .register_cascade_mode = "off";
defparam \Mux93~315 .sum_lutc_input = "datac";
defparam \Mux93~315 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N8
stratix_lcell \Mux93~100 (
// Equation(s):
// \Mux93~100_combout  = ((!counter[0] & ((addr2[3]) # (addr2[1]))))

	.clk(gnd),
	.dataa(addr2[3]),
	.datab(addr2[1]),
	.datac(vcc),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~100 .lut_mask = "00ee";
defparam \Mux93~100 .operation_mode = "normal";
defparam \Mux93~100 .output_mode = "comb_only";
defparam \Mux93~100 .register_cascade_mode = "off";
defparam \Mux93~100 .sum_lutc_input = "datac";
defparam \Mux93~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N7
stratix_lcell \Mux93~102 (
// Equation(s):
// \Mux93~102_combout  = (counter[1] & (counter[0] & ((addr3[1]) # (addr3[3]))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~102 .lut_mask = "e000";
defparam \Mux93~102 .operation_mode = "normal";
defparam \Mux93~102 .output_mode = "comb_only";
defparam \Mux93~102 .register_cascade_mode = "off";
defparam \Mux93~102 .sum_lutc_input = "datac";
defparam \Mux93~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N0
stratix_lcell \Mux93~101 (
// Equation(s):
// \Mux93~101_combout  = (!counter[1] & (counter[0] & ((addr1[1]) # (addr1[3]))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(addr1[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~101 .lut_mask = "0e00";
defparam \Mux93~101 .operation_mode = "normal";
defparam \Mux93~101 .output_mode = "comb_only";
defparam \Mux93~101 .register_cascade_mode = "off";
defparam \Mux93~101 .sum_lutc_input = "datac";
defparam \Mux93~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N1
stratix_lcell \Mux93~103 (
// Equation(s):
// \Mux93~103_combout  = (!\Mux93~100_combout  & (!\Mux93~102_combout  & (!\Mux93~72_combout  & !\Mux93~101_combout )))

	.clk(gnd),
	.dataa(\Mux93~100_combout ),
	.datab(\Mux93~102_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~101_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~103 .lut_mask = "0001";
defparam \Mux93~103 .operation_mode = "normal";
defparam \Mux93~103 .output_mode = "comb_only";
defparam \Mux93~103 .register_cascade_mode = "off";
defparam \Mux93~103 .sum_lutc_input = "datac";
defparam \Mux93~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N9
stratix_lcell \Mux93~128 (
// Equation(s):
// \Mux93~128_combout  = (\Mux93~87_combout  & (((\Mux93~84_combout ))))

	.clk(gnd),
	.dataa(\Mux93~87_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux93~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~128_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~128 .lut_mask = "aa00";
defparam \Mux93~128 .operation_mode = "normal";
defparam \Mux93~128 .output_mode = "comb_only";
defparam \Mux93~128 .register_cascade_mode = "off";
defparam \Mux93~128 .sum_lutc_input = "datac";
defparam \Mux93~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N2
stratix_lcell \Mux93~73 (
// Equation(s):
// \Mux93~73_combout  = (!\Mux93~70_combout  & (!\Mux93~72_combout  & ((!\Mux93~67_combout ) # (!\Mux93~68_combout ))))

	.clk(gnd),
	.dataa(\Mux93~70_combout ),
	.datab(\Mux93~72_combout ),
	.datac(\Mux93~68_combout ),
	.datad(\Mux93~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~73 .lut_mask = "0111";
defparam \Mux93~73 .operation_mode = "normal";
defparam \Mux93~73 .output_mode = "comb_only";
defparam \Mux93~73 .register_cascade_mode = "off";
defparam \Mux93~73 .sum_lutc_input = "datac";
defparam \Mux93~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N6
stratix_lcell \Mux93~129 (
// Equation(s):
// \Mux93~129_combout  = (addr3[0] & (!\Mux93~128_combout  & (!\Mux93~73_combout  & !\Mux93~92_combout )))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~128_combout ),
	.datac(\Mux93~73_combout ),
	.datad(\Mux93~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~129_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~129 .lut_mask = "0002";
defparam \Mux93~129 .operation_mode = "normal";
defparam \Mux93~129 .output_mode = "comb_only";
defparam \Mux93~129 .register_cascade_mode = "off";
defparam \Mux93~129 .sum_lutc_input = "datac";
defparam \Mux93~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N6
stratix_lcell \Mux93~130 (
// Equation(s):
// \Mux93~130_combout  = (!\Mux93~103_combout  & (\Mux93~129_combout  & (!counter[3] & \Mux93~99_combout )))

	.clk(gnd),
	.dataa(\Mux93~103_combout ),
	.datab(\Mux93~129_combout ),
	.datac(counter[3]),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~130 .lut_mask = "0400";
defparam \Mux93~130 .operation_mode = "normal";
defparam \Mux93~130 .output_mode = "comb_only";
defparam \Mux93~130 .register_cascade_mode = "off";
defparam \Mux93~130 .sum_lutc_input = "datac";
defparam \Mux93~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N9
stratix_lcell \Mux93~76 (
// Equation(s):
// \Mux93~76_combout  = (counter[1] & (((addr3[2])))) # (!counter[1] & (addr1[2]))

	.clk(gnd),
	.dataa(addr1[2]),
	.datab(counter[1]),
	.datac(addr3[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~76 .lut_mask = "e2e2";
defparam \Mux93~76 .operation_mode = "normal";
defparam \Mux93~76 .output_mode = "comb_only";
defparam \Mux93~76 .register_cascade_mode = "off";
defparam \Mux93~76 .sum_lutc_input = "datac";
defparam \Mux93~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N3
stratix_lcell \Mux93~78 (
// Equation(s):
// \Mux93~78_combout  = (counter[0] & (((\Mux93~76_combout )))) # (!counter[0] & (addr2[2]))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(addr2[2]),
	.datac(\Mux93~76_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~78 .lut_mask = "e4e4";
defparam \Mux93~78 .operation_mode = "normal";
defparam \Mux93~78 .output_mode = "comb_only";
defparam \Mux93~78 .register_cascade_mode = "off";
defparam \Mux93~78 .sum_lutc_input = "datac";
defparam \Mux93~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N3
stratix_lcell \Mux93~127 (
// Equation(s):
// \Mux93~127_combout  = (\Mux93~75_combout  & (!\Mux93~123_combout  & (!\Mux93~72_combout  & \Mux93~78_combout )))

	.clk(gnd),
	.dataa(\Mux93~75_combout ),
	.datab(\Mux93~123_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~127_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~127 .lut_mask = "0200";
defparam \Mux93~127 .operation_mode = "normal";
defparam \Mux93~127 .output_mode = "comb_only";
defparam \Mux93~127 .register_cascade_mode = "off";
defparam \Mux93~127 .sum_lutc_input = "datac";
defparam \Mux93~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N4
stratix_lcell \Mux93~52 (
// Equation(s):
// \Mux93~52_combout  = (!counter[0] & ((addr2[2]) # ((addr2[3]) # (addr2[4]))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(addr2[2]),
	.datac(addr2[3]),
	.datad(addr2[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~52 .lut_mask = "5554";
defparam \Mux93~52 .operation_mode = "normal";
defparam \Mux93~52 .output_mode = "comb_only";
defparam \Mux93~52 .register_cascade_mode = "off";
defparam \Mux93~52 .sum_lutc_input = "datac";
defparam \Mux93~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N2
stratix_lcell \Mux93~51 (
// Equation(s):
// \Mux93~51_combout  = (\Add1~0_combout  & ((addr3[4]) # ((addr3[3]) # (addr3[2]))))

	.clk(gnd),
	.dataa(addr3[4]),
	.datab(addr3[3]),
	.datac(addr3[2]),
	.datad(\Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~51 .lut_mask = "fe00";
defparam \Mux93~51 .operation_mode = "normal";
defparam \Mux93~51 .output_mode = "comb_only";
defparam \Mux93~51 .register_cascade_mode = "off";
defparam \Mux93~51 .sum_lutc_input = "datac";
defparam \Mux93~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N6
stratix_lcell \Mux93~50 (
// Equation(s):
// \Mux93~50_combout  = (!counter[1] & (counter[0] & ((addr1[4]) # (!\Mux93~49_combout ))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(addr1[4]),
	.datac(counter[0]),
	.datad(\Mux93~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~50 .lut_mask = "4050";
defparam \Mux93~50 .operation_mode = "normal";
defparam \Mux93~50 .output_mode = "comb_only";
defparam \Mux93~50 .register_cascade_mode = "off";
defparam \Mux93~50 .sum_lutc_input = "datac";
defparam \Mux93~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N0
stratix_lcell \Mux93~53 (
// Equation(s):
// \Mux93~53_combout  = (!\Mux93~52_combout  & (!\Mux93~51_combout  & (!\Mux93~48_combout  & !\Mux93~50_combout )))

	.clk(gnd),
	.dataa(\Mux93~52_combout ),
	.datab(\Mux93~51_combout ),
	.datac(\Mux93~48_combout ),
	.datad(\Mux93~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~53 .lut_mask = "0001";
defparam \Mux93~53 .operation_mode = "normal";
defparam \Mux93~53 .output_mode = "comb_only";
defparam \Mux93~53 .register_cascade_mode = "off";
defparam \Mux93~53 .sum_lutc_input = "datac";
defparam \Mux93~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N4
stratix_lcell \Mux93~94 (
// Equation(s):
// \Mux93~94_combout  = (!addr1[2] & (addr1[3] & (counter[0] & !counter[1])))

	.clk(gnd),
	.dataa(addr1[2]),
	.datab(addr1[3]),
	.datac(counter[0]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~94 .lut_mask = "0040";
defparam \Mux93~94 .operation_mode = "normal";
defparam \Mux93~94 .output_mode = "comb_only";
defparam \Mux93~94 .register_cascade_mode = "off";
defparam \Mux93~94 .sum_lutc_input = "datac";
defparam \Mux93~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N6
stratix_lcell \Mux93~95 (
// Equation(s):
// \Mux93~95_combout  = (\Mux93~94_combout ) # ((!addr2[2] & (addr2[3] & !counter[0])))

	.clk(gnd),
	.dataa(\Mux93~94_combout ),
	.datab(addr2[2]),
	.datac(addr2[3]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~95 .lut_mask = "aaba";
defparam \Mux93~95 .operation_mode = "normal";
defparam \Mux93~95 .output_mode = "comb_only";
defparam \Mux93~95 .register_cascade_mode = "off";
defparam \Mux93~95 .sum_lutc_input = "datac";
defparam \Mux93~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y26_N7
stratix_lcell \Mux93~96 (
// Equation(s):
// \Mux93~96_combout  = (\Mux93~95_combout ) # ((!addr3[2] & (\Add1~0_combout  & addr3[3])))

	.clk(gnd),
	.dataa(\Mux93~95_combout ),
	.datab(addr3[2]),
	.datac(\Add1~0_combout ),
	.datad(addr3[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~96 .lut_mask = "baaa";
defparam \Mux93~96 .operation_mode = "normal";
defparam \Mux93~96 .output_mode = "comb_only";
defparam \Mux93~96 .register_cascade_mode = "off";
defparam \Mux93~96 .sum_lutc_input = "datac";
defparam \Mux93~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N9
stratix_lcell \Mux93~97 (
// Equation(s):
// \Mux93~97_combout  = ((!\Mux93~53_combout  & ((\Mux93~72_combout ) # (!\Mux93~96_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~53_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~96_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~97 .lut_mask = "3033";
defparam \Mux93~97 .operation_mode = "normal";
defparam \Mux93~97 .output_mode = "comb_only";
defparam \Mux93~97 .register_cascade_mode = "off";
defparam \Mux93~97 .sum_lutc_input = "datac";
defparam \Mux93~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N4
stratix_lcell \Mux93~131 (
// Equation(s):
// \Mux93~131_combout  = (\Mux93~315_combout  & (\Mux93~130_combout  & (\Mux93~127_combout  & \Mux93~97_combout )))

	.clk(gnd),
	.dataa(\Mux93~315_combout ),
	.datab(\Mux93~130_combout ),
	.datac(\Mux93~127_combout ),
	.datad(\Mux93~97_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~131_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~131 .lut_mask = "8000";
defparam \Mux93~131 .operation_mode = "normal";
defparam \Mux93~131 .output_mode = "comb_only";
defparam \Mux93~131 .register_cascade_mode = "off";
defparam \Mux93~131 .sum_lutc_input = "datac";
defparam \Mux93~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N4
stratix_lcell \Mux93~77 (
// Equation(s):
// \Mux93~77_combout  = (\Mux93~75_combout  & ((counter[0] & (!\Mux93~76_combout )) # (!counter[0] & ((!addr2[2])))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~76_combout ),
	.datad(addr2[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~77 .lut_mask = "084c";
defparam \Mux93~77 .operation_mode = "normal";
defparam \Mux93~77 .output_mode = "comb_only";
defparam \Mux93~77 .register_cascade_mode = "off";
defparam \Mux93~77 .sum_lutc_input = "datac";
defparam \Mux93~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N7
stratix_lcell \Mux93~79 (
// Equation(s):
// \Mux93~79_combout  = (((!\Mux93~72_combout )) # (!\Mux93~75_combout )) # (!\Mux93~48_combout )

	.clk(gnd),
	.dataa(\Mux93~48_combout ),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~72_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~79 .lut_mask = "7f7f";
defparam \Mux93~79 .operation_mode = "normal";
defparam \Mux93~79 .output_mode = "comb_only";
defparam \Mux93~79 .register_cascade_mode = "off";
defparam \Mux93~79 .sum_lutc_input = "datac";
defparam \Mux93~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N9
stratix_lcell \Mux93~83 (
// Equation(s):
// \Mux93~83_combout  = (\Mux93~79_combout  & ((\Mux93~78_combout ) # ((!\Mux93~72_combout  & \Mux93~82_combout )))) # (!\Mux93~79_combout  & (!\Mux93~72_combout  & ((\Mux93~82_combout ))))

	.clk(gnd),
	.dataa(\Mux93~79_combout ),
	.datab(\Mux93~72_combout ),
	.datac(\Mux93~78_combout ),
	.datad(\Mux93~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~83 .lut_mask = "b3a0";
defparam \Mux93~83 .operation_mode = "normal";
defparam \Mux93~83 .output_mode = "comb_only";
defparam \Mux93~83 .register_cascade_mode = "off";
defparam \Mux93~83 .sum_lutc_input = "datac";
defparam \Mux93~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N2
stratix_lcell \Mux93~88 (
// Equation(s):
// \Mux93~88_combout  = (!counter[3] & (((!\Mux93~84_combout )) # (!\Mux93~87_combout )))

	.clk(gnd),
	.dataa(\Mux93~87_combout ),
	.datab(\Mux93~84_combout ),
	.datac(counter[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~88 .lut_mask = "0707";
defparam \Mux93~88 .operation_mode = "normal";
defparam \Mux93~88 .output_mode = "comb_only";
defparam \Mux93~88 .register_cascade_mode = "off";
defparam \Mux93~88 .sum_lutc_input = "datac";
defparam \Mux93~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N2
stratix_lcell \Mux93~93 (
// Equation(s):
// \Mux93~93_combout  = (!\Mux93~89_combout  & (!\Mux93~92_combout  & (!\Mux93~73_combout  & \Mux93~88_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~92_combout ),
	.datac(\Mux93~73_combout ),
	.datad(\Mux93~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~93 .lut_mask = "0100";
defparam \Mux93~93 .operation_mode = "normal";
defparam \Mux93~93 .output_mode = "comb_only";
defparam \Mux93~93 .register_cascade_mode = "off";
defparam \Mux93~93 .sum_lutc_input = "datac";
defparam \Mux93~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N6
stratix_lcell \Mux93~104 (
// Equation(s):
// \Mux93~104_combout  = ((addr2[2]) # ((addr2[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr2[2]),
	.datac(addr2[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~104 .lut_mask = "fcfc";
defparam \Mux93~104 .operation_mode = "normal";
defparam \Mux93~104 .output_mode = "comb_only";
defparam \Mux93~104 .register_cascade_mode = "off";
defparam \Mux93~104 .sum_lutc_input = "datac";
defparam \Mux93~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N3
stratix_lcell \Mux93~105 (
// Equation(s):
// \Mux93~105_combout  = (counter[1] & (((!addr3[2] & !addr3[3])))) # (!counter[1] & (\Mux93~49_combout ))

	.clk(gnd),
	.dataa(\Mux93~49_combout ),
	.datab(addr3[2]),
	.datac(counter[1]),
	.datad(addr3[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~105 .lut_mask = "0a3a";
defparam \Mux93~105 .operation_mode = "normal";
defparam \Mux93~105 .output_mode = "comb_only";
defparam \Mux93~105 .register_cascade_mode = "off";
defparam \Mux93~105 .sum_lutc_input = "datac";
defparam \Mux93~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N4
stratix_lcell \Mux93~106 (
// Equation(s):
// \Mux93~106_combout  = (\Mux93~72_combout  & ((counter[0] & ((\Mux93~105_combout ))) # (!counter[0] & (!\Mux93~104_combout ))))

	.clk(gnd),
	.dataa(\Mux93~72_combout ),
	.datab(\Mux93~104_combout ),
	.datac(\Mux93~105_combout ),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~106 .lut_mask = "a022";
defparam \Mux93~106 .operation_mode = "normal";
defparam \Mux93~106 .output_mode = "comb_only";
defparam \Mux93~106 .register_cascade_mode = "off";
defparam \Mux93~106 .sum_lutc_input = "datac";
defparam \Mux93~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N5
stratix_lcell \Mux93~107 (
// Equation(s):
// \Mux93~107_combout  = (!\Mux93~103_combout  & (\Mux93~97_combout  & (!\Mux93~106_combout  & \Mux93~99_combout )))

	.clk(gnd),
	.dataa(\Mux93~103_combout ),
	.datab(\Mux93~97_combout ),
	.datac(\Mux93~106_combout ),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~107 .lut_mask = "0400";
defparam \Mux93~107 .operation_mode = "normal";
defparam \Mux93~107 .output_mode = "comb_only";
defparam \Mux93~107 .register_cascade_mode = "off";
defparam \Mux93~107 .sum_lutc_input = "datac";
defparam \Mux93~107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N8
stratix_lcell \Mux93~108 (
// Equation(s):
// \Mux93~108_combout  = (\Mux93~77_combout ) # ((\Mux93~83_combout ) # ((!\Mux93~107_combout ) # (!\Mux93~93_combout )))

	.clk(gnd),
	.dataa(\Mux93~77_combout ),
	.datab(\Mux93~83_combout ),
	.datac(\Mux93~93_combout ),
	.datad(\Mux93~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~108_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~108 .lut_mask = "efff";
defparam \Mux93~108 .operation_mode = "normal";
defparam \Mux93~108 .output_mode = "comb_only";
defparam \Mux93~108 .register_cascade_mode = "off";
defparam \Mux93~108 .sum_lutc_input = "datac";
defparam \Mux93~108 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N0
stratix_lcell \Mux93~109 (
// Equation(s):
// \Mux93~109_combout  = (counter[2] & ((counter[3]) # (counter[1] $ (!counter[0])))) # (!counter[2] & ((counter[1] & (counter[3])) # (!counter[1] & ((counter[0])))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(counter[3]),
	.datac(counter[2]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~109_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~109 .lut_mask = "edd8";
defparam \Mux93~109 .operation_mode = "normal";
defparam \Mux93~109 .output_mode = "comb_only";
defparam \Mux93~109 .register_cascade_mode = "off";
defparam \Mux93~109 .sum_lutc_input = "datac";
defparam \Mux93~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N5
stratix_lcell \Mux93~110 (
// Equation(s):
// \Mux93~110_combout  = (\Mux93~109_combout  & ((\Mux93~108_combout ) # ((!\Mux93~78_combout )))) # (!\Mux93~109_combout  & (((addr3[0]))))

	.clk(gnd),
	.dataa(\Mux93~108_combout ),
	.datab(addr3[0]),
	.datac(\Mux93~78_combout ),
	.datad(\Mux93~109_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~110 .lut_mask = "afcc";
defparam \Mux93~110 .operation_mode = "normal";
defparam \Mux93~110 .output_mode = "comb_only";
defparam \Mux93~110 .register_cascade_mode = "off";
defparam \Mux93~110 .sum_lutc_input = "datac";
defparam \Mux93~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N3
stratix_lcell \Mux93~125 (
// Equation(s):
// \Mux93~125_combout  = ((!addr3[0] & (!counter[3] & \Mux93~92_combout ))) # (!\Mux93~109_combout )

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(counter[3]),
	.datac(\Mux93~92_combout ),
	.datad(\Mux93~109_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~125 .lut_mask = "10ff";
defparam \Mux93~125 .operation_mode = "normal";
defparam \Mux93~125 .output_mode = "comb_only";
defparam \Mux93~125 .register_cascade_mode = "off";
defparam \Mux93~125 .sum_lutc_input = "datac";
defparam \Mux93~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N0
stratix_lcell \Mux93~126 (
// Equation(s):
// \Mux93~126_combout  = (\Mux93~89_combout  & (\Mux93~124_combout  & (!\Mux93~92_combout  & !\Mux93~125_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~124_combout ),
	.datac(\Mux93~92_combout ),
	.datad(\Mux93~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~126_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~126 .lut_mask = "0008";
defparam \Mux93~126 .operation_mode = "normal";
defparam \Mux93~126 .output_mode = "comb_only";
defparam \Mux93~126 .register_cascade_mode = "off";
defparam \Mux93~126 .sum_lutc_input = "datac";
defparam \Mux93~126 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N2
stratix_lcell \Mux93~132 (
// Equation(s):
// \Mux93~132_combout  = (\Mux93~110_combout  & ((\Mux93~131_combout ) # ((\Mux93~126_combout ))))

	.clk(gnd),
	.dataa(\Mux93~131_combout ),
	.datab(\Mux93~110_combout ),
	.datac(\Mux93~126_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~132_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~132 .lut_mask = "c8c8";
defparam \Mux93~132 .operation_mode = "normal";
defparam \Mux93~132 .output_mode = "comb_only";
defparam \Mux93~132 .register_cascade_mode = "off";
defparam \Mux93~132 .sum_lutc_input = "datac";
defparam \Mux93~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N3
stratix_lcell \Mux93~118 (
// Equation(s):
// \Mux93~118_combout  = (counter[3] & (((addr3[1] & addr3[4])) # (!\Mux93~58_combout )))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[4]),
	.datac(counter[3]),
	.datad(\Mux93~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~118 .lut_mask = "80f0";
defparam \Mux93~118 .operation_mode = "normal";
defparam \Mux93~118 .output_mode = "comb_only";
defparam \Mux93~118 .register_cascade_mode = "off";
defparam \Mux93~118 .sum_lutc_input = "datac";
defparam \Mux93~118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N5
stratix_lcell \Mux93~119 (
// Equation(s):
// \Mux93~119_combout  = (addr2[4] & ((addr2[1]) # ((!counter[1] & !counter[2])))) # (!addr2[4] & (((!counter[2]))))

	.clk(gnd),
	.dataa(addr2[4]),
	.datab(counter[1]),
	.datac(addr2[1]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~119_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~119 .lut_mask = "a0f7";
defparam \Mux93~119 .operation_mode = "normal";
defparam \Mux93~119 .output_mode = "comb_only";
defparam \Mux93~119 .register_cascade_mode = "off";
defparam \Mux93~119 .sum_lutc_input = "datac";
defparam \Mux93~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y24_N7
stratix_lcell \Mux93~120 (
// Equation(s):
// \Mux93~120_combout  = (\Mux93~118_combout ) # ((counter[0] & ((\Mux93~119_combout ) # (!\Mux93~61_combout ))))

	.clk(gnd),
	.dataa(\Mux93~118_combout ),
	.datab(\Mux93~119_combout ),
	.datac(counter[0]),
	.datad(\Mux93~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~120 .lut_mask = "eafa";
defparam \Mux93~120 .operation_mode = "normal";
defparam \Mux93~120 .output_mode = "comb_only";
defparam \Mux93~120 .register_cascade_mode = "off";
defparam \Mux93~120 .sum_lutc_input = "datac";
defparam \Mux93~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N9
stratix_lcell \Mux93~115 (
// Equation(s):
// \Mux93~115_combout  = ((counter[2] & ((!\Mux93~34_combout ) # (!addr3[4]))))

	.clk(gnd),
	.dataa(addr3[4]),
	.datab(vcc),
	.datac(counter[2]),
	.datad(\Mux93~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~115 .lut_mask = "50f0";
defparam \Mux93~115 .operation_mode = "normal";
defparam \Mux93~115 .output_mode = "comb_only";
defparam \Mux93~115 .register_cascade_mode = "off";
defparam \Mux93~115 .sum_lutc_input = "datac";
defparam \Mux93~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N7
stratix_lcell \Mux93~116 (
// Equation(s):
// \Mux93~116_combout  = (\Mux93~55_combout ) # ((!counter[1] & ((addr1[1]) # (!addr1[4]))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(\Mux93~55_combout ),
	.datac(counter[1]),
	.datad(addr1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~116_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~116 .lut_mask = "cecf";
defparam \Mux93~116 .operation_mode = "normal";
defparam \Mux93~116 .output_mode = "comb_only";
defparam \Mux93~116 .register_cascade_mode = "off";
defparam \Mux93~116 .sum_lutc_input = "datac";
defparam \Mux93~116 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N0
stratix_lcell \Mux93~117 (
// Equation(s):
// \Mux93~117_combout  = (!counter[0] & ((\Mux93~115_combout ) # ((!counter[3] & \Mux93~116_combout ))))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~115_combout ),
	.datac(\Mux93~116_combout ),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~117 .lut_mask = "00dc";
defparam \Mux93~117 .operation_mode = "normal";
defparam \Mux93~117 .output_mode = "comb_only";
defparam \Mux93~117 .register_cascade_mode = "off";
defparam \Mux93~117 .sum_lutc_input = "datac";
defparam \Mux93~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N4
stratix_lcell \Mux93~121 (
// Equation(s):
// \Mux93~121_combout  = (\Mux93~120_combout ) # ((\Mux93~117_combout ) # ((addr1[4] & \Mux93~64_combout )))

	.clk(gnd),
	.dataa(addr1[4]),
	.datab(\Mux93~120_combout ),
	.datac(\Mux93~64_combout ),
	.datad(\Mux93~117_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~121_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~121 .lut_mask = "ffec";
defparam \Mux93~121 .operation_mode = "normal";
defparam \Mux93~121 .output_mode = "comb_only";
defparam \Mux93~121 .register_cascade_mode = "off";
defparam \Mux93~121 .sum_lutc_input = "datac";
defparam \Mux93~121 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N4
stratix_lcell \Mux93~111 (
// Equation(s):
// \Mux93~111_combout  = ((counter[0] & (addr2[5])) # (!counter[0] & ((addr3[5]))))

	.clk(gnd),
	.dataa(addr2[5]),
	.datab(vcc),
	.datac(addr3[5]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~111_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~111 .lut_mask = "aaf0";
defparam \Mux93~111 .operation_mode = "normal";
defparam \Mux93~111 .output_mode = "comb_only";
defparam \Mux93~111 .register_cascade_mode = "off";
defparam \Mux93~111 .sum_lutc_input = "datac";
defparam \Mux93~111 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N7
stratix_lcell \Mux93~113 (
// Equation(s):
// \Mux93~113_combout  = (counter[2] & (!counter[3] & (\Mux93~111_combout  $ (counter[0])))) # (!counter[2] & ((\Mux93~111_combout  & (counter[0] & !counter[3])) # (!\Mux93~111_combout  & (!counter[0] & counter[3]))))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(\Mux93~111_combout ),
	.datac(counter[0]),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~113_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~113 .lut_mask = "0168";
defparam \Mux93~113 .operation_mode = "normal";
defparam \Mux93~113 .output_mode = "comb_only";
defparam \Mux93~113 .register_cascade_mode = "off";
defparam \Mux93~113 .sum_lutc_input = "datac";
defparam \Mux93~113 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N3
stratix_lcell \Mux93~112 (
// Equation(s):
// \Mux93~112_combout  = (counter[2] & ((\Mux93~111_combout ) # ((counter[3]) # (!counter[0])))) # (!counter[2] & ((counter[0]) # ((\Mux93~111_combout  & counter[3]))))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(\Mux93~111_combout ),
	.datac(counter[0]),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~112_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~112 .lut_mask = "feda";
defparam \Mux93~112 .operation_mode = "normal";
defparam \Mux93~112 .output_mode = "comb_only";
defparam \Mux93~112 .register_cascade_mode = "off";
defparam \Mux93~112 .sum_lutc_input = "datac";
defparam \Mux93~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N4
stratix_lcell \Mux93~114 (
// Equation(s):
// \Mux93~114_combout  = (\Mux93~113_combout  & ((counter[1] $ (\Mux93~112_combout )))) # (!\Mux93~113_combout  & ((\Mux93~112_combout ) # (addr1[5] $ (!counter[1]))))

	.clk(gnd),
	.dataa(\Mux93~113_combout ),
	.datab(addr1[5]),
	.datac(counter[1]),
	.datad(\Mux93~112_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~114_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~114 .lut_mask = "5fe1";
defparam \Mux93~114 .operation_mode = "normal";
defparam \Mux93~114 .output_mode = "comb_only";
defparam \Mux93~114 .register_cascade_mode = "off";
defparam \Mux93~114 .sum_lutc_input = "datac";
defparam \Mux93~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N4
stratix_lcell \Mux93~122 (
// Equation(s):
// \Mux93~122_combout  = (\Mux93~121_combout  & (\Mux93~110_combout  & ((\Mux93~114_combout ))))

	.clk(gnd),
	.dataa(\Mux93~121_combout ),
	.datab(\Mux93~110_combout ),
	.datac(vcc),
	.datad(\Mux93~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~122_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~122 .lut_mask = "8800";
defparam \Mux93~122 .operation_mode = "normal";
defparam \Mux93~122 .output_mode = "comb_only";
defparam \Mux93~122 .register_cascade_mode = "off";
defparam \Mux93~122 .sum_lutc_input = "datac";
defparam \Mux93~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N1
stratix_lcell \Mux93~133 (
// Equation(s):
// \Mux93~133_combout  = (\Mux93~65_combout  & (!\Mux93~123_combout  & (!\Mux93~132_combout  & \Mux93~122_combout )))

	.clk(gnd),
	.dataa(\Mux93~65_combout ),
	.datab(\Mux93~123_combout ),
	.datac(\Mux93~132_combout ),
	.datad(\Mux93~122_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~133_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~133 .lut_mask = "0200";
defparam \Mux93~133 .operation_mode = "normal";
defparam \Mux93~133 .output_mode = "comb_only";
defparam \Mux93~133 .register_cascade_mode = "off";
defparam \Mux93~133 .sum_lutc_input = "datac";
defparam \Mux93~133 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N0
stratix_lcell \Mux93~25 (
// Equation(s):
// \Mux93~25_combout  = ((counter[0] & (addr2[1])) # (!counter[0] & ((addr1[4]))))

	.clk(gnd),
	.dataa(addr2[1]),
	.datab(vcc),
	.datac(counter[0]),
	.datad(addr1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~25 .lut_mask = "afa0";
defparam \Mux93~25 .operation_mode = "normal";
defparam \Mux93~25 .output_mode = "comb_only";
defparam \Mux93~25 .register_cascade_mode = "off";
defparam \Mux93~25 .sum_lutc_input = "datac";
defparam \Mux93~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N2
stratix_lcell \Mux93~27 (
// Equation(s):
// \Mux93~27_combout  = (counter[2] & (((counter[1])))) # (!counter[2] & (\Mux93~25_combout  & (counter[1] $ (!addr1[1]))))

	.clk(gnd),
	.dataa(\Mux93~25_combout ),
	.datab(counter[1]),
	.datac(addr1[1]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~27 .lut_mask = "cc82";
defparam \Mux93~27 .operation_mode = "normal";
defparam \Mux93~27 .output_mode = "comb_only";
defparam \Mux93~27 .register_cascade_mode = "off";
defparam \Mux93~27 .sum_lutc_input = "datac";
defparam \Mux93~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N9
stratix_lcell \Mux93~26 (
// Equation(s):
// \Mux93~26_combout  = (\Mux93~25_combout  & (counter[1] $ (((counter[2]) # (!addr1[1]))))) # (!\Mux93~25_combout  & (counter[1] & ((!counter[2]))))

	.clk(gnd),
	.dataa(\Mux93~25_combout ),
	.datab(counter[1]),
	.datac(addr1[1]),
	.datad(counter[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~26 .lut_mask = "22c6";
defparam \Mux93~26 .operation_mode = "normal";
defparam \Mux93~26 .output_mode = "comb_only";
defparam \Mux93~26 .register_cascade_mode = "off";
defparam \Mux93~26 .sum_lutc_input = "datac";
defparam \Mux93~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N6
stratix_lcell \Mux93~28 (
// Equation(s):
// \Mux93~28_combout  = (\Mux93~27_combout  & (((!counter[0])))) # (!\Mux93~27_combout  & (addr2[4] & (counter[0] & \Mux93~26_combout )))

	.clk(gnd),
	.dataa(addr2[4]),
	.datab(\Mux93~27_combout ),
	.datac(counter[0]),
	.datad(\Mux93~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~28 .lut_mask = "2c0c";
defparam \Mux93~28 .operation_mode = "normal";
defparam \Mux93~28 .output_mode = "comb_only";
defparam \Mux93~28 .register_cascade_mode = "off";
defparam \Mux93~28 .sum_lutc_input = "datac";
defparam \Mux93~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N3
stratix_lcell \Mux93~24 (
// Equation(s):
// \Mux93~24_combout  = ((addr3[4] & (addr3[1] $ (!counter[3]))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(vcc),
	.datac(addr3[4]),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~24 .lut_mask = "a050";
defparam \Mux93~24 .operation_mode = "normal";
defparam \Mux93~24 .output_mode = "comb_only";
defparam \Mux93~24 .register_cascade_mode = "off";
defparam \Mux93~24 .sum_lutc_input = "datac";
defparam \Mux93~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N1
stratix_lcell \Mux93~29 (
// Equation(s):
// \Mux93~29_combout  = (counter[3] & (((!\Mux93~24_combout )))) # (!counter[3] & (((!\Mux93~24_combout  & !\Mux93~26_combout )) # (!\Mux93~28_combout )))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~28_combout ),
	.datac(\Mux93~24_combout ),
	.datad(\Mux93~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~29 .lut_mask = "1b1f";
defparam \Mux93~29 .operation_mode = "normal";
defparam \Mux93~29 .output_mode = "comb_only";
defparam \Mux93~29 .register_cascade_mode = "off";
defparam \Mux93~29 .sum_lutc_input = "datac";
defparam \Mux93~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N9
stratix_lcell \Mux93~66 (
// Equation(s):
// \Mux93~66_combout  = ((!\Mux93~65_combout  & ((\Mux93~29_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~65_combout ),
	.datac(vcc),
	.datad(\Mux93~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~66 .lut_mask = "3300";
defparam \Mux93~66 .operation_mode = "normal";
defparam \Mux93~66 .output_mode = "comb_only";
defparam \Mux93~66 .register_cascade_mode = "off";
defparam \Mux93~66 .sum_lutc_input = "datac";
defparam \Mux93~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N1
stratix_lcell \Mux93~135 (
// Equation(s):
// \Mux93~135_combout  = (\Mux93~66_combout ) # ((\Mux93~134_combout  & (\Mux93~133_combout  & \Mux93~73_combout )))

	.clk(gnd),
	.dataa(\Mux93~134_combout ),
	.datab(\Mux93~133_combout ),
	.datac(\Mux93~73_combout ),
	.datad(\Mux93~66_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~135 .lut_mask = "ff80";
defparam \Mux93~135 .operation_mode = "normal";
defparam \Mux93~135 .output_mode = "comb_only";
defparam \Mux93~135 .register_cascade_mode = "off";
defparam \Mux93~135 .sum_lutc_input = "datac";
defparam \Mux93~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N0
stratix_lcell \Mux93~136 (
// Equation(s):
// \Mux93~136_combout  = (\Mux93~93_combout  & (\Mux93~107_combout  & ((\Mux93~78_combout ) # (!\Mux93~75_combout ))))

	.clk(gnd),
	.dataa(\Mux93~78_combout ),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~93_combout ),
	.datad(\Mux93~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~136_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~136 .lut_mask = "b000";
defparam \Mux93~136 .operation_mode = "normal";
defparam \Mux93~136 .output_mode = "comb_only";
defparam \Mux93~136 .register_cascade_mode = "off";
defparam \Mux93~136 .sum_lutc_input = "datac";
defparam \Mux93~136 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N3
stratix_lcell \Mux93~137 (
// Equation(s):
// \Mux93~137_combout  = (addr3[0] & (\Mux93~133_combout  & (!\Mux93~315_combout  & \Mux93~136_combout )))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~133_combout ),
	.datac(\Mux93~315_combout ),
	.datad(\Mux93~136_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~137_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~137 .lut_mask = "0800";
defparam \Mux93~137 .operation_mode = "normal";
defparam \Mux93~137 .output_mode = "comb_only";
defparam \Mux93~137 .register_cascade_mode = "off";
defparam \Mux93~137 .sum_lutc_input = "datac";
defparam \Mux93~137 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N6
stratix_lcell \Mux93~138 (
// Equation(s):
// \Mux93~138_combout  = (!\Mux93~135_combout  & (!\Mux93~137_combout  & ((addr3[0]) # (!\Mux93~66_combout ))))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~135_combout ),
	.datac(\Mux93~137_combout ),
	.datad(\Mux93~66_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~138_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~138 .lut_mask = "0203";
defparam \Mux93~138 .operation_mode = "normal";
defparam \Mux93~138 .output_mode = "comb_only";
defparam \Mux93~138 .register_cascade_mode = "off";
defparam \Mux93~138 .sum_lutc_input = "datac";
defparam \Mux93~138 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N1
stratix_lcell \Mux93~31 (
// Equation(s):
// \Mux93~31_combout  = (!addr3[5] & (!counter[1] & ((!addr3[2]) # (!addr3[1]))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[5]),
	.datac(counter[1]),
	.datad(addr3[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~31 .lut_mask = "0103";
defparam \Mux93~31 .operation_mode = "normal";
defparam \Mux93~31 .output_mode = "comb_only";
defparam \Mux93~31 .register_cascade_mode = "off";
defparam \Mux93~31 .sum_lutc_input = "datac";
defparam \Mux93~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N5
stratix_lcell \Mux93~32 (
// Equation(s):
// \Mux93~32_combout  = ((addr1[2] & ((!addr1[1]))) # (!addr1[2] & (counter[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[1]),
	.datac(addr1[1]),
	.datad(addr1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~32 .lut_mask = "0fcc";
defparam \Mux93~32 .operation_mode = "normal";
defparam \Mux93~32 .output_mode = "comb_only";
defparam \Mux93~32 .register_cascade_mode = "off";
defparam \Mux93~32 .sum_lutc_input = "datac";
defparam \Mux93~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N0
stratix_lcell \Mux93~33 (
// Equation(s):
// \Mux93~33_combout  = (counter[3] & (((\Mux93~31_combout )))) # (!counter[3] & (!addr1[5] & ((\Mux93~32_combout ))))

	.clk(gnd),
	.dataa(addr1[5]),
	.datab(\Mux93~31_combout ),
	.datac(\Mux93~32_combout ),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~33 .lut_mask = "cc50";
defparam \Mux93~33 .operation_mode = "normal";
defparam \Mux93~33 .output_mode = "comb_only";
defparam \Mux93~33 .register_cascade_mode = "off";
defparam \Mux93~33 .sum_lutc_input = "datac";
defparam \Mux93~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N2
stratix_lcell \Mux93~35 (
// Equation(s):
// \Mux93~35_combout  = (\Mux93~34_combout  & (addr3[2] & (counter[2] & !counter[0])))

	.clk(gnd),
	.dataa(\Mux93~34_combout ),
	.datab(addr3[2]),
	.datac(counter[2]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~35 .lut_mask = "0080";
defparam \Mux93~35 .operation_mode = "normal";
defparam \Mux93~35 .output_mode = "comb_only";
defparam \Mux93~35 .register_cascade_mode = "off";
defparam \Mux93~35 .sum_lutc_input = "datac";
defparam \Mux93~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y24_N5
stratix_lcell \Mux93~36 (
// Equation(s):
// \Mux93~36_combout  = (addr2[2] & (!addr2[1] & (counter[2] $ (counter[1])))) # (!addr2[2] & (counter[2] & (!counter[1])))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(counter[1]),
	.datac(addr2[2]),
	.datad(addr2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~36 .lut_mask = "0262";
defparam \Mux93~36 .operation_mode = "normal";
defparam \Mux93~36 .output_mode = "comb_only";
defparam \Mux93~36 .register_cascade_mode = "off";
defparam \Mux93~36 .sum_lutc_input = "datac";
defparam \Mux93~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N3
stratix_lcell \Mux93~37 (
// Equation(s):
// \Mux93~37_combout  = (\Mux93~35_combout ) # ((!addr2[5] & (\Mux93~36_combout  & counter[0])))

	.clk(gnd),
	.dataa(addr2[5]),
	.datab(\Mux93~35_combout ),
	.datac(\Mux93~36_combout ),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~37 .lut_mask = "dccc";
defparam \Mux93~37 .operation_mode = "normal";
defparam \Mux93~37 .output_mode = "comb_only";
defparam \Mux93~37 .register_cascade_mode = "off";
defparam \Mux93~37 .sum_lutc_input = "datac";
defparam \Mux93~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y24_N7
stratix_lcell \Mux93~38 (
// Equation(s):
// \Mux93~38_combout  = (counter[3] & (\Mux93~33_combout  & ((\Mux93~30_combout )))) # (!counter[3] & ((\Mux93~37_combout ) # ((\Mux93~33_combout  & \Mux93~30_combout ))))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~33_combout ),
	.datac(\Mux93~37_combout ),
	.datad(\Mux93~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~38 .lut_mask = "dc50";
defparam \Mux93~38 .operation_mode = "normal";
defparam \Mux93~38 .output_mode = "comb_only";
defparam \Mux93~38 .register_cascade_mode = "off";
defparam \Mux93~38 .sum_lutc_input = "datac";
defparam \Mux93~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N9
stratix_lcell \Mux93~141 (
// Equation(s):
// \Mux93~141_combout  = (\Mux93~125_combout ) # ((\Mux93~89_combout  & (\Mux93~124_combout  & !\Mux93~92_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~124_combout ),
	.datac(\Mux93~92_combout ),
	.datad(\Mux93~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~141_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~141 .lut_mask = "ff08";
defparam \Mux93~141 .operation_mode = "normal";
defparam \Mux93~141 .output_mode = "comb_only";
defparam \Mux93~141 .register_cascade_mode = "off";
defparam \Mux93~141 .sum_lutc_input = "datac";
defparam \Mux93~141 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N6
stratix_lcell \Mux93~142 (
// Equation(s):
// \Mux93~142_combout  = (\Mux93~315_combout  & (!\Mux93~75_combout  & (\Mux93~78_combout  & \Mux93~107_combout )))

	.clk(gnd),
	.dataa(\Mux93~315_combout ),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~78_combout ),
	.datad(\Mux93~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~142_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~142 .lut_mask = "2000";
defparam \Mux93~142 .operation_mode = "normal";
defparam \Mux93~142 .output_mode = "comb_only";
defparam \Mux93~142 .register_cascade_mode = "off";
defparam \Mux93~142 .sum_lutc_input = "datac";
defparam \Mux93~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N1
stratix_lcell \Mux93~143 (
// Equation(s):
// \Mux93~143_combout  = (addr3[0] & (\Mux93~142_combout )) # (!addr3[0] & (((!\Mux93~78_combout  & !\Mux93~99_combout ))))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~142_combout ),
	.datac(\Mux93~78_combout ),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~143_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~143 .lut_mask = "888d";
defparam \Mux93~143 .operation_mode = "normal";
defparam \Mux93~143 .output_mode = "comb_only";
defparam \Mux93~143 .register_cascade_mode = "off";
defparam \Mux93~143 .sum_lutc_input = "datac";
defparam \Mux93~143 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N4
stratix_lcell \Mux93~144 (
// Equation(s):
// \Mux93~144_combout  = ((!\Mux93~141_combout  & (\Mux93~143_combout  & \Mux93~93_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~141_combout ),
	.datac(\Mux93~143_combout ),
	.datad(\Mux93~93_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~144_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~144 .lut_mask = "3000";
defparam \Mux93~144 .operation_mode = "normal";
defparam \Mux93~144 .output_mode = "comb_only";
defparam \Mux93~144 .register_cascade_mode = "off";
defparam \Mux93~144 .sum_lutc_input = "datac";
defparam \Mux93~144 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N0
stratix_lcell \Mux93~139 (
// Equation(s):
// \Mux93~139_combout  = ((\Mux93~121_combout  & ((!\Mux93~114_combout ))) # (!\Mux93~121_combout  & (addr3[0])))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(vcc),
	.datac(\Mux93~121_combout ),
	.datad(\Mux93~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~139_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~139 .lut_mask = "0afa";
defparam \Mux93~139 .operation_mode = "normal";
defparam \Mux93~139 .output_mode = "comb_only";
defparam \Mux93~139 .register_cascade_mode = "off";
defparam \Mux93~139 .sum_lutc_input = "datac";
defparam \Mux93~139 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N5
stratix_lcell \Mux93~140 (
// Equation(s):
// \Mux93~140_combout  = (\Mux93~139_combout ) # ((\Mux93~121_combout  & ((!\Mux93~110_combout ) # (!\Mux93~131_combout ))))

	.clk(gnd),
	.dataa(\Mux93~131_combout ),
	.datab(\Mux93~121_combout ),
	.datac(\Mux93~110_combout ),
	.datad(\Mux93~139_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~140_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~140 .lut_mask = "ff4c";
defparam \Mux93~140 .operation_mode = "normal";
defparam \Mux93~140 .output_mode = "comb_only";
defparam \Mux93~140 .register_cascade_mode = "off";
defparam \Mux93~140 .sum_lutc_input = "datac";
defparam \Mux93~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N7
stratix_lcell \Mux93~145 (
// Equation(s):
// \Mux93~145_combout  = (!\Mux93~144_combout  & (\Mux93~140_combout  & (!\Mux93~141_combout  & \Mux93~122_combout )))

	.clk(gnd),
	.dataa(\Mux93~144_combout ),
	.datab(\Mux93~140_combout ),
	.datac(\Mux93~141_combout ),
	.datad(\Mux93~122_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~145_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~145 .lut_mask = "0400";
defparam \Mux93~145 .operation_mode = "normal";
defparam \Mux93~145 .output_mode = "comb_only";
defparam \Mux93~145 .register_cascade_mode = "off";
defparam \Mux93~145 .sum_lutc_input = "datac";
defparam \Mux93~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N8
stratix_lcell \Mux93~146 (
// Equation(s):
// \Mux93~146_combout  = (!\Mux93~38_combout  & (((\Mux93~145_combout  & \Mux93~65_combout ))))

	.clk(gnd),
	.dataa(\Mux93~38_combout ),
	.datab(vcc),
	.datac(\Mux93~145_combout ),
	.datad(\Mux93~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~146_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~146 .lut_mask = "5000";
defparam \Mux93~146 .operation_mode = "normal";
defparam \Mux93~146 .output_mode = "comb_only";
defparam \Mux93~146 .register_cascade_mode = "off";
defparam \Mux93~146 .sum_lutc_input = "datac";
defparam \Mux93~146 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N2
stratix_lcell \Mux93~175 (
// Equation(s):
// \Mux93~175_combout  = (\Mux93~77_combout  & (((addr3[0] & \Mux93~107_combout ))))

	.clk(gnd),
	.dataa(\Mux93~77_combout ),
	.datab(vcc),
	.datac(addr3[0]),
	.datad(\Mux93~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~175_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~175 .lut_mask = "a000";
defparam \Mux93~175 .operation_mode = "normal";
defparam \Mux93~175 .output_mode = "comb_only";
defparam \Mux93~175 .register_cascade_mode = "off";
defparam \Mux93~175 .sum_lutc_input = "datac";
defparam \Mux93~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N8
stratix_lcell \Mux93~166 (
// Equation(s):
// \Mux93~166_combout  = (!addr3[0] & (\Mux93~75_combout  & (\Mux93~72_combout  & !\Mux93~99_combout )))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~166_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~166 .lut_mask = "0040";
defparam \Mux93~166 .operation_mode = "normal";
defparam \Mux93~166 .output_mode = "comb_only";
defparam \Mux93~166 .register_cascade_mode = "off";
defparam \Mux93~166 .sum_lutc_input = "datac";
defparam \Mux93~166 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N0
stratix_lcell \Mux93~176 (
// Equation(s):
// \Mux93~176_combout  = (\Mux93~93_combout  & (!\Mux93~135_combout  & ((\Mux93~175_combout ) # (\Mux93~166_combout ))))

	.clk(gnd),
	.dataa(\Mux93~93_combout ),
	.datab(\Mux93~175_combout ),
	.datac(\Mux93~135_combout ),
	.datad(\Mux93~166_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~176_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~176 .lut_mask = "0a08";
defparam \Mux93~176 .operation_mode = "normal";
defparam \Mux93~176 .output_mode = "comb_only";
defparam \Mux93~176 .register_cascade_mode = "off";
defparam \Mux93~176 .sum_lutc_input = "datac";
defparam \Mux93~176 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N4
stratix_lcell \Mux93~316 (
// Equation(s):
// \Mux93~316_combout  = (\Mux93~99_combout ) # ((counter[0] & ((\Mux93~76_combout ))) # (!counter[0] & (addr2[2])))

	.clk(gnd),
	.dataa(addr2[2]),
	.datab(\Mux93~99_combout ),
	.datac(counter[0]),
	.datad(\Mux93~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~316_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~316 .lut_mask = "fece";
defparam \Mux93~316 .operation_mode = "normal";
defparam \Mux93~316 .output_mode = "comb_only";
defparam \Mux93~316 .register_cascade_mode = "off";
defparam \Mux93~316 .sum_lutc_input = "datac";
defparam \Mux93~316 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N1
stratix_lcell \Mux93~165 (
// Equation(s):
// \Mux93~165_combout  = ((\Mux93~65_combout  & (\Mux93~316_combout  & \Mux93~145_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~65_combout ),
	.datac(\Mux93~316_combout ),
	.datad(\Mux93~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~165_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~165 .lut_mask = "c000";
defparam \Mux93~165 .operation_mode = "normal";
defparam \Mux93~165 .output_mode = "comb_only";
defparam \Mux93~165 .register_cascade_mode = "off";
defparam \Mux93~165 .sum_lutc_input = "datac";
defparam \Mux93~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N2
stratix_lcell \Mux93~228 (
// Equation(s):
// \Mux93~228_combout  = (\Mux93~138_combout  & (\Mux93~146_combout  & ((!\Mux93~165_combout ) # (!\Mux93~176_combout ))))

	.clk(gnd),
	.dataa(\Mux93~138_combout ),
	.datab(\Mux93~146_combout ),
	.datac(\Mux93~176_combout ),
	.datad(\Mux93~165_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~228_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~228 .lut_mask = "0888";
defparam \Mux93~228 .operation_mode = "normal";
defparam \Mux93~228 .output_mode = "comb_only";
defparam \Mux93~228 .register_cascade_mode = "off";
defparam \Mux93~228 .sum_lutc_input = "datac";
defparam \Mux93~228 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N2
stratix_lcell \Mux93~229 (
// Equation(s):
// \Mux93~229_combout  = (!counter[3] & (!\Mux93~217_combout  & (\Mux93~228_combout  & !\Mux93~128_combout )))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~217_combout ),
	.datac(\Mux93~228_combout ),
	.datad(\Mux93~128_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~229_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~229 .lut_mask = "0010";
defparam \Mux93~229 .operation_mode = "normal";
defparam \Mux93~229 .output_mode = "comb_only";
defparam \Mux93~229 .register_cascade_mode = "off";
defparam \Mux93~229 .sum_lutc_input = "datac";
defparam \Mux93~229 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N6
stratix_lcell \Mux93~230 (
// Equation(s):
// \Mux93~230_combout  = ((\Mux93~99_combout  & (!\Mux93~72_combout  & \Mux93~229_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~99_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~229_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~230_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~230 .lut_mask = "0c00";
defparam \Mux93~230 .operation_mode = "normal";
defparam \Mux93~230 .output_mode = "comb_only";
defparam \Mux93~230 .register_cascade_mode = "off";
defparam \Mux93~230 .sum_lutc_input = "datac";
defparam \Mux93~230 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N7
stratix_lcell \Mux93~319 (
// Equation(s):
// \Mux93~319_combout  = (\Mux93~226_combout  & ((\Mux93~217_combout ) # ((\Mux93~230_combout  & \Mux93~82_combout )))) # (!\Mux93~226_combout  & (\Mux93~230_combout  & (\Mux93~82_combout )))

	.clk(gnd),
	.dataa(\Mux93~226_combout ),
	.datab(\Mux93~230_combout ),
	.datac(\Mux93~82_combout ),
	.datad(\Mux93~217_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~319_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~319 .lut_mask = "eac0";
defparam \Mux93~319 .operation_mode = "normal";
defparam \Mux93~319 .output_mode = "comb_only";
defparam \Mux93~319 .register_cascade_mode = "off";
defparam \Mux93~319 .sum_lutc_input = "datac";
defparam \Mux93~319 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N3
stratix_lcell \Mux93~235 (
// Equation(s):
// \Mux93~235_combout  = (counter[0] & (counter[1])) # (!counter[0] & (addr1[3] & (counter[1] $ (addr1[1]))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(addr1[1]),
	.datac(counter[0]),
	.datad(addr1[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~235_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~235 .lut_mask = "a6a0";
defparam \Mux93~235 .operation_mode = "normal";
defparam \Mux93~235 .output_mode = "comb_only";
defparam \Mux93~235 .register_cascade_mode = "off";
defparam \Mux93~235 .sum_lutc_input = "datac";
defparam \Mux93~235 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N1
stratix_lcell \Mux93~236 (
// Equation(s):
// \Mux93~236_combout  = (counter[0] & (addr2[3] & (\Mux93~235_combout  $ (!addr2[1])))) # (!counter[0] & (\Mux93~235_combout ))

	.clk(gnd),
	.dataa(\Mux93~235_combout ),
	.datab(counter[0]),
	.datac(addr2[3]),
	.datad(addr2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~236_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~236 .lut_mask = "a262";
defparam \Mux93~236 .operation_mode = "normal";
defparam \Mux93~236 .output_mode = "comb_only";
defparam \Mux93~236 .register_cascade_mode = "off";
defparam \Mux93~236 .sum_lutc_input = "datac";
defparam \Mux93~236 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N8
stratix_lcell \Mux93~237 (
// Equation(s):
// \Mux93~237_combout  = (((!\Mux93~224_combout )) # (!\Mux93~236_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~236_combout ),
	.datac(vcc),
	.datad(\Mux93~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~237_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~237 .lut_mask = "33ff";
defparam \Mux93~237 .operation_mode = "normal";
defparam \Mux93~237 .output_mode = "comb_only";
defparam \Mux93~237 .register_cascade_mode = "off";
defparam \Mux93~237 .sum_lutc_input = "datac";
defparam \Mux93~237 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N6
stratix_lcell \Mux93~233 (
// Equation(s):
// \Mux93~233_combout  = (counter[0] & (((addr2[3])))) # (!counter[0] & (addr1[3] & ((addr1[1]))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(addr1[3]),
	.datac(addr2[3]),
	.datad(addr1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~233_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~233 .lut_mask = "e4a0";
defparam \Mux93~233 .operation_mode = "normal";
defparam \Mux93~233 .output_mode = "comb_only";
defparam \Mux93~233 .register_cascade_mode = "off";
defparam \Mux93~233 .sum_lutc_input = "datac";
defparam \Mux93~233 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N6
stratix_lcell \Mux93~44 (
// Equation(s):
// \Mux93~44_combout  = ((addr3[1] & (addr3[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(addr3[1]),
	.datac(addr3[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~44 .lut_mask = "c0c0";
defparam \Mux93~44 .operation_mode = "normal";
defparam \Mux93~44 .output_mode = "comb_only";
defparam \Mux93~44 .register_cascade_mode = "off";
defparam \Mux93~44 .sum_lutc_input = "datac";
defparam \Mux93~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N1
stratix_lcell \Mux93~234 (
// Equation(s):
// \Mux93~234_combout  = (counter[1] & (((!\Mux93~44_combout )))) # (!counter[1] & ((addr2[1]) # ((!\Mux93~233_combout ))))

	.clk(gnd),
	.dataa(addr2[1]),
	.datab(\Mux93~233_combout ),
	.datac(counter[1]),
	.datad(\Mux93~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~234_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~234 .lut_mask = "0bfb";
defparam \Mux93~234 .operation_mode = "normal";
defparam \Mux93~234 .output_mode = "comb_only";
defparam \Mux93~234 .register_cascade_mode = "off";
defparam \Mux93~234 .sum_lutc_input = "datac";
defparam \Mux93~234 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y25_N9
stratix_lcell \Mux93~238 (
// Equation(s):
// \Mux93~238_combout  = (counter[2] & (((\Mux93~234_combout ) # (!\Mux93~222_combout )))) # (!counter[2] & (\Mux93~237_combout ))

	.clk(gnd),
	.dataa(\Mux93~237_combout ),
	.datab(\Mux93~234_combout ),
	.datac(counter[2]),
	.datad(\Mux93~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~238_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~238 .lut_mask = "cafa";
defparam \Mux93~238 .operation_mode = "normal";
defparam \Mux93~238 .output_mode = "comb_only";
defparam \Mux93~238 .register_cascade_mode = "off";
defparam \Mux93~238 .sum_lutc_input = "datac";
defparam \Mux93~238 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y26_N4
stratix_lcell \Mux93~239 (
// Equation(s):
// \Mux93~239_combout  = (counter[3] & ((addr3[1]) # ((!addr3[3])))) # (!counter[3] & (((\Mux93~238_combout ))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(\Mux93~238_combout ),
	.datac(addr3[3]),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~239_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~239 .lut_mask = "afcc";
defparam \Mux93~239 .operation_mode = "normal";
defparam \Mux93~239 .output_mode = "comb_only";
defparam \Mux93~239 .register_cascade_mode = "off";
defparam \Mux93~239 .sum_lutc_input = "datac";
defparam \Mux93~239 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N0
stratix_lcell \Mux93~240 (
// Equation(s):
// \Mux93~240_combout  = ((\Mux93~217_combout  & ((\Mux93~239_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~217_combout ),
	.datac(vcc),
	.datad(\Mux93~239_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~240_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~240 .lut_mask = "cc00";
defparam \Mux93~240 .operation_mode = "normal";
defparam \Mux93~240 .output_mode = "comb_only";
defparam \Mux93~240 .register_cascade_mode = "off";
defparam \Mux93~240 .sum_lutc_input = "datac";
defparam \Mux93~240 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N6
stratix_lcell \Mux93~160 (
// Equation(s):
// \Mux93~160_combout  = ((counter[1] & (!counter[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[1]),
	.datac(counter[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~160 .lut_mask = "0c0c";
defparam \Mux93~160 .operation_mode = "normal";
defparam \Mux93~160 .output_mode = "comb_only";
defparam \Mux93~160 .register_cascade_mode = "off";
defparam \Mux93~160 .sum_lutc_input = "datac";
defparam \Mux93~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N8
stratix_lcell \Mux93~161 (
// Equation(s):
// \Mux93~161_combout  = (\Mux93~160_combout  & ((counter[2] & (addr3[1])) # (!counter[2] & ((!addr1[1])))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(\Mux93~160_combout ),
	.datac(counter[2]),
	.datad(addr1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~161_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~161 .lut_mask = "808c";
defparam \Mux93~161 .operation_mode = "normal";
defparam \Mux93~161 .output_mode = "comb_only";
defparam \Mux93~161 .register_cascade_mode = "off";
defparam \Mux93~161 .sum_lutc_input = "datac";
defparam \Mux93~161 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N6
stratix_lcell \Mux93~159 (
// Equation(s):
// \Mux93~159_combout  = (\Mux93~158_combout  & ((counter[3] & (!addr3[1])) # (!counter[3] & ((addr1[1])))))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(\Mux93~158_combout ),
	.datac(counter[3]),
	.datad(addr1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~159_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~159 .lut_mask = "4c40";
defparam \Mux93~159 .operation_mode = "normal";
defparam \Mux93~159 .output_mode = "comb_only";
defparam \Mux93~159 .register_cascade_mode = "off";
defparam \Mux93~159 .sum_lutc_input = "datac";
defparam \Mux93~159 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N2
stratix_lcell \Mux93~163 (
// Equation(s):
// \Mux93~163_combout  = (\Mux93~159_combout ) # ((!counter[3] & ((\Mux93~161_combout ) # (\Mux93~162_combout ))))

	.clk(gnd),
	.dataa(\Mux93~161_combout ),
	.datab(\Mux93~162_combout ),
	.datac(counter[3]),
	.datad(\Mux93~159_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~163_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~163 .lut_mask = "ff0e";
defparam \Mux93~163 .operation_mode = "normal";
defparam \Mux93~163 .output_mode = "comb_only";
defparam \Mux93~163 .register_cascade_mode = "off";
defparam \Mux93~163 .sum_lutc_input = "datac";
defparam \Mux93~163 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N8
stratix_lcell \Mux93~41 (
// Equation(s):
// \Mux93~41_combout  = (counter[2] & ((counter[1] & (counter[0])) # (!counter[1] & ((!addr2[1]) # (!counter[0]))))) # (!counter[2] & (counter[0] & ((addr2[1]) # (!counter[1]))))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(counter[1]),
	.datac(counter[0]),
	.datad(addr2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~41 .lut_mask = "d2b2";
defparam \Mux93~41 .operation_mode = "normal";
defparam \Mux93~41 .output_mode = "comb_only";
defparam \Mux93~41 .register_cascade_mode = "off";
defparam \Mux93~41 .sum_lutc_input = "datac";
defparam \Mux93~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y26_N4
stratix_lcell \Mux93~42 (
// Equation(s):
// \Mux93~42_combout  = (addr2[1] & (counter[2] & (counter[1] $ (counter[0])))) # (!addr2[1] & (counter[1] & (counter[2] $ (counter[0]))))

	.clk(gnd),
	.dataa(counter[2]),
	.datab(counter[1]),
	.datac(counter[0]),
	.datad(addr2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~42 .lut_mask = "2848";
defparam \Mux93~42 .operation_mode = "normal";
defparam \Mux93~42 .output_mode = "comb_only";
defparam \Mux93~42 .register_cascade_mode = "off";
defparam \Mux93~42 .sum_lutc_input = "datac";
defparam \Mux93~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N5
stratix_lcell \Mux93~40 (
// Equation(s):
// \Mux93~40_combout  = ((addr1[3] & (addr1[1] $ (!counter[1]))))

	.clk(gnd),
	.dataa(addr1[1]),
	.datab(vcc),
	.datac(counter[1]),
	.datad(addr1[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~40 .lut_mask = "a500";
defparam \Mux93~40 .operation_mode = "normal";
defparam \Mux93~40 .output_mode = "comb_only";
defparam \Mux93~40 .register_cascade_mode = "off";
defparam \Mux93~40 .sum_lutc_input = "datac";
defparam \Mux93~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N2
stratix_lcell \Mux93~39 (
// Equation(s):
// \Mux93~39_combout  = (counter[0] & (((addr2[3])))) # (!counter[0] & (!addr3[1] & (addr3[3])))

	.clk(gnd),
	.dataa(addr3[1]),
	.datab(addr3[3]),
	.datac(addr2[3]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~39 .lut_mask = "f044";
defparam \Mux93~39 .operation_mode = "normal";
defparam \Mux93~39 .output_mode = "comb_only";
defparam \Mux93~39 .register_cascade_mode = "off";
defparam \Mux93~39 .sum_lutc_input = "datac";
defparam \Mux93~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y27_N9
stratix_lcell \Mux93~43 (
// Equation(s):
// \Mux93~43_combout  = (\Mux93~41_combout  & (((!\Mux93~40_combout )) # (!\Mux93~42_combout ))) # (!\Mux93~41_combout  & ((\Mux93~42_combout  & ((!\Mux93~39_combout ))) # (!\Mux93~42_combout  & (!\Mux93~40_combout ))))

	.clk(gnd),
	.dataa(\Mux93~41_combout ),
	.datab(\Mux93~42_combout ),
	.datac(\Mux93~40_combout ),
	.datad(\Mux93~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~43 .lut_mask = "2b6f";
defparam \Mux93~43 .operation_mode = "normal";
defparam \Mux93~43 .output_mode = "comb_only";
defparam \Mux93~43 .register_cascade_mode = "off";
defparam \Mux93~43 .sum_lutc_input = "datac";
defparam \Mux93~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N4
stratix_lcell \Mux93~45 (
// Equation(s):
// \Mux93~45_combout  = (\Mux93~38_combout  & ((counter[3] & ((!\Mux93~44_combout ))) # (!counter[3] & (\Mux93~43_combout ))))

	.clk(gnd),
	.dataa(\Mux93~43_combout ),
	.datab(\Mux93~44_combout ),
	.datac(counter[3]),
	.datad(\Mux93~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~45 .lut_mask = "3a00";
defparam \Mux93~45 .operation_mode = "normal";
defparam \Mux93~45 .output_mode = "comb_only";
defparam \Mux93~45 .register_cascade_mode = "off";
defparam \Mux93~45 .sum_lutc_input = "datac";
defparam \Mux93~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N5
stratix_lcell \Mux93~46 (
// Equation(s):
// \Mux93~46_combout  = (!addr3[0] & (\Mux93~45_combout  & ((\Mux93~29_combout ))))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~45_combout ),
	.datac(vcc),
	.datad(\Mux93~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~46 .lut_mask = "4400";
defparam \Mux93~46 .operation_mode = "normal";
defparam \Mux93~46 .output_mode = "comb_only";
defparam \Mux93~46 .register_cascade_mode = "off";
defparam \Mux93~46 .sum_lutc_input = "datac";
defparam \Mux93~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N7
stratix_lcell \Mux93~147 (
// Equation(s):
// \Mux93~147_combout  = (!\Mux93~89_combout  & (((\Mux93~146_combout  & \Mux93~130_combout ))))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(vcc),
	.datac(\Mux93~146_combout ),
	.datad(\Mux93~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~147_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~147 .lut_mask = "5000";
defparam \Mux93~147 .operation_mode = "normal";
defparam \Mux93~147 .output_mode = "comb_only";
defparam \Mux93~147 .register_cascade_mode = "off";
defparam \Mux93~147 .sum_lutc_input = "datac";
defparam \Mux93~147 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N6
stratix_lcell \Mux93~148 (
// Equation(s):
// \Mux93~148_combout  = (\Mux93~46_combout ) # ((\Mux93~53_combout  & (\Mux93~138_combout  & \Mux93~147_combout )))

	.clk(gnd),
	.dataa(\Mux93~46_combout ),
	.datab(\Mux93~53_combout ),
	.datac(\Mux93~138_combout ),
	.datad(\Mux93~147_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~148_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~148 .lut_mask = "eaaa";
defparam \Mux93~148 .operation_mode = "normal";
defparam \Mux93~148 .output_mode = "comb_only";
defparam \Mux93~148 .register_cascade_mode = "off";
defparam \Mux93~148 .sum_lutc_input = "datac";
defparam \Mux93~148 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N2
stratix_lcell \Mux93~149 (
// Equation(s):
// \Mux93~149_combout  = (\Mux93~146_combout  & (\Mux93~134_combout  & (!\Mux93~73_combout  & \Mux93~316_combout )))

	.clk(gnd),
	.dataa(\Mux93~146_combout ),
	.datab(\Mux93~134_combout ),
	.datac(\Mux93~73_combout ),
	.datad(\Mux93~316_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~149_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~149 .lut_mask = "0800";
defparam \Mux93~149 .operation_mode = "normal";
defparam \Mux93~149 .output_mode = "comb_only";
defparam \Mux93~149 .register_cascade_mode = "off";
defparam \Mux93~149 .sum_lutc_input = "datac";
defparam \Mux93~149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N0
stratix_lcell \Mux93~150 (
// Equation(s):
// \Mux93~150_combout  = ((\Mux93~138_combout  & (!\Mux93~103_combout  & \Mux93~149_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~138_combout ),
	.datac(\Mux93~103_combout ),
	.datad(\Mux93~149_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~150 .lut_mask = "0c00";
defparam \Mux93~150 .operation_mode = "normal";
defparam \Mux93~150 .output_mode = "comb_only";
defparam \Mux93~150 .register_cascade_mode = "off";
defparam \Mux93~150 .sum_lutc_input = "datac";
defparam \Mux93~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N1
stratix_lcell \Mux93~151 (
// Equation(s):
// \Mux93~151_combout  = (\Mux93~45_combout ) # ((!\Mux93~99_combout  & (!\Mux93~75_combout  & \Mux93~150_combout )))

	.clk(gnd),
	.dataa(\Mux93~99_combout ),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~150_combout ),
	.datad(\Mux93~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~151_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~151 .lut_mask = "ff10";
defparam \Mux93~151 .operation_mode = "normal";
defparam \Mux93~151 .output_mode = "comb_only";
defparam \Mux93~151 .register_cascade_mode = "off";
defparam \Mux93~151 .sum_lutc_input = "datac";
defparam \Mux93~151 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N2
stratix_lcell \Mux93~152 (
// Equation(s):
// \Mux93~152_combout  = (\Mux93~45_combout ) # ((\Mux93~138_combout  & (!\Mux93~38_combout )))

	.clk(gnd),
	.dataa(\Mux93~138_combout ),
	.datab(\Mux93~45_combout ),
	.datac(\Mux93~38_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~152_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~152 .lut_mask = "cece";
defparam \Mux93~152 .operation_mode = "normal";
defparam \Mux93~152 .output_mode = "comb_only";
defparam \Mux93~152 .register_cascade_mode = "off";
defparam \Mux93~152 .sum_lutc_input = "datac";
defparam \Mux93~152 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N9
stratix_lcell \Mux93~154 (
// Equation(s):
// \Mux93~154_combout  = (\Mux93~106_combout  & (((!\Mux93~53_combout  & \Mux93~147_combout ))))

	.clk(gnd),
	.dataa(\Mux93~106_combout ),
	.datab(vcc),
	.datac(\Mux93~53_combout ),
	.datad(\Mux93~147_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~154_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~154 .lut_mask = "0a00";
defparam \Mux93~154 .operation_mode = "normal";
defparam \Mux93~154 .output_mode = "comb_only";
defparam \Mux93~154 .register_cascade_mode = "off";
defparam \Mux93~154 .sum_lutc_input = "datac";
defparam \Mux93~154 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N5
stratix_lcell \Mux93~155 (
// Equation(s):
// \Mux93~155_combout  = (\Mux93~38_combout  & ((\Mux93~29_combout ) # ((\Mux93~149_combout  & \Mux93~103_combout )))) # (!\Mux93~38_combout  & (\Mux93~149_combout  & (\Mux93~103_combout )))

	.clk(gnd),
	.dataa(\Mux93~38_combout ),
	.datab(\Mux93~149_combout ),
	.datac(\Mux93~103_combout ),
	.datad(\Mux93~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~155 .lut_mask = "eac0";
defparam \Mux93~155 .operation_mode = "normal";
defparam \Mux93~155 .output_mode = "comb_only";
defparam \Mux93~155 .register_cascade_mode = "off";
defparam \Mux93~155 .sum_lutc_input = "datac";
defparam \Mux93~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N1
stratix_lcell \Mux93~153 (
// Equation(s):
// \Mux93~153_combout  = (!addr3[0] & (((\Mux93~38_combout ))))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux93~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~153_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~153 .lut_mask = "5500";
defparam \Mux93~153 .operation_mode = "normal";
defparam \Mux93~153 .output_mode = "comb_only";
defparam \Mux93~153 .register_cascade_mode = "off";
defparam \Mux93~153 .sum_lutc_input = "datac";
defparam \Mux93~153 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y23_N4
stratix_lcell \Mux93~156 (
// Equation(s):
// \Mux93~156_combout  = (\Mux93~152_combout  & ((\Mux93~154_combout ) # ((\Mux93~155_combout ) # (\Mux93~153_combout ))))

	.clk(gnd),
	.dataa(\Mux93~152_combout ),
	.datab(\Mux93~154_combout ),
	.datac(\Mux93~155_combout ),
	.datad(\Mux93~153_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~156_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~156 .lut_mask = "aaa8";
defparam \Mux93~156 .operation_mode = "normal";
defparam \Mux93~156 .output_mode = "comb_only";
defparam \Mux93~156 .register_cascade_mode = "off";
defparam \Mux93~156 .sum_lutc_input = "datac";
defparam \Mux93~156 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N4
stratix_lcell \Mux93~157 (
// Equation(s):
// \Mux93~157_combout  = (!\Mux93~148_combout  & (((!\Mux93~151_combout  & !\Mux93~156_combout ))))

	.clk(gnd),
	.dataa(\Mux93~148_combout ),
	.datab(vcc),
	.datac(\Mux93~151_combout ),
	.datad(\Mux93~156_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~157_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~157 .lut_mask = "0005";
defparam \Mux93~157 .operation_mode = "normal";
defparam \Mux93~157 .output_mode = "comb_only";
defparam \Mux93~157 .register_cascade_mode = "off";
defparam \Mux93~157 .sum_lutc_input = "datac";
defparam \Mux93~157 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N3
stratix_lcell \Mux93~317 (
// Equation(s):
// \Mux93~317_combout  = (\Mux93~96_combout  & ((counter[0] & (!\Mux93~71_combout )) # (!counter[0] & ((!addr2[4])))))

	.clk(gnd),
	.dataa(counter[0]),
	.datab(\Mux93~96_combout ),
	.datac(\Mux93~71_combout ),
	.datad(addr2[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~317_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~317 .lut_mask = "084c";
defparam \Mux93~317 .operation_mode = "normal";
defparam \Mux93~317 .output_mode = "comb_only";
defparam \Mux93~317 .register_cascade_mode = "off";
defparam \Mux93~317 .sum_lutc_input = "datac";
defparam \Mux93~317 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N4
stratix_lcell \Mux93~164 (
// Equation(s):
// \Mux93~164_combout  = (\Mux93~153_combout ) # ((!\Mux93~53_combout  & (\Mux93~317_combout  & \Mux93~147_combout )))

	.clk(gnd),
	.dataa(\Mux93~153_combout ),
	.datab(\Mux93~53_combout ),
	.datac(\Mux93~317_combout ),
	.datad(\Mux93~147_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~164_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~164 .lut_mask = "baaa";
defparam \Mux93~164 .operation_mode = "normal";
defparam \Mux93~164 .output_mode = "comb_only";
defparam \Mux93~164 .register_cascade_mode = "off";
defparam \Mux93~164 .sum_lutc_input = "datac";
defparam \Mux93~164 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N8
stratix_lcell \Mux93~187 (
// Equation(s):
// \Mux93~187_combout  = (\Mux93~164_combout  & ((\Mux93~38_combout  & (\Mux93~29_combout )) # (!\Mux93~38_combout  & ((\Mux93~138_combout )))))

	.clk(gnd),
	.dataa(\Mux93~29_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\Mux93~38_combout ),
	.datad(\Mux93~164_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~187_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~187 .lut_mask = "ac00";
defparam \Mux93~187 .operation_mode = "normal";
defparam \Mux93~187 .output_mode = "comb_only";
defparam \Mux93~187 .register_cascade_mode = "off";
defparam \Mux93~187 .sum_lutc_input = "datac";
defparam \Mux93~187 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N9
stratix_lcell \Mux93~169 (
// Equation(s):
// \Mux93~169_combout  = ((\Mux93~75_combout  & (!\Mux93~72_combout  & !\Mux93~99_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~72_combout ),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~169_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~169 .lut_mask = "000c";
defparam \Mux93~169 .operation_mode = "normal";
defparam \Mux93~169 .output_mode = "comb_only";
defparam \Mux93~169 .register_cascade_mode = "off";
defparam \Mux93~169 .sum_lutc_input = "datac";
defparam \Mux93~169 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y25_N9
stratix_lcell \Mux93~170 (
// Equation(s):
// \Mux93~170_combout  = (\Mux93~29_combout  & ((\Mux93~38_combout ) # ((\Mux93~169_combout  & \Mux93~150_combout )))) # (!\Mux93~29_combout  & (\Mux93~169_combout  & (\Mux93~150_combout )))

	.clk(gnd),
	.dataa(\Mux93~29_combout ),
	.datab(\Mux93~169_combout ),
	.datac(\Mux93~150_combout ),
	.datad(\Mux93~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~170_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~170 .lut_mask = "eac0";
defparam \Mux93~170 .operation_mode = "normal";
defparam \Mux93~170 .output_mode = "comb_only";
defparam \Mux93~170 .register_cascade_mode = "off";
defparam \Mux93~170 .sum_lutc_input = "datac";
defparam \Mux93~170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N0
stratix_lcell \Mux93~188 (
// Equation(s):
// \Mux93~188_combout  = (((\Mux93~187_combout ) # (\Mux93~170_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux93~187_combout ),
	.datad(\Mux93~170_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~188_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~188 .lut_mask = "fff0";
defparam \Mux93~188 .operation_mode = "normal";
defparam \Mux93~188 .output_mode = "comb_only";
defparam \Mux93~188 .register_cascade_mode = "off";
defparam \Mux93~188 .sum_lutc_input = "datac";
defparam \Mux93~188 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y28_N2
stratix_lcell \Mux93~257 (
// Equation(s):
// \Mux93~257_combout  = (!\Mux93~163_combout  & (!\Mux93~217_combout  & (\Mux93~157_combout  & !\Mux93~188_combout )))

	.clk(gnd),
	.dataa(\Mux93~163_combout ),
	.datab(\Mux93~217_combout ),
	.datac(\Mux93~157_combout ),
	.datad(\Mux93~188_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~257_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~257 .lut_mask = "0010";
defparam \Mux93~257 .operation_mode = "normal";
defparam \Mux93~257 .output_mode = "comb_only";
defparam \Mux93~257 .register_cascade_mode = "off";
defparam \Mux93~257 .sum_lutc_input = "datac";
defparam \Mux93~257 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N3
stratix_lcell \Mux93~321 (
// Equation(s):
// \Mux93~321_combout  = (\Mux93~103_combout  & (!\Mux93~229_combout  & ((addr3[0]) # (!\Mux93~217_combout )))) # (!\Mux93~103_combout  & ((addr3[0]) # ((!\Mux93~217_combout ))))

	.clk(gnd),
	.dataa(\Mux93~103_combout ),
	.datab(addr3[0]),
	.datac(\Mux93~217_combout ),
	.datad(\Mux93~229_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~321_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~321 .lut_mask = "45cf";
defparam \Mux93~321 .operation_mode = "normal";
defparam \Mux93~321 .output_mode = "comb_only";
defparam \Mux93~321 .register_cascade_mode = "off";
defparam \Mux93~321 .sum_lutc_input = "datac";
defparam \Mux93~321 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N2
stratix_lcell \Mux93~227 (
// Equation(s):
// \Mux93~227_combout  = ((\Mux93~226_combout  & (\Mux93~217_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~226_combout ),
	.datac(\Mux93~217_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~227_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~227 .lut_mask = "c0c0";
defparam \Mux93~227 .operation_mode = "normal";
defparam \Mux93~227 .output_mode = "comb_only";
defparam \Mux93~227 .register_cascade_mode = "off";
defparam \Mux93~227 .sum_lutc_input = "datac";
defparam \Mux93~227 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N4
stratix_lcell \Mux93~258 (
// Equation(s):
// \Mux93~258_combout  = (\Mux93~321_combout ) # ((!\Mux93~257_combout  & ((!\Mux93~227_combout ) # (!\Mux93~239_combout ))))

	.clk(gnd),
	.dataa(\Mux93~257_combout ),
	.datab(\Mux93~239_combout ),
	.datac(\Mux93~321_combout ),
	.datad(\Mux93~227_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~258_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~258 .lut_mask = "f1f5";
defparam \Mux93~258 .operation_mode = "normal";
defparam \Mux93~258 .output_mode = "comb_only";
defparam \Mux93~258 .register_cascade_mode = "off";
defparam \Mux93~258 .sum_lutc_input = "datac";
defparam \Mux93~258 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N1
stratix_lcell \Mux93~243 (
// Equation(s):
// \Mux93~243_combout  = (addr3[2] & ((counter[3] & ((!addr3[1]))) # (!counter[3] & (counter[1] & addr3[1]))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(addr3[2]),
	.datac(counter[3]),
	.datad(addr3[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~243_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~243 .lut_mask = "08c0";
defparam \Mux93~243 .operation_mode = "normal";
defparam \Mux93~243 .output_mode = "comb_only";
defparam \Mux93~243 .register_cascade_mode = "off";
defparam \Mux93~243 .sum_lutc_input = "datac";
defparam \Mux93~243 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y25_N9
stratix_lcell \Mux93~244 (
// Equation(s):
// \Mux93~244_combout  = (counter[0] & (((counter[1])))) # (!counter[0] & (addr1[2] & (addr1[1] $ (counter[1]))))

	.clk(gnd),
	.dataa(addr1[2]),
	.datab(counter[0]),
	.datac(addr1[1]),
	.datad(counter[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~244_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~244 .lut_mask = "ce20";
defparam \Mux93~244 .operation_mode = "normal";
defparam \Mux93~244 .output_mode = "comb_only";
defparam \Mux93~244 .register_cascade_mode = "off";
defparam \Mux93~244 .sum_lutc_input = "datac";
defparam \Mux93~244 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N0
stratix_lcell \Mux93~245 (
// Equation(s):
// \Mux93~245_combout  = (counter[0] & (addr2[2] & (\Mux93~244_combout  $ (!addr2[1])))) # (!counter[0] & (((\Mux93~244_combout ))))

	.clk(gnd),
	.dataa(addr2[2]),
	.datab(\Mux93~244_combout ),
	.datac(addr2[1]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~245_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~245 .lut_mask = "82cc";
defparam \Mux93~245 .operation_mode = "normal";
defparam \Mux93~245 .output_mode = "comb_only";
defparam \Mux93~245 .register_cascade_mode = "off";
defparam \Mux93~245 .sum_lutc_input = "datac";
defparam \Mux93~245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N9
stratix_lcell \Mux93~246 (
// Equation(s):
// \Mux93~246_combout  = (\Mux93~245_combout  & ((counter[2] & (\Mux93~220_combout )) # (!counter[2] & ((\Mux93~224_combout )))))

	.clk(gnd),
	.dataa(\Mux93~220_combout ),
	.datab(\Mux93~245_combout ),
	.datac(counter[2]),
	.datad(\Mux93~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~246_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~246 .lut_mask = "8c80";
defparam \Mux93~246 .operation_mode = "normal";
defparam \Mux93~246 .output_mode = "comb_only";
defparam \Mux93~246 .register_cascade_mode = "off";
defparam \Mux93~246 .sum_lutc_input = "datac";
defparam \Mux93~246 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y28_N4
stratix_lcell \Mux93~247 (
// Equation(s):
// \Mux93~247_combout  = (counter[2] & (\Mux93~222_combout  & ((\Mux93~243_combout ) # (\Mux93~246_combout )))) # (!counter[2] & (((\Mux93~246_combout ))))

	.clk(gnd),
	.dataa(\Mux93~243_combout ),
	.datab(counter[2]),
	.datac(\Mux93~222_combout ),
	.datad(\Mux93~246_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~247_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~247 .lut_mask = "f380";
defparam \Mux93~247 .operation_mode = "normal";
defparam \Mux93~247 .output_mode = "comb_only";
defparam \Mux93~247 .register_cascade_mode = "off";
defparam \Mux93~247 .sum_lutc_input = "datac";
defparam \Mux93~247 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N8
stratix_lcell \Mux93~248 (
// Equation(s):
// \Mux93~248_combout  = (\Mux93~217_combout  & ((counter[3] & (!\Mux93~243_combout )) # (!counter[3] & ((!\Mux93~247_combout )))))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~243_combout ),
	.datac(\Mux93~217_combout ),
	.datad(\Mux93~247_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~248_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~248 .lut_mask = "2070";
defparam \Mux93~248 .operation_mode = "normal";
defparam \Mux93~248 .output_mode = "comb_only";
defparam \Mux93~248 .register_cascade_mode = "off";
defparam \Mux93~248 .sum_lutc_input = "datac";
defparam \Mux93~248 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N3
stratix_lcell \Mux93~263 (
// Equation(s):
// \Mux93~263_combout  = (((\Mux93~239_combout  & \Mux93~248_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux93~239_combout ),
	.datad(\Mux93~248_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~263_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~263 .lut_mask = "f000";
defparam \Mux93~263 .operation_mode = "normal";
defparam \Mux93~263 .output_mode = "comb_only";
defparam \Mux93~263 .register_cascade_mode = "off";
defparam \Mux93~263 .sum_lutc_input = "datac";
defparam \Mux93~263 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N8
stratix_lcell \Mux93~251 (
// Equation(s):
// \Mux93~251_combout  = (((!addr3[0] & \Mux93~217_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(addr3[0]),
	.datad(\Mux93~217_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~251_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~251 .lut_mask = "0f00";
defparam \Mux93~251 .operation_mode = "normal";
defparam \Mux93~251 .output_mode = "comb_only";
defparam \Mux93~251 .register_cascade_mode = "off";
defparam \Mux93~251 .sum_lutc_input = "datac";
defparam \Mux93~251 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N0
stratix_lcell \Mux93~241 (
// Equation(s):
// \Mux93~241_combout  = ((!\Mux93~217_combout  & ((\Mux93~228_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~217_combout ),
	.datac(vcc),
	.datad(\Mux93~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~241_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~241 .lut_mask = "3300";
defparam \Mux93~241 .operation_mode = "normal";
defparam \Mux93~241 .output_mode = "comb_only";
defparam \Mux93~241 .register_cascade_mode = "off";
defparam \Mux93~241 .sum_lutc_input = "datac";
defparam \Mux93~241 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N1
stratix_lcell \Mux93~262 (
// Equation(s):
// \Mux93~262_combout  = (\Mux93~251_combout ) # ((!counter[3] & (\Mux93~92_combout  & \Mux93~241_combout )))

	.clk(gnd),
	.dataa(counter[3]),
	.datab(\Mux93~92_combout ),
	.datac(\Mux93~251_combout ),
	.datad(\Mux93~241_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~262_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~262 .lut_mask = "f4f0";
defparam \Mux93~262 .operation_mode = "normal";
defparam \Mux93~262 .output_mode = "comb_only";
defparam \Mux93~262 .register_cascade_mode = "off";
defparam \Mux93~262 .sum_lutc_input = "datac";
defparam \Mux93~262 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N7
stratix_lcell \Mux93~264 (
// Equation(s):
// \Mux93~264_combout  = (\Mux93~262_combout  & ((\Mux93~257_combout ) # ((\Mux93~263_combout  & \Mux93~226_combout ))))

	.clk(gnd),
	.dataa(\Mux93~263_combout ),
	.datab(\Mux93~262_combout ),
	.datac(\Mux93~226_combout ),
	.datad(\Mux93~257_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~264_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~264 .lut_mask = "cc80";
defparam \Mux93~264 .operation_mode = "normal";
defparam \Mux93~264 .output_mode = "comb_only";
defparam \Mux93~264 .register_cascade_mode = "off";
defparam \Mux93~264 .sum_lutc_input = "datac";
defparam \Mux93~264 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N6
stratix_lcell \Mux93~231 (
// Equation(s):
// \Mux93~231_combout  = (!\Mux93~187_combout  & (\Mux93~157_combout  & (!\Mux93~163_combout  & !\Mux93~170_combout )))

	.clk(gnd),
	.dataa(\Mux93~187_combout ),
	.datab(\Mux93~157_combout ),
	.datac(\Mux93~163_combout ),
	.datad(\Mux93~170_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~231_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~231 .lut_mask = "0004";
defparam \Mux93~231 .operation_mode = "normal";
defparam \Mux93~231 .output_mode = "comb_only";
defparam \Mux93~231 .register_cascade_mode = "off";
defparam \Mux93~231 .sum_lutc_input = "datac";
defparam \Mux93~231 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N4
stratix_lcell \Mux93~259 (
// Equation(s):
// \Mux93~259_combout  = ((\Mux93~99_combout  & (\Mux93~231_combout  & \Mux93~229_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~99_combout ),
	.datac(\Mux93~231_combout ),
	.datad(\Mux93~229_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~259_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~259 .lut_mask = "c000";
defparam \Mux93~259 .operation_mode = "normal";
defparam \Mux93~259 .output_mode = "comb_only";
defparam \Mux93~259 .register_cascade_mode = "off";
defparam \Mux93~259 .sum_lutc_input = "datac";
defparam \Mux93~259 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N1
stratix_lcell \Mux93~260 (
// Equation(s):
// \Mux93~260_combout  = (\Mux93~248_combout ) # ((\Mux93~77_combout  & (!\Mux93~103_combout  & \Mux93~259_combout )))

	.clk(gnd),
	.dataa(\Mux93~77_combout ),
	.datab(\Mux93~248_combout ),
	.datac(\Mux93~103_combout ),
	.datad(\Mux93~259_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~260_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~260 .lut_mask = "cecc";
defparam \Mux93~260 .operation_mode = "normal";
defparam \Mux93~260 .output_mode = "comb_only";
defparam \Mux93~260 .register_cascade_mode = "off";
defparam \Mux93~260 .sum_lutc_input = "datac";
defparam \Mux93~260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N0
stratix_lcell \Mux93~322 (
// Equation(s):
// \Mux93~322_combout  = (\Mux93~217_combout  & (((\Mux93~73_combout  & \Mux93~229_combout )) # (!addr3[0]))) # (!\Mux93~217_combout  & (\Mux93~73_combout  & (\Mux93~229_combout )))

	.clk(gnd),
	.dataa(\Mux93~217_combout ),
	.datab(\Mux93~73_combout ),
	.datac(\Mux93~229_combout ),
	.datad(addr3[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~322_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~322 .lut_mask = "c0ea";
defparam \Mux93~322 .operation_mode = "normal";
defparam \Mux93~322 .output_mode = "comb_only";
defparam \Mux93~322 .register_cascade_mode = "off";
defparam \Mux93~322 .sum_lutc_input = "datac";
defparam \Mux93~322 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N9
stratix_lcell \Mux93~261 (
// Equation(s):
// \Mux93~261_combout  = (\Mux93~322_combout  & ((\Mux93~257_combout ) # ((\Mux93~248_combout  & \Mux93~226_combout ))))

	.clk(gnd),
	.dataa(\Mux93~322_combout ),
	.datab(\Mux93~248_combout ),
	.datac(\Mux93~226_combout ),
	.datad(\Mux93~257_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~261_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~261 .lut_mask = "aa80";
defparam \Mux93~261 .operation_mode = "normal";
defparam \Mux93~261 .output_mode = "comb_only";
defparam \Mux93~261 .register_cascade_mode = "off";
defparam \Mux93~261 .sum_lutc_input = "datac";
defparam \Mux93~261 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N8
stratix_lcell \Mux93~265 (
// Equation(s):
// \Mux93~265_combout  = (\Mux93~258_combout  & (!\Mux93~264_combout  & (!\Mux93~260_combout  & !\Mux93~261_combout )))

	.clk(gnd),
	.dataa(\Mux93~258_combout ),
	.datab(\Mux93~264_combout ),
	.datac(\Mux93~260_combout ),
	.datad(\Mux93~261_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~265_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~265 .lut_mask = "0002";
defparam \Mux93~265 .operation_mode = "normal";
defparam \Mux93~265 .output_mode = "comb_only";
defparam \Mux93~265 .register_cascade_mode = "off";
defparam \Mux93~265 .sum_lutc_input = "datac";
defparam \Mux93~265 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N0
stratix_lcell \Mux93~250 (
// Equation(s):
// \Mux93~250_combout  = (\Mux93~217_combout  & (\Mux93~239_combout  & ((\Mux93~248_combout )))) # (!\Mux93~217_combout  & ((\Mux93~231_combout ) # ((\Mux93~239_combout  & \Mux93~248_combout ))))

	.clk(gnd),
	.dataa(\Mux93~217_combout ),
	.datab(\Mux93~239_combout ),
	.datac(\Mux93~231_combout ),
	.datad(\Mux93~248_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~250_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~250 .lut_mask = "dc50";
defparam \Mux93~250 .operation_mode = "normal";
defparam \Mux93~250 .output_mode = "comb_only";
defparam \Mux93~250 .register_cascade_mode = "off";
defparam \Mux93~250 .sum_lutc_input = "datac";
defparam \Mux93~250 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N9
stratix_lcell \Mux93~249 (
// Equation(s):
// \Mux93~249_combout  = ((\Mux93~248_combout ) # ((\Mux93~231_combout  & !\Mux93~217_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~231_combout ),
	.datac(\Mux93~217_combout ),
	.datad(\Mux93~248_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~249_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~249 .lut_mask = "ff0c";
defparam \Mux93~249 .operation_mode = "normal";
defparam \Mux93~249 .output_mode = "comb_only";
defparam \Mux93~249 .register_cascade_mode = "off";
defparam \Mux93~249 .sum_lutc_input = "datac";
defparam \Mux93~249 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N5
stratix_lcell \Mux93~255 (
// Equation(s):
// \Mux93~255_combout  = (\Mux93~227_combout ) # ((!\Mux93~103_combout  & (\Mux93~230_combout  & \Mux93~96_combout )))

	.clk(gnd),
	.dataa(\Mux93~103_combout ),
	.datab(\Mux93~230_combout ),
	.datac(\Mux93~96_combout ),
	.datad(\Mux93~227_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~255_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~255 .lut_mask = "ff40";
defparam \Mux93~255 .operation_mode = "normal";
defparam \Mux93~255 .output_mode = "comb_only";
defparam \Mux93~255 .register_cascade_mode = "off";
defparam \Mux93~255 .sum_lutc_input = "datac";
defparam \Mux93~255 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N2
stratix_lcell \Mux93~242 (
// Equation(s):
// \Mux93~242_combout  = (\Mux93~106_combout  & (\Mux93~241_combout  & (!counter[3] & \Mux93~99_combout )))

	.clk(gnd),
	.dataa(\Mux93~106_combout ),
	.datab(\Mux93~241_combout ),
	.datac(counter[3]),
	.datad(\Mux93~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~242_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~242 .lut_mask = "0800";
defparam \Mux93~242 .operation_mode = "normal";
defparam \Mux93~242 .output_mode = "comb_only";
defparam \Mux93~242 .register_cascade_mode = "off";
defparam \Mux93~242 .sum_lutc_input = "datac";
defparam \Mux93~242 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y27_N8
stratix_lcell \Mux93~252 (
// Equation(s):
// \Mux93~252_combout  = (\Mux93~250_combout  & ((\Mux93~251_combout ) # ((\Mux93~229_combout  & \Mux93~89_combout ))))

	.clk(gnd),
	.dataa(\Mux93~250_combout ),
	.datab(\Mux93~229_combout ),
	.datac(\Mux93~89_combout ),
	.datad(\Mux93~251_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~252_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~252 .lut_mask = "aa80";
defparam \Mux93~252 .operation_mode = "normal";
defparam \Mux93~252 .output_mode = "comb_only";
defparam \Mux93~252 .register_cascade_mode = "off";
defparam \Mux93~252 .sum_lutc_input = "datac";
defparam \Mux93~252 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N1
stratix_lcell \Mux93~253 (
// Equation(s):
// \Mux93~253_combout  = (!\Mux93~252_combout  & (((!\Mux93~242_combout  & !\Mux93~240_combout )) # (!\Mux93~249_combout )))

	.clk(gnd),
	.dataa(\Mux93~242_combout ),
	.datab(\Mux93~240_combout ),
	.datac(\Mux93~249_combout ),
	.datad(\Mux93~252_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~253_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~253 .lut_mask = "001f";
defparam \Mux93~253 .operation_mode = "normal";
defparam \Mux93~253 .output_mode = "comb_only";
defparam \Mux93~253 .register_cascade_mode = "off";
defparam \Mux93~253 .sum_lutc_input = "datac";
defparam \Mux93~253 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N7
stratix_lcell \Mux93~254 (
// Equation(s):
// \Mux93~254_combout  = (!\Mux93~99_combout  & (\Mux93~228_combout  & (!\Mux93~217_combout  & \Mux93~88_combout )))

	.clk(gnd),
	.dataa(\Mux93~99_combout ),
	.datab(\Mux93~228_combout ),
	.datac(\Mux93~217_combout ),
	.datad(\Mux93~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~254_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~254 .lut_mask = "0400";
defparam \Mux93~254 .operation_mode = "normal";
defparam \Mux93~254 .output_mode = "comb_only";
defparam \Mux93~254 .register_cascade_mode = "off";
defparam \Mux93~254 .sum_lutc_input = "datac";
defparam \Mux93~254 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y28_N7
stratix_lcell \Mux93~320 (
// Equation(s):
// \Mux93~320_combout  = (\Mux93~217_combout  & (((\Mux93~254_combout  & !\Mux93~78_combout )) # (!addr3[0]))) # (!\Mux93~217_combout  & (((\Mux93~254_combout  & !\Mux93~78_combout ))))

	.clk(gnd),
	.dataa(\Mux93~217_combout ),
	.datab(addr3[0]),
	.datac(\Mux93~254_combout ),
	.datad(\Mux93~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~320_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~320 .lut_mask = "22f2";
defparam \Mux93~320 .operation_mode = "normal";
defparam \Mux93~320 .output_mode = "comb_only";
defparam \Mux93~320 .register_cascade_mode = "off";
defparam \Mux93~320 .sum_lutc_input = "datac";
defparam \Mux93~320 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N8
stratix_lcell \Mux93~256 (
// Equation(s):
// \Mux93~256_combout  = (\Mux93~253_combout  & (((!\Mux93~255_combout  & !\Mux93~320_combout )) # (!\Mux93~249_combout )))

	.clk(gnd),
	.dataa(\Mux93~249_combout ),
	.datab(\Mux93~255_combout ),
	.datac(\Mux93~253_combout ),
	.datad(\Mux93~320_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~256_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~256 .lut_mask = "5070";
defparam \Mux93~256 .operation_mode = "normal";
defparam \Mux93~256 .output_mode = "comb_only";
defparam \Mux93~256 .register_cascade_mode = "off";
defparam \Mux93~256 .sum_lutc_input = "datac";
defparam \Mux93~256 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N5
stratix_lcell \Mux93~266 (
// Equation(s):
// \Mux93~266_combout  = (!\Mux93~89_combout  & (\Mux93~53_combout  & (!\Mux93~73_combout  & !\Mux93~103_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~53_combout ),
	.datac(\Mux93~73_combout ),
	.datad(\Mux93~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~266_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~266 .lut_mask = "0004";
defparam \Mux93~266 .operation_mode = "normal";
defparam \Mux93~266 .output_mode = "comb_only";
defparam \Mux93~266 .register_cascade_mode = "off";
defparam \Mux93~266 .sum_lutc_input = "datac";
defparam \Mux93~266 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N6
stratix_lcell \Mux93~267 (
// Equation(s):
// \Mux93~267_combout  = (\Mux93~227_combout ) # ((\Mux93~99_combout  & (\Mux93~229_combout  & \Mux93~266_combout )))

	.clk(gnd),
	.dataa(\Mux93~99_combout ),
	.datab(\Mux93~227_combout ),
	.datac(\Mux93~229_combout ),
	.datad(\Mux93~266_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~267_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~267 .lut_mask = "eccc";
defparam \Mux93~267 .operation_mode = "normal";
defparam \Mux93~267 .output_mode = "comb_only";
defparam \Mux93~267 .register_cascade_mode = "off";
defparam \Mux93~267 .sum_lutc_input = "datac";
defparam \Mux93~267 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N2
stratix_lcell \Mux93~268 (
// Equation(s):
// \Mux93~268_combout  = (\Mux93~265_combout  & (\Mux93~256_combout  & ((!\Mux93~267_combout ) # (!\Mux93~250_combout ))))

	.clk(gnd),
	.dataa(\Mux93~265_combout ),
	.datab(\Mux93~250_combout ),
	.datac(\Mux93~256_combout ),
	.datad(\Mux93~267_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~268_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~268 .lut_mask = "20a0";
defparam \Mux93~268 .operation_mode = "normal";
defparam \Mux93~268 .output_mode = "comb_only";
defparam \Mux93~268 .register_cascade_mode = "off";
defparam \Mux93~268 .sum_lutc_input = "datac";
defparam \Mux93~268 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N3
stratix_lcell \Mux93~289 (
// Equation(s):
// \Mux93~289_combout  = (\Mux93~319_combout  & (\Mux93~268_combout  & ((\Mux93~240_combout ) # (\Mux93~257_combout ))))

	.clk(gnd),
	.dataa(\Mux93~319_combout ),
	.datab(\Mux93~240_combout ),
	.datac(\Mux93~268_combout ),
	.datad(\Mux93~257_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~289_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~289 .lut_mask = "a080";
defparam \Mux93~289 .operation_mode = "normal";
defparam \Mux93~289 .output_mode = "comb_only";
defparam \Mux93~289 .register_cascade_mode = "off";
defparam \Mux93~289 .sum_lutc_input = "datac";
defparam \Mux93~289 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y28_N5
stratix_lcell \Mux93~272 (
// Equation(s):
// \Mux93~272_combout  = (\Mux93~227_combout ) # ((!\Mux93~72_combout  & (\Mux93~259_combout  & \Mux93~78_combout )))

	.clk(gnd),
	.dataa(\Mux93~72_combout ),
	.datab(\Mux93~259_combout ),
	.datac(\Mux93~78_combout ),
	.datad(\Mux93~227_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~272_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~272 .lut_mask = "ff40";
defparam \Mux93~272 .operation_mode = "normal";
defparam \Mux93~272 .output_mode = "comb_only";
defparam \Mux93~272 .register_cascade_mode = "off";
defparam \Mux93~272 .sum_lutc_input = "datac";
defparam \Mux93~272 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N4
stratix_lcell \Mux93~271 (
// Equation(s):
// \Mux93~271_combout  = (!\Mux93~99_combout  & (\Mux93~228_combout  & (\Mux93~231_combout  & \Mux93~88_combout )))

	.clk(gnd),
	.dataa(\Mux93~99_combout ),
	.datab(\Mux93~228_combout ),
	.datac(\Mux93~231_combout ),
	.datad(\Mux93~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~271_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~271 .lut_mask = "4000";
defparam \Mux93~271 .operation_mode = "normal";
defparam \Mux93~271 .output_mode = "comb_only";
defparam \Mux93~271 .register_cascade_mode = "off";
defparam \Mux93~271 .sum_lutc_input = "datac";
defparam \Mux93~271 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N8
stratix_lcell \Mux93~273 (
// Equation(s):
// \Mux93~273_combout  = ((!\Mux93~272_combout  & ((\Mux93~72_combout ) # (!\Mux93~271_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~72_combout ),
	.datac(\Mux93~272_combout ),
	.datad(\Mux93~271_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~273_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~273 .lut_mask = "0c0f";
defparam \Mux93~273 .operation_mode = "normal";
defparam \Mux93~273 .output_mode = "comb_only";
defparam \Mux93~273 .register_cascade_mode = "off";
defparam \Mux93~273 .sum_lutc_input = "datac";
defparam \Mux93~273 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N3
stratix_lcell \Mux93~209 (
// Equation(s):
// \Mux93~209_combout  = (\Mux93~148_combout ) # ((\Mux93~188_combout ) # ((\Mux93~151_combout ) # (\Mux93~156_combout )))

	.clk(gnd),
	.dataa(\Mux93~148_combout ),
	.datab(\Mux93~188_combout ),
	.datac(\Mux93~151_combout ),
	.datad(\Mux93~156_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~209_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~209 .lut_mask = "fffe";
defparam \Mux93~209 .operation_mode = "normal";
defparam \Mux93~209 .output_mode = "comb_only";
defparam \Mux93~209 .register_cascade_mode = "off";
defparam \Mux93~209 .sum_lutc_input = "datac";
defparam \Mux93~209 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N5
stratix_lcell \Mux93~174 (
// Equation(s):
// \Mux93~174_combout  = (!\Mux93~38_combout  & (((\Mux93~65_combout ))))

	.clk(gnd),
	.dataa(\Mux93~38_combout ),
	.datab(vcc),
	.datac(\Mux93~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~174_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~174 .lut_mask = "5050";
defparam \Mux93~174 .operation_mode = "normal";
defparam \Mux93~174 .output_mode = "comb_only";
defparam \Mux93~174 .register_cascade_mode = "off";
defparam \Mux93~174 .sum_lutc_input = "datac";
defparam \Mux93~174 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N3
stratix_lcell \Mux93~177 (
// Equation(s):
// \Mux93~177_combout  = (\Mux93~138_combout  & (\Mux93~174_combout  & ((!\Mux93~176_combout ) # (!\Mux93~165_combout ))))

	.clk(gnd),
	.dataa(\Mux93~138_combout ),
	.datab(\Mux93~165_combout ),
	.datac(\Mux93~176_combout ),
	.datad(\Mux93~174_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~177_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~177 .lut_mask = "2a00";
defparam \Mux93~177 .operation_mode = "normal";
defparam \Mux93~177 .output_mode = "comb_only";
defparam \Mux93~177 .register_cascade_mode = "off";
defparam \Mux93~177 .sum_lutc_input = "datac";
defparam \Mux93~177 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N0
stratix_lcell \Mux93~318 (
// Equation(s):
// \Mux93~318_combout  = (!\Mux93~48_combout  & ((counter[0] & ((\Mux93~76_combout ))) # (!counter[0] & (addr2[2]))))

	.clk(gnd),
	.dataa(addr2[2]),
	.datab(counter[0]),
	.datac(\Mux93~48_combout ),
	.datad(\Mux93~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~318_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~318 .lut_mask = "0e02";
defparam \Mux93~318 .operation_mode = "normal";
defparam \Mux93~318 .output_mode = "comb_only";
defparam \Mux93~318 .register_cascade_mode = "off";
defparam \Mux93~318 .sum_lutc_input = "datac";
defparam \Mux93~318 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N3
stratix_lcell \Mux93~210 (
// Equation(s):
// \Mux93~210_combout  = (!addr3[0] & (\Mux93~318_combout  & (!\Mux93~128_combout  & !counter[3])))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~318_combout ),
	.datac(\Mux93~128_combout ),
	.datad(counter[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~210_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~210 .lut_mask = "0004";
defparam \Mux93~210 .operation_mode = "normal";
defparam \Mux93~210 .output_mode = "comb_only";
defparam \Mux93~210 .register_cascade_mode = "off";
defparam \Mux93~210 .sum_lutc_input = "datac";
defparam \Mux93~210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N9
stratix_lcell \Mux93~211 (
// Equation(s):
// \Mux93~211_combout  = ((!\Mux93~210_combout  & ((\Mux93~99_combout ) # (!\Mux93~88_combout )))) # (!\Mux93~145_combout )

	.clk(gnd),
	.dataa(\Mux93~145_combout ),
	.datab(\Mux93~210_combout ),
	.datac(\Mux93~99_combout ),
	.datad(\Mux93~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~211_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~211 .lut_mask = "7577";
defparam \Mux93~211 .operation_mode = "normal";
defparam \Mux93~211 .output_mode = "comb_only";
defparam \Mux93~211 .register_cascade_mode = "off";
defparam \Mux93~211 .sum_lutc_input = "datac";
defparam \Mux93~211 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N6
stratix_lcell \Mux93~182 (
// Equation(s):
// \Mux93~182_combout  = (((!addr3[0] & \Mux93~92_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(addr3[0]),
	.datad(\Mux93~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~182_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~182 .lut_mask = "0f00";
defparam \Mux93~182 .operation_mode = "normal";
defparam \Mux93~182 .output_mode = "comb_only";
defparam \Mux93~182 .register_cascade_mode = "off";
defparam \Mux93~182 .sum_lutc_input = "datac";
defparam \Mux93~182 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N1
stratix_lcell \Mux93~183 (
// Equation(s):
// \Mux93~183_combout  = (\Mux93~123_combout ) # ((\Mux93~182_combout ) # ((\Mux93~128_combout ) # (!\Mux93~318_combout )))

	.clk(gnd),
	.dataa(\Mux93~123_combout ),
	.datab(\Mux93~182_combout ),
	.datac(\Mux93~128_combout ),
	.datad(\Mux93~318_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~183_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~183 .lut_mask = "feff";
defparam \Mux93~183 .operation_mode = "normal";
defparam \Mux93~183 .output_mode = "comb_only";
defparam \Mux93~183 .register_cascade_mode = "off";
defparam \Mux93~183 .sum_lutc_input = "datac";
defparam \Mux93~183 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N4
stratix_lcell \Mux93~181 (
// Equation(s):
// \Mux93~181_combout  = (!addr3[0] & ((counter[1] & (counter[2] & counter[0])) # (!counter[1] & (counter[2] $ (counter[0])))))

	.clk(gnd),
	.dataa(counter[1]),
	.datab(addr3[0]),
	.datac(counter[2]),
	.datad(counter[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~181_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~181 .lut_mask = "2110";
defparam \Mux93~181 .operation_mode = "normal";
defparam \Mux93~181 .output_mode = "comb_only";
defparam \Mux93~181 .register_cascade_mode = "off";
defparam \Mux93~181 .sum_lutc_input = "datac";
defparam \Mux93~181 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y23_N7
stratix_lcell \Mux93~184 (
// Equation(s):
// \Mux93~184_combout  = ((!\Mux93~92_combout  & (\Mux93~128_combout  & \Mux93~181_combout ))) # (!\Mux93~183_combout )

	.clk(gnd),
	.dataa(\Mux93~183_combout ),
	.datab(\Mux93~92_combout ),
	.datac(\Mux93~128_combout ),
	.datad(\Mux93~181_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~184_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~184 .lut_mask = "7555";
defparam \Mux93~184 .operation_mode = "normal";
defparam \Mux93~184 .output_mode = "comb_only";
defparam \Mux93~184 .register_cascade_mode = "off";
defparam \Mux93~184 .sum_lutc_input = "datac";
defparam \Mux93~184 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N9
stratix_lcell \Mux93~178 (
// Equation(s):
// \Mux93~178_combout  = ((\Mux93~110_combout  & (\Mux93~126_combout  & \Mux93~114_combout ))) # (!\Mux93~121_combout )

	.clk(gnd),
	.dataa(\Mux93~121_combout ),
	.datab(\Mux93~110_combout ),
	.datac(\Mux93~126_combout ),
	.datad(\Mux93~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~178_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~178 .lut_mask = "d555";
defparam \Mux93~178 .operation_mode = "normal";
defparam \Mux93~178 .output_mode = "comb_only";
defparam \Mux93~178 .register_cascade_mode = "off";
defparam \Mux93~178 .sum_lutc_input = "datac";
defparam \Mux93~178 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N3
stratix_lcell \Mux93~179 (
// Equation(s):
// \Mux93~179_combout  = (!\Mux93~178_combout  & (((!\Mux93~144_combout )) # (!\Mux93~122_combout )))

	.clk(gnd),
	.dataa(\Mux93~122_combout ),
	.datab(\Mux93~178_combout ),
	.datac(vcc),
	.datad(\Mux93~144_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~179_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~179 .lut_mask = "1133";
defparam \Mux93~179 .operation_mode = "normal";
defparam \Mux93~179 .output_mode = "comb_only";
defparam \Mux93~179 .register_cascade_mode = "off";
defparam \Mux93~179 .sum_lutc_input = "datac";
defparam \Mux93~179 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y24_N7
stratix_lcell \Mux93~180 (
// Equation(s):
// \Mux93~180_combout  = (\Mux93~140_combout  & (!counter[3] & (\Mux93~110_combout  & \Mux93~114_combout )))

	.clk(gnd),
	.dataa(\Mux93~140_combout ),
	.datab(counter[3]),
	.datac(\Mux93~110_combout ),
	.datad(\Mux93~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~180_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~180 .lut_mask = "2000";
defparam \Mux93~180 .operation_mode = "normal";
defparam \Mux93~180 .output_mode = "comb_only";
defparam \Mux93~180 .register_cascade_mode = "off";
defparam \Mux93~180 .sum_lutc_input = "datac";
defparam \Mux93~180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N0
stratix_lcell \Mux93~185 (
// Equation(s):
// \Mux93~185_combout  = (!\Mux93~184_combout  & (\Mux93~179_combout  & (\Mux93~180_combout  & !\Mux93~125_combout )))

	.clk(gnd),
	.dataa(\Mux93~184_combout ),
	.datab(\Mux93~179_combout ),
	.datac(\Mux93~180_combout ),
	.datad(\Mux93~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~185_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~185 .lut_mask = "0040";
defparam \Mux93~185 .operation_mode = "normal";
defparam \Mux93~185 .output_mode = "comb_only";
defparam \Mux93~185 .register_cascade_mode = "off";
defparam \Mux93~185 .sum_lutc_input = "datac";
defparam \Mux93~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N7
stratix_lcell \Mux93~212 (
// Equation(s):
// \Mux93~212_combout  = ((\Mux93~211_combout  & ((!\Mux93~185_combout ) # (!\Mux93~128_combout )))) # (!\Mux93~177_combout )

	.clk(gnd),
	.dataa(\Mux93~177_combout ),
	.datab(\Mux93~211_combout ),
	.datac(\Mux93~128_combout ),
	.datad(\Mux93~185_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~212_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~212 .lut_mask = "5ddd";
defparam \Mux93~212 .operation_mode = "normal";
defparam \Mux93~212 .output_mode = "comb_only";
defparam \Mux93~212 .register_cascade_mode = "off";
defparam \Mux93~212 .sum_lutc_input = "datac";
defparam \Mux93~212 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y25_N7
stratix_lcell \Mux93~213 (
// Equation(s):
// \Mux93~213_combout  = (\Mux93~163_combout  & (addr3[0])) # (!\Mux93~163_combout  & (((\Mux93~209_combout ) # (\Mux93~212_combout ))))

	.clk(gnd),
	.dataa(\Mux93~163_combout ),
	.datab(addr3[0]),
	.datac(\Mux93~209_combout ),
	.datad(\Mux93~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~213_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~213 .lut_mask = "ddd8";
defparam \Mux93~213 .operation_mode = "normal";
defparam \Mux93~213 .output_mode = "comb_only";
defparam \Mux93~213 .register_cascade_mode = "off";
defparam \Mux93~213 .sum_lutc_input = "datac";
defparam \Mux93~213 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N9
stratix_lcell \Mux93~232 (
// Equation(s):
// \Mux93~232_combout  = (\Mux93~213_combout  & (!\Mux93~217_combout  & ((!\Mux93~319_combout ) # (!\Mux93~231_combout ))))

	.clk(gnd),
	.dataa(\Mux93~213_combout ),
	.datab(\Mux93~231_combout ),
	.datac(\Mux93~319_combout ),
	.datad(\Mux93~217_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~232_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~232 .lut_mask = "002a";
defparam \Mux93~232 .operation_mode = "normal";
defparam \Mux93~232 .output_mode = "comb_only";
defparam \Mux93~232 .register_cascade_mode = "off";
defparam \Mux93~232 .sum_lutc_input = "datac";
defparam \Mux93~232 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N5
stratix_lcell \Mux93~269 (
// Equation(s):
// \Mux93~269_combout  = ((!\Mux93~75_combout  & (\Mux93~259_combout  & \Mux93~78_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~75_combout ),
	.datac(\Mux93~259_combout ),
	.datad(\Mux93~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~269_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~269 .lut_mask = "3000";
defparam \Mux93~269 .operation_mode = "normal";
defparam \Mux93~269 .output_mode = "comb_only";
defparam \Mux93~269 .register_cascade_mode = "off";
defparam \Mux93~269 .sum_lutc_input = "datac";
defparam \Mux93~269 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N3
stratix_lcell \Mux93~323 (
// Equation(s):
// \Mux93~323_combout  = (\Mux93~75_combout  & (((!addr3[0] & \Mux93~217_combout )))) # (!\Mux93~75_combout  & ((\Mux93~254_combout ) # ((!addr3[0] & \Mux93~217_combout ))))

	.clk(gnd),
	.dataa(\Mux93~75_combout ),
	.datab(\Mux93~254_combout ),
	.datac(addr3[0]),
	.datad(\Mux93~217_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~323_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~323 .lut_mask = "4f44";
defparam \Mux93~323 .operation_mode = "normal";
defparam \Mux93~323 .output_mode = "comb_only";
defparam \Mux93~323 .register_cascade_mode = "off";
defparam \Mux93~323 .sum_lutc_input = "datac";
defparam \Mux93~323 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N2
stratix_lcell \Mux93~270 (
// Equation(s):
// \Mux93~270_combout  = (!\Mux93~240_combout  & (!\Mux93~269_combout  & ((!\Mux93~323_combout ) # (!\Mux93~257_combout ))))

	.clk(gnd),
	.dataa(\Mux93~257_combout ),
	.datab(\Mux93~240_combout ),
	.datac(\Mux93~269_combout ),
	.datad(\Mux93~323_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~270_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~270 .lut_mask = "0103";
defparam \Mux93~270 .operation_mode = "normal";
defparam \Mux93~270 .output_mode = "comb_only";
defparam \Mux93~270 .register_cascade_mode = "off";
defparam \Mux93~270 .sum_lutc_input = "datac";
defparam \Mux93~270 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N4
stratix_lcell \Mux93~274 (
// Equation(s):
// \Mux93~274_combout  = (\Mux93~273_combout  & (\Mux93~232_combout  & (\Mux93~268_combout  & \Mux93~270_combout )))

	.clk(gnd),
	.dataa(\Mux93~273_combout ),
	.datab(\Mux93~232_combout ),
	.datac(\Mux93~268_combout ),
	.datad(\Mux93~270_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~274_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~274 .lut_mask = "8000";
defparam \Mux93~274 .operation_mode = "normal";
defparam \Mux93~274 .output_mode = "comb_only";
defparam \Mux93~274 .register_cascade_mode = "off";
defparam \Mux93~274 .sum_lutc_input = "datac";
defparam \Mux93~274 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y24_N5
stratix_lcell \Mux93~171 (
// Equation(s):
// \Mux93~171_combout  = (\Mux93~77_combout  & (\Mux93~93_combout  & (addr3[0] & \Mux93~107_combout )))

	.clk(gnd),
	.dataa(\Mux93~77_combout ),
	.datab(\Mux93~93_combout ),
	.datac(addr3[0]),
	.datad(\Mux93~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~171_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~171 .lut_mask = "8000";
defparam \Mux93~171 .operation_mode = "normal";
defparam \Mux93~171 .output_mode = "comb_only";
defparam \Mux93~171 .register_cascade_mode = "off";
defparam \Mux93~171 .sum_lutc_input = "datac";
defparam \Mux93~171 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N1
stratix_lcell \Mux93~172 (
// Equation(s):
// \Mux93~172_combout  = (\Mux93~153_combout ) # ((\Mux93~138_combout  & (\Mux93~146_combout  & \Mux93~171_combout )))

	.clk(gnd),
	.dataa(\Mux93~153_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\Mux93~146_combout ),
	.datad(\Mux93~171_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~172_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~172 .lut_mask = "eaaa";
defparam \Mux93~172 .operation_mode = "normal";
defparam \Mux93~172 .output_mode = "comb_only";
defparam \Mux93~172 .register_cascade_mode = "off";
defparam \Mux93~172 .sum_lutc_input = "datac";
defparam \Mux93~172 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N8
stratix_lcell \Mux93~173 (
// Equation(s):
// \Mux93~173_combout  = (\Mux93~170_combout ) # ((\Mux93~38_combout ) # ((\Mux93~163_combout ) # (\Mux93~172_combout )))

	.clk(gnd),
	.dataa(\Mux93~170_combout ),
	.datab(\Mux93~38_combout ),
	.datac(\Mux93~163_combout ),
	.datad(\Mux93~172_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~173_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~173 .lut_mask = "fffe";
defparam \Mux93~173 .operation_mode = "normal";
defparam \Mux93~173 .output_mode = "comb_only";
defparam \Mux93~173 .register_cascade_mode = "off";
defparam \Mux93~173 .sum_lutc_input = "datac";
defparam \Mux93~173 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y26_N3
stratix_lcell \Mux93~167 (
// Equation(s):
// \Mux93~167_combout  = (!\Mux93~89_combout  & (!\Mux93~92_combout  & (!counter[3] & \Mux93~166_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~92_combout ),
	.datac(counter[3]),
	.datad(\Mux93~166_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~167_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~167 .lut_mask = "0100";
defparam \Mux93~167 .operation_mode = "normal";
defparam \Mux93~167 .output_mode = "comb_only";
defparam \Mux93~167 .register_cascade_mode = "off";
defparam \Mux93~167 .sum_lutc_input = "datac";
defparam \Mux93~167 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N6
stratix_lcell \Mux93~168 (
// Equation(s):
// \Mux93~168_combout  = (\Mux93~138_combout  & ((\Mux93~164_combout ) # ((\Mux93~165_combout  & \Mux93~167_combout ))))

	.clk(gnd),
	.dataa(\Mux93~138_combout ),
	.datab(\Mux93~165_combout ),
	.datac(\Mux93~167_combout ),
	.datad(\Mux93~164_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~168_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~168 .lut_mask = "aa80";
defparam \Mux93~168 .operation_mode = "normal";
defparam \Mux93~168 .output_mode = "comb_only";
defparam \Mux93~168 .register_cascade_mode = "off";
defparam \Mux93~168 .sum_lutc_input = "datac";
defparam \Mux93~168 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N8
stratix_lcell \Mux93~186 (
// Equation(s):
// \Mux93~186_combout  = (((\Mux93~177_combout  & \Mux93~185_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux93~177_combout ),
	.datad(\Mux93~185_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~186_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~186 .lut_mask = "f000";
defparam \Mux93~186 .operation_mode = "normal";
defparam \Mux93~186 .output_mode = "comb_only";
defparam \Mux93~186 .register_cascade_mode = "off";
defparam \Mux93~186 .sum_lutc_input = "datac";
defparam \Mux93~186 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N5
stratix_lcell \Mux93~189 (
// Equation(s):
// \Mux93~189_combout  = (\Mux93~173_combout ) # ((\Mux93~168_combout ) # ((!\Mux93~188_combout  & \Mux93~186_combout )))

	.clk(gnd),
	.dataa(\Mux93~173_combout ),
	.datab(\Mux93~168_combout ),
	.datac(\Mux93~188_combout ),
	.datad(\Mux93~186_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~189_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~189 .lut_mask = "efee";
defparam \Mux93~189 .operation_mode = "normal";
defparam \Mux93~189 .output_mode = "comb_only";
defparam \Mux93~189 .register_cascade_mode = "off";
defparam \Mux93~189 .sum_lutc_input = "datac";
defparam \Mux93~189 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N2
stratix_lcell \Mux93~190 (
// Equation(s):
// \Mux93~190_combout  = (\Mux93~163_combout  & (((\Mux93~157_combout  & !\Mux93~189_combout )))) # (!\Mux93~163_combout  & ((\Mux93~148_combout ) # ((\Mux93~157_combout  & !\Mux93~189_combout ))))

	.clk(gnd),
	.dataa(\Mux93~163_combout ),
	.datab(\Mux93~148_combout ),
	.datac(\Mux93~157_combout ),
	.datad(\Mux93~189_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~190_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~190 .lut_mask = "44f4";
defparam \Mux93~190 .operation_mode = "normal";
defparam \Mux93~190 .output_mode = "comb_only";
defparam \Mux93~190 .register_cascade_mode = "off";
defparam \Mux93~190 .sum_lutc_input = "datac";
defparam \Mux93~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y21_N4
stratix_lcell \Mux93~191 (
// Equation(s):
// \Mux93~191_combout  = (\Mux93~177_combout  & (\Mux93~157_combout  & (!\Mux93~188_combout  & \Mux93~185_combout )))

	.clk(gnd),
	.dataa(\Mux93~177_combout ),
	.datab(\Mux93~157_combout ),
	.datac(\Mux93~188_combout ),
	.datad(\Mux93~185_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~191_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~191 .lut_mask = "0800";
defparam \Mux93~191 .operation_mode = "normal";
defparam \Mux93~191 .output_mode = "comb_only";
defparam \Mux93~191 .register_cascade_mode = "off";
defparam \Mux93~191 .sum_lutc_input = "datac";
defparam \Mux93~191 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N0
stratix_lcell \Mux93~192 (
// Equation(s):
// \Mux93~192_combout  = (\Mux93~163_combout ) # ((\Mux93~191_combout ) # ((\Mux93~157_combout  & !\Mux93~189_combout )))

	.clk(gnd),
	.dataa(\Mux93~163_combout ),
	.datab(\Mux93~191_combout ),
	.datac(\Mux93~157_combout ),
	.datad(\Mux93~189_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~192_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~192 .lut_mask = "eefe";
defparam \Mux93~192 .operation_mode = "normal";
defparam \Mux93~192 .output_mode = "comb_only";
defparam \Mux93~192 .register_cascade_mode = "off";
defparam \Mux93~192 .sum_lutc_input = "datac";
defparam \Mux93~192 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [0]),
	.regout(),
	.ddioregout(),
	.padio(datain[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[0]~I .ddio_mode = "none";
defparam \datain[0]~I .input_async_reset = "none";
defparam \datain[0]~I .input_power_up = "low";
defparam \datain[0]~I .input_register_mode = "none";
defparam \datain[0]~I .input_sync_reset = "none";
defparam \datain[0]~I .oe_async_reset = "none";
defparam \datain[0]~I .oe_power_up = "low";
defparam \datain[0]~I .oe_register_mode = "none";
defparam \datain[0]~I .oe_sync_reset = "none";
defparam \datain[0]~I .operation_mode = "input";
defparam \datain[0]~I .output_async_reset = "none";
defparam \datain[0]~I .output_power_up = "low";
defparam \datain[0]~I .output_register_mode = "none";
defparam \datain[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y22_N4
stratix_lcell \Decoder0~41 (
// Equation(s):
// \Decoder0~41_combout  = ((!countersv[5] & (!countersv[4] & \state.S2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(countersv[5]),
	.datac(countersv[4]),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~41 .lut_mask = "0300";
defparam \Decoder0~41 .operation_mode = "normal";
defparam \Decoder0~41 .output_mode = "comb_only";
defparam \Decoder0~41 .register_cascade_mode = "off";
defparam \Decoder0~41 .sum_lutc_input = "datac";
defparam \Decoder0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N8
stratix_lcell \Decoder0~44 (
// Equation(s):
// \Decoder0~44_combout  = (((countersv[0] & !countersv[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(countersv[0]),
	.datad(countersv[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~44 .lut_mask = "00f0";
defparam \Decoder0~44 .operation_mode = "normal";
defparam \Decoder0~44 .output_mode = "comb_only";
defparam \Decoder0~44 .register_cascade_mode = "off";
defparam \Decoder0~44 .sum_lutc_input = "datac";
defparam \Decoder0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N2
stratix_lcell \Decoder0~75 (
// Equation(s):
// \Decoder0~75_combout  = (\Decoder0~41_combout  & (!countersv[3] & (countersv[2] & \Decoder0~44_combout )))

	.clk(gnd),
	.dataa(\Decoder0~41_combout ),
	.datab(countersv[3]),
	.datac(countersv[2]),
	.datad(\Decoder0~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~75 .lut_mask = "2000";
defparam \Decoder0~75 .operation_mode = "normal";
defparam \Decoder0~75 .output_mode = "comb_only";
defparam \Decoder0~75 .register_cascade_mode = "off";
defparam \Decoder0~75 .sum_lutc_input = "datac";
defparam \Decoder0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N1
stratix_lcell \data[5][0] (
// Equation(s):
// \data[5][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][0] .lut_mask = "0000";
defparam \data[5][0] .operation_mode = "normal";
defparam \data[5][0] .output_mode = "reg_only";
defparam \data[5][0] .register_cascade_mode = "off";
defparam \data[5][0] .sum_lutc_input = "datac";
defparam \data[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N7
stratix_lcell \Mux93~193 (
// Equation(s):
// \Mux93~193_combout  = (\Mux93~156_combout  & (\Mux93~152_combout  & (\Mux93~155_combout ))) # (!\Mux93~156_combout  & (((\Mux93~151_combout ))))

	.clk(gnd),
	.dataa(\Mux93~152_combout ),
	.datab(\Mux93~155_combout ),
	.datac(\Mux93~151_combout ),
	.datad(\Mux93~156_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~193_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~193 .lut_mask = "88f0";
defparam \Mux93~193 .operation_mode = "normal";
defparam \Mux93~193 .output_mode = "comb_only";
defparam \Mux93~193 .register_cascade_mode = "off";
defparam \Mux93~193 .sum_lutc_input = "datac";
defparam \Mux93~193 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N3
stratix_lcell \Mux93~194 (
// Equation(s):
// \Mux93~194_combout  = ((\Mux93~187_combout ) # ((!\Mux93~170_combout  & \Mux93~172_combout )))

	.clk(gnd),
	.dataa(\Mux93~170_combout ),
	.datab(vcc),
	.datac(\Mux93~187_combout ),
	.datad(\Mux93~172_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~194_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~194 .lut_mask = "f5f0";
defparam \Mux93~194 .operation_mode = "normal";
defparam \Mux93~194 .output_mode = "comb_only";
defparam \Mux93~194 .register_cascade_mode = "off";
defparam \Mux93~194 .sum_lutc_input = "datac";
defparam \Mux93~194 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y22_N8
stratix_lcell \Decoder0~45 (
// Equation(s):
// \Decoder0~45_combout  = ((countersv[4] & (!countersv[5] & \state.S2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(countersv[4]),
	.datac(countersv[5]),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~45 .lut_mask = "0c00";
defparam \Decoder0~45 .operation_mode = "normal";
defparam \Decoder0~45 .output_mode = "comb_only";
defparam \Decoder0~45 .register_cascade_mode = "off";
defparam \Decoder0~45 .sum_lutc_input = "datac";
defparam \Decoder0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N3
stratix_lcell \Decoder0~49 (
// Equation(s):
// \Decoder0~49_combout  = (countersv[3] & (countersv[2] & (\Decoder0~45_combout  & \Decoder0~44_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(countersv[2]),
	.datac(\Decoder0~45_combout ),
	.datad(\Decoder0~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~49 .lut_mask = "8000";
defparam \Decoder0~49 .operation_mode = "normal";
defparam \Decoder0~49 .output_mode = "comb_only";
defparam \Decoder0~49 .register_cascade_mode = "off";
defparam \Decoder0~49 .sum_lutc_input = "datac";
defparam \Decoder0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y24_N0
stratix_lcell \data[29][0] (
// Equation(s):
// \data[29][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][0] .lut_mask = "0000";
defparam \data[29][0] .operation_mode = "normal";
defparam \data[29][0] .output_mode = "reg_only";
defparam \data[29][0] .register_cascade_mode = "off";
defparam \data[29][0] .sum_lutc_input = "datac";
defparam \data[29][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N9
stratix_lcell \Decoder0~48 (
// Equation(s):
// \Decoder0~48_combout  = (!countersv[4] & (countersv[3] & (!countersv[5] & \state.S2~regout )))

	.clk(gnd),
	.dataa(countersv[4]),
	.datab(countersv[3]),
	.datac(countersv[5]),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~48 .lut_mask = "0400";
defparam \Decoder0~48 .operation_mode = "normal";
defparam \Decoder0~48 .output_mode = "comb_only";
defparam \Decoder0~48 .register_cascade_mode = "off";
defparam \Decoder0~48 .sum_lutc_input = "datac";
defparam \Decoder0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y23_N3
stratix_lcell \Decoder0~74 (
// Equation(s):
// \Decoder0~74_combout  = (!countersv[1] & (countersv[2] & (\Decoder0~48_combout  & countersv[0])))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[2]),
	.datac(\Decoder0~48_combout ),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~74 .lut_mask = "4000";
defparam \Decoder0~74 .operation_mode = "normal";
defparam \Decoder0~74 .output_mode = "comb_only";
defparam \Decoder0~74 .register_cascade_mode = "off";
defparam \Decoder0~74 .sum_lutc_input = "datac";
defparam \Decoder0~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y24_N7
stratix_lcell \data[13][0] (
// Equation(s):
// \Mux97~0  = (\Mux93~188_combout  & ((\Mux93~194_combout ) # ((data[13][0])))) # (!\Mux93~188_combout  & (!\Mux93~194_combout  & ((\data[29][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[29][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~0 ),
	.regout(\data[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][0] .lut_mask = "b9a8";
defparam \data[13][0] .operation_mode = "normal";
defparam \data[13][0] .output_mode = "comb_only";
defparam \data[13][0] .register_cascade_mode = "off";
defparam \data[13][0] .sum_lutc_input = "qfbk";
defparam \data[13][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N9
stratix_lcell \Decoder0~50 (
// Equation(s):
// \Decoder0~50_combout  = (!countersv[0] & (!countersv[1] & (countersv[2] & \Decoder0~48_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(countersv[1]),
	.datac(countersv[2]),
	.datad(\Decoder0~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~50 .lut_mask = "1000";
defparam \Decoder0~50 .operation_mode = "normal";
defparam \Decoder0~50 .output_mode = "comb_only";
defparam \Decoder0~50 .register_cascade_mode = "off";
defparam \Decoder0~50 .sum_lutc_input = "datac";
defparam \Decoder0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y26_N0
stratix_lcell \data[12][0] (
// Equation(s):
// \data[12][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][0] .lut_mask = "0000";
defparam \data[12][0] .operation_mode = "normal";
defparam \data[12][0] .output_mode = "reg_only";
defparam \data[12][0] .register_cascade_mode = "off";
defparam \data[12][0] .sum_lutc_input = "datac";
defparam \data[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y22_N0
stratix_lcell \Decoder0~46 (
// Equation(s):
// \Decoder0~46_combout  = (countersv[4] & (!countersv[0] & (!countersv[5] & \state.S2~regout )))

	.clk(gnd),
	.dataa(countersv[4]),
	.datab(countersv[0]),
	.datac(countersv[5]),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~46 .lut_mask = "0200";
defparam \Decoder0~46 .operation_mode = "normal";
defparam \Decoder0~46 .output_mode = "comb_only";
defparam \Decoder0~46 .register_cascade_mode = "off";
defparam \Decoder0~46 .sum_lutc_input = "datac";
defparam \Decoder0~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N5
stratix_lcell \Decoder0~47 (
// Equation(s):
// \Decoder0~47_combout  = (countersv[3] & (!countersv[1] & (countersv[2] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(countersv[1]),
	.datac(countersv[2]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~47 .lut_mask = "2000";
defparam \Decoder0~47 .operation_mode = "normal";
defparam \Decoder0~47 .output_mode = "comb_only";
defparam \Decoder0~47 .register_cascade_mode = "off";
defparam \Decoder0~47 .sum_lutc_input = "datac";
defparam \Decoder0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y26_N9
stratix_lcell \data[28][0] (
// Equation(s):
// \Mux97~1  = (\Mux97~0  & (((\data[12][0]~regout )) # (!\Mux93~194_combout ))) # (!\Mux97~0  & (\Mux93~194_combout  & (data[28][0])))

	.clk(\clk~combout ),
	.dataa(\Mux97~0 ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[12][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~1 ),
	.regout(\data[28][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][0] .lut_mask = "ea62";
defparam \data[28][0] .operation_mode = "normal";
defparam \data[28][0] .output_mode = "comb_only";
defparam \data[28][0] .register_cascade_mode = "off";
defparam \data[28][0] .sum_lutc_input = "qfbk";
defparam \data[28][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N7
stratix_lcell \Decoder0~73 (
// Equation(s):
// \Decoder0~73_combout  = (!countersv[1] & (!countersv[3] & (countersv[2] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[3]),
	.datac(countersv[2]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~73 .lut_mask = "1000";
defparam \Decoder0~73 .operation_mode = "normal";
defparam \Decoder0~73 .output_mode = "comb_only";
defparam \Decoder0~73 .register_cascade_mode = "off";
defparam \Decoder0~73 .sum_lutc_input = "datac";
defparam \Decoder0~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N8
stratix_lcell \data[20][0] (
// Equation(s):
// \Mux97~2  = (\Mux93~156_combout  & ((\Mux93~193_combout ) # ((data[20][0])))) # (!\Mux93~156_combout  & (!\Mux93~193_combout  & ((\Mux97~1 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~1 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~2 ),
	.regout(\data[20][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][0] .lut_mask = "b9a8";
defparam \data[20][0] .operation_mode = "normal";
defparam \data[20][0] .output_mode = "comb_only";
defparam \data[20][0] .register_cascade_mode = "off";
defparam \data[20][0] .sum_lutc_input = "qfbk";
defparam \data[20][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N9
stratix_lcell \Decoder0~72 (
// Equation(s):
// \Decoder0~72_combout  = (!countersv[3] & (\Decoder0~44_combout  & (countersv[2] & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(\Decoder0~44_combout ),
	.datac(countersv[2]),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~72 .lut_mask = "4000";
defparam \Decoder0~72 .operation_mode = "normal";
defparam \Decoder0~72 .output_mode = "comb_only";
defparam \Decoder0~72 .register_cascade_mode = "off";
defparam \Decoder0~72 .sum_lutc_input = "datac";
defparam \Decoder0~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N5
stratix_lcell \data[21][0] (
// Equation(s):
// \Mux97~3  = (\Mux93~193_combout  & ((\Mux97~2  & (\data[5][0]~regout )) # (!\Mux97~2  & ((data[21][0]))))) # (!\Mux93~193_combout  & (((\Mux97~2 ))))

	.clk(\clk~combout ),
	.dataa(\data[5][0]~regout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~2 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~3 ),
	.regout(\data[21][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][0] .lut_mask = "bbc0";
defparam \data[21][0] .operation_mode = "normal";
defparam \data[21][0] .output_mode = "comb_only";
defparam \data[21][0] .register_cascade_mode = "off";
defparam \data[21][0] .sum_lutc_input = "qfbk";
defparam \data[21][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N1
stratix_lcell \Decoder0~71 (
// Equation(s):
// \Decoder0~71_combout  = (countersv[1] & (\state.S2~regout  & (countersv[0] & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(\state.S2~regout ),
	.datac(countersv[0]),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~71 .lut_mask = "8000";
defparam \Decoder0~71 .operation_mode = "normal";
defparam \Decoder0~71 .output_mode = "comb_only";
defparam \Decoder0~71 .register_cascade_mode = "off";
defparam \Decoder0~71 .sum_lutc_input = "datac";
defparam \Decoder0~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y21_N3
stratix_lcell \data[35][0] (
// Equation(s):
// \Mux97~4  = (\Mux93~190_combout  & (\Mux93~192_combout )) # (!\Mux93~190_combout  & ((\Mux93~192_combout  & (data[35][0])) # (!\Mux93~192_combout  & ((\Mux97~3 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~3 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~4 ),
	.regout(\data[35][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][0] .lut_mask = "d9c8";
defparam \data[35][0] .operation_mode = "normal";
defparam \data[35][0] .output_mode = "comb_only";
defparam \data[35][0] .register_cascade_mode = "off";
defparam \data[35][0] .sum_lutc_input = "qfbk";
defparam \data[35][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N8
stratix_lcell \Decoder0~59 (
// Equation(s):
// \Decoder0~59_combout  = (!countersv[1] & (!countersv[2] & (\Decoder0~48_combout  & !countersv[0])))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[2]),
	.datac(\Decoder0~48_combout ),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~59 .lut_mask = "0010";
defparam \Decoder0~59 .operation_mode = "normal";
defparam \Decoder0~59 .output_mode = "comb_only";
defparam \Decoder0~59 .register_cascade_mode = "off";
defparam \Decoder0~59 .sum_lutc_input = "datac";
defparam \Decoder0~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y21_N4
stratix_lcell \data[8][0] (
// Equation(s):
// \data[8][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][0] .lut_mask = "0000";
defparam \data[8][0] .operation_mode = "normal";
defparam \data[8][0] .output_mode = "reg_only";
defparam \data[8][0] .register_cascade_mode = "off";
defparam \data[8][0] .sum_lutc_input = "datac";
defparam \data[8][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N0
stratix_lcell \Decoder0~58 (
// Equation(s):
// \Decoder0~58_combout  = (!countersv[3] & (\Decoder0~45_combout  & (!countersv[2] & \Decoder0~44_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(\Decoder0~45_combout ),
	.datac(countersv[2]),
	.datad(\Decoder0~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~58 .lut_mask = "0400";
defparam \Decoder0~58 .operation_mode = "normal";
defparam \Decoder0~58 .output_mode = "comb_only";
defparam \Decoder0~58 .register_cascade_mode = "off";
defparam \Decoder0~58 .sum_lutc_input = "datac";
defparam \Decoder0~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y23_N0
stratix_lcell \data[17][0] (
// Equation(s):
// \data[17][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~58_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][0] .lut_mask = "0000";
defparam \data[17][0] .operation_mode = "normal";
defparam \data[17][0] .output_mode = "reg_only";
defparam \data[17][0] .register_cascade_mode = "off";
defparam \data[17][0] .sum_lutc_input = "datac";
defparam \data[17][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y23_N6
stratix_lcell \Mux93~199 (
// Equation(s):
// \Mux93~199_combout  = (!\Mux93~89_combout  & (!\Mux93~73_combout  & (\Mux93~124_combout  & !\Mux93~92_combout )))

	.clk(gnd),
	.dataa(\Mux93~89_combout ),
	.datab(\Mux93~73_combout ),
	.datac(\Mux93~124_combout ),
	.datad(\Mux93~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~199_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~199 .lut_mask = "0010";
defparam \Mux93~199 .operation_mode = "normal";
defparam \Mux93~199 .output_mode = "comb_only";
defparam \Mux93~199 .register_cascade_mode = "off";
defparam \Mux93~199 .sum_lutc_input = "datac";
defparam \Mux93~199 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y23_N1
stratix_lcell \Mux93~200 (
// Equation(s):
// \Mux93~200_combout  = (!\Mux93~316_combout  & (\Mux93~199_combout  & (\Mux93~122_combout  & !\Mux93~141_combout )))

	.clk(gnd),
	.dataa(\Mux93~316_combout ),
	.datab(\Mux93~199_combout ),
	.datac(\Mux93~122_combout ),
	.datad(\Mux93~141_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~200_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~200 .lut_mask = "0040";
defparam \Mux93~200 .operation_mode = "normal";
defparam \Mux93~200 .output_mode = "comb_only";
defparam \Mux93~200 .register_cascade_mode = "off";
defparam \Mux93~200 .sum_lutc_input = "datac";
defparam \Mux93~200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y23_N2
stratix_lcell \Mux93~201 (
// Equation(s):
// \Mux93~201_combout  = ((\Mux93~140_combout  & ((\Mux93~178_combout ) # (\Mux93~200_combout )))) # (!\Mux93~65_combout )

	.clk(gnd),
	.dataa(\Mux93~65_combout ),
	.datab(\Mux93~178_combout ),
	.datac(\Mux93~140_combout ),
	.datad(\Mux93~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~201_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~201 .lut_mask = "f5d5";
defparam \Mux93~201 .operation_mode = "normal";
defparam \Mux93~201 .output_mode = "comb_only";
defparam \Mux93~201 .register_cascade_mode = "off";
defparam \Mux93~201 .sum_lutc_input = "datac";
defparam \Mux93~201 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y23_N6
stratix_lcell \Mux93~208 (
// Equation(s):
// \Mux93~208_combout  = (\Mux93~65_combout  & (!\Mux93~200_combout  & (\Mux93~140_combout )))

	.clk(gnd),
	.dataa(\Mux93~65_combout ),
	.datab(\Mux93~200_combout ),
	.datac(\Mux93~140_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~208_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~208 .lut_mask = "2020";
defparam \Mux93~208 .operation_mode = "normal";
defparam \Mux93~208 .output_mode = "comb_only";
defparam \Mux93~208 .register_cascade_mode = "off";
defparam \Mux93~208 .sum_lutc_input = "datac";
defparam \Mux93~208 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N1
stratix_lcell \Mux93~203 (
// Equation(s):
// \Mux93~203_combout  = ((!counter[3] & (\Mux93~184_combout  & \Mux93~110_combout ))) # (!\Mux93~114_combout )

	.clk(gnd),
	.dataa(\Mux93~114_combout ),
	.datab(counter[3]),
	.datac(\Mux93~184_combout ),
	.datad(\Mux93~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~203_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~203 .lut_mask = "7555";
defparam \Mux93~203 .operation_mode = "normal";
defparam \Mux93~203 .output_mode = "comb_only";
defparam \Mux93~203 .register_cascade_mode = "off";
defparam \Mux93~203 .sum_lutc_input = "datac";
defparam \Mux93~203 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N3
stratix_lcell \Mux93~205 (
// Equation(s):
// \Mux93~205_combout  = ((\Mux93~203_combout  & (\Mux93~114_combout )) # (!\Mux93~203_combout  & ((\Mux93~109_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~114_combout ),
	.datac(\Mux93~203_combout ),
	.datad(\Mux93~109_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~205_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~205 .lut_mask = "cfc0";
defparam \Mux93~205 .operation_mode = "normal";
defparam \Mux93~205 .output_mode = "comb_only";
defparam \Mux93~205 .register_cascade_mode = "off";
defparam \Mux93~205 .sum_lutc_input = "datac";
defparam \Mux93~205 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N7
stratix_lcell \Mux93~202 (
// Equation(s):
// \Mux93~202_combout  = ((!counter[3] & (!\Mux93~183_combout  & \Mux93~110_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(counter[3]),
	.datac(\Mux93~183_combout ),
	.datad(\Mux93~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~202_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~202 .lut_mask = "0300";
defparam \Mux93~202 .operation_mode = "normal";
defparam \Mux93~202 .output_mode = "comb_only";
defparam \Mux93~202 .register_cascade_mode = "off";
defparam \Mux93~202 .sum_lutc_input = "datac";
defparam \Mux93~202 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N5
stratix_lcell \Mux93~204 (
// Equation(s):
// \Mux93~204_combout  = (\Mux93~203_combout  & (\Mux93~202_combout )) # (!\Mux93~203_combout  & (((!\Mux93~108_combout  & \Mux93~78_combout ))))

	.clk(gnd),
	.dataa(\Mux93~202_combout ),
	.datab(\Mux93~108_combout ),
	.datac(\Mux93~203_combout ),
	.datad(\Mux93~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~204_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~204 .lut_mask = "a3a0";
defparam \Mux93~204 .operation_mode = "normal";
defparam \Mux93~204 .output_mode = "comb_only";
defparam \Mux93~204 .register_cascade_mode = "off";
defparam \Mux93~204 .sum_lutc_input = "datac";
defparam \Mux93~204 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y24_N6
stratix_lcell \Mux93~206 (
// Equation(s):
// \Mux93~206_combout  = (\Mux93~205_combout  & (((\Mux93~204_combout )))) # (!\Mux93~205_combout  & (((!addr3[0]))))

	.clk(gnd),
	.dataa(\Mux93~205_combout ),
	.datab(vcc),
	.datac(addr3[0]),
	.datad(\Mux93~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~206_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~206 .lut_mask = "af05";
defparam \Mux93~206 .operation_mode = "normal";
defparam \Mux93~206 .output_mode = "comb_only";
defparam \Mux93~206 .register_cascade_mode = "off";
defparam \Mux93~206 .sum_lutc_input = "datac";
defparam \Mux93~206 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y18_N1
stratix_lcell \Mux93~207 (
// Equation(s):
// \Mux93~207_combout  = (!\Mux93~203_combout  & ((\Mux93~206_combout ) # ((\Mux93~125_combout ))))

	.clk(gnd),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~125_combout ),
	.datac(\Mux93~203_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~207_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~207 .lut_mask = "0e0e";
defparam \Mux93~207 .operation_mode = "normal";
defparam \Mux93~207 .output_mode = "comb_only";
defparam \Mux93~207 .register_cascade_mode = "off";
defparam \Mux93~207 .sum_lutc_input = "datac";
defparam \Mux93~207 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N6
stratix_lcell \Decoder0~53 (
// Equation(s):
// \Decoder0~53_combout  = ((!countersv[5] & ((\state.S2~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(countersv[5]),
	.datac(vcc),
	.datad(\state.S2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~53 .lut_mask = "3300";
defparam \Decoder0~53 .operation_mode = "normal";
defparam \Decoder0~53 .output_mode = "comb_only";
defparam \Decoder0~53 .register_cascade_mode = "off";
defparam \Decoder0~53 .sum_lutc_input = "datac";
defparam \Decoder0~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N4
stratix_lcell \Decoder0~55 (
// Equation(s):
// \Decoder0~55_combout  = (!countersv[0] & (\Decoder0~53_combout  & (!countersv[1] & \Decoder0~54_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(\Decoder0~53_combout ),
	.datac(countersv[1]),
	.datad(\Decoder0~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~55 .lut_mask = "0400";
defparam \Decoder0~55 .operation_mode = "normal";
defparam \Decoder0~55 .output_mode = "comb_only";
defparam \Decoder0~55 .register_cascade_mode = "off";
defparam \Decoder0~55 .sum_lutc_input = "datac";
defparam \Decoder0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N9
stratix_lcell \data[0][0] (
// Equation(s):
// \data[0][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][0] .lut_mask = "0000";
defparam \data[0][0] .operation_mode = "normal";
defparam \data[0][0] .output_mode = "reg_only";
defparam \data[0][0] .register_cascade_mode = "off";
defparam \data[0][0] .sum_lutc_input = "datac";
defparam \data[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N0
stratix_lcell \Decoder0~56 (
// Equation(s):
// \Decoder0~56_combout  = (!countersv[1] & (\state.S2~regout  & (!countersv[0] & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(\state.S2~regout ),
	.datac(countersv[0]),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~56 .lut_mask = "0400";
defparam \Decoder0~56 .operation_mode = "normal";
defparam \Decoder0~56 .output_mode = "comb_only";
defparam \Decoder0~56 .register_cascade_mode = "off";
defparam \Decoder0~56 .sum_lutc_input = "datac";
defparam \Decoder0~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y18_N2
stratix_lcell \data[32][0] (
// Equation(s):
// \data[32][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][0] .lut_mask = "0000";
defparam \data[32][0] .operation_mode = "normal";
defparam \data[32][0] .output_mode = "reg_only";
defparam \data[32][0] .register_cascade_mode = "off";
defparam \data[32][0] .sum_lutc_input = "datac";
defparam \data[32][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N3
stratix_lcell \Decoder0~78 (
// Equation(s):
// \Decoder0~78_combout  = (!countersv[1] & (\state.S2~regout  & (countersv[0] & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(\state.S2~regout ),
	.datac(countersv[0]),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~78 .lut_mask = "4000";
defparam \Decoder0~78 .operation_mode = "normal";
defparam \Decoder0~78 .output_mode = "comb_only";
defparam \Decoder0~78 .register_cascade_mode = "off";
defparam \Decoder0~78 .sum_lutc_input = "datac";
defparam \Decoder0~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N0
stratix_lcell \data[33][0] (
// Equation(s):
// \Mux97~5  = (\Mux93~206_combout  & (((\data[32][0]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][0])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[32][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~5 ),
	.regout(\data[33][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][0] .lut_mask = "ea62";
defparam \data[33][0] .operation_mode = "normal";
defparam \data[33][0] .output_mode = "comb_only";
defparam \data[33][0] .register_cascade_mode = "off";
defparam \data[33][0] .sum_lutc_input = "qfbk";
defparam \data[33][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y19_N3
stratix_lcell \Decoder0~77 (
// Equation(s):
// \Decoder0~77_combout  = (!countersv[5] & (\state.S2~regout  & (\Decoder0~54_combout  & \Decoder0~44_combout )))

	.clk(gnd),
	.dataa(countersv[5]),
	.datab(\state.S2~regout ),
	.datac(\Decoder0~54_combout ),
	.datad(\Decoder0~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~77 .lut_mask = "4000";
defparam \Decoder0~77 .operation_mode = "normal";
defparam \Decoder0~77 .output_mode = "comb_only";
defparam \Decoder0~77 .register_cascade_mode = "off";
defparam \Decoder0~77 .sum_lutc_input = "datac";
defparam \Decoder0~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y19_N3
stratix_lcell \data[1][0] (
// Equation(s):
// \Mux97~6  = (\Mux93~207_combout  & ((\Mux97~5  & (\data[0][0]~regout )) # (!\Mux97~5  & ((data[1][0]))))) # (!\Mux93~207_combout  & (((\Mux97~5 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\data[0][0]~regout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~5 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~6 ),
	.regout(\data[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][0] .lut_mask = "dda0";
defparam \data[1][0] .operation_mode = "normal";
defparam \data[1][0] .output_mode = "comb_only";
defparam \data[1][0] .register_cascade_mode = "off";
defparam \data[1][0] .sum_lutc_input = "qfbk";
defparam \data[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N1
stratix_lcell \Decoder0~57 (
// Equation(s):
// \Decoder0~57_combout  = (!countersv[2] & (!countersv[3] & (!countersv[1] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(countersv[1]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~57 .lut_mask = "0100";
defparam \Decoder0~57 .operation_mode = "normal";
defparam \Decoder0~57 .output_mode = "comb_only";
defparam \Decoder0~57 .register_cascade_mode = "off";
defparam \Decoder0~57 .sum_lutc_input = "datac";
defparam \Decoder0~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y22_N8
stratix_lcell \data[16][0] (
// Equation(s):
// \Mux97~7  = (\Mux93~208_combout  & ((\Mux97~6 ) # ((\Mux93~201_combout )))) # (!\Mux93~208_combout  & (((data[16][0] & !\Mux93~201_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~208_combout ),
	.datab(\Mux97~6 ),
	.datac(\datain~combout [0]),
	.datad(\Mux93~201_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~7 ),
	.regout(\data[16][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][0] .lut_mask = "aad8";
defparam \data[16][0] .operation_mode = "normal";
defparam \data[16][0] .output_mode = "comb_only";
defparam \data[16][0] .register_cascade_mode = "off";
defparam \data[16][0] .sum_lutc_input = "qfbk";
defparam \data[16][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N9
stratix_lcell \Decoder0~52 (
// Equation(s):
// \Decoder0~52_combout  = (\Decoder0~44_combout  & (countersv[3] & (!countersv[2] & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(\Decoder0~44_combout ),
	.datab(countersv[3]),
	.datac(countersv[2]),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~52 .lut_mask = "0800";
defparam \Decoder0~52 .operation_mode = "normal";
defparam \Decoder0~52 .output_mode = "comb_only";
defparam \Decoder0~52 .register_cascade_mode = "off";
defparam \Decoder0~52 .sum_lutc_input = "datac";
defparam \Decoder0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y22_N0
stratix_lcell \data[25][0] (
// Equation(s):
// \Mux97~8  = (\Mux93~201_combout  & ((\Mux97~7  & (\data[17][0]~regout )) # (!\Mux97~7  & ((data[25][0]))))) # (!\Mux93~201_combout  & (((\Mux97~7 ))))

	.clk(\clk~combout ),
	.dataa(\data[17][0]~regout ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~7 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~8 ),
	.regout(\data[25][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][0] .lut_mask = "bbc0";
defparam \data[25][0] .operation_mode = "normal";
defparam \data[25][0] .output_mode = "comb_only";
defparam \data[25][0] .register_cascade_mode = "off";
defparam \data[25][0] .sum_lutc_input = "qfbk";
defparam \data[25][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y24_N8
stratix_lcell \Mux93~195 (
// Equation(s):
// \Mux93~195_combout  = (\Mux93~65_combout  & (\Mux93~129_combout  & (\Mux93~121_combout  & !\Mux93~89_combout )))

	.clk(gnd),
	.dataa(\Mux93~65_combout ),
	.datab(\Mux93~129_combout ),
	.datac(\Mux93~121_combout ),
	.datad(\Mux93~89_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~195_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~195 .lut_mask = "0080";
defparam \Mux93~195 .operation_mode = "normal";
defparam \Mux93~195 .output_mode = "comb_only";
defparam \Mux93~195 .register_cascade_mode = "off";
defparam \Mux93~195 .sum_lutc_input = "datac";
defparam \Mux93~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y21_N5
stratix_lcell \Mux93~196 (
// Equation(s):
// \Mux93~196_combout  = (\Mux93~180_combout  & (!\Mux93~141_combout  & (\Mux93~195_combout  & \Mux93~142_combout )))

	.clk(gnd),
	.dataa(\Mux93~180_combout ),
	.datab(\Mux93~141_combout ),
	.datac(\Mux93~195_combout ),
	.datad(\Mux93~142_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~196_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~196 .lut_mask = "2000";
defparam \Mux93~196 .operation_mode = "normal";
defparam \Mux93~196 .output_mode = "comb_only";
defparam \Mux93~196 .register_cascade_mode = "off";
defparam \Mux93~196 .sum_lutc_input = "datac";
defparam \Mux93~196 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N2
stratix_lcell \Mux93~197 (
// Equation(s):
// \Mux93~197_combout  = (!\Mux93~135_combout  & ((\Mux93~196_combout ) # ((!addr3[0] & !\Mux93~65_combout ))))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~196_combout ),
	.datac(\Mux93~65_combout ),
	.datad(\Mux93~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~197_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~197 .lut_mask = "00cd";
defparam \Mux93~197 .operation_mode = "normal";
defparam \Mux93~197 .output_mode = "comb_only";
defparam \Mux93~197 .register_cascade_mode = "off";
defparam \Mux93~197 .sum_lutc_input = "datac";
defparam \Mux93~197 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y22_N4
stratix_lcell \Mux93~198 (
// Equation(s):
// \Mux93~198_combout  = (\Mux93~137_combout ) # ((\Mux93~197_combout ) # ((!addr3[0] & \Mux93~66_combout )))

	.clk(gnd),
	.dataa(addr3[0]),
	.datab(\Mux93~66_combout ),
	.datac(\Mux93~137_combout ),
	.datad(\Mux93~197_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~198_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~198 .lut_mask = "fff4";
defparam \Mux93~198 .operation_mode = "normal";
defparam \Mux93~198 .output_mode = "comb_only";
defparam \Mux93~198 .register_cascade_mode = "off";
defparam \Mux93~198 .sum_lutc_input = "datac";
defparam \Mux93~198 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y22_N6
stratix_lcell \Decoder0~51 (
// Equation(s):
// \Decoder0~51_combout  = (!countersv[2] & (countersv[3] & (!countersv[1] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(countersv[1]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~51 .lut_mask = "0400";
defparam \Decoder0~51 .operation_mode = "normal";
defparam \Decoder0~51 .output_mode = "comb_only";
defparam \Decoder0~51 .register_cascade_mode = "off";
defparam \Decoder0~51 .sum_lutc_input = "datac";
defparam \Decoder0~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y21_N1
stratix_lcell \data[24][0] (
// Equation(s):
// \Mux97~9  = (\Mux93~138_combout  & ((\Mux93~198_combout  & ((data[24][0]))) # (!\Mux93~198_combout  & (\Mux97~8 )))) # (!\Mux93~138_combout  & (((\Mux93~198_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux97~8 ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux93~198_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~9 ),
	.regout(\data[24][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][0] .lut_mask = "f388";
defparam \data[24][0] .operation_mode = "normal";
defparam \data[24][0] .output_mode = "comb_only";
defparam \data[24][0] .register_cascade_mode = "off";
defparam \data[24][0] .sum_lutc_input = "qfbk";
defparam \data[24][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N6
stratix_lcell \Decoder0~76 (
// Equation(s):
// \Decoder0~76_combout  = (!countersv[1] & (!countersv[2] & (\Decoder0~48_combout  & countersv[0])))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[2]),
	.datac(\Decoder0~48_combout ),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~76 .lut_mask = "1000";
defparam \Decoder0~76 .operation_mode = "normal";
defparam \Decoder0~76 .output_mode = "comb_only";
defparam \Decoder0~76 .register_cascade_mode = "off";
defparam \Decoder0~76 .sum_lutc_input = "datac";
defparam \Decoder0~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y22_N1
stratix_lcell \data[9][0] (
// Equation(s):
// \Mux97~10  = (\Mux93~138_combout  & (((\Mux97~9 )))) # (!\Mux93~138_combout  & ((\Mux97~9  & (\data[8][0]~regout )) # (!\Mux97~9  & ((data[9][0])))))

	.clk(\clk~combout ),
	.dataa(\data[8][0]~regout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~9 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~10 ),
	.regout(\data[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][0] .lut_mask = "ee30";
defparam \data[9][0] .operation_mode = "normal";
defparam \data[9][0] .output_mode = "comb_only";
defparam \data[9][0] .register_cascade_mode = "off";
defparam \data[9][0] .sum_lutc_input = "qfbk";
defparam \data[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y22_N6
stratix_lcell \Decoder0~40 (
// Equation(s):
// \Decoder0~40_combout  = (((countersv[2] & !countersv[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(countersv[2]),
	.datad(countersv[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~40 .lut_mask = "00f0";
defparam \Decoder0~40 .operation_mode = "normal";
defparam \Decoder0~40 .output_mode = "comb_only";
defparam \Decoder0~40 .register_cascade_mode = "off";
defparam \Decoder0~40 .sum_lutc_input = "datac";
defparam \Decoder0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N7
stratix_lcell \Decoder0~42 (
// Equation(s):
// \Decoder0~42_combout  = (\Decoder0~41_combout  & (!countersv[1] & (!countersv[0] & \Decoder0~40_combout )))

	.clk(gnd),
	.dataa(\Decoder0~41_combout ),
	.datab(countersv[1]),
	.datac(countersv[0]),
	.datad(\Decoder0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~42 .lut_mask = "0200";
defparam \Decoder0~42 .operation_mode = "normal";
defparam \Decoder0~42 .output_mode = "comb_only";
defparam \Decoder0~42 .register_cascade_mode = "off";
defparam \Decoder0~42 .sum_lutc_input = "datac";
defparam \Decoder0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y21_N7
stratix_lcell \data[4][0] (
// Equation(s):
// \Mux97~11  = (\Mux93~190_combout  & ((\Mux97~4  & ((\Mux97~10 ))) # (!\Mux97~4  & (data[4][0])))) # (!\Mux93~190_combout  & (\Mux97~4 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux97~4 ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~10 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~11 ),
	.regout(\data[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][0] .lut_mask = "ec64";
defparam \data[4][0] .operation_mode = "normal";
defparam \data[4][0] .output_mode = "comb_only";
defparam \data[4][0] .register_cascade_mode = "off";
defparam \data[4][0] .sum_lutc_input = "qfbk";
defparam \data[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N4
stratix_lcell \Mux93~275 (
// Equation(s):
// \Mux93~275_combout  = (\Mux93~268_combout ) # ((\Mux93~250_combout  & (!\Mux93~264_combout  & \Mux93~267_combout )))

	.clk(gnd),
	.dataa(\Mux93~250_combout ),
	.datab(\Mux93~264_combout ),
	.datac(\Mux93~267_combout ),
	.datad(\Mux93~268_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~275_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~275 .lut_mask = "ff20";
defparam \Mux93~275 .operation_mode = "normal";
defparam \Mux93~275 .output_mode = "comb_only";
defparam \Mux93~275 .register_cascade_mode = "off";
defparam \Mux93~275 .sum_lutc_input = "datac";
defparam \Mux93~275 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y22_N0
stratix_lcell \Decoder0~83 (
// Equation(s):
// \Decoder0~83_combout  = (countersv[2] & (!countersv[3] & (countersv[1] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(countersv[1]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~83 .lut_mask = "2000";
defparam \Decoder0~83 .operation_mode = "normal";
defparam \Decoder0~83 .output_mode = "comb_only";
defparam \Decoder0~83 .register_cascade_mode = "off";
defparam \Decoder0~83 .sum_lutc_input = "datac";
defparam \Decoder0~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y24_N5
stratix_lcell \data[22][0] (
// Equation(s):
// \data[22][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][0] .lut_mask = "0000";
defparam \data[22][0] .operation_mode = "normal";
defparam \data[22][0] .output_mode = "reg_only";
defparam \data[22][0] .register_cascade_mode = "off";
defparam \data[22][0] .sum_lutc_input = "datac";
defparam \data[22][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N7
stratix_lcell \Mux93~283 (
// Equation(s):
// \Mux93~283_combout  = (\Mux93~217_combout  & ((\Mux93~270_combout  & (\Mux93~226_combout )) # (!\Mux93~270_combout  & ((\Mux93~239_combout )))))

	.clk(gnd),
	.dataa(\Mux93~226_combout ),
	.datab(\Mux93~217_combout ),
	.datac(\Mux93~239_combout ),
	.datad(\Mux93~270_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~283_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~283 .lut_mask = "88c0";
defparam \Mux93~283 .operation_mode = "normal";
defparam \Mux93~283 .output_mode = "comb_only";
defparam \Mux93~283 .register_cascade_mode = "off";
defparam \Mux93~283 .sum_lutc_input = "datac";
defparam \Mux93~283 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N5
stratix_lcell \Mux93~284 (
// Equation(s):
// \Mux93~284_combout  = (\Mux93~254_combout  & ((\Mux93~270_combout  & (!\Mux93~72_combout )) # (!\Mux93~270_combout  & ((!\Mux93~75_combout )))))

	.clk(gnd),
	.dataa(\Mux93~72_combout ),
	.datab(\Mux93~270_combout ),
	.datac(\Mux93~254_combout ),
	.datad(\Mux93~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~284_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~284 .lut_mask = "4070";
defparam \Mux93~284 .operation_mode = "normal";
defparam \Mux93~284 .output_mode = "comb_only";
defparam \Mux93~284 .register_cascade_mode = "off";
defparam \Mux93~284 .sum_lutc_input = "datac";
defparam \Mux93~284 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y25_N0
stratix_lcell \Mux93~285 (
// Equation(s):
// \Mux93~285_combout  = (\Mux93~283_combout  & ((\Mux93~284_combout ) # ((\Mux93~251_combout )))) # (!\Mux93~283_combout  & (\Mux93~257_combout  & ((\Mux93~284_combout ) # (\Mux93~251_combout ))))

	.clk(gnd),
	.dataa(\Mux93~283_combout ),
	.datab(\Mux93~284_combout ),
	.datac(\Mux93~257_combout ),
	.datad(\Mux93~251_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~285_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~285 .lut_mask = "fac8";
defparam \Mux93~285 .operation_mode = "normal";
defparam \Mux93~285 .output_mode = "comb_only";
defparam \Mux93~285 .register_cascade_mode = "off";
defparam \Mux93~285 .sum_lutc_input = "datac";
defparam \Mux93~285 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N5
stratix_lcell \Mux93~286 (
// Equation(s):
// \Mux93~286_combout  = (!\Mux93~272_combout  & ((\Mux93~217_combout  & ((addr3[0]))) # (!\Mux93~217_combout  & (!\Mux93~271_combout ))))

	.clk(gnd),
	.dataa(\Mux93~271_combout ),
	.datab(addr3[0]),
	.datac(\Mux93~272_combout ),
	.datad(\Mux93~217_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~286_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~286 .lut_mask = "0c05";
defparam \Mux93~286 .operation_mode = "normal";
defparam \Mux93~286 .output_mode = "comb_only";
defparam \Mux93~286 .register_cascade_mode = "off";
defparam \Mux93~286 .sum_lutc_input = "datac";
defparam \Mux93~286 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y27_N8
stratix_lcell \Mux93~287 (
// Equation(s):
// \Mux93~287_combout  = (\Mux93~228_combout  & (\Mux93~318_combout  & (\Mux93~124_combout  & \Mux93~231_combout )))

	.clk(gnd),
	.dataa(\Mux93~228_combout ),
	.datab(\Mux93~318_combout ),
	.datac(\Mux93~124_combout ),
	.datad(\Mux93~231_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~287_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~287 .lut_mask = "8000";
defparam \Mux93~287 .operation_mode = "normal";
defparam \Mux93~287 .output_mode = "comb_only";
defparam \Mux93~287 .register_cascade_mode = "off";
defparam \Mux93~287 .sum_lutc_input = "datac";
defparam \Mux93~287 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N2
stratix_lcell \Mux93~288 (
// Equation(s):
// \Mux93~288_combout  = (\Mux93~272_combout ) # ((\Mux93~286_combout  & ((\Mux93~217_combout ) # (\Mux93~287_combout ))))

	.clk(gnd),
	.dataa(\Mux93~272_combout ),
	.datab(\Mux93~217_combout ),
	.datac(\Mux93~286_combout ),
	.datad(\Mux93~287_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~288_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~288 .lut_mask = "faea";
defparam \Mux93~288 .operation_mode = "normal";
defparam \Mux93~288 .output_mode = "comb_only";
defparam \Mux93~288 .register_cascade_mode = "off";
defparam \Mux93~288 .sum_lutc_input = "datac";
defparam \Mux93~288 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N2
stratix_lcell \Decoder0~69 (
// Equation(s):
// \Decoder0~69_combout  = (countersv[3] & (countersv[1] & (countersv[2] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(countersv[1]),
	.datac(countersv[2]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~69 .lut_mask = "8000";
defparam \Decoder0~69 .operation_mode = "normal";
defparam \Decoder0~69 .output_mode = "comb_only";
defparam \Decoder0~69 .register_cascade_mode = "off";
defparam \Decoder0~69 .sum_lutc_input = "datac";
defparam \Decoder0~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N6
stratix_lcell \data[30][0] (
// Equation(s):
// \data[30][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][0] .lut_mask = "0000";
defparam \data[30][0] .operation_mode = "normal";
defparam \data[30][0] .output_mode = "reg_only";
defparam \data[30][0] .register_cascade_mode = "off";
defparam \data[30][0] .sum_lutc_input = "datac";
defparam \data[30][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N8
stratix_lcell \Decoder0~68 (
// Equation(s):
// \Decoder0~68_combout  = (!countersv[0] & (\state.S2~regout  & (countersv[1] & \Equal1~0_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(\state.S2~regout ),
	.datac(countersv[1]),
	.datad(\Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~68 .lut_mask = "4000";
defparam \Decoder0~68 .operation_mode = "normal";
defparam \Decoder0~68 .output_mode = "comb_only";
defparam \Decoder0~68 .register_cascade_mode = "off";
defparam \Decoder0~68 .sum_lutc_input = "datac";
defparam \Decoder0~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N3
stratix_lcell \data[34][0] (
// Equation(s):
// \Mux97~17  = (\Mux93~288_combout  & (\Mux93~286_combout )) # (!\Mux93~288_combout  & ((\Mux93~286_combout  & (data[34][0])) # (!\Mux93~286_combout  & ((\data[30][0]~regout )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~288_combout ),
	.datab(\Mux93~286_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[30][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~17 ),
	.regout(\data[34][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][0] .lut_mask = "d9c8";
defparam \data[34][0] .operation_mode = "normal";
defparam \data[34][0] .output_mode = "comb_only";
defparam \data[34][0] .register_cascade_mode = "off";
defparam \data[34][0] .sum_lutc_input = "qfbk";
defparam \data[34][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N6
stratix_lcell \Decoder0~43 (
// Equation(s):
// \Decoder0~43_combout  = ((countersv[1] & ((countersv[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(countersv[1]),
	.datac(vcc),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~43 .lut_mask = "cc00";
defparam \Decoder0~43 .operation_mode = "normal";
defparam \Decoder0~43 .output_mode = "comb_only";
defparam \Decoder0~43 .register_cascade_mode = "off";
defparam \Decoder0~43 .sum_lutc_input = "datac";
defparam \Decoder0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N1
stratix_lcell \Decoder0~70 (
// Equation(s):
// \Decoder0~70_combout  = (countersv[2] & (countersv[3] & (\Decoder0~43_combout  & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(\Decoder0~43_combout ),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~70 .lut_mask = "8000";
defparam \Decoder0~70 .operation_mode = "normal";
defparam \Decoder0~70 .output_mode = "comb_only";
defparam \Decoder0~70 .register_cascade_mode = "off";
defparam \Decoder0~70 .sum_lutc_input = "datac";
defparam \Decoder0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N0
stratix_lcell \data[31][0] (
// Equation(s):
// \data[31][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][0] .lut_mask = "0000";
defparam \data[31][0] .operation_mode = "normal";
defparam \data[31][0] .output_mode = "reg_only";
defparam \data[31][0] .register_cascade_mode = "off";
defparam \data[31][0] .sum_lutc_input = "datac";
defparam \data[31][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N4
stratix_lcell \Decoder0~82 (
// Equation(s):
// \Decoder0~82_combout  = (countersv[0] & (countersv[1] & (countersv[2] & \Decoder0~48_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(countersv[1]),
	.datac(countersv[2]),
	.datad(\Decoder0~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~82 .lut_mask = "8000";
defparam \Decoder0~82 .operation_mode = "normal";
defparam \Decoder0~82 .output_mode = "comb_only";
defparam \Decoder0~82 .register_cascade_mode = "off";
defparam \Decoder0~82 .sum_lutc_input = "datac";
defparam \Decoder0~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N6
stratix_lcell \data[15][0] (
// Equation(s):
// \Mux97~18  = (\Mux93~288_combout  & ((\Mux97~17  & ((\data[31][0]~regout ))) # (!\Mux97~17  & (data[15][0])))) # (!\Mux93~288_combout  & (\Mux97~17 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~288_combout ),
	.datab(\Mux97~17 ),
	.datac(\datain~combout [0]),
	.datad(\data[31][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~18 ),
	.regout(\data[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][0] .lut_mask = "ec64";
defparam \data[15][0] .operation_mode = "normal";
defparam \data[15][0] .output_mode = "comb_only";
defparam \data[15][0] .register_cascade_mode = "off";
defparam \data[15][0] .sum_lutc_input = "qfbk";
defparam \data[15][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N0
stratix_lcell \Decoder0~81 (
// Equation(s):
// \Decoder0~81_combout  = (countersv[2] & (!countersv[3] & (\Decoder0~43_combout  & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(\Decoder0~43_combout ),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~81 .lut_mask = "2000";
defparam \Decoder0~81 .operation_mode = "normal";
defparam \Decoder0~81 .output_mode = "comb_only";
defparam \Decoder0~81 .register_cascade_mode = "off";
defparam \Decoder0~81 .sum_lutc_input = "datac";
defparam \Decoder0~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N0
stratix_lcell \data[23][0] (
// Equation(s):
// \Mux97~19  = (\Mux93~270_combout  & (!\Mux93~285_combout  & ((\Mux97~18 )))) # (!\Mux93~270_combout  & ((\Mux93~285_combout ) # ((data[23][0]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~270_combout ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~18 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~19 ),
	.regout(\data[23][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][0] .lut_mask = "7654";
defparam \data[23][0] .operation_mode = "normal";
defparam \data[23][0] .output_mode = "comb_only";
defparam \data[23][0] .register_cascade_mode = "off";
defparam \data[23][0] .sum_lutc_input = "qfbk";
defparam \data[23][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N2
stratix_lcell \Decoder0~67 (
// Equation(s):
// \Decoder0~67_combout  = (!countersv[0] & (countersv[2] & (countersv[1] & \Decoder0~48_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(countersv[2]),
	.datac(countersv[1]),
	.datad(\Decoder0~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~67 .lut_mask = "4000";
defparam \Decoder0~67 .operation_mode = "normal";
defparam \Decoder0~67 .output_mode = "comb_only";
defparam \Decoder0~67 .register_cascade_mode = "off";
defparam \Decoder0~67 .sum_lutc_input = "datac";
defparam \Decoder0~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N8
stratix_lcell \data[14][0] (
// Equation(s):
// \Mux97~20  = (\Mux93~285_combout  & ((\Mux97~19  & (\data[22][0]~regout )) # (!\Mux97~19  & ((data[14][0]))))) # (!\Mux93~285_combout  & (((\Mux97~19 ))))

	.clk(\clk~combout ),
	.dataa(\data[22][0]~regout ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~19 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~20 ),
	.regout(\data[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][0] .lut_mask = "bbc0";
defparam \data[14][0] .operation_mode = "normal";
defparam \data[14][0] .output_mode = "comb_only";
defparam \data[14][0] .register_cascade_mode = "off";
defparam \data[14][0] .sum_lutc_input = "qfbk";
defparam \data[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X29_Y26_N6
stratix_lcell \Mux93~277 (
// Equation(s):
// \Mux93~277_combout  = (\Mux93~248_combout  & ((\Mux93~253_combout  & (\Mux93~226_combout )) # (!\Mux93~253_combout  & ((\Mux93~239_combout )))))

	.clk(gnd),
	.dataa(\Mux93~226_combout ),
	.datab(\Mux93~248_combout ),
	.datac(\Mux93~239_combout ),
	.datad(\Mux93~253_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~277_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~277 .lut_mask = "88c0";
defparam \Mux93~277 .operation_mode = "normal";
defparam \Mux93~277 .output_mode = "comb_only";
defparam \Mux93~277 .register_cascade_mode = "off";
defparam \Mux93~277 .sum_lutc_input = "datac";
defparam \Mux93~277 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N7
stratix_lcell \Mux93~278 (
// Equation(s):
// \Mux93~278_combout  = (!\Mux93~70_combout  & (\Mux93~229_combout  & ((!\Mux93~68_combout ) # (!\Mux93~67_combout ))))

	.clk(gnd),
	.dataa(\Mux93~70_combout ),
	.datab(\Mux93~67_combout ),
	.datac(\Mux93~68_combout ),
	.datad(\Mux93~229_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~278_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~278 .lut_mask = "1500";
defparam \Mux93~278 .operation_mode = "normal";
defparam \Mux93~278 .output_mode = "comb_only";
defparam \Mux93~278 .register_cascade_mode = "off";
defparam \Mux93~278 .sum_lutc_input = "datac";
defparam \Mux93~278 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N3
stratix_lcell \Mux93~279 (
// Equation(s):
// \Mux93~279_combout  = (\Mux93~278_combout  & ((\Mux93~253_combout  & (!\Mux93~72_combout )) # (!\Mux93~253_combout  & ((!\Mux93~75_combout )))))

	.clk(gnd),
	.dataa(\Mux93~278_combout ),
	.datab(\Mux93~72_combout ),
	.datac(\Mux93~75_combout ),
	.datad(\Mux93~253_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~279_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~279 .lut_mask = "220a";
defparam \Mux93~279 .operation_mode = "normal";
defparam \Mux93~279 .output_mode = "comb_only";
defparam \Mux93~279 .register_cascade_mode = "off";
defparam \Mux93~279 .sum_lutc_input = "datac";
defparam \Mux93~279 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y26_N8
stratix_lcell \Mux93~280 (
// Equation(s):
// \Mux93~280_combout  = (\Mux93~257_combout  & (((\Mux93~279_combout ) # (\Mux93~251_combout )))) # (!\Mux93~257_combout  & (\Mux93~277_combout  & ((\Mux93~279_combout ) # (\Mux93~251_combout ))))

	.clk(gnd),
	.dataa(\Mux93~257_combout ),
	.datab(\Mux93~277_combout ),
	.datac(\Mux93~279_combout ),
	.datad(\Mux93~251_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~280_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~280 .lut_mask = "eee0";
defparam \Mux93~280 .operation_mode = "normal";
defparam \Mux93~280 .output_mode = "comb_only";
defparam \Mux93~280 .register_cascade_mode = "off";
defparam \Mux93~280 .sum_lutc_input = "datac";
defparam \Mux93~280 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N3
stratix_lcell \Mux93~282 (
// Equation(s):
// \Mux93~282_combout  = ((\Mux93~249_combout  & ((\Mux93~320_combout ) # (\Mux93~255_combout ))))

	.clk(gnd),
	.dataa(\Mux93~320_combout ),
	.datab(\Mux93~255_combout ),
	.datac(vcc),
	.datad(\Mux93~249_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~282_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~282 .lut_mask = "ee00";
defparam \Mux93~282 .operation_mode = "normal";
defparam \Mux93~282 .output_mode = "comb_only";
defparam \Mux93~282 .register_cascade_mode = "off";
defparam \Mux93~282 .sum_lutc_input = "datac";
defparam \Mux93~282 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y20_N4
stratix_lcell \Mux93~281 (
// Equation(s):
// \Mux93~281_combout  = (\Mux93~249_combout  & ((\Mux93~255_combout ) # ((!\Mux93~320_combout  & \Mux93~260_combout )))) # (!\Mux93~249_combout  & (((\Mux93~260_combout ))))

	.clk(gnd),
	.dataa(\Mux93~249_combout ),
	.datab(\Mux93~255_combout ),
	.datac(\Mux93~320_combout ),
	.datad(\Mux93~260_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~281_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~281 .lut_mask = "df88";
defparam \Mux93~281 .operation_mode = "normal";
defparam \Mux93~281 .output_mode = "comb_only";
defparam \Mux93~281 .register_cascade_mode = "off";
defparam \Mux93~281 .sum_lutc_input = "datac";
defparam \Mux93~281 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N1
stratix_lcell \Decoder0~64 (
// Equation(s):
// \Decoder0~64_combout  = (\Decoder0~41_combout  & (countersv[1] & (!countersv[0] & \Decoder0~40_combout )))

	.clk(gnd),
	.dataa(\Decoder0~41_combout ),
	.datab(countersv[1]),
	.datac(countersv[0]),
	.datad(\Decoder0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~64 .lut_mask = "0800";
defparam \Decoder0~64 .operation_mode = "normal";
defparam \Decoder0~64 .output_mode = "comb_only";
defparam \Decoder0~64 .register_cascade_mode = "off";
defparam \Decoder0~64 .sum_lutc_input = "datac";
defparam \Decoder0~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N2
stratix_lcell \data[6][0] (
// Equation(s):
// \data[6][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][0] .lut_mask = "0000";
defparam \data[6][0] .operation_mode = "normal";
defparam \data[6][0] .output_mode = "reg_only";
defparam \data[6][0] .register_cascade_mode = "off";
defparam \data[6][0] .sum_lutc_input = "datac";
defparam \data[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N1
stratix_lcell \Decoder0~63 (
// Equation(s):
// \Decoder0~63_combout  = (countersv[3] & (countersv[1] & (!countersv[2] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(countersv[1]),
	.datac(countersv[2]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~63 .lut_mask = "0800";
defparam \Decoder0~63 .operation_mode = "normal";
defparam \Decoder0~63 .output_mode = "comb_only";
defparam \Decoder0~63 .register_cascade_mode = "off";
defparam \Decoder0~63 .sum_lutc_input = "datac";
defparam \Decoder0~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N5
stratix_lcell \data[26][0] (
// Equation(s):
// \Mux97~12  = (\Mux93~282_combout  & ((\Mux93~281_combout ) # ((data[26][0])))) # (!\Mux93~282_combout  & (!\Mux93~281_combout  & ((\data[6][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[6][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~12 ),
	.regout(\data[26][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][0] .lut_mask = "b9a8";
defparam \data[26][0] .operation_mode = "normal";
defparam \data[26][0] .output_mode = "comb_only";
defparam \data[26][0] .register_cascade_mode = "off";
defparam \data[26][0] .sum_lutc_input = "qfbk";
defparam \data[26][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N4
stratix_lcell \Decoder0~80 (
// Equation(s):
// \Decoder0~80_combout  = (countersv[1] & (!countersv[2] & (\Decoder0~48_combout  & countersv[0])))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[2]),
	.datac(\Decoder0~48_combout ),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~80 .lut_mask = "2000";
defparam \Decoder0~80 .operation_mode = "normal";
defparam \Decoder0~80 .output_mode = "comb_only";
defparam \Decoder0~80 .register_cascade_mode = "off";
defparam \Decoder0~80 .sum_lutc_input = "datac";
defparam \Decoder0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N9
stratix_lcell \data[11][0] (
// Equation(s):
// \data[11][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][0] .lut_mask = "0000";
defparam \data[11][0] .operation_mode = "normal";
defparam \data[11][0] .output_mode = "reg_only";
defparam \data[11][0] .register_cascade_mode = "off";
defparam \data[11][0] .sum_lutc_input = "datac";
defparam \data[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N2
stratix_lcell \Decoder0~62 (
// Equation(s):
// \Decoder0~62_combout  = (countersv[3] & (\Decoder0~43_combout  & (!countersv[2] & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(\Decoder0~43_combout ),
	.datac(countersv[2]),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~62 .lut_mask = "0800";
defparam \Decoder0~62 .operation_mode = "normal";
defparam \Decoder0~62 .output_mode = "comb_only";
defparam \Decoder0~62 .register_cascade_mode = "off";
defparam \Decoder0~62 .sum_lutc_input = "datac";
defparam \Decoder0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N6
stratix_lcell \data[27][0] (
// Equation(s):
// \Mux97~13  = (\Mux97~12  & (((\data[11][0]~regout )) # (!\Mux93~281_combout ))) # (!\Mux97~12  & (\Mux93~281_combout  & (data[27][0])))

	.clk(\clk~combout ),
	.dataa(\Mux97~12 ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [0]),
	.datad(\data[11][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~13 ),
	.regout(\data[27][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][0] .lut_mask = "ea62";
defparam \data[27][0] .operation_mode = "normal";
defparam \data[27][0] .output_mode = "comb_only";
defparam \data[27][0] .register_cascade_mode = "off";
defparam \data[27][0] .sum_lutc_input = "qfbk";
defparam \data[27][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N3
stratix_lcell \Decoder0~65 (
// Equation(s):
// \Decoder0~65_combout  = (!countersv[3] & (\Decoder0~43_combout  & (!countersv[2] & \Decoder0~45_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(\Decoder0~43_combout ),
	.datac(countersv[2]),
	.datad(\Decoder0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~65 .lut_mask = "0400";
defparam \Decoder0~65 .operation_mode = "normal";
defparam \Decoder0~65 .output_mode = "comb_only";
defparam \Decoder0~65 .register_cascade_mode = "off";
defparam \Decoder0~65 .sum_lutc_input = "datac";
defparam \Decoder0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N1
stratix_lcell \data[19][0] (
// Equation(s):
// \Mux97~14  = (\Mux93~280_combout  & (\Mux93~253_combout )) # (!\Mux93~280_combout  & ((\Mux93~253_combout  & ((\Mux97~13 ))) # (!\Mux93~253_combout  & (data[19][0]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~13 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~14 ),
	.regout(\data[19][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][0] .lut_mask = "dc98";
defparam \data[19][0] .operation_mode = "normal";
defparam \data[19][0] .output_mode = "comb_only";
defparam \data[19][0] .register_cascade_mode = "off";
defparam \data[19][0] .sum_lutc_input = "qfbk";
defparam \data[19][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N5
stratix_lcell \Decoder0~66 (
// Equation(s):
// \Decoder0~66_combout  = (countersv[1] & (!countersv[2] & (\Decoder0~48_combout  & !countersv[0])))

	.clk(gnd),
	.dataa(countersv[1]),
	.datab(countersv[2]),
	.datac(\Decoder0~48_combout ),
	.datad(countersv[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~66 .lut_mask = "0020";
defparam \Decoder0~66 .operation_mode = "normal";
defparam \Decoder0~66 .output_mode = "comb_only";
defparam \Decoder0~66 .register_cascade_mode = "off";
defparam \Decoder0~66 .sum_lutc_input = "datac";
defparam \Decoder0~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y21_N8
stratix_lcell \data[10][0] (
// Equation(s):
// \data[10][0]~regout  = DFFEAS((((\datain~combout [0]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~66_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][0] .lut_mask = "ff00";
defparam \data[10][0] .operation_mode = "normal";
defparam \data[10][0] .output_mode = "reg_only";
defparam \data[10][0] .register_cascade_mode = "off";
defparam \data[10][0] .sum_lutc_input = "datac";
defparam \data[10][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y22_N9
stratix_lcell \Decoder0~61 (
// Equation(s):
// \Decoder0~61_combout  = (!countersv[2] & (!countersv[3] & (countersv[1] & \Decoder0~46_combout )))

	.clk(gnd),
	.dataa(countersv[2]),
	.datab(countersv[3]),
	.datac(countersv[1]),
	.datad(\Decoder0~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~61 .lut_mask = "1000";
defparam \Decoder0~61 .operation_mode = "normal";
defparam \Decoder0~61 .output_mode = "comb_only";
defparam \Decoder0~61 .register_cascade_mode = "off";
defparam \Decoder0~61 .sum_lutc_input = "datac";
defparam \Decoder0~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N2
stratix_lcell \data[18][0] (
// Equation(s):
// \Mux97~15  = (\Mux93~280_combout  & ((\Mux97~14  & ((\data[10][0]~regout ))) # (!\Mux97~14  & (data[18][0])))) # (!\Mux93~280_combout  & (\Mux97~14 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux97~14 ),
	.datac(\datain~combout [0]),
	.datad(\data[10][0]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~15 ),
	.regout(\data[18][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][0] .lut_mask = "ec64";
defparam \data[18][0] .operation_mode = "normal";
defparam \data[18][0] .output_mode = "comb_only";
defparam \data[18][0] .register_cascade_mode = "off";
defparam \data[18][0] .sum_lutc_input = "qfbk";
defparam \data[18][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y25_N2
stratix_lcell \Mux93~276 (
// Equation(s):
// \Mux93~276_combout  = ((\Mux93~264_combout ) # ((\Mux93~268_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux93~264_combout ),
	.datac(vcc),
	.datad(\Mux93~268_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~276_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~276 .lut_mask = "ffcc";
defparam \Mux93~276 .operation_mode = "normal";
defparam \Mux93~276 .output_mode = "comb_only";
defparam \Mux93~276 .register_cascade_mode = "off";
defparam \Mux93~276 .sum_lutc_input = "datac";
defparam \Mux93~276 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y19_N1
stratix_lcell \Decoder0~60 (
// Equation(s):
// \Decoder0~60_combout  = (!countersv[0] & (countersv[1] & (\Decoder0~54_combout  & \Decoder0~53_combout )))

	.clk(gnd),
	.dataa(countersv[0]),
	.datab(countersv[1]),
	.datac(\Decoder0~54_combout ),
	.datad(\Decoder0~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~60 .lut_mask = "4000";
defparam \Decoder0~60 .operation_mode = "normal";
defparam \Decoder0~60 .output_mode = "comb_only";
defparam \Decoder0~60 .register_cascade_mode = "off";
defparam \Decoder0~60 .sum_lutc_input = "datac";
defparam \Decoder0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N6
stratix_lcell \data[2][0] (
// Equation(s):
// \Mux97~16  = (\Mux93~275_combout  & (((\Mux93~276_combout )))) # (!\Mux93~275_combout  & ((\Mux93~276_combout  & ((data[2][0]))) # (!\Mux93~276_combout  & (\Mux97~15 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux97~15 ),
	.datac(\datain~combout [0]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~16 ),
	.regout(\data[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][0] .lut_mask = "fa44";
defparam \data[2][0] .operation_mode = "normal";
defparam \data[2][0] .output_mode = "comb_only";
defparam \data[2][0] .register_cascade_mode = "off";
defparam \data[2][0] .sum_lutc_input = "qfbk";
defparam \data[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y19_N7
stratix_lcell \Decoder0~79 (
// Equation(s):
// \Decoder0~79_combout  = (!countersv[5] & (\state.S2~regout  & (\Decoder0~54_combout  & \Decoder0~43_combout )))

	.clk(gnd),
	.dataa(countersv[5]),
	.datab(\state.S2~regout ),
	.datac(\Decoder0~54_combout ),
	.datad(\Decoder0~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~79 .lut_mask = "4000";
defparam \Decoder0~79 .operation_mode = "normal";
defparam \Decoder0~79 .output_mode = "comb_only";
defparam \Decoder0~79 .register_cascade_mode = "off";
defparam \Decoder0~79 .sum_lutc_input = "datac";
defparam \Decoder0~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y20_N8
stratix_lcell \data[3][0] (
// Equation(s):
// \Mux97~21  = (\Mux93~275_combout  & ((\Mux97~16  & (\Mux97~20 )) # (!\Mux97~16  & ((data[3][0]))))) # (!\Mux93~275_combout  & (((\Mux97~16 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux97~20 ),
	.datac(\datain~combout [0]),
	.datad(\Mux97~16 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~21 ),
	.regout(\data[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][0] .lut_mask = "dda0";
defparam \data[3][0] .operation_mode = "normal";
defparam \data[3][0] .output_mode = "comb_only";
defparam \data[3][0] .register_cascade_mode = "off";
defparam \data[3][0] .sum_lutc_input = "qfbk";
defparam \data[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y20_N9
stratix_lcell \Mux97~22 (
// Equation(s):
// \Mux97~22_combout  = (\Mux93~274_combout  & (((\Mux97~11 )))) # (!\Mux93~274_combout  & (!\Mux93~289_combout  & ((\Mux97~21 ))))

	.clk(gnd),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux93~274_combout ),
	.datac(\Mux97~11 ),
	.datad(\Mux97~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux97~22 .lut_mask = "d1c0";
defparam \Mux97~22 .operation_mode = "normal";
defparam \Mux97~22 .output_mode = "comb_only";
defparam \Mux97~22 .register_cascade_mode = "off";
defparam \Mux97~22 .sum_lutc_input = "datac";
defparam \Mux97~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y22_N5
stratix_lcell \Decoder0~84 (
// Equation(s):
// \Decoder0~84_combout  = (!countersv[3] & (\Decoder0~43_combout  & (countersv[2] & \Decoder0~41_combout )))

	.clk(gnd),
	.dataa(countersv[3]),
	.datab(\Decoder0~43_combout ),
	.datac(countersv[2]),
	.datad(\Decoder0~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~84 .lut_mask = "4000";
defparam \Decoder0~84 .operation_mode = "normal";
defparam \Decoder0~84 .output_mode = "comb_only";
defparam \Decoder0~84 .register_cascade_mode = "off";
defparam \Decoder0~84 .sum_lutc_input = "datac";
defparam \Decoder0~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N0
stratix_lcell \data[7][0] (
// Equation(s):
// \Mux97~23  = (\Mux97~22_combout ) # ((\Mux93~289_combout  & (data[7][0] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux97~22_combout ),
	.datac(\datain~combout [0]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux97~23 ),
	.regout(\data[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][0] .lut_mask = "ccec";
defparam \data[7][0] .operation_mode = "normal";
defparam \data[7][0] .output_mode = "comb_only";
defparam \data[7][0] .register_cascade_mode = "off";
defparam \data[7][0] .sum_lutc_input = "qfbk";
defparam \data[7][0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [1]),
	.regout(),
	.ddioregout(),
	.padio(datain[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[1]~I .ddio_mode = "none";
defparam \datain[1]~I .input_async_reset = "none";
defparam \datain[1]~I .input_power_up = "low";
defparam \datain[1]~I .input_register_mode = "none";
defparam \datain[1]~I .input_sync_reset = "none";
defparam \datain[1]~I .oe_async_reset = "none";
defparam \datain[1]~I .oe_power_up = "low";
defparam \datain[1]~I .oe_register_mode = "none";
defparam \datain[1]~I .oe_sync_reset = "none";
defparam \datain[1]~I .operation_mode = "input";
defparam \datain[1]~I .output_async_reset = "none";
defparam \datain[1]~I .output_power_up = "low";
defparam \datain[1]~I .output_register_mode = "none";
defparam \datain[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y24_N2
stratix_lcell \data[29][1] (
// Equation(s):
// \data[29][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][1] .lut_mask = "0000";
defparam \data[29][1] .operation_mode = "normal";
defparam \data[29][1] .output_mode = "reg_only";
defparam \data[29][1] .register_cascade_mode = "off";
defparam \data[29][1] .sum_lutc_input = "datac";
defparam \data[29][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N4
stratix_lcell \data[13][1] (
// Equation(s):
// \Mux96~0  = (\Mux93~188_combout  & ((\Mux93~194_combout ) # ((data[13][1])))) # (!\Mux93~188_combout  & (!\Mux93~194_combout  & ((\data[29][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [1]),
	.datad(\data[29][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~0 ),
	.regout(\data[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][1] .lut_mask = "b9a8";
defparam \data[13][1] .operation_mode = "normal";
defparam \data[13][1] .output_mode = "comb_only";
defparam \data[13][1] .register_cascade_mode = "off";
defparam \data[13][1] .sum_lutc_input = "qfbk";
defparam \data[13][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N8
stratix_lcell \data[12][1] (
// Equation(s):
// \data[12][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][1] .lut_mask = "0000";
defparam \data[12][1] .operation_mode = "normal";
defparam \data[12][1] .output_mode = "reg_only";
defparam \data[12][1] .register_cascade_mode = "off";
defparam \data[12][1] .sum_lutc_input = "datac";
defparam \data[12][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N4
stratix_lcell \data[28][1] (
// Equation(s):
// \Mux96~1  = (\Mux96~0  & (((\data[12][1]~regout )) # (!\Mux93~194_combout ))) # (!\Mux96~0  & (\Mux93~194_combout  & (data[28][1])))

	.clk(\clk~combout ),
	.dataa(\Mux96~0 ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [1]),
	.datad(\data[12][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~1 ),
	.regout(\data[28][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][1] .lut_mask = "ea62";
defparam \data[28][1] .operation_mode = "normal";
defparam \data[28][1] .output_mode = "comb_only";
defparam \data[28][1] .register_cascade_mode = "off";
defparam \data[28][1] .sum_lutc_input = "qfbk";
defparam \data[28][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N9
stratix_lcell \data[21][1] (
// Equation(s):
// \Mux96~2  = (\Mux93~156_combout  & (\Mux93~193_combout )) # (!\Mux93~156_combout  & ((\Mux93~193_combout  & (data[21][1])) # (!\Mux93~193_combout  & ((\Mux96~1 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~1 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~2 ),
	.regout(\data[21][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][1] .lut_mask = "d9c8";
defparam \data[21][1] .operation_mode = "normal";
defparam \data[21][1] .output_mode = "comb_only";
defparam \data[21][1] .register_cascade_mode = "off";
defparam \data[21][1] .sum_lutc_input = "qfbk";
defparam \data[21][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N0
stratix_lcell \data[5][1] (
// Equation(s):
// \data[5][1]~regout  = DFFEAS((((\datain~combout [1]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][1] .lut_mask = "ff00";
defparam \data[5][1] .operation_mode = "normal";
defparam \data[5][1] .output_mode = "reg_only";
defparam \data[5][1] .register_cascade_mode = "off";
defparam \data[5][1] .sum_lutc_input = "datac";
defparam \data[5][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y26_N2
stratix_lcell \data[20][1] (
// Equation(s):
// \Mux96~3  = (\Mux93~156_combout  & ((\Mux96~2  & ((\data[5][1]~regout ))) # (!\Mux96~2  & (data[20][1])))) # (!\Mux93~156_combout  & (\Mux96~2 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux96~2 ),
	.datac(\datain~combout [1]),
	.datad(\data[5][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~3 ),
	.regout(\data[20][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][1] .lut_mask = "ec64";
defparam \data[20][1] .operation_mode = "normal";
defparam \data[20][1] .output_mode = "comb_only";
defparam \data[20][1] .register_cascade_mode = "off";
defparam \data[20][1] .sum_lutc_input = "qfbk";
defparam \data[20][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N8
stratix_lcell \data[4][1] (
// Equation(s):
// \Mux96~4  = (\Mux93~190_combout  & (((data[4][1]) # (\Mux93~192_combout )))) # (!\Mux93~190_combout  & (\Mux96~3  & ((!\Mux93~192_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux96~3 ),
	.datab(\Mux93~190_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~192_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~4 ),
	.regout(\data[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][1] .lut_mask = "cce2";
defparam \data[4][1] .operation_mode = "normal";
defparam \data[4][1] .output_mode = "comb_only";
defparam \data[4][1] .register_cascade_mode = "off";
defparam \data[4][1] .sum_lutc_input = "qfbk";
defparam \data[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N3
stratix_lcell \data[8][1] (
// Equation(s):
// \data[8][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][1] .lut_mask = "0000";
defparam \data[8][1] .operation_mode = "normal";
defparam \data[8][1] .output_mode = "reg_only";
defparam \data[8][1] .register_cascade_mode = "off";
defparam \data[8][1] .sum_lutc_input = "datac";
defparam \data[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N7
stratix_lcell \data[32][1] (
// Equation(s):
// \data[32][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][1] .lut_mask = "0000";
defparam \data[32][1] .operation_mode = "normal";
defparam \data[32][1] .output_mode = "reg_only";
defparam \data[32][1] .register_cascade_mode = "off";
defparam \data[32][1] .sum_lutc_input = "datac";
defparam \data[32][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y19_N2
stratix_lcell \data[33][1] (
// Equation(s):
// \Mux96~5  = (\Mux93~206_combout  & (((\data[32][1]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][1])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [1]),
	.datad(\data[32][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~5 ),
	.regout(\data[33][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][1] .lut_mask = "ea62";
defparam \data[33][1] .operation_mode = "normal";
defparam \data[33][1] .output_mode = "comb_only";
defparam \data[33][1] .register_cascade_mode = "off";
defparam \data[33][1] .sum_lutc_input = "qfbk";
defparam \data[33][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y19_N8
stratix_lcell \data[0][1] (
// Equation(s):
// \data[0][1]~regout  = DFFEAS((((\datain~combout [1]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][1] .lut_mask = "ff00";
defparam \data[0][1] .operation_mode = "normal";
defparam \data[0][1] .output_mode = "reg_only";
defparam \data[0][1] .register_cascade_mode = "off";
defparam \data[0][1] .sum_lutc_input = "datac";
defparam \data[0][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y19_N8
stratix_lcell \data[1][1] (
// Equation(s):
// \Mux96~6  = (\Mux93~207_combout  & ((\Mux96~5  & ((\data[0][1]~regout ))) # (!\Mux96~5  & (data[1][1])))) # (!\Mux93~207_combout  & (\Mux96~5 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\Mux96~5 ),
	.datac(\datain~combout [1]),
	.datad(\data[0][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~6 ),
	.regout(\data[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][1] .lut_mask = "ec64";
defparam \data[1][1] .operation_mode = "normal";
defparam \data[1][1] .output_mode = "comb_only";
defparam \data[1][1] .register_cascade_mode = "off";
defparam \data[1][1] .sum_lutc_input = "qfbk";
defparam \data[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N7
stratix_lcell \data[16][1] (
// Equation(s):
// \Mux96~7  = (\Mux93~201_combout  & (((\Mux93~208_combout )))) # (!\Mux93~201_combout  & ((\Mux93~208_combout  & (\Mux96~6 )) # (!\Mux93~208_combout  & ((data[16][1])))))

	.clk(\clk~combout ),
	.dataa(\Mux96~6 ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~208_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~7 ),
	.regout(\data[16][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][1] .lut_mask = "ee30";
defparam \data[16][1] .operation_mode = "normal";
defparam \data[16][1] .output_mode = "comb_only";
defparam \data[16][1] .register_cascade_mode = "off";
defparam \data[16][1] .sum_lutc_input = "qfbk";
defparam \data[16][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N6
stratix_lcell \data[17][1] (
// Equation(s):
// \data[17][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~58_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][1] .lut_mask = "0000";
defparam \data[17][1] .operation_mode = "normal";
defparam \data[17][1] .output_mode = "reg_only";
defparam \data[17][1] .register_cascade_mode = "off";
defparam \data[17][1] .sum_lutc_input = "datac";
defparam \data[17][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N2
stratix_lcell \data[25][1] (
// Equation(s):
// \Mux96~8  = (\Mux96~7  & (((\data[17][1]~regout )) # (!\Mux93~201_combout ))) # (!\Mux96~7  & (\Mux93~201_combout  & (data[25][1])))

	.clk(\clk~combout ),
	.dataa(\Mux96~7 ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [1]),
	.datad(\data[17][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~8 ),
	.regout(\data[25][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][1] .lut_mask = "ea62";
defparam \data[25][1] .operation_mode = "normal";
defparam \data[25][1] .output_mode = "comb_only";
defparam \data[25][1] .register_cascade_mode = "off";
defparam \data[25][1] .sum_lutc_input = "qfbk";
defparam \data[25][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N0
stratix_lcell \data[9][1] (
// Equation(s):
// \Mux96~9  = (\Mux93~198_combout  & (!\Mux93~138_combout )) # (!\Mux93~198_combout  & ((\Mux93~138_combout  & ((\Mux96~8 ))) # (!\Mux93~138_combout  & (data[9][1]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~8 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~9 ),
	.regout(\data[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][1] .lut_mask = "7632";
defparam \data[9][1] .operation_mode = "normal";
defparam \data[9][1] .output_mode = "comb_only";
defparam \data[9][1] .register_cascade_mode = "off";
defparam \data[9][1] .sum_lutc_input = "qfbk";
defparam \data[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y23_N5
stratix_lcell \data[24][1] (
// Equation(s):
// \Mux96~10  = (\Mux93~198_combout  & ((\Mux96~9  & (\data[8][1]~regout )) # (!\Mux96~9  & ((data[24][1]))))) # (!\Mux93~198_combout  & (((\Mux96~9 ))))

	.clk(\clk~combout ),
	.dataa(\data[8][1]~regout ),
	.datab(\Mux93~198_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~9 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~10 ),
	.regout(\data[24][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][1] .lut_mask = "bbc0";
defparam \data[24][1] .operation_mode = "normal";
defparam \data[24][1] .output_mode = "comb_only";
defparam \data[24][1] .register_cascade_mode = "off";
defparam \data[24][1] .sum_lutc_input = "qfbk";
defparam \data[24][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N1
stratix_lcell \data[35][1] (
// Equation(s):
// \Mux96~11  = (\Mux96~4  & (((\Mux96~10 )) # (!\Mux93~192_combout ))) # (!\Mux96~4  & (\Mux93~192_combout  & (data[35][1])))

	.clk(\clk~combout ),
	.dataa(\Mux96~4 ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~10 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~11 ),
	.regout(\data[35][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][1] .lut_mask = "ea62";
defparam \data[35][1] .operation_mode = "normal";
defparam \data[35][1] .output_mode = "comb_only";
defparam \data[35][1] .register_cascade_mode = "off";
defparam \data[35][1] .sum_lutc_input = "qfbk";
defparam \data[35][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N6
stratix_lcell \data[11][1] (
// Equation(s):
// \data[11][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][1] .lut_mask = "0000";
defparam \data[11][1] .operation_mode = "normal";
defparam \data[11][1] .output_mode = "reg_only";
defparam \data[11][1] .register_cascade_mode = "off";
defparam \data[11][1] .sum_lutc_input = "datac";
defparam \data[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N3
stratix_lcell \data[6][1] (
// Equation(s):
// \data[6][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][1] .lut_mask = "0000";
defparam \data[6][1] .operation_mode = "normal";
defparam \data[6][1] .output_mode = "reg_only";
defparam \data[6][1] .register_cascade_mode = "off";
defparam \data[6][1] .sum_lutc_input = "datac";
defparam \data[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N0
stratix_lcell \data[27][1] (
// Equation(s):
// \Mux96~12  = (\Mux93~282_combout  & (((\Mux93~281_combout )))) # (!\Mux93~282_combout  & ((\Mux93~281_combout  & ((data[27][1]))) # (!\Mux93~281_combout  & (\data[6][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[6][1]~regout ),
	.datab(\Mux93~282_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~281_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~12 ),
	.regout(\data[27][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][1] .lut_mask = "fc22";
defparam \data[27][1] .operation_mode = "normal";
defparam \data[27][1] .output_mode = "comb_only";
defparam \data[27][1] .register_cascade_mode = "off";
defparam \data[27][1] .sum_lutc_input = "qfbk";
defparam \data[27][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N5
stratix_lcell \data[26][1] (
// Equation(s):
// \Mux96~13  = (\Mux93~282_combout  & ((\Mux96~12  & (\data[11][1]~regout )) # (!\Mux96~12  & ((data[26][1]))))) # (!\Mux93~282_combout  & (((\Mux96~12 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\data[11][1]~regout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~13 ),
	.regout(\data[26][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][1] .lut_mask = "dda0";
defparam \data[26][1] .operation_mode = "normal";
defparam \data[26][1] .output_mode = "comb_only";
defparam \data[26][1] .register_cascade_mode = "off";
defparam \data[26][1] .sum_lutc_input = "qfbk";
defparam \data[26][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N0
stratix_lcell \data[19][1] (
// Equation(s):
// \Mux96~14  = (\Mux93~280_combout  & (((\Mux93~253_combout )))) # (!\Mux93~280_combout  & ((\Mux93~253_combout  & (\Mux96~13 )) # (!\Mux93~253_combout  & ((data[19][1])))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux96~13 ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~253_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~14 ),
	.regout(\data[19][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][1] .lut_mask = "ee50";
defparam \data[19][1] .operation_mode = "normal";
defparam \data[19][1] .output_mode = "comb_only";
defparam \data[19][1] .register_cascade_mode = "off";
defparam \data[19][1] .sum_lutc_input = "qfbk";
defparam \data[19][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N7
stratix_lcell \data[10][1] (
// Equation(s):
// \data[10][1]~regout  = DFFEAS((((\datain~combout [1]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~66_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][1] .lut_mask = "ff00";
defparam \data[10][1] .operation_mode = "normal";
defparam \data[10][1] .output_mode = "reg_only";
defparam \data[10][1] .register_cascade_mode = "off";
defparam \data[10][1] .sum_lutc_input = "datac";
defparam \data[10][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y20_N7
stratix_lcell \data[18][1] (
// Equation(s):
// \Mux96~15  = (\Mux93~280_combout  & ((\Mux96~14  & ((\data[10][1]~regout ))) # (!\Mux96~14  & (data[18][1])))) # (!\Mux93~280_combout  & (\Mux96~14 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux96~14 ),
	.datac(\datain~combout [1]),
	.datad(\data[10][1]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~15 ),
	.regout(\data[18][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][1] .lut_mask = "ec64";
defparam \data[18][1] .operation_mode = "normal";
defparam \data[18][1] .output_mode = "comb_only";
defparam \data[18][1] .register_cascade_mode = "off";
defparam \data[18][1] .sum_lutc_input = "qfbk";
defparam \data[18][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N2
stratix_lcell \data[2][1] (
// Equation(s):
// \Mux96~16  = (\Mux93~275_combout  & (\Mux93~276_combout )) # (!\Mux93~275_combout  & ((\Mux93~276_combout  & (data[2][1])) # (!\Mux93~276_combout  & ((\Mux96~15 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux93~276_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~15 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~16 ),
	.regout(\data[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][1] .lut_mask = "d9c8";
defparam \data[2][1] .operation_mode = "normal";
defparam \data[2][1] .output_mode = "comb_only";
defparam \data[2][1] .register_cascade_mode = "off";
defparam \data[2][1] .sum_lutc_input = "qfbk";
defparam \data[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N6
stratix_lcell \data[22][1] (
// Equation(s):
// \data[22][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][1] .lut_mask = "0000";
defparam \data[22][1] .operation_mode = "normal";
defparam \data[22][1] .output_mode = "reg_only";
defparam \data[22][1] .register_cascade_mode = "off";
defparam \data[22][1] .sum_lutc_input = "datac";
defparam \data[22][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N5
stratix_lcell \data[31][1] (
// Equation(s):
// \data[31][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][1] .lut_mask = "0000";
defparam \data[31][1] .operation_mode = "normal";
defparam \data[31][1] .output_mode = "reg_only";
defparam \data[31][1] .register_cascade_mode = "off";
defparam \data[31][1] .sum_lutc_input = "datac";
defparam \data[31][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N8
stratix_lcell \data[30][1] (
// Equation(s):
// \data[30][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , \datain~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][1] .lut_mask = "0000";
defparam \data[30][1] .operation_mode = "normal";
defparam \data[30][1] .output_mode = "reg_only";
defparam \data[30][1] .register_cascade_mode = "off";
defparam \data[30][1] .sum_lutc_input = "datac";
defparam \data[30][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N9
stratix_lcell \data[15][1] (
// Equation(s):
// \Mux96~17  = (\Mux93~288_combout  & (((data[15][1]) # (\Mux93~286_combout )))) # (!\Mux93~288_combout  & (\data[30][1]~regout  & ((!\Mux93~286_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~288_combout ),
	.datab(\data[30][1]~regout ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~286_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~17 ),
	.regout(\data[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][1] .lut_mask = "aae4";
defparam \data[15][1] .operation_mode = "normal";
defparam \data[15][1] .output_mode = "comb_only";
defparam \data[15][1] .register_cascade_mode = "off";
defparam \data[15][1] .sum_lutc_input = "qfbk";
defparam \data[15][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N6
stratix_lcell \data[34][1] (
// Equation(s):
// \Mux96~18  = (\Mux93~286_combout  & ((\Mux96~17  & (\data[31][1]~regout )) # (!\Mux96~17  & ((data[34][1]))))) # (!\Mux93~286_combout  & (((\Mux96~17 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\data[31][1]~regout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~17 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~18 ),
	.regout(\data[34][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][1] .lut_mask = "dda0";
defparam \data[34][1] .operation_mode = "normal";
defparam \data[34][1] .output_mode = "comb_only";
defparam \data[34][1] .register_cascade_mode = "off";
defparam \data[34][1] .sum_lutc_input = "qfbk";
defparam \data[34][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N6
stratix_lcell \data[23][1] (
// Equation(s):
// \Mux96~19  = (\Mux93~285_combout  & (((!\Mux93~270_combout )))) # (!\Mux93~285_combout  & ((\Mux93~270_combout  & (\Mux96~18 )) # (!\Mux93~270_combout  & ((data[23][1])))))

	.clk(\clk~combout ),
	.dataa(\Mux96~18 ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~270_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~19 ),
	.regout(\data[23][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][1] .lut_mask = "22fc";
defparam \data[23][1] .operation_mode = "normal";
defparam \data[23][1] .output_mode = "comb_only";
defparam \data[23][1] .register_cascade_mode = "off";
defparam \data[23][1] .sum_lutc_input = "qfbk";
defparam \data[23][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N5
stratix_lcell \data[14][1] (
// Equation(s):
// \Mux96~20  = (\Mux93~285_combout  & ((\Mux96~19  & (\data[22][1]~regout )) # (!\Mux96~19  & ((data[14][1]))))) # (!\Mux93~285_combout  & (((\Mux96~19 ))))

	.clk(\clk~combout ),
	.dataa(\data[22][1]~regout ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~19 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~20 ),
	.regout(\data[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][1] .lut_mask = "bbc0";
defparam \data[14][1] .operation_mode = "normal";
defparam \data[14][1] .output_mode = "comb_only";
defparam \data[14][1] .register_cascade_mode = "off";
defparam \data[14][1] .sum_lutc_input = "qfbk";
defparam \data[14][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N1
stratix_lcell \data[3][1] (
// Equation(s):
// \Mux96~21  = (\Mux96~16  & ((\Mux96~20 ) # ((!\Mux93~275_combout )))) # (!\Mux96~16  & (((data[3][1] & \Mux93~275_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux96~16 ),
	.datab(\Mux96~20 ),
	.datac(\datain~combout [1]),
	.datad(\Mux93~275_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~21 ),
	.regout(\data[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][1] .lut_mask = "d8aa";
defparam \data[3][1] .operation_mode = "normal";
defparam \data[3][1] .output_mode = "comb_only";
defparam \data[3][1] .register_cascade_mode = "off";
defparam \data[3][1] .sum_lutc_input = "qfbk";
defparam \data[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y20_N6
stratix_lcell \Mux96~22 (
// Equation(s):
// \Mux96~22_combout  = (\Mux93~274_combout  & (\Mux96~11 )) # (!\Mux93~274_combout  & (((\Mux96~21  & !\Mux93~289_combout ))))

	.clk(gnd),
	.dataa(\Mux96~11 ),
	.datab(\Mux96~21 ),
	.datac(\Mux93~289_combout ),
	.datad(\Mux93~274_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux96~22 .lut_mask = "aa0c";
defparam \Mux96~22 .operation_mode = "normal";
defparam \Mux96~22 .output_mode = "comb_only";
defparam \Mux96~22 .register_cascade_mode = "off";
defparam \Mux96~22 .sum_lutc_input = "datac";
defparam \Mux96~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N5
stratix_lcell \data[7][1] (
// Equation(s):
// \Mux96~23  = (\Mux96~22_combout ) # ((\Mux93~289_combout  & (!\Mux93~274_combout  & data[7][1])))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux93~274_combout ),
	.datac(\datain~combout [1]),
	.datad(\Mux96~22_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux96~23 ),
	.regout(\data[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][1] .lut_mask = "ff20";
defparam \data[7][1] .operation_mode = "normal";
defparam \data[7][1] .output_mode = "comb_only";
defparam \data[7][1] .register_cascade_mode = "off";
defparam \data[7][1] .sum_lutc_input = "qfbk";
defparam \data[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [2]),
	.regout(),
	.ddioregout(),
	.padio(datain[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[2]~I .ddio_mode = "none";
defparam \datain[2]~I .input_async_reset = "none";
defparam \datain[2]~I .input_power_up = "low";
defparam \datain[2]~I .input_register_mode = "none";
defparam \datain[2]~I .input_sync_reset = "none";
defparam \datain[2]~I .oe_async_reset = "none";
defparam \datain[2]~I .oe_power_up = "low";
defparam \datain[2]~I .oe_register_mode = "none";
defparam \datain[2]~I .oe_sync_reset = "none";
defparam \datain[2]~I .operation_mode = "input";
defparam \datain[2]~I .output_async_reset = "none";
defparam \datain[2]~I .output_power_up = "low";
defparam \datain[2]~I .output_register_mode = "none";
defparam \datain[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y26_N1
stratix_lcell \data[12][2] (
// Equation(s):
// \data[12][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][2] .lut_mask = "0000";
defparam \data[12][2] .operation_mode = "normal";
defparam \data[12][2] .output_mode = "reg_only";
defparam \data[12][2] .register_cascade_mode = "off";
defparam \data[12][2] .sum_lutc_input = "datac";
defparam \data[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y28_N2
stratix_lcell \data[29][2] (
// Equation(s):
// \data[29][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][2] .lut_mask = "0000";
defparam \data[29][2] .operation_mode = "normal";
defparam \data[29][2] .output_mode = "reg_only";
defparam \data[29][2] .register_cascade_mode = "off";
defparam \data[29][2] .sum_lutc_input = "datac";
defparam \data[29][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N5
stratix_lcell \data[28][2] (
// Equation(s):
// \Mux95~0  = (\Mux93~188_combout  & (\Mux93~194_combout )) # (!\Mux93~188_combout  & ((\Mux93~194_combout  & (data[28][2])) # (!\Mux93~194_combout  & ((\data[29][2]~regout )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[29][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~0 ),
	.regout(\data[28][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][2] .lut_mask = "d9c8";
defparam \data[28][2] .operation_mode = "normal";
defparam \data[28][2] .output_mode = "comb_only";
defparam \data[28][2] .register_cascade_mode = "off";
defparam \data[28][2] .sum_lutc_input = "qfbk";
defparam \data[28][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N1
stratix_lcell \data[13][2] (
// Equation(s):
// \Mux95~1  = (\Mux93~188_combout  & ((\Mux95~0  & (\data[12][2]~regout )) # (!\Mux95~0  & ((data[13][2]))))) # (!\Mux93~188_combout  & (((\Mux95~0 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\data[12][2]~regout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~0 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~1 ),
	.regout(\data[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][2] .lut_mask = "dda0";
defparam \data[13][2] .operation_mode = "normal";
defparam \data[13][2] .output_mode = "comb_only";
defparam \data[13][2] .register_cascade_mode = "off";
defparam \data[13][2] .sum_lutc_input = "qfbk";
defparam \data[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N3
stratix_lcell \data[20][2] (
// Equation(s):
// \Mux95~2  = (\Mux93~156_combout  & ((\Mux93~193_combout ) # ((data[20][2])))) # (!\Mux93~156_combout  & (!\Mux93~193_combout  & ((\Mux95~1 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~1 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~2 ),
	.regout(\data[20][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][2] .lut_mask = "b9a8";
defparam \data[20][2] .operation_mode = "normal";
defparam \data[20][2] .output_mode = "comb_only";
defparam \data[20][2] .register_cascade_mode = "off";
defparam \data[20][2] .sum_lutc_input = "qfbk";
defparam \data[20][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N6
stratix_lcell \data[5][2] (
// Equation(s):
// \data[5][2]~regout  = DFFEAS((((\datain~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][2] .lut_mask = "ff00";
defparam \data[5][2] .operation_mode = "normal";
defparam \data[5][2] .output_mode = "reg_only";
defparam \data[5][2] .register_cascade_mode = "off";
defparam \data[5][2] .sum_lutc_input = "datac";
defparam \data[5][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y24_N3
stratix_lcell \data[21][2] (
// Equation(s):
// \Mux95~3  = (\Mux95~2  & (((\data[5][2]~regout )) # (!\Mux93~193_combout ))) # (!\Mux95~2  & (\Mux93~193_combout  & (data[21][2])))

	.clk(\clk~combout ),
	.dataa(\Mux95~2 ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[5][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~3 ),
	.regout(\data[21][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][2] .lut_mask = "ea62";
defparam \data[21][2] .operation_mode = "normal";
defparam \data[21][2] .output_mode = "comb_only";
defparam \data[21][2] .register_cascade_mode = "off";
defparam \data[21][2] .sum_lutc_input = "qfbk";
defparam \data[21][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N6
stratix_lcell \data[35][2] (
// Equation(s):
// \Mux95~4  = (\Mux93~190_combout  & (\Mux93~192_combout )) # (!\Mux93~190_combout  & ((\Mux93~192_combout  & (data[35][2])) # (!\Mux93~192_combout  & ((\Mux95~3 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~3 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~4 ),
	.regout(\data[35][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][2] .lut_mask = "d9c8";
defparam \data[35][2] .operation_mode = "normal";
defparam \data[35][2] .output_mode = "comb_only";
defparam \data[35][2] .register_cascade_mode = "off";
defparam \data[35][2] .sum_lutc_input = "qfbk";
defparam \data[35][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N9
stratix_lcell \data[8][2] (
// Equation(s):
// \data[8][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][2] .lut_mask = "0000";
defparam \data[8][2] .operation_mode = "normal";
defparam \data[8][2] .output_mode = "reg_only";
defparam \data[8][2] .register_cascade_mode = "off";
defparam \data[8][2] .sum_lutc_input = "datac";
defparam \data[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y23_N5
stratix_lcell \data[17][2] (
// Equation(s):
// \data[17][2]~regout  = DFFEAS((((\datain~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~58_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][2] .lut_mask = "ff00";
defparam \data[17][2] .operation_mode = "normal";
defparam \data[17][2] .output_mode = "reg_only";
defparam \data[17][2] .register_cascade_mode = "off";
defparam \data[17][2] .sum_lutc_input = "datac";
defparam \data[17][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y18_N5
stratix_lcell \data[32][2] (
// Equation(s):
// \data[32][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][2] .lut_mask = "0000";
defparam \data[32][2] .operation_mode = "normal";
defparam \data[32][2] .output_mode = "reg_only";
defparam \data[32][2] .register_cascade_mode = "off";
defparam \data[32][2] .sum_lutc_input = "datac";
defparam \data[32][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N7
stratix_lcell \data[33][2] (
// Equation(s):
// \Mux95~5  = (\Mux93~206_combout  & (((\data[32][2]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][2])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[32][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~5 ),
	.regout(\data[33][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][2] .lut_mask = "ea62";
defparam \data[33][2] .operation_mode = "normal";
defparam \data[33][2] .output_mode = "comb_only";
defparam \data[33][2] .register_cascade_mode = "off";
defparam \data[33][2] .sum_lutc_input = "qfbk";
defparam \data[33][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N2
stratix_lcell \data[0][2] (
// Equation(s):
// \data[0][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][2] .lut_mask = "0000";
defparam \data[0][2] .operation_mode = "normal";
defparam \data[0][2] .output_mode = "reg_only";
defparam \data[0][2] .register_cascade_mode = "off";
defparam \data[0][2] .sum_lutc_input = "datac";
defparam \data[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N4
stratix_lcell \data[1][2] (
// Equation(s):
// \Mux95~6  = (\Mux93~207_combout  & ((\Mux95~5  & ((\data[0][2]~regout ))) # (!\Mux95~5  & (data[1][2])))) # (!\Mux93~207_combout  & (\Mux95~5 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\Mux95~5 ),
	.datac(\datain~combout [2]),
	.datad(\data[0][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~6 ),
	.regout(\data[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][2] .lut_mask = "ec64";
defparam \data[1][2] .operation_mode = "normal";
defparam \data[1][2] .output_mode = "comb_only";
defparam \data[1][2] .register_cascade_mode = "off";
defparam \data[1][2] .sum_lutc_input = "qfbk";
defparam \data[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N4
stratix_lcell \data[16][2] (
// Equation(s):
// \Mux95~7  = (\Mux93~208_combout  & ((\Mux95~6 ) # ((\Mux93~201_combout )))) # (!\Mux93~208_combout  & (((data[16][2] & !\Mux93~201_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~208_combout ),
	.datab(\Mux95~6 ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~201_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~7 ),
	.regout(\data[16][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][2] .lut_mask = "aad8";
defparam \data[16][2] .operation_mode = "normal";
defparam \data[16][2] .output_mode = "comb_only";
defparam \data[16][2] .register_cascade_mode = "off";
defparam \data[16][2] .sum_lutc_input = "qfbk";
defparam \data[16][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N1
stratix_lcell \data[25][2] (
// Equation(s):
// \Mux95~8  = (\Mux93~201_combout  & ((\Mux95~7  & (\data[17][2]~regout )) # (!\Mux95~7  & ((data[25][2]))))) # (!\Mux93~201_combout  & (((\Mux95~7 ))))

	.clk(\clk~combout ),
	.dataa(\data[17][2]~regout ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~7 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~8 ),
	.regout(\data[25][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][2] .lut_mask = "bbc0";
defparam \data[25][2] .operation_mode = "normal";
defparam \data[25][2] .output_mode = "comb_only";
defparam \data[25][2] .register_cascade_mode = "off";
defparam \data[25][2] .sum_lutc_input = "qfbk";
defparam \data[25][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N0
stratix_lcell \data[24][2] (
// Equation(s):
// \Mux95~9  = (\Mux93~198_combout  & (((data[24][2])) # (!\Mux93~138_combout ))) # (!\Mux93~198_combout  & (\Mux93~138_combout  & ((\Mux95~8 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~8 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~9 ),
	.regout(\data[24][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][2] .lut_mask = "e6a2";
defparam \data[24][2] .operation_mode = "normal";
defparam \data[24][2] .output_mode = "comb_only";
defparam \data[24][2] .register_cascade_mode = "off";
defparam \data[24][2] .sum_lutc_input = "qfbk";
defparam \data[24][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N9
stratix_lcell \data[9][2] (
// Equation(s):
// \Mux95~10  = (\Mux95~9  & ((\data[8][2]~regout ) # ((\Mux93~138_combout )))) # (!\Mux95~9  & (((data[9][2] & !\Mux93~138_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[8][2]~regout ),
	.datab(\Mux95~9 ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~138_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~10 ),
	.regout(\data[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][2] .lut_mask = "ccb8";
defparam \data[9][2] .operation_mode = "normal";
defparam \data[9][2] .output_mode = "comb_only";
defparam \data[9][2] .register_cascade_mode = "off";
defparam \data[9][2] .sum_lutc_input = "qfbk";
defparam \data[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N8
stratix_lcell \data[4][2] (
// Equation(s):
// \Mux95~11  = (\Mux93~190_combout  & ((\Mux95~4  & ((\Mux95~10 ))) # (!\Mux95~4  & (data[4][2])))) # (!\Mux93~190_combout  & (\Mux95~4 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux95~4 ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~10 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~11 ),
	.regout(\data[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][2] .lut_mask = "ec64";
defparam \data[4][2] .operation_mode = "normal";
defparam \data[4][2] .output_mode = "comb_only";
defparam \data[4][2] .register_cascade_mode = "off";
defparam \data[4][2] .sum_lutc_input = "qfbk";
defparam \data[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N8
stratix_lcell \data[31][2] (
// Equation(s):
// \data[31][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][2] .lut_mask = "0000";
defparam \data[31][2] .operation_mode = "normal";
defparam \data[31][2] .output_mode = "reg_only";
defparam \data[31][2] .register_cascade_mode = "off";
defparam \data[31][2] .sum_lutc_input = "datac";
defparam \data[31][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y27_N7
stratix_lcell \data[30][2] (
// Equation(s):
// \data[30][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][2] .lut_mask = "0000";
defparam \data[30][2] .operation_mode = "normal";
defparam \data[30][2] .output_mode = "reg_only";
defparam \data[30][2] .register_cascade_mode = "off";
defparam \data[30][2] .sum_lutc_input = "datac";
defparam \data[30][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y27_N0
stratix_lcell \data[34][2] (
// Equation(s):
// \Mux95~17  = (\Mux93~286_combout  & (((data[34][2]) # (\Mux93~288_combout )))) # (!\Mux93~286_combout  & (\data[30][2]~regout  & ((!\Mux93~288_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[30][2]~regout ),
	.datab(\Mux93~286_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~288_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~17 ),
	.regout(\data[34][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][2] .lut_mask = "cce2";
defparam \data[34][2] .operation_mode = "normal";
defparam \data[34][2] .output_mode = "comb_only";
defparam \data[34][2] .register_cascade_mode = "off";
defparam \data[34][2] .sum_lutc_input = "qfbk";
defparam \data[34][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N8
stratix_lcell \data[15][2] (
// Equation(s):
// \Mux95~18  = (\Mux93~288_combout  & ((\Mux95~17  & (\data[31][2]~regout )) # (!\Mux95~17  & ((data[15][2]))))) # (!\Mux93~288_combout  & (((\Mux95~17 ))))

	.clk(\clk~combout ),
	.dataa(\data[31][2]~regout ),
	.datab(\Mux93~288_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~17 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~18 ),
	.regout(\data[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][2] .lut_mask = "bbc0";
defparam \data[15][2] .operation_mode = "normal";
defparam \data[15][2] .output_mode = "comb_only";
defparam \data[15][2] .register_cascade_mode = "off";
defparam \data[15][2] .sum_lutc_input = "qfbk";
defparam \data[15][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N2
stratix_lcell \data[14][2] (
// Equation(s):
// \Mux95~19  = (\Mux93~285_combout  & (((data[14][2]) # (!\Mux93~270_combout )))) # (!\Mux93~285_combout  & (\Mux95~18  & ((\Mux93~270_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux95~18 ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~270_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~19 ),
	.regout(\data[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][2] .lut_mask = "e2cc";
defparam \data[14][2] .operation_mode = "normal";
defparam \data[14][2] .output_mode = "comb_only";
defparam \data[14][2] .register_cascade_mode = "off";
defparam \data[14][2] .sum_lutc_input = "qfbk";
defparam \data[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N4
stratix_lcell \data[22][2] (
// Equation(s):
// \data[22][2]~regout  = DFFEAS((((\datain~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][2] .lut_mask = "ff00";
defparam \data[22][2] .operation_mode = "normal";
defparam \data[22][2] .output_mode = "reg_only";
defparam \data[22][2] .register_cascade_mode = "off";
defparam \data[22][2] .sum_lutc_input = "datac";
defparam \data[22][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N9
stratix_lcell \data[23][2] (
// Equation(s):
// \Mux95~20  = (\Mux95~19  & ((\Mux93~270_combout ) # ((\data[22][2]~regout )))) # (!\Mux95~19  & (!\Mux93~270_combout  & (data[23][2])))

	.clk(\clk~combout ),
	.dataa(\Mux95~19 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[22][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~20 ),
	.regout(\data[23][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][2] .lut_mask = "ba98";
defparam \data[23][2] .operation_mode = "normal";
defparam \data[23][2] .output_mode = "comb_only";
defparam \data[23][2] .register_cascade_mode = "off";
defparam \data[23][2] .sum_lutc_input = "qfbk";
defparam \data[23][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N3
stratix_lcell \data[11][2] (
// Equation(s):
// \data[11][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][2] .lut_mask = "0000";
defparam \data[11][2] .operation_mode = "normal";
defparam \data[11][2] .output_mode = "reg_only";
defparam \data[11][2] .register_cascade_mode = "off";
defparam \data[11][2] .sum_lutc_input = "datac";
defparam \data[11][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N4
stratix_lcell \data[6][2] (
// Equation(s):
// \data[6][2]~regout  = DFFEAS((((\datain~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][2] .lut_mask = "ff00";
defparam \data[6][2] .operation_mode = "normal";
defparam \data[6][2] .output_mode = "reg_only";
defparam \data[6][2] .register_cascade_mode = "off";
defparam \data[6][2] .sum_lutc_input = "datac";
defparam \data[6][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N2
stratix_lcell \data[26][2] (
// Equation(s):
// \Mux95~12  = (\Mux93~282_combout  & ((\Mux93~281_combout ) # ((data[26][2])))) # (!\Mux93~282_combout  & (!\Mux93~281_combout  & ((\data[6][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[6][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~12 ),
	.regout(\data[26][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][2] .lut_mask = "b9a8";
defparam \data[26][2] .operation_mode = "normal";
defparam \data[26][2] .output_mode = "comb_only";
defparam \data[26][2] .register_cascade_mode = "off";
defparam \data[26][2] .sum_lutc_input = "qfbk";
defparam \data[26][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N4
stratix_lcell \data[27][2] (
// Equation(s):
// \Mux95~13  = (\Mux93~281_combout  & ((\Mux95~12  & (\data[11][2]~regout )) # (!\Mux95~12  & ((data[27][2]))))) # (!\Mux93~281_combout  & (((\Mux95~12 ))))

	.clk(\clk~combout ),
	.dataa(\data[11][2]~regout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~13 ),
	.regout(\data[27][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][2] .lut_mask = "bbc0";
defparam \data[27][2] .operation_mode = "normal";
defparam \data[27][2] .output_mode = "comb_only";
defparam \data[27][2] .register_cascade_mode = "off";
defparam \data[27][2] .sum_lutc_input = "qfbk";
defparam \data[27][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N7
stratix_lcell \data[19][2] (
// Equation(s):
// \data[19][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~65_combout , \datain~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[19][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][2] .lut_mask = "0000";
defparam \data[19][2] .operation_mode = "normal";
defparam \data[19][2] .output_mode = "reg_only";
defparam \data[19][2] .register_cascade_mode = "off";
defparam \data[19][2] .sum_lutc_input = "datac";
defparam \data[19][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N6
stratix_lcell \data[18][2] (
// Equation(s):
// \Mux95~14  = (\Mux93~280_combout  & ((\Mux93~253_combout ) # ((data[18][2])))) # (!\Mux93~280_combout  & (!\Mux93~253_combout  & ((\data[19][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [2]),
	.datad(\data[19][2]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~14 ),
	.regout(\data[18][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][2] .lut_mask = "b9a8";
defparam \data[18][2] .operation_mode = "normal";
defparam \data[18][2] .output_mode = "comb_only";
defparam \data[18][2] .register_cascade_mode = "off";
defparam \data[18][2] .sum_lutc_input = "qfbk";
defparam \data[18][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N5
stratix_lcell \data[10][2] (
// Equation(s):
// \Mux95~15  = (\Mux93~253_combout  & ((\Mux95~14  & ((data[10][2]))) # (!\Mux95~14  & (\Mux95~13 )))) # (!\Mux93~253_combout  & (((\Mux95~14 ))))

	.clk(\clk~combout ),
	.dataa(\Mux95~13 ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~14 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~15 ),
	.regout(\data[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][2] .lut_mask = "f388";
defparam \data[10][2] .operation_mode = "normal";
defparam \data[10][2] .output_mode = "comb_only";
defparam \data[10][2] .register_cascade_mode = "off";
defparam \data[10][2] .sum_lutc_input = "qfbk";
defparam \data[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N9
stratix_lcell \data[3][2] (
// Equation(s):
// \Mux95~16  = (\Mux93~275_combout  & (((data[3][2]) # (\Mux93~276_combout )))) # (!\Mux93~275_combout  & (\Mux95~15  & ((!\Mux93~276_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux95~15 ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~16 ),
	.regout(\data[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][2] .lut_mask = "aae4";
defparam \data[3][2] .operation_mode = "normal";
defparam \data[3][2] .output_mode = "comb_only";
defparam \data[3][2] .register_cascade_mode = "off";
defparam \data[3][2] .sum_lutc_input = "qfbk";
defparam \data[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N2
stratix_lcell \data[2][2] (
// Equation(s):
// \Mux95~21  = (\Mux93~276_combout  & ((\Mux95~16  & (\Mux95~20 )) # (!\Mux95~16  & ((data[2][2]))))) # (!\Mux93~276_combout  & (((\Mux95~16 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~276_combout ),
	.datab(\Mux95~20 ),
	.datac(\datain~combout [2]),
	.datad(\Mux95~16 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~21 ),
	.regout(\data[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][2] .lut_mask = "dda0";
defparam \data[2][2] .operation_mode = "normal";
defparam \data[2][2] .output_mode = "comb_only";
defparam \data[2][2] .register_cascade_mode = "off";
defparam \data[2][2] .sum_lutc_input = "qfbk";
defparam \data[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N1
stratix_lcell \Mux95~22 (
// Equation(s):
// \Mux95~22_combout  = (\Mux93~274_combout  & (\Mux95~11 )) # (!\Mux93~274_combout  & (((\Mux95~21  & !\Mux93~289_combout ))))

	.clk(gnd),
	.dataa(\Mux95~11 ),
	.datab(\Mux95~21 ),
	.datac(\Mux93~274_combout ),
	.datad(\Mux93~289_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux95~22 .lut_mask = "a0ac";
defparam \Mux95~22 .operation_mode = "normal";
defparam \Mux95~22 .output_mode = "comb_only";
defparam \Mux95~22 .register_cascade_mode = "off";
defparam \Mux95~22 .sum_lutc_input = "datac";
defparam \Mux95~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N7
stratix_lcell \data[7][2] (
// Equation(s):
// \Mux95~23  = (\Mux95~22_combout ) # ((\Mux93~289_combout  & (data[7][2] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux95~22_combout ),
	.datac(\datain~combout [2]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux95~23 ),
	.regout(\data[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][2] .lut_mask = "ccec";
defparam \data[7][2] .operation_mode = "normal";
defparam \data[7][2] .output_mode = "comb_only";
defparam \data[7][2] .register_cascade_mode = "off";
defparam \data[7][2] .sum_lutc_input = "qfbk";
defparam \data[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [3]),
	.regout(),
	.ddioregout(),
	.padio(datain[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[3]~I .ddio_mode = "none";
defparam \datain[3]~I .input_async_reset = "none";
defparam \datain[3]~I .input_power_up = "low";
defparam \datain[3]~I .input_register_mode = "none";
defparam \datain[3]~I .input_sync_reset = "none";
defparam \datain[3]~I .oe_async_reset = "none";
defparam \datain[3]~I .oe_power_up = "low";
defparam \datain[3]~I .oe_register_mode = "none";
defparam \datain[3]~I .oe_sync_reset = "none";
defparam \datain[3]~I .operation_mode = "input";
defparam \datain[3]~I .output_async_reset = "none";
defparam \datain[3]~I .output_power_up = "low";
defparam \datain[3]~I .output_register_mode = "none";
defparam \datain[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X32_Y24_N4
stratix_lcell \data[5][3] (
// Equation(s):
// \data[5][3]~regout  = DFFEAS((((\datain~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][3] .lut_mask = "ff00";
defparam \data[5][3] .operation_mode = "normal";
defparam \data[5][3] .output_mode = "reg_only";
defparam \data[5][3] .register_cascade_mode = "off";
defparam \data[5][3] .sum_lutc_input = "datac";
defparam \data[5][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N3
stratix_lcell \data[12][3] (
// Equation(s):
// \data[12][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][3] .lut_mask = "0000";
defparam \data[12][3] .operation_mode = "normal";
defparam \data[12][3] .output_mode = "reg_only";
defparam \data[12][3] .register_cascade_mode = "off";
defparam \data[12][3] .sum_lutc_input = "datac";
defparam \data[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N8
stratix_lcell \data[29][3] (
// Equation(s):
// \data[29][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][3] .lut_mask = "0000";
defparam \data[29][3] .operation_mode = "normal";
defparam \data[29][3] .output_mode = "reg_only";
defparam \data[29][3] .register_cascade_mode = "off";
defparam \data[29][3] .sum_lutc_input = "datac";
defparam \data[29][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N5
stratix_lcell \data[13][3] (
// Equation(s):
// \Mux94~0  = (\Mux93~188_combout  & ((\Mux93~194_combout ) # ((data[13][3])))) # (!\Mux93~188_combout  & (!\Mux93~194_combout  & ((\data[29][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [3]),
	.datad(\data[29][3]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~0 ),
	.regout(\data[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][3] .lut_mask = "b9a8";
defparam \data[13][3] .operation_mode = "normal";
defparam \data[13][3] .output_mode = "comb_only";
defparam \data[13][3] .register_cascade_mode = "off";
defparam \data[13][3] .sum_lutc_input = "qfbk";
defparam \data[13][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y28_N7
stratix_lcell \data[28][3] (
// Equation(s):
// \Mux94~1  = (\Mux93~194_combout  & ((\Mux94~0  & (\data[12][3]~regout )) # (!\Mux94~0  & ((data[28][3]))))) # (!\Mux93~194_combout  & (((\Mux94~0 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~194_combout ),
	.datab(\data[12][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~0 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~1 ),
	.regout(\data[28][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][3] .lut_mask = "dda0";
defparam \data[28][3] .operation_mode = "normal";
defparam \data[28][3] .output_mode = "comb_only";
defparam \data[28][3] .register_cascade_mode = "off";
defparam \data[28][3] .sum_lutc_input = "qfbk";
defparam \data[28][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N4
stratix_lcell \data[21][3] (
// Equation(s):
// \Mux94~2  = (\Mux93~156_combout  & (\Mux93~193_combout )) # (!\Mux93~156_combout  & ((\Mux93~193_combout  & (data[21][3])) # (!\Mux93~193_combout  & ((\Mux94~1 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~1 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~2 ),
	.regout(\data[21][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][3] .lut_mask = "d9c8";
defparam \data[21][3] .operation_mode = "normal";
defparam \data[21][3] .output_mode = "comb_only";
defparam \data[21][3] .register_cascade_mode = "off";
defparam \data[21][3] .sum_lutc_input = "qfbk";
defparam \data[21][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N1
stratix_lcell \data[20][3] (
// Equation(s):
// \Mux94~3  = (\Mux93~156_combout  & ((\Mux94~2  & (\data[5][3]~regout )) # (!\Mux94~2  & ((data[20][3]))))) # (!\Mux93~156_combout  & (((\Mux94~2 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\data[5][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~2 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~3 ),
	.regout(\data[20][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][3] .lut_mask = "dda0";
defparam \data[20][3] .operation_mode = "normal";
defparam \data[20][3] .output_mode = "comb_only";
defparam \data[20][3] .register_cascade_mode = "off";
defparam \data[20][3] .sum_lutc_input = "qfbk";
defparam \data[20][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N2
stratix_lcell \data[4][3] (
// Equation(s):
// \Mux94~4  = (\Mux93~190_combout  & ((\Mux93~192_combout ) # ((data[4][3])))) # (!\Mux93~190_combout  & (!\Mux93~192_combout  & ((\Mux94~3 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~3 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~4 ),
	.regout(\data[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][3] .lut_mask = "b9a8";
defparam \data[4][3] .operation_mode = "normal";
defparam \data[4][3] .output_mode = "comb_only";
defparam \data[4][3] .register_cascade_mode = "off";
defparam \data[4][3] .sum_lutc_input = "qfbk";
defparam \data[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N5
stratix_lcell \data[16][3] (
// Equation(s):
// \data[16][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~57_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[16][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][3] .lut_mask = "0000";
defparam \data[16][3] .operation_mode = "normal";
defparam \data[16][3] .output_mode = "reg_only";
defparam \data[16][3] .register_cascade_mode = "off";
defparam \data[16][3] .sum_lutc_input = "datac";
defparam \data[16][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y23_N8
stratix_lcell \data[25][3] (
// Equation(s):
// \Mux94~7  = (\Mux93~201_combout  & (((data[25][3]) # (\Mux93~208_combout )))) # (!\Mux93~201_combout  & (\data[16][3]~regout  & ((!\Mux93~208_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~201_combout ),
	.datab(\data[16][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~208_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~7 ),
	.regout(\data[25][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][3] .lut_mask = "aae4";
defparam \data[25][3] .operation_mode = "normal";
defparam \data[25][3] .output_mode = "comb_only";
defparam \data[25][3] .register_cascade_mode = "off";
defparam \data[25][3] .sum_lutc_input = "qfbk";
defparam \data[25][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y18_N9
stratix_lcell \data[32][3] (
// Equation(s):
// \data[32][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][3] .lut_mask = "0000";
defparam \data[32][3] .operation_mode = "normal";
defparam \data[32][3] .output_mode = "reg_only";
defparam \data[32][3] .register_cascade_mode = "off";
defparam \data[32][3] .sum_lutc_input = "datac";
defparam \data[32][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N2
stratix_lcell \data[33][3] (
// Equation(s):
// \Mux94~5  = (\Mux93~206_combout  & (((\data[32][3]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][3])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [3]),
	.datad(\data[32][3]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~5 ),
	.regout(\data[33][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][3] .lut_mask = "ea62";
defparam \data[33][3] .operation_mode = "normal";
defparam \data[33][3] .output_mode = "comb_only";
defparam \data[33][3] .register_cascade_mode = "off";
defparam \data[33][3] .sum_lutc_input = "qfbk";
defparam \data[33][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N9
stratix_lcell \data[0][3] (
// Equation(s):
// \data[0][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][3] .lut_mask = "0000";
defparam \data[0][3] .operation_mode = "normal";
defparam \data[0][3] .output_mode = "reg_only";
defparam \data[0][3] .register_cascade_mode = "off";
defparam \data[0][3] .sum_lutc_input = "datac";
defparam \data[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N6
stratix_lcell \data[1][3] (
// Equation(s):
// \Mux94~6  = (\Mux93~207_combout  & ((\Mux94~5  & ((\data[0][3]~regout ))) # (!\Mux94~5  & (data[1][3])))) # (!\Mux93~207_combout  & (\Mux94~5 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\Mux94~5 ),
	.datac(\datain~combout [3]),
	.datad(\data[0][3]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~6 ),
	.regout(\data[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][3] .lut_mask = "ec64";
defparam \data[1][3] .operation_mode = "normal";
defparam \data[1][3] .output_mode = "comb_only";
defparam \data[1][3] .register_cascade_mode = "off";
defparam \data[1][3] .sum_lutc_input = "qfbk";
defparam \data[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N5
stratix_lcell \data[17][3] (
// Equation(s):
// \Mux94~8  = (\Mux94~7  & (((data[17][3]) # (!\Mux93~208_combout )))) # (!\Mux94~7  & (\Mux94~6  & ((\Mux93~208_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux94~7 ),
	.datab(\Mux94~6 ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~208_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~8 ),
	.regout(\data[17][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][3] .lut_mask = "e4aa";
defparam \data[17][3] .operation_mode = "normal";
defparam \data[17][3] .output_mode = "comb_only";
defparam \data[17][3] .register_cascade_mode = "off";
defparam \data[17][3] .sum_lutc_input = "qfbk";
defparam \data[17][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N8
stratix_lcell \data[9][3] (
// Equation(s):
// \Mux94~9  = (\Mux93~198_combout  & (!\Mux93~138_combout )) # (!\Mux93~198_combout  & ((\Mux93~138_combout  & ((\Mux94~8 ))) # (!\Mux93~138_combout  & (data[9][3]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~8 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~9 ),
	.regout(\data[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][3] .lut_mask = "7632";
defparam \data[9][3] .operation_mode = "normal";
defparam \data[9][3] .output_mode = "comb_only";
defparam \data[9][3] .register_cascade_mode = "off";
defparam \data[9][3] .sum_lutc_input = "qfbk";
defparam \data[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N8
stratix_lcell \data[8][3] (
// Equation(s):
// \data[8][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][3] .lut_mask = "0000";
defparam \data[8][3] .operation_mode = "normal";
defparam \data[8][3] .output_mode = "reg_only";
defparam \data[8][3] .register_cascade_mode = "off";
defparam \data[8][3] .sum_lutc_input = "datac";
defparam \data[8][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y23_N6
stratix_lcell \data[24][3] (
// Equation(s):
// \Mux94~10  = (\Mux94~9  & (((\data[8][3]~regout )) # (!\Mux93~198_combout ))) # (!\Mux94~9  & (\Mux93~198_combout  & (data[24][3])))

	.clk(\clk~combout ),
	.dataa(\Mux94~9 ),
	.datab(\Mux93~198_combout ),
	.datac(\datain~combout [3]),
	.datad(\data[8][3]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~10 ),
	.regout(\data[24][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][3] .lut_mask = "ea62";
defparam \data[24][3] .operation_mode = "normal";
defparam \data[24][3] .output_mode = "comb_only";
defparam \data[24][3] .register_cascade_mode = "off";
defparam \data[24][3] .sum_lutc_input = "qfbk";
defparam \data[24][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N0
stratix_lcell \data[35][3] (
// Equation(s):
// \Mux94~11  = (\Mux94~4  & (((\Mux94~10 )) # (!\Mux93~192_combout ))) # (!\Mux94~4  & (\Mux93~192_combout  & (data[35][3])))

	.clk(\clk~combout ),
	.dataa(\Mux94~4 ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~10 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~11 ),
	.regout(\data[35][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][3] .lut_mask = "ea62";
defparam \data[35][3] .operation_mode = "normal";
defparam \data[35][3] .output_mode = "comb_only";
defparam \data[35][3] .register_cascade_mode = "off";
defparam \data[35][3] .sum_lutc_input = "qfbk";
defparam \data[35][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N9
stratix_lcell \data[11][3] (
// Equation(s):
// \data[11][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][3] .lut_mask = "0000";
defparam \data[11][3] .operation_mode = "normal";
defparam \data[11][3] .output_mode = "reg_only";
defparam \data[11][3] .register_cascade_mode = "off";
defparam \data[11][3] .sum_lutc_input = "datac";
defparam \data[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N8
stratix_lcell \data[6][3] (
// Equation(s):
// \data[6][3]~regout  = DFFEAS((((\datain~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][3] .lut_mask = "ff00";
defparam \data[6][3] .operation_mode = "normal";
defparam \data[6][3] .output_mode = "reg_only";
defparam \data[6][3] .register_cascade_mode = "off";
defparam \data[6][3] .sum_lutc_input = "datac";
defparam \data[6][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y20_N9
stratix_lcell \data[27][3] (
// Equation(s):
// \Mux94~12  = (\Mux93~282_combout  & (((\Mux93~281_combout )))) # (!\Mux93~282_combout  & ((\Mux93~281_combout  & ((data[27][3]))) # (!\Mux93~281_combout  & (\data[6][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[6][3]~regout ),
	.datab(\Mux93~282_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~281_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~12 ),
	.regout(\data[27][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][3] .lut_mask = "fc22";
defparam \data[27][3] .operation_mode = "normal";
defparam \data[27][3] .output_mode = "comb_only";
defparam \data[27][3] .register_cascade_mode = "off";
defparam \data[27][3] .sum_lutc_input = "qfbk";
defparam \data[27][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N7
stratix_lcell \data[26][3] (
// Equation(s):
// \Mux94~13  = (\Mux93~282_combout  & ((\Mux94~12  & (\data[11][3]~regout )) # (!\Mux94~12  & ((data[26][3]))))) # (!\Mux93~282_combout  & (((\Mux94~12 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\data[11][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~13 ),
	.regout(\data[26][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][3] .lut_mask = "dda0";
defparam \data[26][3] .operation_mode = "normal";
defparam \data[26][3] .output_mode = "comb_only";
defparam \data[26][3] .register_cascade_mode = "off";
defparam \data[26][3] .sum_lutc_input = "qfbk";
defparam \data[26][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N9
stratix_lcell \data[19][3] (
// Equation(s):
// \Mux94~14  = (\Mux93~280_combout  & (((\Mux93~253_combout )))) # (!\Mux93~280_combout  & ((\Mux93~253_combout  & (\Mux94~13 )) # (!\Mux93~253_combout  & ((data[19][3])))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux94~13 ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~253_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~14 ),
	.regout(\data[19][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][3] .lut_mask = "ee50";
defparam \data[19][3] .operation_mode = "normal";
defparam \data[19][3] .output_mode = "comb_only";
defparam \data[19][3] .register_cascade_mode = "off";
defparam \data[19][3] .sum_lutc_input = "qfbk";
defparam \data[19][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N9
stratix_lcell \data[10][3] (
// Equation(s):
// \data[10][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~66_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][3] .lut_mask = "0000";
defparam \data[10][3] .operation_mode = "normal";
defparam \data[10][3] .output_mode = "reg_only";
defparam \data[10][3] .register_cascade_mode = "off";
defparam \data[10][3] .sum_lutc_input = "datac";
defparam \data[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N5
stratix_lcell \data[18][3] (
// Equation(s):
// \Mux94~15  = (\Mux93~280_combout  & ((\Mux94~14  & ((\data[10][3]~regout ))) # (!\Mux94~14  & (data[18][3])))) # (!\Mux93~280_combout  & (\Mux94~14 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux94~14 ),
	.datac(\datain~combout [3]),
	.datad(\data[10][3]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~15 ),
	.regout(\data[18][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][3] .lut_mask = "ec64";
defparam \data[18][3] .operation_mode = "normal";
defparam \data[18][3] .output_mode = "comb_only";
defparam \data[18][3] .register_cascade_mode = "off";
defparam \data[18][3] .sum_lutc_input = "qfbk";
defparam \data[18][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N9
stratix_lcell \data[2][3] (
// Equation(s):
// \Mux94~16  = (\Mux93~275_combout  & (\Mux93~276_combout )) # (!\Mux93~275_combout  & ((\Mux93~276_combout  & (data[2][3])) # (!\Mux93~276_combout  & ((\Mux94~15 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux93~276_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~15 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~16 ),
	.regout(\data[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][3] .lut_mask = "d9c8";
defparam \data[2][3] .operation_mode = "normal";
defparam \data[2][3] .output_mode = "comb_only";
defparam \data[2][3] .register_cascade_mode = "off";
defparam \data[2][3] .sum_lutc_input = "qfbk";
defparam \data[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N2
stratix_lcell \data[31][3] (
// Equation(s):
// \data[31][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][3] .lut_mask = "0000";
defparam \data[31][3] .operation_mode = "normal";
defparam \data[31][3] .output_mode = "reg_only";
defparam \data[31][3] .register_cascade_mode = "off";
defparam \data[31][3] .sum_lutc_input = "datac";
defparam \data[31][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N6
stratix_lcell \data[30][3] (
// Equation(s):
// \data[30][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , \datain~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][3] .lut_mask = "0000";
defparam \data[30][3] .operation_mode = "normal";
defparam \data[30][3] .output_mode = "reg_only";
defparam \data[30][3] .register_cascade_mode = "off";
defparam \data[30][3] .sum_lutc_input = "datac";
defparam \data[30][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N1
stratix_lcell \data[15][3] (
// Equation(s):
// \Mux94~17  = (\Mux93~288_combout  & (((data[15][3]) # (\Mux93~286_combout )))) # (!\Mux93~288_combout  & (\data[30][3]~regout  & ((!\Mux93~286_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~288_combout ),
	.datab(\data[30][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~286_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~17 ),
	.regout(\data[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][3] .lut_mask = "aae4";
defparam \data[15][3] .operation_mode = "normal";
defparam \data[15][3] .output_mode = "comb_only";
defparam \data[15][3] .register_cascade_mode = "off";
defparam \data[15][3] .sum_lutc_input = "qfbk";
defparam \data[15][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N5
stratix_lcell \data[34][3] (
// Equation(s):
// \Mux94~18  = (\Mux93~286_combout  & ((\Mux94~17  & (\data[31][3]~regout )) # (!\Mux94~17  & ((data[34][3]))))) # (!\Mux93~286_combout  & (((\Mux94~17 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\data[31][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~17 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~18 ),
	.regout(\data[34][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][3] .lut_mask = "dda0";
defparam \data[34][3] .operation_mode = "normal";
defparam \data[34][3] .output_mode = "comb_only";
defparam \data[34][3] .register_cascade_mode = "off";
defparam \data[34][3] .sum_lutc_input = "qfbk";
defparam \data[34][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N4
stratix_lcell \data[23][3] (
// Equation(s):
// \Mux94~19  = (\Mux93~270_combout  & (\Mux94~18  & ((!\Mux93~285_combout )))) # (!\Mux93~270_combout  & (((data[23][3]) # (\Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux94~18 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~19 ),
	.regout(\data[23][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][3] .lut_mask = "33b8";
defparam \data[23][3] .operation_mode = "normal";
defparam \data[23][3] .output_mode = "comb_only";
defparam \data[23][3] .register_cascade_mode = "off";
defparam \data[23][3] .sum_lutc_input = "qfbk";
defparam \data[23][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N1
stratix_lcell \data[22][3] (
// Equation(s):
// \data[22][3]~regout  = DFFEAS((((\datain~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][3] .lut_mask = "ff00";
defparam \data[22][3] .operation_mode = "normal";
defparam \data[22][3] .output_mode = "reg_only";
defparam \data[22][3] .register_cascade_mode = "off";
defparam \data[22][3] .sum_lutc_input = "datac";
defparam \data[22][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y24_N9
stratix_lcell \data[14][3] (
// Equation(s):
// \Mux94~20  = (\Mux94~19  & ((\data[22][3]~regout ) # ((!\Mux93~285_combout )))) # (!\Mux94~19  & (((data[14][3] & \Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux94~19 ),
	.datab(\data[22][3]~regout ),
	.datac(\datain~combout [3]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~20 ),
	.regout(\data[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][3] .lut_mask = "d8aa";
defparam \data[14][3] .operation_mode = "normal";
defparam \data[14][3] .output_mode = "comb_only";
defparam \data[14][3] .register_cascade_mode = "off";
defparam \data[14][3] .sum_lutc_input = "qfbk";
defparam \data[14][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N7
stratix_lcell \data[3][3] (
// Equation(s):
// \Mux94~21  = (\Mux93~275_combout  & ((\Mux94~16  & ((\Mux94~20 ))) # (!\Mux94~16  & (data[3][3])))) # (!\Mux93~275_combout  & (\Mux94~16 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux94~16 ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~20 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~21 ),
	.regout(\data[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][3] .lut_mask = "ec64";
defparam \data[3][3] .operation_mode = "normal";
defparam \data[3][3] .output_mode = "comb_only";
defparam \data[3][3] .register_cascade_mode = "off";
defparam \data[3][3] .sum_lutc_input = "qfbk";
defparam \data[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y20_N8
stratix_lcell \Mux94~22 (
// Equation(s):
// \Mux94~22_combout  = (\Mux93~274_combout  & (((\Mux94~11 )))) # (!\Mux93~274_combout  & (!\Mux93~289_combout  & ((\Mux94~21 ))))

	.clk(gnd),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux93~274_combout ),
	.datac(\Mux94~11 ),
	.datad(\Mux94~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux94~22 .lut_mask = "d1c0";
defparam \Mux94~22 .operation_mode = "normal";
defparam \Mux94~22 .output_mode = "comb_only";
defparam \Mux94~22 .register_cascade_mode = "off";
defparam \Mux94~22 .sum_lutc_input = "datac";
defparam \Mux94~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N3
stratix_lcell \data[7][3] (
// Equation(s):
// \Mux94~23  = (\Mux94~22_combout ) # ((\Mux93~289_combout  & (!\Mux93~274_combout  & data[7][3])))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux93~274_combout ),
	.datac(\datain~combout [3]),
	.datad(\Mux94~22_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux94~23 ),
	.regout(\data[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][3] .lut_mask = "ff20";
defparam \data[7][3] .operation_mode = "normal";
defparam \data[7][3] .output_mode = "comb_only";
defparam \data[7][3] .register_cascade_mode = "off";
defparam \data[7][3] .sum_lutc_input = "qfbk";
defparam \data[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [4]),
	.regout(),
	.ddioregout(),
	.padio(datain[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[4]~I .ddio_mode = "none";
defparam \datain[4]~I .input_async_reset = "none";
defparam \datain[4]~I .input_power_up = "low";
defparam \datain[4]~I .input_register_mode = "none";
defparam \datain[4]~I .input_sync_reset = "none";
defparam \datain[4]~I .oe_async_reset = "none";
defparam \datain[4]~I .oe_power_up = "low";
defparam \datain[4]~I .oe_register_mode = "none";
defparam \datain[4]~I .oe_sync_reset = "none";
defparam \datain[4]~I .operation_mode = "input";
defparam \datain[4]~I .output_async_reset = "none";
defparam \datain[4]~I .output_power_up = "low";
defparam \datain[4]~I .output_register_mode = "none";
defparam \datain[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X35_Y21_N8
stratix_lcell \data[8][4] (
// Equation(s):
// \data[8][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][4] .lut_mask = "ff00";
defparam \data[8][4] .operation_mode = "normal";
defparam \data[8][4] .output_mode = "reg_only";
defparam \data[8][4] .register_cascade_mode = "off";
defparam \data[8][4] .sum_lutc_input = "datac";
defparam \data[8][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y23_N4
stratix_lcell \data[17][4] (
// Equation(s):
// \data[17][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~58_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][4] .lut_mask = "0000";
defparam \data[17][4] .operation_mode = "normal";
defparam \data[17][4] .output_mode = "reg_only";
defparam \data[17][4] .register_cascade_mode = "off";
defparam \data[17][4] .sum_lutc_input = "datac";
defparam \data[17][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N9
stratix_lcell \data[32][4] (
// Equation(s):
// \data[32][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][4] .lut_mask = "0000";
defparam \data[32][4] .operation_mode = "normal";
defparam \data[32][4] .output_mode = "reg_only";
defparam \data[32][4] .register_cascade_mode = "off";
defparam \data[32][4] .sum_lutc_input = "datac";
defparam \data[32][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N5
stratix_lcell \data[33][4] (
// Equation(s):
// \Mux93~295  = (\Mux93~206_combout  & (((\data[32][4]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][4])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [4]),
	.datad(\data[32][4]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~295 ),
	.regout(\data[33][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][4] .lut_mask = "ea62";
defparam \data[33][4] .operation_mode = "normal";
defparam \data[33][4] .output_mode = "comb_only";
defparam \data[33][4] .register_cascade_mode = "off";
defparam \data[33][4] .sum_lutc_input = "qfbk";
defparam \data[33][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y17_N5
stratix_lcell \data[0][4] (
// Equation(s):
// \data[0][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][4] .lut_mask = "ff00";
defparam \data[0][4] .operation_mode = "normal";
defparam \data[0][4] .output_mode = "reg_only";
defparam \data[0][4] .register_cascade_mode = "off";
defparam \data[0][4] .sum_lutc_input = "datac";
defparam \data[0][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X34_Y19_N7
stratix_lcell \data[1][4] (
// Equation(s):
// \Mux93~296  = (\Mux93~207_combout  & ((\Mux93~295  & ((\data[0][4]~regout ))) # (!\Mux93~295  & (data[1][4])))) # (!\Mux93~207_combout  & (\Mux93~295 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\Mux93~295 ),
	.datac(\datain~combout [4]),
	.datad(\data[0][4]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~296 ),
	.regout(\data[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][4] .lut_mask = "ec64";
defparam \data[1][4] .operation_mode = "normal";
defparam \data[1][4] .output_mode = "comb_only";
defparam \data[1][4] .register_cascade_mode = "off";
defparam \data[1][4] .sum_lutc_input = "qfbk";
defparam \data[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N6
stratix_lcell \data[16][4] (
// Equation(s):
// \Mux93~297  = (\Mux93~201_combout  & (((\Mux93~208_combout )))) # (!\Mux93~201_combout  & ((\Mux93~208_combout  & (\Mux93~296 )) # (!\Mux93~208_combout  & ((data[16][4])))))

	.clk(\clk~combout ),
	.dataa(\Mux93~296 ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~208_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~297 ),
	.regout(\data[16][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][4] .lut_mask = "ee30";
defparam \data[16][4] .operation_mode = "normal";
defparam \data[16][4] .output_mode = "comb_only";
defparam \data[16][4] .register_cascade_mode = "off";
defparam \data[16][4] .sum_lutc_input = "qfbk";
defparam \data[16][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N3
stratix_lcell \data[25][4] (
// Equation(s):
// \Mux93~298  = (\Mux93~201_combout  & ((\Mux93~297  & (\data[17][4]~regout )) # (!\Mux93~297  & ((data[25][4]))))) # (!\Mux93~201_combout  & (((\Mux93~297 ))))

	.clk(\clk~combout ),
	.dataa(\data[17][4]~regout ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~297 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~298 ),
	.regout(\data[25][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][4] .lut_mask = "bbc0";
defparam \data[25][4] .operation_mode = "normal";
defparam \data[25][4] .output_mode = "comb_only";
defparam \data[25][4] .register_cascade_mode = "off";
defparam \data[25][4] .sum_lutc_input = "qfbk";
defparam \data[25][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N5
stratix_lcell \data[24][4] (
// Equation(s):
// \Mux93~299  = (\Mux93~198_combout  & (((data[24][4])) # (!\Mux93~138_combout ))) # (!\Mux93~198_combout  & (\Mux93~138_combout  & ((\Mux93~298 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~298 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~299 ),
	.regout(\data[24][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][4] .lut_mask = "e6a2";
defparam \data[24][4] .operation_mode = "normal";
defparam \data[24][4] .output_mode = "comb_only";
defparam \data[24][4] .register_cascade_mode = "off";
defparam \data[24][4] .sum_lutc_input = "qfbk";
defparam \data[24][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N8
stratix_lcell \data[9][4] (
// Equation(s):
// \Mux93~300  = (\Mux93~138_combout  & (((\Mux93~299 )))) # (!\Mux93~138_combout  & ((\Mux93~299  & (\data[8][4]~regout )) # (!\Mux93~299  & ((data[9][4])))))

	.clk(\clk~combout ),
	.dataa(\data[8][4]~regout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~299 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~300 ),
	.regout(\data[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][4] .lut_mask = "ee30";
defparam \data[9][4] .operation_mode = "normal";
defparam \data[9][4] .output_mode = "comb_only";
defparam \data[9][4] .register_cascade_mode = "off";
defparam \data[9][4] .sum_lutc_input = "qfbk";
defparam \data[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N8
stratix_lcell \data[5][4] (
// Equation(s):
// \data[5][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][4] .lut_mask = "0000";
defparam \data[5][4] .operation_mode = "normal";
defparam \data[5][4] .output_mode = "reg_only";
defparam \data[5][4] .register_cascade_mode = "off";
defparam \data[5][4] .sum_lutc_input = "datac";
defparam \data[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N7
stratix_lcell \data[12][4] (
// Equation(s):
// \data[12][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][4] .lut_mask = "0000";
defparam \data[12][4] .operation_mode = "normal";
defparam \data[12][4] .output_mode = "reg_only";
defparam \data[12][4] .register_cascade_mode = "off";
defparam \data[12][4] .sum_lutc_input = "datac";
defparam \data[12][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y28_N9
stratix_lcell \data[29][4] (
// Equation(s):
// \data[29][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][4] .lut_mask = "ff00";
defparam \data[29][4] .operation_mode = "normal";
defparam \data[29][4] .output_mode = "reg_only";
defparam \data[29][4] .register_cascade_mode = "off";
defparam \data[29][4] .sum_lutc_input = "datac";
defparam \data[29][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y26_N3
stratix_lcell \data[28][4] (
// Equation(s):
// \Mux93~290  = (\Mux93~194_combout  & (((data[28][4]) # (\Mux93~188_combout )))) # (!\Mux93~194_combout  & (\data[29][4]~regout  & ((!\Mux93~188_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[29][4]~regout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~188_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~290 ),
	.regout(\data[28][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][4] .lut_mask = "cce2";
defparam \data[28][4] .operation_mode = "normal";
defparam \data[28][4] .output_mode = "comb_only";
defparam \data[28][4] .register_cascade_mode = "off";
defparam \data[28][4] .sum_lutc_input = "qfbk";
defparam \data[28][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N9
stratix_lcell \data[13][4] (
// Equation(s):
// \Mux93~291  = (\Mux93~188_combout  & ((\Mux93~290  & (\data[12][4]~regout )) # (!\Mux93~290  & ((data[13][4]))))) # (!\Mux93~188_combout  & (((\Mux93~290 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\data[12][4]~regout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~290 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~291 ),
	.regout(\data[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][4] .lut_mask = "dda0";
defparam \data[13][4] .operation_mode = "normal";
defparam \data[13][4] .output_mode = "comb_only";
defparam \data[13][4] .register_cascade_mode = "off";
defparam \data[13][4] .sum_lutc_input = "qfbk";
defparam \data[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N0
stratix_lcell \data[20][4] (
// Equation(s):
// \Mux93~292  = (\Mux93~193_combout  & (((\Mux93~156_combout )))) # (!\Mux93~193_combout  & ((\Mux93~156_combout  & ((data[20][4]))) # (!\Mux93~156_combout  & (\Mux93~291 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~193_combout ),
	.datab(\Mux93~291 ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~156_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~292 ),
	.regout(\data[20][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][4] .lut_mask = "fa44";
defparam \data[20][4] .operation_mode = "normal";
defparam \data[20][4] .output_mode = "comb_only";
defparam \data[20][4] .register_cascade_mode = "off";
defparam \data[20][4] .sum_lutc_input = "qfbk";
defparam \data[20][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N9
stratix_lcell \data[21][4] (
// Equation(s):
// \Mux93~293  = (\Mux93~193_combout  & ((\Mux93~292  & (\data[5][4]~regout )) # (!\Mux93~292  & ((data[21][4]))))) # (!\Mux93~193_combout  & (((\Mux93~292 ))))

	.clk(\clk~combout ),
	.dataa(\data[5][4]~regout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~292 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~293 ),
	.regout(\data[21][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][4] .lut_mask = "bbc0";
defparam \data[21][4] .operation_mode = "normal";
defparam \data[21][4] .output_mode = "comb_only";
defparam \data[21][4] .register_cascade_mode = "off";
defparam \data[21][4] .sum_lutc_input = "qfbk";
defparam \data[21][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N9
stratix_lcell \data[35][4] (
// Equation(s):
// \Mux93~294  = (\Mux93~190_combout  & (\Mux93~192_combout )) # (!\Mux93~190_combout  & ((\Mux93~192_combout  & (data[35][4])) # (!\Mux93~192_combout  & ((\Mux93~293 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~293 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~294 ),
	.regout(\data[35][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][4] .lut_mask = "d9c8";
defparam \data[35][4] .operation_mode = "normal";
defparam \data[35][4] .output_mode = "comb_only";
defparam \data[35][4] .register_cascade_mode = "off";
defparam \data[35][4] .sum_lutc_input = "qfbk";
defparam \data[35][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N4
stratix_lcell \data[4][4] (
// Equation(s):
// \Mux93~301  = (\Mux93~294  & ((\Mux93~300 ) # ((!\Mux93~190_combout )))) # (!\Mux93~294  & (((data[4][4] & \Mux93~190_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~300 ),
	.datab(\Mux93~294 ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~190_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~301 ),
	.regout(\data[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][4] .lut_mask = "b8cc";
defparam \data[4][4] .operation_mode = "normal";
defparam \data[4][4] .output_mode = "comb_only";
defparam \data[4][4] .register_cascade_mode = "off";
defparam \data[4][4] .sum_lutc_input = "qfbk";
defparam \data[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N5
stratix_lcell \data[19][4] (
// Equation(s):
// \data[19][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~65_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[19][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][4] .lut_mask = "0000";
defparam \data[19][4] .operation_mode = "normal";
defparam \data[19][4] .output_mode = "reg_only";
defparam \data[19][4] .register_cascade_mode = "off";
defparam \data[19][4] .sum_lutc_input = "datac";
defparam \data[19][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N0
stratix_lcell \data[18][4] (
// Equation(s):
// \Mux93~304  = (\Mux93~280_combout  & ((\Mux93~253_combout ) # ((data[18][4])))) # (!\Mux93~280_combout  & (!\Mux93~253_combout  & ((\data[19][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [4]),
	.datad(\data[19][4]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~304 ),
	.regout(\data[18][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][4] .lut_mask = "b9a8";
defparam \data[18][4] .operation_mode = "normal";
defparam \data[18][4] .output_mode = "comb_only";
defparam \data[18][4] .register_cascade_mode = "off";
defparam \data[18][4] .sum_lutc_input = "qfbk";
defparam \data[18][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N8
stratix_lcell \data[11][4] (
// Equation(s):
// \data[11][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][4] .lut_mask = "0000";
defparam \data[11][4] .operation_mode = "normal";
defparam \data[11][4] .output_mode = "reg_only";
defparam \data[11][4] .register_cascade_mode = "off";
defparam \data[11][4] .sum_lutc_input = "datac";
defparam \data[11][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N6
stratix_lcell \data[6][4] (
// Equation(s):
// \data[6][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][4] .lut_mask = "ff00";
defparam \data[6][4] .operation_mode = "normal";
defparam \data[6][4] .output_mode = "reg_only";
defparam \data[6][4] .register_cascade_mode = "off";
defparam \data[6][4] .sum_lutc_input = "datac";
defparam \data[6][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y20_N1
stratix_lcell \data[26][4] (
// Equation(s):
// \Mux93~302  = (\Mux93~282_combout  & (((data[26][4]) # (\Mux93~281_combout )))) # (!\Mux93~282_combout  & (\data[6][4]~regout  & ((!\Mux93~281_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\data[6][4]~regout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~281_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~302 ),
	.regout(\data[26][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][4] .lut_mask = "aae4";
defparam \data[26][4] .operation_mode = "normal";
defparam \data[26][4] .output_mode = "comb_only";
defparam \data[26][4] .register_cascade_mode = "off";
defparam \data[26][4] .sum_lutc_input = "qfbk";
defparam \data[26][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N8
stratix_lcell \data[27][4] (
// Equation(s):
// \Mux93~303  = (\Mux93~281_combout  & ((\Mux93~302  & (\data[11][4]~regout )) # (!\Mux93~302  & ((data[27][4]))))) # (!\Mux93~281_combout  & (((\Mux93~302 ))))

	.clk(\clk~combout ),
	.dataa(\data[11][4]~regout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~302 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~303 ),
	.regout(\data[27][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][4] .lut_mask = "bbc0";
defparam \data[27][4] .operation_mode = "normal";
defparam \data[27][4] .output_mode = "comb_only";
defparam \data[27][4] .register_cascade_mode = "off";
defparam \data[27][4] .sum_lutc_input = "qfbk";
defparam \data[27][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N2
stratix_lcell \data[10][4] (
// Equation(s):
// \Mux93~305  = (\Mux93~304  & (((data[10][4]) # (!\Mux93~253_combout )))) # (!\Mux93~304  & (\Mux93~303  & ((\Mux93~253_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~304 ),
	.datab(\Mux93~303 ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~253_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~305 ),
	.regout(\data[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][4] .lut_mask = "e4aa";
defparam \data[10][4] .operation_mode = "normal";
defparam \data[10][4] .output_mode = "comb_only";
defparam \data[10][4] .register_cascade_mode = "off";
defparam \data[10][4] .sum_lutc_input = "qfbk";
defparam \data[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N7
stratix_lcell \data[3][4] (
// Equation(s):
// \Mux93~306  = (\Mux93~275_combout  & (((data[3][4]) # (\Mux93~276_combout )))) # (!\Mux93~275_combout  & (\Mux93~305  & ((!\Mux93~276_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux93~305 ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~306 ),
	.regout(\data[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][4] .lut_mask = "aae4";
defparam \data[3][4] .operation_mode = "normal";
defparam \data[3][4] .output_mode = "comb_only";
defparam \data[3][4] .register_cascade_mode = "off";
defparam \data[3][4] .sum_lutc_input = "qfbk";
defparam \data[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y27_N9
stratix_lcell \data[30][4] (
// Equation(s):
// \data[30][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][4] .lut_mask = "ff00";
defparam \data[30][4] .operation_mode = "normal";
defparam \data[30][4] .output_mode = "reg_only";
defparam \data[30][4] .register_cascade_mode = "off";
defparam \data[30][4] .sum_lutc_input = "datac";
defparam \data[30][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N8
stratix_lcell \data[34][4] (
// Equation(s):
// \Mux93~307  = (\Mux93~286_combout  & (((data[34][4]) # (\Mux93~288_combout )))) # (!\Mux93~286_combout  & (\data[30][4]~regout  & ((!\Mux93~288_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[30][4]~regout ),
	.datab(\Mux93~286_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~288_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~307 ),
	.regout(\data[34][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][4] .lut_mask = "cce2";
defparam \data[34][4] .operation_mode = "normal";
defparam \data[34][4] .output_mode = "comb_only";
defparam \data[34][4] .register_cascade_mode = "off";
defparam \data[34][4] .sum_lutc_input = "qfbk";
defparam \data[34][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N4
stratix_lcell \data[31][4] (
// Equation(s):
// \data[31][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [4]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][4] .lut_mask = "0000";
defparam \data[31][4] .operation_mode = "normal";
defparam \data[31][4] .output_mode = "reg_only";
defparam \data[31][4] .register_cascade_mode = "off";
defparam \data[31][4] .sum_lutc_input = "datac";
defparam \data[31][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y25_N7
stratix_lcell \data[15][4] (
// Equation(s):
// \Mux93~308  = (\Mux93~288_combout  & ((\Mux93~307  & ((\data[31][4]~regout ))) # (!\Mux93~307  & (data[15][4])))) # (!\Mux93~288_combout  & (\Mux93~307 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~288_combout ),
	.datab(\Mux93~307 ),
	.datac(\datain~combout [4]),
	.datad(\data[31][4]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~308 ),
	.regout(\data[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][4] .lut_mask = "ec64";
defparam \data[15][4] .operation_mode = "normal";
defparam \data[15][4] .output_mode = "comb_only";
defparam \data[15][4] .register_cascade_mode = "off";
defparam \data[15][4] .sum_lutc_input = "qfbk";
defparam \data[15][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N3
stratix_lcell \data[14][4] (
// Equation(s):
// \Mux93~309  = (\Mux93~285_combout  & (((data[14][4]) # (!\Mux93~270_combout )))) # (!\Mux93~285_combout  & (\Mux93~308  & ((\Mux93~270_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~308 ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~270_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~309 ),
	.regout(\data[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][4] .lut_mask = "e2cc";
defparam \data[14][4] .operation_mode = "normal";
defparam \data[14][4] .output_mode = "comb_only";
defparam \data[14][4] .register_cascade_mode = "off";
defparam \data[14][4] .sum_lutc_input = "qfbk";
defparam \data[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N3
stratix_lcell \data[22][4] (
// Equation(s):
// \data[22][4]~regout  = DFFEAS((((\datain~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [4]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][4] .lut_mask = "ff00";
defparam \data[22][4] .operation_mode = "normal";
defparam \data[22][4] .output_mode = "reg_only";
defparam \data[22][4] .register_cascade_mode = "off";
defparam \data[22][4] .sum_lutc_input = "datac";
defparam \data[22][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y25_N4
stratix_lcell \data[23][4] (
// Equation(s):
// \Mux93~310  = (\Mux93~309  & ((\Mux93~270_combout ) # ((\data[22][4]~regout )))) # (!\Mux93~309  & (!\Mux93~270_combout  & (data[23][4])))

	.clk(\clk~combout ),
	.dataa(\Mux93~309 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [4]),
	.datad(\data[22][4]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~310 ),
	.regout(\data[23][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][4] .lut_mask = "ba98";
defparam \data[23][4] .operation_mode = "normal";
defparam \data[23][4] .output_mode = "comb_only";
defparam \data[23][4] .register_cascade_mode = "off";
defparam \data[23][4] .sum_lutc_input = "qfbk";
defparam \data[23][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N5
stratix_lcell \data[2][4] (
// Equation(s):
// \Mux93~311  = (\Mux93~306  & ((\Mux93~310 ) # ((!\Mux93~276_combout )))) # (!\Mux93~306  & (((data[2][4] & \Mux93~276_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~306 ),
	.datab(\Mux93~310 ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~311 ),
	.regout(\data[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][4] .lut_mask = "d8aa";
defparam \data[2][4] .operation_mode = "normal";
defparam \data[2][4] .output_mode = "comb_only";
defparam \data[2][4] .register_cascade_mode = "off";
defparam \data[2][4] .sum_lutc_input = "qfbk";
defparam \data[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N3
stratix_lcell \Mux93~312 (
// Equation(s):
// \Mux93~312_combout  = (\Mux93~274_combout  & (\Mux93~301 )) # (!\Mux93~274_combout  & (((\Mux93~311  & !\Mux93~289_combout ))))

	.clk(gnd),
	.dataa(\Mux93~301 ),
	.datab(\Mux93~311 ),
	.datac(\Mux93~274_combout ),
	.datad(\Mux93~289_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~312_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux93~312 .lut_mask = "a0ac";
defparam \Mux93~312 .operation_mode = "normal";
defparam \Mux93~312 .output_mode = "comb_only";
defparam \Mux93~312 .register_cascade_mode = "off";
defparam \Mux93~312 .sum_lutc_input = "datac";
defparam \Mux93~312 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N4
stratix_lcell \data[7][4] (
// Equation(s):
// \Mux93~313  = (\Mux93~312_combout ) # ((\Mux93~289_combout  & (data[7][4] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux93~312_combout ),
	.datac(\datain~combout [4]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux93~313 ),
	.regout(\data[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][4] .lut_mask = "ccec";
defparam \data[7][4] .operation_mode = "normal";
defparam \data[7][4] .output_mode = "comb_only";
defparam \data[7][4] .register_cascade_mode = "off";
defparam \data[7][4] .sum_lutc_input = "qfbk";
defparam \data[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [5]),
	.regout(),
	.ddioregout(),
	.padio(datain[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[5]~I .ddio_mode = "none";
defparam \datain[5]~I .input_async_reset = "none";
defparam \datain[5]~I .input_power_up = "low";
defparam \datain[5]~I .input_register_mode = "none";
defparam \datain[5]~I .input_sync_reset = "none";
defparam \datain[5]~I .oe_async_reset = "none";
defparam \datain[5]~I .oe_power_up = "low";
defparam \datain[5]~I .oe_register_mode = "none";
defparam \datain[5]~I .oe_sync_reset = "none";
defparam \datain[5]~I .operation_mode = "input";
defparam \datain[5]~I .output_async_reset = "none";
defparam \datain[5]~I .output_power_up = "low";
defparam \datain[5]~I .output_register_mode = "none";
defparam \datain[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X33_Y21_N1
stratix_lcell \data[10][5] (
// Equation(s):
// \data[10][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~66_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][5] .lut_mask = "0000";
defparam \data[10][5] .operation_mode = "normal";
defparam \data[10][5] .output_mode = "reg_only";
defparam \data[10][5] .register_cascade_mode = "off";
defparam \data[10][5] .sum_lutc_input = "datac";
defparam \data[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N0
stratix_lcell \data[11][5] (
// Equation(s):
// \data[11][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][5] .lut_mask = "0000";
defparam \data[11][5] .operation_mode = "normal";
defparam \data[11][5] .output_mode = "reg_only";
defparam \data[11][5] .register_cascade_mode = "off";
defparam \data[11][5] .sum_lutc_input = "datac";
defparam \data[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N2
stratix_lcell \data[6][5] (
// Equation(s):
// \data[6][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][5] .lut_mask = "0000";
defparam \data[6][5] .operation_mode = "normal";
defparam \data[6][5] .output_mode = "reg_only";
defparam \data[6][5] .register_cascade_mode = "off";
defparam \data[6][5] .sum_lutc_input = "datac";
defparam \data[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N5
stratix_lcell \data[27][5] (
// Equation(s):
// \Mux92~12  = (\Mux93~282_combout  & (((\Mux93~281_combout )))) # (!\Mux93~282_combout  & ((\Mux93~281_combout  & ((data[27][5]))) # (!\Mux93~281_combout  & (\data[6][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[6][5]~regout ),
	.datab(\Mux93~282_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~281_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~12 ),
	.regout(\data[27][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][5] .lut_mask = "fc22";
defparam \data[27][5] .operation_mode = "normal";
defparam \data[27][5] .output_mode = "comb_only";
defparam \data[27][5] .register_cascade_mode = "off";
defparam \data[27][5] .sum_lutc_input = "qfbk";
defparam \data[27][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N6
stratix_lcell \data[26][5] (
// Equation(s):
// \Mux92~13  = (\Mux93~282_combout  & ((\Mux92~12  & (\data[11][5]~regout )) # (!\Mux92~12  & ((data[26][5]))))) # (!\Mux93~282_combout  & (((\Mux92~12 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\data[11][5]~regout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~13 ),
	.regout(\data[26][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][5] .lut_mask = "dda0";
defparam \data[26][5] .operation_mode = "normal";
defparam \data[26][5] .output_mode = "comb_only";
defparam \data[26][5] .register_cascade_mode = "off";
defparam \data[26][5] .sum_lutc_input = "qfbk";
defparam \data[26][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N8
stratix_lcell \data[19][5] (
// Equation(s):
// \Mux92~14  = (\Mux93~280_combout  & (\Mux93~253_combout )) # (!\Mux93~280_combout  & ((\Mux93~253_combout  & ((\Mux92~13 ))) # (!\Mux93~253_combout  & (data[19][5]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~13 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~14 ),
	.regout(\data[19][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][5] .lut_mask = "dc98";
defparam \data[19][5] .operation_mode = "normal";
defparam \data[19][5] .output_mode = "comb_only";
defparam \data[19][5] .register_cascade_mode = "off";
defparam \data[19][5] .sum_lutc_input = "qfbk";
defparam \data[19][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N6
stratix_lcell \data[18][5] (
// Equation(s):
// \Mux92~15  = (\Mux93~280_combout  & ((\Mux92~14  & (\data[10][5]~regout )) # (!\Mux92~14  & ((data[18][5]))))) # (!\Mux93~280_combout  & (((\Mux92~14 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\data[10][5]~regout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~14 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~15 ),
	.regout(\data[18][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][5] .lut_mask = "dda0";
defparam \data[18][5] .operation_mode = "normal";
defparam \data[18][5] .output_mode = "comb_only";
defparam \data[18][5] .register_cascade_mode = "off";
defparam \data[18][5] .sum_lutc_input = "qfbk";
defparam \data[18][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N6
stratix_lcell \data[2][5] (
// Equation(s):
// \Mux92~16  = (\Mux93~276_combout  & (((data[2][5]) # (\Mux93~275_combout )))) # (!\Mux93~276_combout  & (\Mux92~15  & ((!\Mux93~275_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux92~15 ),
	.datab(\Mux93~276_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~275_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~16 ),
	.regout(\data[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][5] .lut_mask = "cce2";
defparam \data[2][5] .operation_mode = "normal";
defparam \data[2][5] .output_mode = "comb_only";
defparam \data[2][5] .register_cascade_mode = "off";
defparam \data[2][5] .sum_lutc_input = "qfbk";
defparam \data[2][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N8
stratix_lcell \data[22][5] (
// Equation(s):
// \data[22][5]~regout  = DFFEAS((((\datain~combout [5]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [5]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][5] .lut_mask = "ff00";
defparam \data[22][5] .operation_mode = "normal";
defparam \data[22][5] .output_mode = "reg_only";
defparam \data[22][5] .register_cascade_mode = "off";
defparam \data[22][5] .sum_lutc_input = "datac";
defparam \data[22][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y25_N9
stratix_lcell \data[31][5] (
// Equation(s):
// \data[31][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][5] .lut_mask = "0000";
defparam \data[31][5] .operation_mode = "normal";
defparam \data[31][5] .output_mode = "reg_only";
defparam \data[31][5] .register_cascade_mode = "off";
defparam \data[31][5] .sum_lutc_input = "datac";
defparam \data[31][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N1
stratix_lcell \data[30][5] (
// Equation(s):
// \data[30][5]~regout  = DFFEAS((((\datain~combout [5]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [5]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][5] .lut_mask = "ff00";
defparam \data[30][5] .operation_mode = "normal";
defparam \data[30][5] .output_mode = "reg_only";
defparam \data[30][5] .register_cascade_mode = "off";
defparam \data[30][5] .sum_lutc_input = "datac";
defparam \data[30][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N3
stratix_lcell \data[15][5] (
// Equation(s):
// \Mux92~17  = (\Mux93~286_combout  & (\Mux93~288_combout )) # (!\Mux93~286_combout  & ((\Mux93~288_combout  & (data[15][5])) # (!\Mux93~288_combout  & ((\data[30][5]~regout )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\Mux93~288_combout ),
	.datac(\datain~combout [5]),
	.datad(\data[30][5]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~17 ),
	.regout(\data[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][5] .lut_mask = "d9c8";
defparam \data[15][5] .operation_mode = "normal";
defparam \data[15][5] .output_mode = "comb_only";
defparam \data[15][5] .register_cascade_mode = "off";
defparam \data[15][5] .sum_lutc_input = "qfbk";
defparam \data[15][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N3
stratix_lcell \data[34][5] (
// Equation(s):
// \Mux92~18  = (\Mux93~286_combout  & ((\Mux92~17  & (\data[31][5]~regout )) # (!\Mux92~17  & ((data[34][5]))))) # (!\Mux93~286_combout  & (((\Mux92~17 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\data[31][5]~regout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~17 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~18 ),
	.regout(\data[34][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][5] .lut_mask = "dda0";
defparam \data[34][5] .operation_mode = "normal";
defparam \data[34][5] .output_mode = "comb_only";
defparam \data[34][5] .register_cascade_mode = "off";
defparam \data[34][5] .sum_lutc_input = "qfbk";
defparam \data[34][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N1
stratix_lcell \data[23][5] (
// Equation(s):
// \Mux92~19  = (\Mux93~270_combout  & (\Mux92~18  & ((!\Mux93~285_combout )))) # (!\Mux93~270_combout  & (((data[23][5]) # (\Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux92~18 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~19 ),
	.regout(\data[23][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][5] .lut_mask = "33b8";
defparam \data[23][5] .operation_mode = "normal";
defparam \data[23][5] .output_mode = "comb_only";
defparam \data[23][5] .register_cascade_mode = "off";
defparam \data[23][5] .sum_lutc_input = "qfbk";
defparam \data[23][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N2
stratix_lcell \data[14][5] (
// Equation(s):
// \Mux92~20  = (\Mux92~19  & ((\data[22][5]~regout ) # ((!\Mux93~285_combout )))) # (!\Mux92~19  & (((data[14][5] & \Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[22][5]~regout ),
	.datab(\Mux92~19 ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~20 ),
	.regout(\data[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][5] .lut_mask = "b8cc";
defparam \data[14][5] .operation_mode = "normal";
defparam \data[14][5] .output_mode = "comb_only";
defparam \data[14][5] .register_cascade_mode = "off";
defparam \data[14][5] .sum_lutc_input = "qfbk";
defparam \data[14][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N8
stratix_lcell \data[3][5] (
// Equation(s):
// \Mux92~21  = (\Mux93~275_combout  & ((\Mux92~16  & ((\Mux92~20 ))) # (!\Mux92~16  & (data[3][5])))) # (!\Mux93~275_combout  & (\Mux92~16 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux92~16 ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~20 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~21 ),
	.regout(\data[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][5] .lut_mask = "ec64";
defparam \data[3][5] .operation_mode = "normal";
defparam \data[3][5] .output_mode = "comb_only";
defparam \data[3][5] .register_cascade_mode = "off";
defparam \data[3][5] .sum_lutc_input = "qfbk";
defparam \data[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N7
stratix_lcell \data[8][5] (
// Equation(s):
// \data[8][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][5] .lut_mask = "0000";
defparam \data[8][5] .operation_mode = "normal";
defparam \data[8][5] .output_mode = "reg_only";
defparam \data[8][5] .register_cascade_mode = "off";
defparam \data[8][5] .sum_lutc_input = "datac";
defparam \data[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N0
stratix_lcell \data[32][5] (
// Equation(s):
// \data[32][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][5] .lut_mask = "0000";
defparam \data[32][5] .operation_mode = "normal";
defparam \data[32][5] .output_mode = "reg_only";
defparam \data[32][5] .register_cascade_mode = "off";
defparam \data[32][5] .sum_lutc_input = "datac";
defparam \data[32][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N3
stratix_lcell \data[33][5] (
// Equation(s):
// \Mux92~5  = (\Mux93~206_combout  & (((\data[32][5]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][5])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [5]),
	.datad(\data[32][5]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~5 ),
	.regout(\data[33][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][5] .lut_mask = "ea62";
defparam \data[33][5] .operation_mode = "normal";
defparam \data[33][5] .output_mode = "comb_only";
defparam \data[33][5] .register_cascade_mode = "off";
defparam \data[33][5] .sum_lutc_input = "qfbk";
defparam \data[33][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N0
stratix_lcell \data[0][5] (
// Equation(s):
// \data[0][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][5] .lut_mask = "0000";
defparam \data[0][5] .operation_mode = "normal";
defparam \data[0][5] .output_mode = "reg_only";
defparam \data[0][5] .register_cascade_mode = "off";
defparam \data[0][5] .sum_lutc_input = "datac";
defparam \data[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N1
stratix_lcell \data[1][5] (
// Equation(s):
// \Mux92~6  = (\Mux92~5  & ((\data[0][5]~regout ) # ((!\Mux93~207_combout )))) # (!\Mux92~5  & (((data[1][5] & \Mux93~207_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux92~5 ),
	.datab(\data[0][5]~regout ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~207_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~6 ),
	.regout(\data[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][5] .lut_mask = "d8aa";
defparam \data[1][5] .operation_mode = "normal";
defparam \data[1][5] .output_mode = "comb_only";
defparam \data[1][5] .register_cascade_mode = "off";
defparam \data[1][5] .sum_lutc_input = "qfbk";
defparam \data[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N9
stratix_lcell \data[16][5] (
// Equation(s):
// \data[16][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~57_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[16][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][5] .lut_mask = "0000";
defparam \data[16][5] .operation_mode = "normal";
defparam \data[16][5] .output_mode = "reg_only";
defparam \data[16][5] .register_cascade_mode = "off";
defparam \data[16][5] .sum_lutc_input = "datac";
defparam \data[16][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y22_N5
stratix_lcell \data[25][5] (
// Equation(s):
// \Mux92~7  = (\Mux93~208_combout  & (\Mux93~201_combout )) # (!\Mux93~208_combout  & ((\Mux93~201_combout  & (data[25][5])) # (!\Mux93~201_combout  & ((\data[16][5]~regout )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~208_combout ),
	.datab(\Mux93~201_combout ),
	.datac(\datain~combout [5]),
	.datad(\data[16][5]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~7 ),
	.regout(\data[25][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][5] .lut_mask = "d9c8";
defparam \data[25][5] .operation_mode = "normal";
defparam \data[25][5] .output_mode = "comb_only";
defparam \data[25][5] .register_cascade_mode = "off";
defparam \data[25][5] .sum_lutc_input = "qfbk";
defparam \data[25][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N4
stratix_lcell \data[17][5] (
// Equation(s):
// \Mux92~8  = (\Mux93~208_combout  & ((\Mux92~7  & ((data[17][5]))) # (!\Mux92~7  & (\Mux92~6 )))) # (!\Mux93~208_combout  & (((\Mux92~7 ))))

	.clk(\clk~combout ),
	.dataa(\Mux92~6 ),
	.datab(\Mux93~208_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~7 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~8 ),
	.regout(\data[17][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][5] .lut_mask = "f388";
defparam \data[17][5] .operation_mode = "normal";
defparam \data[17][5] .output_mode = "comb_only";
defparam \data[17][5] .register_cascade_mode = "off";
defparam \data[17][5] .sum_lutc_input = "qfbk";
defparam \data[17][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N7
stratix_lcell \data[9][5] (
// Equation(s):
// \Mux92~9  = (\Mux93~198_combout  & (!\Mux93~138_combout )) # (!\Mux93~198_combout  & ((\Mux93~138_combout  & ((\Mux92~8 ))) # (!\Mux93~138_combout  & (data[9][5]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~8 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~9 ),
	.regout(\data[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][5] .lut_mask = "7632";
defparam \data[9][5] .operation_mode = "normal";
defparam \data[9][5] .output_mode = "comb_only";
defparam \data[9][5] .register_cascade_mode = "off";
defparam \data[9][5] .sum_lutc_input = "qfbk";
defparam \data[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N2
stratix_lcell \data[24][5] (
// Equation(s):
// \Mux92~10  = (\Mux93~198_combout  & ((\Mux92~9  & (\data[8][5]~regout )) # (!\Mux92~9  & ((data[24][5]))))) # (!\Mux93~198_combout  & (((\Mux92~9 ))))

	.clk(\clk~combout ),
	.dataa(\data[8][5]~regout ),
	.datab(\Mux93~198_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~9 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~10 ),
	.regout(\data[24][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][5] .lut_mask = "bbc0";
defparam \data[24][5] .operation_mode = "normal";
defparam \data[24][5] .output_mode = "comb_only";
defparam \data[24][5] .register_cascade_mode = "off";
defparam \data[24][5] .sum_lutc_input = "qfbk";
defparam \data[24][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N5
stratix_lcell \data[5][5] (
// Equation(s):
// \data[5][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][5] .lut_mask = "0000";
defparam \data[5][5] .operation_mode = "normal";
defparam \data[5][5] .output_mode = "reg_only";
defparam \data[5][5] .register_cascade_mode = "off";
defparam \data[5][5] .sum_lutc_input = "datac";
defparam \data[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N6
stratix_lcell \data[29][5] (
// Equation(s):
// \data[29][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][5] .lut_mask = "0000";
defparam \data[29][5] .operation_mode = "normal";
defparam \data[29][5] .output_mode = "reg_only";
defparam \data[29][5] .register_cascade_mode = "off";
defparam \data[29][5] .sum_lutc_input = "datac";
defparam \data[29][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N3
stratix_lcell \data[13][5] (
// Equation(s):
// \Mux92~0  = (\Mux93~188_combout  & ((\Mux93~194_combout ) # ((data[13][5])))) # (!\Mux93~188_combout  & (!\Mux93~194_combout  & ((\data[29][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [5]),
	.datad(\data[29][5]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~0 ),
	.regout(\data[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][5] .lut_mask = "b9a8";
defparam \data[13][5] .operation_mode = "normal";
defparam \data[13][5] .output_mode = "comb_only";
defparam \data[13][5] .register_cascade_mode = "off";
defparam \data[13][5] .sum_lutc_input = "qfbk";
defparam \data[13][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N6
stratix_lcell \data[12][5] (
// Equation(s):
// \data[12][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [5]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][5] .lut_mask = "0000";
defparam \data[12][5] .operation_mode = "normal";
defparam \data[12][5] .output_mode = "reg_only";
defparam \data[12][5] .register_cascade_mode = "off";
defparam \data[12][5] .sum_lutc_input = "datac";
defparam \data[12][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y26_N2
stratix_lcell \data[28][5] (
// Equation(s):
// \Mux92~1  = (\Mux92~0  & (((\data[12][5]~regout )) # (!\Mux93~194_combout ))) # (!\Mux92~0  & (\Mux93~194_combout  & (data[28][5])))

	.clk(\clk~combout ),
	.dataa(\Mux92~0 ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [5]),
	.datad(\data[12][5]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~1 ),
	.regout(\data[28][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][5] .lut_mask = "ea62";
defparam \data[28][5] .operation_mode = "normal";
defparam \data[28][5] .output_mode = "comb_only";
defparam \data[28][5] .register_cascade_mode = "off";
defparam \data[28][5] .sum_lutc_input = "qfbk";
defparam \data[28][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N0
stratix_lcell \data[21][5] (
// Equation(s):
// \Mux92~2  = (\Mux93~156_combout  & (\Mux93~193_combout )) # (!\Mux93~156_combout  & ((\Mux93~193_combout  & (data[21][5])) # (!\Mux93~193_combout  & ((\Mux92~1 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~1 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~2 ),
	.regout(\data[21][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][5] .lut_mask = "d9c8";
defparam \data[21][5] .operation_mode = "normal";
defparam \data[21][5] .output_mode = "comb_only";
defparam \data[21][5] .register_cascade_mode = "off";
defparam \data[21][5] .sum_lutc_input = "qfbk";
defparam \data[21][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N7
stratix_lcell \data[20][5] (
// Equation(s):
// \Mux92~3  = (\Mux93~156_combout  & ((\Mux92~2  & (\data[5][5]~regout )) # (!\Mux92~2  & ((data[20][5]))))) # (!\Mux93~156_combout  & (((\Mux92~2 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\data[5][5]~regout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~2 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~3 ),
	.regout(\data[20][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][5] .lut_mask = "dda0";
defparam \data[20][5] .operation_mode = "normal";
defparam \data[20][5] .output_mode = "comb_only";
defparam \data[20][5] .register_cascade_mode = "off";
defparam \data[20][5] .sum_lutc_input = "qfbk";
defparam \data[20][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N9
stratix_lcell \data[4][5] (
// Equation(s):
// \Mux92~4  = (\Mux93~190_combout  & ((\Mux93~192_combout ) # ((data[4][5])))) # (!\Mux93~190_combout  & (!\Mux93~192_combout  & ((\Mux92~3 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~3 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~4 ),
	.regout(\data[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][5] .lut_mask = "b9a8";
defparam \data[4][5] .operation_mode = "normal";
defparam \data[4][5] .output_mode = "comb_only";
defparam \data[4][5] .register_cascade_mode = "off";
defparam \data[4][5] .sum_lutc_input = "qfbk";
defparam \data[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N5
stratix_lcell \data[35][5] (
// Equation(s):
// \Mux92~11  = (\Mux93~192_combout  & ((\Mux92~4  & (\Mux92~10 )) # (!\Mux92~4  & ((data[35][5]))))) # (!\Mux93~192_combout  & (((\Mux92~4 ))))

	.clk(\clk~combout ),
	.dataa(\Mux92~10 ),
	.datab(\Mux93~192_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux92~4 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~11 ),
	.regout(\data[35][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][5] .lut_mask = "bbc0";
defparam \data[35][5] .operation_mode = "normal";
defparam \data[35][5] .output_mode = "comb_only";
defparam \data[35][5] .register_cascade_mode = "off";
defparam \data[35][5] .sum_lutc_input = "qfbk";
defparam \data[35][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N6
stratix_lcell \Mux92~22 (
// Equation(s):
// \Mux92~22_combout  = (\Mux93~274_combout  & (((\Mux92~11 )))) # (!\Mux93~274_combout  & (\Mux92~21  & (!\Mux93~289_combout )))

	.clk(gnd),
	.dataa(\Mux92~21 ),
	.datab(\Mux93~274_combout ),
	.datac(\Mux93~289_combout ),
	.datad(\Mux92~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux92~22 .lut_mask = "ce02";
defparam \Mux92~22 .operation_mode = "normal";
defparam \Mux92~22 .output_mode = "comb_only";
defparam \Mux92~22 .register_cascade_mode = "off";
defparam \Mux92~22 .sum_lutc_input = "datac";
defparam \Mux92~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N2
stratix_lcell \data[7][5] (
// Equation(s):
// \Mux92~23  = (\Mux92~22_combout ) # ((\Mux93~289_combout  & (data[7][5] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux92~22_combout ),
	.datac(\datain~combout [5]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux92~23 ),
	.regout(\data[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][5] .lut_mask = "ccec";
defparam \data[7][5] .operation_mode = "normal";
defparam \data[7][5] .output_mode = "comb_only";
defparam \data[7][5] .register_cascade_mode = "off";
defparam \data[7][5] .sum_lutc_input = "qfbk";
defparam \data[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [6]),
	.regout(),
	.ddioregout(),
	.padio(datain[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[6]~I .ddio_mode = "none";
defparam \datain[6]~I .input_async_reset = "none";
defparam \datain[6]~I .input_power_up = "low";
defparam \datain[6]~I .input_register_mode = "none";
defparam \datain[6]~I .input_sync_reset = "none";
defparam \datain[6]~I .oe_async_reset = "none";
defparam \datain[6]~I .oe_power_up = "low";
defparam \datain[6]~I .oe_register_mode = "none";
defparam \datain[6]~I .oe_sync_reset = "none";
defparam \datain[6]~I .operation_mode = "input";
defparam \datain[6]~I .output_async_reset = "none";
defparam \datain[6]~I .output_power_up = "low";
defparam \datain[6]~I .output_register_mode = "none";
defparam \datain[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X31_Y27_N1
stratix_lcell \data[30][6] (
// Equation(s):
// \data[30][6]~regout  = DFFEAS((((\datain~combout [6]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [6]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][6] .lut_mask = "ff00";
defparam \data[30][6] .operation_mode = "normal";
defparam \data[30][6] .output_mode = "reg_only";
defparam \data[30][6] .register_cascade_mode = "off";
defparam \data[30][6] .sum_lutc_input = "datac";
defparam \data[30][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y27_N4
stratix_lcell \data[34][6] (
// Equation(s):
// \Mux91~17  = (\Mux93~286_combout  & (((data[34][6]) # (\Mux93~288_combout )))) # (!\Mux93~286_combout  & (\data[30][6]~regout  & ((!\Mux93~288_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[30][6]~regout ),
	.datab(\Mux93~286_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~288_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~17 ),
	.regout(\data[34][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][6] .lut_mask = "cce2";
defparam \data[34][6] .operation_mode = "normal";
defparam \data[34][6] .output_mode = "comb_only";
defparam \data[34][6] .register_cascade_mode = "off";
defparam \data[34][6] .sum_lutc_input = "qfbk";
defparam \data[34][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N4
stratix_lcell \data[31][6] (
// Equation(s):
// \data[31][6]~regout  = DFFEAS((((\datain~combout [6]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [6]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][6] .lut_mask = "ff00";
defparam \data[31][6] .operation_mode = "normal";
defparam \data[31][6] .output_mode = "reg_only";
defparam \data[31][6] .register_cascade_mode = "off";
defparam \data[31][6] .sum_lutc_input = "datac";
defparam \data[31][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y21_N5
stratix_lcell \data[15][6] (
// Equation(s):
// \Mux91~18  = (\Mux91~17  & (((\data[31][6]~regout )) # (!\Mux93~288_combout ))) # (!\Mux91~17  & (\Mux93~288_combout  & (data[15][6])))

	.clk(\clk~combout ),
	.dataa(\Mux91~17 ),
	.datab(\Mux93~288_combout ),
	.datac(\datain~combout [6]),
	.datad(\data[31][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~18 ),
	.regout(\data[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][6] .lut_mask = "ea62";
defparam \data[15][6] .operation_mode = "normal";
defparam \data[15][6] .output_mode = "comb_only";
defparam \data[15][6] .register_cascade_mode = "off";
defparam \data[15][6] .sum_lutc_input = "qfbk";
defparam \data[15][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N7
stratix_lcell \data[14][6] (
// Equation(s):
// \Mux91~19  = (\Mux93~285_combout  & (((data[14][6]) # (!\Mux93~270_combout )))) # (!\Mux93~285_combout  & (\Mux91~18  & ((\Mux93~270_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~18 ),
	.datab(\Mux93~285_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~270_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~19 ),
	.regout(\data[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][6] .lut_mask = "e2cc";
defparam \data[14][6] .operation_mode = "normal";
defparam \data[14][6] .output_mode = "comb_only";
defparam \data[14][6] .register_cascade_mode = "off";
defparam \data[14][6] .sum_lutc_input = "qfbk";
defparam \data[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N7
stratix_lcell \data[22][6] (
// Equation(s):
// \data[22][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][6] .lut_mask = "0000";
defparam \data[22][6] .operation_mode = "normal";
defparam \data[22][6] .output_mode = "reg_only";
defparam \data[22][6] .register_cascade_mode = "off";
defparam \data[22][6] .sum_lutc_input = "datac";
defparam \data[22][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y25_N1
stratix_lcell \data[23][6] (
// Equation(s):
// \Mux91~20  = (\Mux91~19  & ((\Mux93~270_combout ) # ((\data[22][6]~regout )))) # (!\Mux91~19  & (!\Mux93~270_combout  & (data[23][6])))

	.clk(\clk~combout ),
	.dataa(\Mux91~19 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [6]),
	.datad(\data[22][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~20 ),
	.regout(\data[23][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][6] .lut_mask = "ba98";
defparam \data[23][6] .operation_mode = "normal";
defparam \data[23][6] .output_mode = "comb_only";
defparam \data[23][6] .register_cascade_mode = "off";
defparam \data[23][6] .sum_lutc_input = "qfbk";
defparam \data[23][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N4
stratix_lcell \data[11][6] (
// Equation(s):
// \data[11][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][6] .lut_mask = "0000";
defparam \data[11][6] .operation_mode = "normal";
defparam \data[11][6] .output_mode = "reg_only";
defparam \data[11][6] .register_cascade_mode = "off";
defparam \data[11][6] .sum_lutc_input = "datac";
defparam \data[11][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y21_N9
stratix_lcell \data[6][6] (
// Equation(s):
// \data[6][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][6] .lut_mask = "0000";
defparam \data[6][6] .operation_mode = "normal";
defparam \data[6][6] .output_mode = "reg_only";
defparam \data[6][6] .register_cascade_mode = "off";
defparam \data[6][6] .sum_lutc_input = "datac";
defparam \data[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y20_N7
stratix_lcell \data[26][6] (
// Equation(s):
// \Mux91~12  = (\Mux93~282_combout  & ((\Mux93~281_combout ) # ((data[26][6])))) # (!\Mux93~282_combout  & (!\Mux93~281_combout  & ((\data[6][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [6]),
	.datad(\data[6][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~12 ),
	.regout(\data[26][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][6] .lut_mask = "b9a8";
defparam \data[26][6] .operation_mode = "normal";
defparam \data[26][6] .output_mode = "comb_only";
defparam \data[26][6] .register_cascade_mode = "off";
defparam \data[26][6] .sum_lutc_input = "qfbk";
defparam \data[26][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N1
stratix_lcell \data[27][6] (
// Equation(s):
// \Mux91~13  = (\Mux93~281_combout  & ((\Mux91~12  & (\data[11][6]~regout )) # (!\Mux91~12  & ((data[27][6]))))) # (!\Mux93~281_combout  & (((\Mux91~12 ))))

	.clk(\clk~combout ),
	.dataa(\data[11][6]~regout ),
	.datab(\Mux93~281_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux91~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~13 ),
	.regout(\data[27][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][6] .lut_mask = "bbc0";
defparam \data[27][6] .operation_mode = "normal";
defparam \data[27][6] .output_mode = "comb_only";
defparam \data[27][6] .register_cascade_mode = "off";
defparam \data[27][6] .sum_lutc_input = "qfbk";
defparam \data[27][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y22_N4
stratix_lcell \data[19][6] (
// Equation(s):
// \data[19][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~65_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[19][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][6] .lut_mask = "0000";
defparam \data[19][6] .operation_mode = "normal";
defparam \data[19][6] .output_mode = "reg_only";
defparam \data[19][6] .register_cascade_mode = "off";
defparam \data[19][6] .sum_lutc_input = "datac";
defparam \data[19][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N4
stratix_lcell \data[18][6] (
// Equation(s):
// \Mux91~14  = (\Mux93~280_combout  & ((\Mux93~253_combout ) # ((data[18][6])))) # (!\Mux93~280_combout  & (!\Mux93~253_combout  & ((\data[19][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [6]),
	.datad(\data[19][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~14 ),
	.regout(\data[18][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][6] .lut_mask = "b9a8";
defparam \data[18][6] .operation_mode = "normal";
defparam \data[18][6] .output_mode = "comb_only";
defparam \data[18][6] .register_cascade_mode = "off";
defparam \data[18][6] .sum_lutc_input = "qfbk";
defparam \data[18][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y21_N3
stratix_lcell \data[10][6] (
// Equation(s):
// \Mux91~15  = (\Mux93~253_combout  & ((\Mux91~14  & ((data[10][6]))) # (!\Mux91~14  & (\Mux91~13 )))) # (!\Mux93~253_combout  & (((\Mux91~14 ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~13 ),
	.datab(\Mux93~253_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux91~14 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~15 ),
	.regout(\data[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][6] .lut_mask = "f388";
defparam \data[10][6] .operation_mode = "normal";
defparam \data[10][6] .output_mode = "comb_only";
defparam \data[10][6] .register_cascade_mode = "off";
defparam \data[10][6] .sum_lutc_input = "qfbk";
defparam \data[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N0
stratix_lcell \data[3][6] (
// Equation(s):
// \Mux91~16  = (\Mux93~275_combout  & (((data[3][6]) # (\Mux93~276_combout )))) # (!\Mux93~275_combout  & (\Mux91~15  & ((!\Mux93~276_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux91~15 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~16 ),
	.regout(\data[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][6] .lut_mask = "aae4";
defparam \data[3][6] .operation_mode = "normal";
defparam \data[3][6] .output_mode = "comb_only";
defparam \data[3][6] .register_cascade_mode = "off";
defparam \data[3][6] .sum_lutc_input = "qfbk";
defparam \data[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y20_N4
stratix_lcell \data[2][6] (
// Equation(s):
// \Mux91~21  = (\Mux91~16  & ((\Mux91~20 ) # ((!\Mux93~276_combout )))) # (!\Mux91~16  & (((data[2][6] & \Mux93~276_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~20 ),
	.datab(\Mux91~16 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~276_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~21 ),
	.regout(\data[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][6] .lut_mask = "b8cc";
defparam \data[2][6] .operation_mode = "normal";
defparam \data[2][6] .output_mode = "comb_only";
defparam \data[2][6] .register_cascade_mode = "off";
defparam \data[2][6] .sum_lutc_input = "qfbk";
defparam \data[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N3
stratix_lcell \data[8][6] (
// Equation(s):
// \data[8][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][6] .lut_mask = "0000";
defparam \data[8][6] .operation_mode = "normal";
defparam \data[8][6] .output_mode = "reg_only";
defparam \data[8][6] .register_cascade_mode = "off";
defparam \data[8][6] .sum_lutc_input = "datac";
defparam \data[8][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y23_N7
stratix_lcell \data[17][6] (
// Equation(s):
// \data[17][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~58_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[17][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][6] .lut_mask = "0000";
defparam \data[17][6] .operation_mode = "normal";
defparam \data[17][6] .output_mode = "reg_only";
defparam \data[17][6] .register_cascade_mode = "off";
defparam \data[17][6] .sum_lutc_input = "datac";
defparam \data[17][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y17_N2
stratix_lcell \data[0][6] (
// Equation(s):
// \data[0][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][6] .lut_mask = "0000";
defparam \data[0][6] .operation_mode = "normal";
defparam \data[0][6] .output_mode = "reg_only";
defparam \data[0][6] .register_cascade_mode = "off";
defparam \data[0][6] .sum_lutc_input = "datac";
defparam \data[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N8
stratix_lcell \data[32][6] (
// Equation(s):
// \data[32][6]~regout  = DFFEAS((((\datain~combout [6]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [6]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][6] .lut_mask = "ff00";
defparam \data[32][6] .operation_mode = "normal";
defparam \data[32][6] .output_mode = "reg_only";
defparam \data[32][6] .register_cascade_mode = "off";
defparam \data[32][6] .sum_lutc_input = "datac";
defparam \data[32][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X33_Y18_N6
stratix_lcell \data[33][6] (
// Equation(s):
// \Mux91~5  = (\Mux93~206_combout  & (((\data[32][6]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][6])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [6]),
	.datad(\data[32][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~5 ),
	.regout(\data[33][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][6] .lut_mask = "ea62";
defparam \data[33][6] .operation_mode = "normal";
defparam \data[33][6] .output_mode = "comb_only";
defparam \data[33][6] .register_cascade_mode = "off";
defparam \data[33][6] .sum_lutc_input = "qfbk";
defparam \data[33][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y19_N5
stratix_lcell \data[1][6] (
// Equation(s):
// \Mux91~6  = (\Mux93~207_combout  & ((\Mux91~5  & (\data[0][6]~regout )) # (!\Mux91~5  & ((data[1][6]))))) # (!\Mux93~207_combout  & (((\Mux91~5 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~207_combout ),
	.datab(\data[0][6]~regout ),
	.datac(\datain~combout [6]),
	.datad(\Mux91~5 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~6 ),
	.regout(\data[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][6] .lut_mask = "dda0";
defparam \data[1][6] .operation_mode = "normal";
defparam \data[1][6] .output_mode = "comb_only";
defparam \data[1][6] .register_cascade_mode = "off";
defparam \data[1][6] .sum_lutc_input = "qfbk";
defparam \data[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N7
stratix_lcell \data[16][6] (
// Equation(s):
// \Mux91~7  = (\Mux93~208_combout  & ((\Mux91~6 ) # ((\Mux93~201_combout )))) # (!\Mux93~208_combout  & (((data[16][6] & !\Mux93~201_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~6 ),
	.datab(\Mux93~208_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~201_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~7 ),
	.regout(\data[16][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][6] .lut_mask = "ccb8";
defparam \data[16][6] .operation_mode = "normal";
defparam \data[16][6] .output_mode = "comb_only";
defparam \data[16][6] .register_cascade_mode = "off";
defparam \data[16][6] .sum_lutc_input = "qfbk";
defparam \data[16][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y23_N9
stratix_lcell \data[25][6] (
// Equation(s):
// \Mux91~8  = (\Mux91~7  & ((\data[17][6]~regout ) # ((!\Mux93~201_combout )))) # (!\Mux91~7  & (((data[25][6] & \Mux93~201_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[17][6]~regout ),
	.datab(\Mux91~7 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~201_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~8 ),
	.regout(\data[25][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][6] .lut_mask = "b8cc";
defparam \data[25][6] .operation_mode = "normal";
defparam \data[25][6] .output_mode = "comb_only";
defparam \data[25][6] .register_cascade_mode = "off";
defparam \data[25][6] .sum_lutc_input = "qfbk";
defparam \data[25][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y21_N6
stratix_lcell \data[24][6] (
// Equation(s):
// \Mux91~9  = (\Mux93~138_combout  & ((\Mux93~198_combout  & ((data[24][6]))) # (!\Mux93~198_combout  & (\Mux91~8 )))) # (!\Mux93~138_combout  & (((\Mux93~198_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~8 ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~198_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~9 ),
	.regout(\data[24][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][6] .lut_mask = "f388";
defparam \data[24][6] .operation_mode = "normal";
defparam \data[24][6] .output_mode = "comb_only";
defparam \data[24][6] .register_cascade_mode = "off";
defparam \data[24][6] .sum_lutc_input = "qfbk";
defparam \data[24][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y22_N7
stratix_lcell \data[9][6] (
// Equation(s):
// \Mux91~10  = (\Mux93~138_combout  & (((\Mux91~9 )))) # (!\Mux93~138_combout  & ((\Mux91~9  & (\data[8][6]~regout )) # (!\Mux91~9  & ((data[9][6])))))

	.clk(\clk~combout ),
	.dataa(\data[8][6]~regout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux91~9 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~10 ),
	.regout(\data[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][6] .lut_mask = "ee30";
defparam \data[9][6] .operation_mode = "normal";
defparam \data[9][6] .output_mode = "comb_only";
defparam \data[9][6] .register_cascade_mode = "off";
defparam \data[9][6] .sum_lutc_input = "qfbk";
defparam \data[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N7
stratix_lcell \data[5][6] (
// Equation(s):
// \data[5][6]~regout  = DFFEAS((((\datain~combout [6]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [6]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][6] .lut_mask = "ff00";
defparam \data[5][6] .operation_mode = "normal";
defparam \data[5][6] .output_mode = "reg_only";
defparam \data[5][6] .register_cascade_mode = "off";
defparam \data[5][6] .sum_lutc_input = "datac";
defparam \data[5][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N5
stratix_lcell \data[29][6] (
// Equation(s):
// \data[29][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][6] .lut_mask = "0000";
defparam \data[29][6] .operation_mode = "normal";
defparam \data[29][6] .output_mode = "reg_only";
defparam \data[29][6] .register_cascade_mode = "off";
defparam \data[29][6] .sum_lutc_input = "datac";
defparam \data[29][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y28_N4
stratix_lcell \data[28][6] (
// Equation(s):
// \Mux91~0  = (\Mux93~194_combout  & (((data[28][6]) # (\Mux93~188_combout )))) # (!\Mux93~194_combout  & (\data[29][6]~regout  & ((!\Mux93~188_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~194_combout ),
	.datab(\data[29][6]~regout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~188_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~0 ),
	.regout(\data[28][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][6] .lut_mask = "aae4";
defparam \data[28][6] .operation_mode = "normal";
defparam \data[28][6] .output_mode = "comb_only";
defparam \data[28][6] .register_cascade_mode = "off";
defparam \data[28][6] .sum_lutc_input = "qfbk";
defparam \data[28][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N0
stratix_lcell \data[12][6] (
// Equation(s):
// \data[12][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , \datain~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [6]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][6] .lut_mask = "0000";
defparam \data[12][6] .operation_mode = "normal";
defparam \data[12][6] .output_mode = "reg_only";
defparam \data[12][6] .register_cascade_mode = "off";
defparam \data[12][6] .sum_lutc_input = "datac";
defparam \data[12][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y23_N2
stratix_lcell \data[13][6] (
// Equation(s):
// \Mux91~1  = (\Mux93~188_combout  & ((\Mux91~0  & ((\data[12][6]~regout ))) # (!\Mux91~0  & (data[13][6])))) # (!\Mux93~188_combout  & (\Mux91~0 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux91~0 ),
	.datac(\datain~combout [6]),
	.datad(\data[12][6]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~1 ),
	.regout(\data[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][6] .lut_mask = "ec64";
defparam \data[13][6] .operation_mode = "normal";
defparam \data[13][6] .output_mode = "comb_only";
defparam \data[13][6] .register_cascade_mode = "off";
defparam \data[13][6] .sum_lutc_input = "qfbk";
defparam \data[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y23_N8
stratix_lcell \data[20][6] (
// Equation(s):
// \Mux91~2  = (\Mux93~193_combout  & (((\Mux93~156_combout )))) # (!\Mux93~193_combout  & ((\Mux93~156_combout  & ((data[20][6]))) # (!\Mux93~156_combout  & (\Mux91~1 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~193_combout ),
	.datab(\Mux91~1 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~156_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~2 ),
	.regout(\data[20][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][6] .lut_mask = "fa44";
defparam \data[20][6] .operation_mode = "normal";
defparam \data[20][6] .output_mode = "comb_only";
defparam \data[20][6] .register_cascade_mode = "off";
defparam \data[20][6] .sum_lutc_input = "qfbk";
defparam \data[20][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y24_N2
stratix_lcell \data[21][6] (
// Equation(s):
// \Mux91~3  = (\Mux93~193_combout  & ((\Mux91~2  & (\data[5][6]~regout )) # (!\Mux91~2  & ((data[21][6]))))) # (!\Mux93~193_combout  & (((\Mux91~2 ))))

	.clk(\clk~combout ),
	.dataa(\data[5][6]~regout ),
	.datab(\Mux93~193_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux91~2 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~3 ),
	.regout(\data[21][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][6] .lut_mask = "bbc0";
defparam \data[21][6] .operation_mode = "normal";
defparam \data[21][6] .output_mode = "comb_only";
defparam \data[21][6] .register_cascade_mode = "off";
defparam \data[21][6] .sum_lutc_input = "qfbk";
defparam \data[21][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N1
stratix_lcell \data[35][6] (
// Equation(s):
// \Mux91~4  = (\Mux93~190_combout  & (((\Mux93~192_combout )))) # (!\Mux93~190_combout  & ((\Mux93~192_combout  & ((data[35][6]))) # (!\Mux93~192_combout  & (\Mux91~3 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~190_combout ),
	.datab(\Mux91~3 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~192_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~4 ),
	.regout(\data[35][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][6] .lut_mask = "fa44";
defparam \data[35][6] .operation_mode = "normal";
defparam \data[35][6] .output_mode = "comb_only";
defparam \data[35][6] .register_cascade_mode = "off";
defparam \data[35][6] .sum_lutc_input = "qfbk";
defparam \data[35][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N3
stratix_lcell \data[4][6] (
// Equation(s):
// \Mux91~11  = (\Mux91~4  & ((\Mux91~10 ) # ((!\Mux93~190_combout )))) # (!\Mux91~4  & (((data[4][6] & \Mux93~190_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux91~10 ),
	.datab(\Mux91~4 ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~190_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~11 ),
	.regout(\data[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][6] .lut_mask = "b8cc";
defparam \data[4][6] .operation_mode = "normal";
defparam \data[4][6] .output_mode = "comb_only";
defparam \data[4][6] .register_cascade_mode = "off";
defparam \data[4][6] .sum_lutc_input = "qfbk";
defparam \data[4][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y21_N5
stratix_lcell \Mux91~22 (
// Equation(s):
// \Mux91~22_combout  = (\Mux93~274_combout  & (((\Mux91~11 )))) # (!\Mux93~274_combout  & (\Mux91~21  & (!\Mux93~289_combout )))

	.clk(gnd),
	.dataa(\Mux91~21 ),
	.datab(\Mux93~289_combout ),
	.datac(\Mux91~11 ),
	.datad(\Mux93~274_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux91~22 .lut_mask = "f022";
defparam \Mux91~22 .operation_mode = "normal";
defparam \Mux91~22 .output_mode = "comb_only";
defparam \Mux91~22 .register_cascade_mode = "off";
defparam \Mux91~22 .sum_lutc_input = "datac";
defparam \Mux91~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y20_N1
stratix_lcell \data[7][6] (
// Equation(s):
// \Mux91~23  = (\Mux91~22_combout ) # ((\Mux93~289_combout  & (data[7][6] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux91~22_combout ),
	.datac(\datain~combout [6]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux91~23 ),
	.regout(\data[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][6] .lut_mask = "ccec";
defparam \data[7][6] .operation_mode = "normal";
defparam \data[7][6] .output_mode = "comb_only";
defparam \data[7][6] .register_cascade_mode = "off";
defparam \data[7][6] .sum_lutc_input = "qfbk";
defparam \data[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \datain[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\datain~combout [7]),
	.regout(),
	.ddioregout(),
	.padio(datain[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \datain[7]~I .ddio_mode = "none";
defparam \datain[7]~I .input_async_reset = "none";
defparam \datain[7]~I .input_power_up = "low";
defparam \datain[7]~I .input_register_mode = "none";
defparam \datain[7]~I .input_sync_reset = "none";
defparam \datain[7]~I .oe_async_reset = "none";
defparam \datain[7]~I .oe_power_up = "low";
defparam \datain[7]~I .oe_register_mode = "none";
defparam \datain[7]~I .oe_sync_reset = "none";
defparam \datain[7]~I .operation_mode = "input";
defparam \datain[7]~I .output_async_reset = "none";
defparam \datain[7]~I .output_power_up = "low";
defparam \datain[7]~I .output_register_mode = "none";
defparam \datain[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X35_Y23_N4
stratix_lcell \data[10][7] (
// Equation(s):
// \data[10][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~66_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~66_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[10][7] .lut_mask = "0000";
defparam \data[10][7] .operation_mode = "normal";
defparam \data[10][7] .output_mode = "reg_only";
defparam \data[10][7] .register_cascade_mode = "off";
defparam \data[10][7] .sum_lutc_input = "datac";
defparam \data[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N0
stratix_lcell \data[11][7] (
// Equation(s):
// \data[11][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~80_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~80_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[11][7] .lut_mask = "0000";
defparam \data[11][7] .operation_mode = "normal";
defparam \data[11][7] .output_mode = "reg_only";
defparam \data[11][7] .register_cascade_mode = "off";
defparam \data[11][7] .sum_lutc_input = "datac";
defparam \data[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N7
stratix_lcell \data[6][7] (
// Equation(s):
// \data[6][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~64_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~64_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[6][7] .lut_mask = "0000";
defparam \data[6][7] .operation_mode = "normal";
defparam \data[6][7] .output_mode = "reg_only";
defparam \data[6][7] .register_cascade_mode = "off";
defparam \data[6][7] .sum_lutc_input = "datac";
defparam \data[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y20_N1
stratix_lcell \data[27][7] (
// Equation(s):
// \Mux90~12  = (\Mux93~282_combout  & (((\Mux93~281_combout )))) # (!\Mux93~282_combout  & ((\Mux93~281_combout  & ((data[27][7]))) # (!\Mux93~281_combout  & (\data[6][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[6][7]~regout ),
	.datab(\Mux93~282_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~281_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~12 ),
	.regout(\data[27][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[27][7] .lut_mask = "fc22";
defparam \data[27][7] .operation_mode = "normal";
defparam \data[27][7] .output_mode = "comb_only";
defparam \data[27][7] .register_cascade_mode = "off";
defparam \data[27][7] .sum_lutc_input = "qfbk";
defparam \data[27][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X30_Y20_N2
stratix_lcell \data[26][7] (
// Equation(s):
// \Mux90~13  = (\Mux93~282_combout  & ((\Mux90~12  & (\data[11][7]~regout )) # (!\Mux90~12  & ((data[26][7]))))) # (!\Mux93~282_combout  & (((\Mux90~12 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~282_combout ),
	.datab(\data[11][7]~regout ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~12 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~63_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~13 ),
	.regout(\data[26][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[26][7] .lut_mask = "dda0";
defparam \data[26][7] .operation_mode = "normal";
defparam \data[26][7] .output_mode = "comb_only";
defparam \data[26][7] .register_cascade_mode = "off";
defparam \data[26][7] .sum_lutc_input = "qfbk";
defparam \data[26][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N4
stratix_lcell \data[19][7] (
// Equation(s):
// \Mux90~14  = (\Mux93~280_combout  & (((\Mux93~253_combout )))) # (!\Mux93~280_combout  & ((\Mux93~253_combout  & (\Mux90~13 )) # (!\Mux93~253_combout  & ((data[19][7])))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\Mux90~13 ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~253_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~65_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~14 ),
	.regout(\data[19][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[19][7] .lut_mask = "ee50";
defparam \data[19][7] .operation_mode = "normal";
defparam \data[19][7] .output_mode = "comb_only";
defparam \data[19][7] .register_cascade_mode = "off";
defparam \data[19][7] .sum_lutc_input = "qfbk";
defparam \data[19][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y20_N3
stratix_lcell \data[18][7] (
// Equation(s):
// \Mux90~15  = (\Mux93~280_combout  & ((\Mux90~14  & (\data[10][7]~regout )) # (!\Mux90~14  & ((data[18][7]))))) # (!\Mux93~280_combout  & (((\Mux90~14 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~280_combout ),
	.datab(\data[10][7]~regout ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~14 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~61_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~15 ),
	.regout(\data[18][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[18][7] .lut_mask = "dda0";
defparam \data[18][7] .operation_mode = "normal";
defparam \data[18][7] .output_mode = "comb_only";
defparam \data[18][7] .register_cascade_mode = "off";
defparam \data[18][7] .sum_lutc_input = "qfbk";
defparam \data[18][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N0
stratix_lcell \data[2][7] (
// Equation(s):
// \Mux90~16  = (\Mux93~275_combout  & (\Mux93~276_combout )) # (!\Mux93~275_combout  & ((\Mux93~276_combout  & (data[2][7])) # (!\Mux93~276_combout  & ((\Mux90~15 )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux93~276_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~15 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~16 ),
	.regout(\data[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[2][7] .lut_mask = "d9c8";
defparam \data[2][7] .operation_mode = "normal";
defparam \data[2][7] .output_mode = "comb_only";
defparam \data[2][7] .register_cascade_mode = "off";
defparam \data[2][7] .sum_lutc_input = "qfbk";
defparam \data[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y24_N0
stratix_lcell \data[22][7] (
// Equation(s):
// \data[22][7]~regout  = DFFEAS((((\datain~combout [7]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~83_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [7]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~83_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[22][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[22][7] .lut_mask = "ff00";
defparam \data[22][7] .operation_mode = "normal";
defparam \data[22][7] .output_mode = "reg_only";
defparam \data[22][7] .register_cascade_mode = "off";
defparam \data[22][7] .sum_lutc_input = "datac";
defparam \data[22][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y26_N0
stratix_lcell \data[30][7] (
// Equation(s):
// \data[30][7]~regout  = DFFEAS((((\datain~combout [7]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~69_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [7]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~69_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[30][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[30][7] .lut_mask = "ff00";
defparam \data[30][7] .operation_mode = "normal";
defparam \data[30][7] .output_mode = "reg_only";
defparam \data[30][7] .register_cascade_mode = "off";
defparam \data[30][7] .sum_lutc_input = "datac";
defparam \data[30][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X32_Y25_N8
stratix_lcell \data[15][7] (
// Equation(s):
// \Mux90~17  = (\Mux93~286_combout  & (\Mux93~288_combout )) # (!\Mux93~286_combout  & ((\Mux93~288_combout  & (data[15][7])) # (!\Mux93~288_combout  & ((\data[30][7]~regout )))))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\Mux93~288_combout ),
	.datac(\datain~combout [7]),
	.datad(\data[30][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~82_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~17 ),
	.regout(\data[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[15][7] .lut_mask = "d9c8";
defparam \data[15][7] .operation_mode = "normal";
defparam \data[15][7] .output_mode = "comb_only";
defparam \data[15][7] .register_cascade_mode = "off";
defparam \data[15][7] .sum_lutc_input = "qfbk";
defparam \data[15][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N2
stratix_lcell \data[31][7] (
// Equation(s):
// \data[31][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~70_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~70_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[31][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[31][7] .lut_mask = "0000";
defparam \data[31][7] .operation_mode = "normal";
defparam \data[31][7] .output_mode = "reg_only";
defparam \data[31][7] .register_cascade_mode = "off";
defparam \data[31][7] .sum_lutc_input = "datac";
defparam \data[31][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y25_N7
stratix_lcell \data[34][7] (
// Equation(s):
// \Mux90~18  = (\Mux93~286_combout  & ((\Mux90~17  & ((\data[31][7]~regout ))) # (!\Mux90~17  & (data[34][7])))) # (!\Mux93~286_combout  & (\Mux90~17 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~286_combout ),
	.datab(\Mux90~17 ),
	.datac(\datain~combout [7]),
	.datad(\data[31][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~68_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~18 ),
	.regout(\data[34][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[34][7] .lut_mask = "ec64";
defparam \data[34][7] .operation_mode = "normal";
defparam \data[34][7] .output_mode = "comb_only";
defparam \data[34][7] .register_cascade_mode = "off";
defparam \data[34][7] .sum_lutc_input = "qfbk";
defparam \data[34][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N6
stratix_lcell \data[23][7] (
// Equation(s):
// \Mux90~19  = (\Mux93~270_combout  & (\Mux90~18  & ((!\Mux93~285_combout )))) # (!\Mux93~270_combout  & (((data[23][7]) # (\Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux90~18 ),
	.datab(\Mux93~270_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~81_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~19 ),
	.regout(\data[23][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[23][7] .lut_mask = "33b8";
defparam \data[23][7] .operation_mode = "normal";
defparam \data[23][7] .output_mode = "comb_only";
defparam \data[23][7] .register_cascade_mode = "off";
defparam \data[23][7] .sum_lutc_input = "qfbk";
defparam \data[23][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y25_N9
stratix_lcell \data[14][7] (
// Equation(s):
// \Mux90~20  = (\Mux90~19  & ((\data[22][7]~regout ) # ((!\Mux93~285_combout )))) # (!\Mux90~19  & (((data[14][7] & \Mux93~285_combout ))))

	.clk(\clk~combout ),
	.dataa(\data[22][7]~regout ),
	.datab(\Mux90~19 ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~285_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~67_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~20 ),
	.regout(\data[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[14][7] .lut_mask = "b8cc";
defparam \data[14][7] .operation_mode = "normal";
defparam \data[14][7] .output_mode = "comb_only";
defparam \data[14][7] .register_cascade_mode = "off";
defparam \data[14][7] .sum_lutc_input = "qfbk";
defparam \data[14][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N3
stratix_lcell \data[3][7] (
// Equation(s):
// \Mux90~21  = (\Mux93~275_combout  & ((\Mux90~16  & ((\Mux90~20 ))) # (!\Mux90~16  & (data[3][7])))) # (!\Mux93~275_combout  & (\Mux90~16 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~275_combout ),
	.datab(\Mux90~16 ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~20 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~79_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~21 ),
	.regout(\data[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[3][7] .lut_mask = "ec64";
defparam \data[3][7] .operation_mode = "normal";
defparam \data[3][7] .output_mode = "comb_only";
defparam \data[3][7] .register_cascade_mode = "off";
defparam \data[3][7] .sum_lutc_input = "qfbk";
defparam \data[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N9
stratix_lcell \data[29][7] (
// Equation(s):
// \data[29][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~49_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~49_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[29][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[29][7] .lut_mask = "0000";
defparam \data[29][7] .operation_mode = "normal";
defparam \data[29][7] .output_mode = "reg_only";
defparam \data[29][7] .register_cascade_mode = "off";
defparam \data[29][7] .sum_lutc_input = "datac";
defparam \data[29][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y24_N1
stratix_lcell \data[13][7] (
// Equation(s):
// \Mux90~0  = (\Mux93~188_combout  & ((\Mux93~194_combout ) # ((data[13][7])))) # (!\Mux93~188_combout  & (!\Mux93~194_combout  & ((\data[29][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~188_combout ),
	.datab(\Mux93~194_combout ),
	.datac(\datain~combout [7]),
	.datad(\data[29][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~74_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~0 ),
	.regout(\data[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[13][7] .lut_mask = "b9a8";
defparam \data[13][7] .operation_mode = "normal";
defparam \data[13][7] .output_mode = "comb_only";
defparam \data[13][7] .register_cascade_mode = "off";
defparam \data[13][7] .sum_lutc_input = "qfbk";
defparam \data[13][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X31_Y26_N7
stratix_lcell \data[12][7] (
// Equation(s):
// \data[12][7]~regout  = DFFEAS((((\datain~combout [7]))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~50_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datain~combout [7]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~50_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[12][7] .lut_mask = "ff00";
defparam \data[12][7] .operation_mode = "normal";
defparam \data[12][7] .output_mode = "reg_only";
defparam \data[12][7] .register_cascade_mode = "off";
defparam \data[12][7] .sum_lutc_input = "datac";
defparam \data[12][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X31_Y28_N1
stratix_lcell \data[28][7] (
// Equation(s):
// \Mux90~1  = (\Mux93~194_combout  & ((\Mux90~0  & ((\data[12][7]~regout ))) # (!\Mux90~0  & (data[28][7])))) # (!\Mux93~194_combout  & (\Mux90~0 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~194_combout ),
	.datab(\Mux90~0 ),
	.datac(\datain~combout [7]),
	.datad(\data[12][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~47_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~1 ),
	.regout(\data[28][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[28][7] .lut_mask = "ec64";
defparam \data[28][7] .operation_mode = "normal";
defparam \data[28][7] .output_mode = "comb_only";
defparam \data[28][7] .register_cascade_mode = "off";
defparam \data[28][7] .sum_lutc_input = "qfbk";
defparam \data[28][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N6
stratix_lcell \data[21][7] (
// Equation(s):
// \Mux90~2  = (\Mux93~156_combout  & (((\Mux93~193_combout )))) # (!\Mux93~156_combout  & ((\Mux93~193_combout  & ((data[21][7]))) # (!\Mux93~193_combout  & (\Mux90~1 ))))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux90~1 ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~193_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~72_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~2 ),
	.regout(\data[21][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[21][7] .lut_mask = "fa44";
defparam \data[21][7] .operation_mode = "normal";
defparam \data[21][7] .output_mode = "comb_only";
defparam \data[21][7] .register_cascade_mode = "off";
defparam \data[21][7] .sum_lutc_input = "qfbk";
defparam \data[21][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y17_N3
stratix_lcell \data[5][7] (
// Equation(s):
// \data[5][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~75_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~75_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[5][7] .lut_mask = "0000";
defparam \data[5][7] .operation_mode = "normal";
defparam \data[5][7] .output_mode = "reg_only";
defparam \data[5][7] .register_cascade_mode = "off";
defparam \data[5][7] .sum_lutc_input = "datac";
defparam \data[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X32_Y26_N3
stratix_lcell \data[20][7] (
// Equation(s):
// \Mux90~3  = (\Mux93~156_combout  & ((\Mux90~2  & ((\data[5][7]~regout ))) # (!\Mux90~2  & (data[20][7])))) # (!\Mux93~156_combout  & (\Mux90~2 ))

	.clk(\clk~combout ),
	.dataa(\Mux93~156_combout ),
	.datab(\Mux90~2 ),
	.datac(\datain~combout [7]),
	.datad(\data[5][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~73_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~3 ),
	.regout(\data[20][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[20][7] .lut_mask = "ec64";
defparam \data[20][7] .operation_mode = "normal";
defparam \data[20][7] .output_mode = "comb_only";
defparam \data[20][7] .register_cascade_mode = "off";
defparam \data[20][7] .sum_lutc_input = "qfbk";
defparam \data[20][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N7
stratix_lcell \data[4][7] (
// Equation(s):
// \Mux90~4  = (\Mux93~190_combout  & (((data[4][7]) # (\Mux93~192_combout )))) # (!\Mux93~190_combout  & (\Mux90~3  & ((!\Mux93~192_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux90~3 ),
	.datab(\Mux93~190_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~192_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~42_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~4 ),
	.regout(\data[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[4][7] .lut_mask = "cce2";
defparam \data[4][7] .operation_mode = "normal";
defparam \data[4][7] .output_mode = "comb_only";
defparam \data[4][7] .register_cascade_mode = "off";
defparam \data[4][7] .sum_lutc_input = "qfbk";
defparam \data[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N2
stratix_lcell \data[8][7] (
// Equation(s):
// \data[8][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~59_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~59_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[8][7] .lut_mask = "0000";
defparam \data[8][7] .operation_mode = "normal";
defparam \data[8][7] .output_mode = "reg_only";
defparam \data[8][7] .register_cascade_mode = "off";
defparam \data[8][7] .sum_lutc_input = "datac";
defparam \data[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y17_N2
stratix_lcell \data[32][7] (
// Equation(s):
// \data[32][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~56_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~56_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[32][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[32][7] .lut_mask = "0000";
defparam \data[32][7] .operation_mode = "normal";
defparam \data[32][7] .output_mode = "reg_only";
defparam \data[32][7] .register_cascade_mode = "off";
defparam \data[32][7] .sum_lutc_input = "datac";
defparam \data[32][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y18_N4
stratix_lcell \data[33][7] (
// Equation(s):
// \Mux90~5  = (\Mux93~206_combout  & (((\data[32][7]~regout )) # (!\Mux93~203_combout ))) # (!\Mux93~206_combout  & (\Mux93~203_combout  & (data[33][7])))

	.clk(\clk~combout ),
	.dataa(\Mux93~206_combout ),
	.datab(\Mux93~203_combout ),
	.datac(\datain~combout [7]),
	.datad(\data[32][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~78_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~5 ),
	.regout(\data[33][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[33][7] .lut_mask = "ea62";
defparam \data[33][7] .operation_mode = "normal";
defparam \data[33][7] .output_mode = "comb_only";
defparam \data[33][7] .register_cascade_mode = "off";
defparam \data[33][7] .sum_lutc_input = "qfbk";
defparam \data[33][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y17_N6
stratix_lcell \data[0][7] (
// Equation(s):
// \data[0][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~55_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~55_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[0][7] .lut_mask = "0000";
defparam \data[0][7] .operation_mode = "normal";
defparam \data[0][7] .output_mode = "reg_only";
defparam \data[0][7] .register_cascade_mode = "off";
defparam \data[0][7] .sum_lutc_input = "datac";
defparam \data[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y17_N4
stratix_lcell \data[1][7] (
// Equation(s):
// \Mux90~6  = (\Mux90~5  & (((\data[0][7]~regout )) # (!\Mux93~207_combout ))) # (!\Mux90~5  & (\Mux93~207_combout  & (data[1][7])))

	.clk(\clk~combout ),
	.dataa(\Mux90~5 ),
	.datab(\Mux93~207_combout ),
	.datac(\datain~combout [7]),
	.datad(\data[0][7]~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~77_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~6 ),
	.regout(\data[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[1][7] .lut_mask = "ea62";
defparam \data[1][7] .operation_mode = "normal";
defparam \data[1][7] .output_mode = "comb_only";
defparam \data[1][7] .register_cascade_mode = "off";
defparam \data[1][7] .sum_lutc_input = "qfbk";
defparam \data[1][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y22_N4
stratix_lcell \data[16][7] (
// Equation(s):
// \data[16][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \Decoder0~57_combout , \datain~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\datain~combout [7]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data[16][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[16][7] .lut_mask = "0000";
defparam \data[16][7] .operation_mode = "normal";
defparam \data[16][7] .output_mode = "reg_only";
defparam \data[16][7] .register_cascade_mode = "off";
defparam \data[16][7] .sum_lutc_input = "datac";
defparam \data[16][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y23_N3
stratix_lcell \data[25][7] (
// Equation(s):
// \Mux90~7  = (\Mux93~208_combout  & (((\Mux93~201_combout )))) # (!\Mux93~208_combout  & ((\Mux93~201_combout  & ((data[25][7]))) # (!\Mux93~201_combout  & (\data[16][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\data[16][7]~regout ),
	.datab(\Mux93~208_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~201_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~52_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~7 ),
	.regout(\data[25][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[25][7] .lut_mask = "fc22";
defparam \data[25][7] .operation_mode = "normal";
defparam \data[25][7] .output_mode = "comb_only";
defparam \data[25][7] .register_cascade_mode = "off";
defparam \data[25][7] .sum_lutc_input = "qfbk";
defparam \data[25][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N2
stratix_lcell \data[17][7] (
// Equation(s):
// \Mux90~8  = (\Mux90~7  & (((data[17][7]) # (!\Mux93~208_combout )))) # (!\Mux90~7  & (\Mux90~6  & ((\Mux93~208_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux90~6 ),
	.datab(\Mux90~7 ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~208_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~8 ),
	.regout(\data[17][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[17][7] .lut_mask = "e2cc";
defparam \data[17][7] .operation_mode = "normal";
defparam \data[17][7] .output_mode = "comb_only";
defparam \data[17][7] .register_cascade_mode = "off";
defparam \data[17][7] .sum_lutc_input = "qfbk";
defparam \data[17][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y22_N3
stratix_lcell \data[9][7] (
// Equation(s):
// \Mux90~9  = (\Mux93~198_combout  & (!\Mux93~138_combout )) # (!\Mux93~198_combout  & ((\Mux93~138_combout  & ((\Mux90~8 ))) # (!\Mux93~138_combout  & (data[9][7]))))

	.clk(\clk~combout ),
	.dataa(\Mux93~198_combout ),
	.datab(\Mux93~138_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~8 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~76_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~9 ),
	.regout(\data[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[9][7] .lut_mask = "7632";
defparam \data[9][7] .operation_mode = "normal";
defparam \data[9][7] .output_mode = "comb_only";
defparam \data[9][7] .register_cascade_mode = "off";
defparam \data[9][7] .sum_lutc_input = "qfbk";
defparam \data[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y23_N2
stratix_lcell \data[24][7] (
// Equation(s):
// \Mux90~10  = (\Mux93~198_combout  & ((\Mux90~9  & (\data[8][7]~regout )) # (!\Mux90~9  & ((data[24][7]))))) # (!\Mux93~198_combout  & (((\Mux90~9 ))))

	.clk(\clk~combout ),
	.dataa(\data[8][7]~regout ),
	.datab(\Mux93~198_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux90~9 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~51_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~10 ),
	.regout(\data[24][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[24][7] .lut_mask = "bbc0";
defparam \data[24][7] .operation_mode = "normal";
defparam \data[24][7] .output_mode = "comb_only";
defparam \data[24][7] .register_cascade_mode = "off";
defparam \data[24][7] .sum_lutc_input = "qfbk";
defparam \data[24][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X34_Y21_N4
stratix_lcell \data[35][7] (
// Equation(s):
// \Mux90~11  = (\Mux90~4  & ((\Mux90~10 ) # ((!\Mux93~192_combout )))) # (!\Mux90~4  & (((data[35][7] & \Mux93~192_combout ))))

	.clk(\clk~combout ),
	.dataa(\Mux90~4 ),
	.datab(\Mux90~10 ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~192_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~71_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~11 ),
	.regout(\data[35][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[35][7] .lut_mask = "d8aa";
defparam \data[35][7] .operation_mode = "normal";
defparam \data[35][7] .output_mode = "comb_only";
defparam \data[35][7] .register_cascade_mode = "off";
defparam \data[35][7] .sum_lutc_input = "qfbk";
defparam \data[35][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X33_Y23_N5
stratix_lcell \Mux90~22 (
// Equation(s):
// \Mux90~22_combout  = (\Mux93~274_combout  & (((\Mux90~11 )))) # (!\Mux93~274_combout  & (\Mux90~21  & ((!\Mux93~289_combout ))))

	.clk(gnd),
	.dataa(\Mux90~21 ),
	.datab(\Mux90~11 ),
	.datac(\Mux93~274_combout ),
	.datad(\Mux93~289_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux90~22 .lut_mask = "c0ca";
defparam \Mux90~22 .operation_mode = "normal";
defparam \Mux90~22 .output_mode = "comb_only";
defparam \Mux90~22 .register_cascade_mode = "off";
defparam \Mux90~22 .sum_lutc_input = "datac";
defparam \Mux90~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X30_Y25_N6
stratix_lcell \data[7][7] (
// Equation(s):
// \Mux90~23  = (\Mux90~22_combout ) # ((\Mux93~289_combout  & (data[7][7] & !\Mux93~274_combout )))

	.clk(\clk~combout ),
	.dataa(\Mux93~289_combout ),
	.datab(\Mux90~22_combout ),
	.datac(\datain~combout [7]),
	.datad(\Mux93~274_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~84_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux90~23 ),
	.regout(\data[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data[7][7] .lut_mask = "ccec";
defparam \data[7][7] .operation_mode = "normal";
defparam \data[7][7] .output_mode = "comb_only";
defparam \data[7][7] .register_cascade_mode = "off";
defparam \data[7][7] .sum_lutc_input = "qfbk";
defparam \data[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratix_io \cmd_valid~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(cmd_valid),
	.dqsundelayedout());
// synopsys translate_off
defparam \cmd_valid~I .ddio_mode = "none";
defparam \cmd_valid~I .input_async_reset = "none";
defparam \cmd_valid~I .input_power_up = "low";
defparam \cmd_valid~I .input_register_mode = "none";
defparam \cmd_valid~I .input_sync_reset = "none";
defparam \cmd_valid~I .oe_async_reset = "none";
defparam \cmd_valid~I .oe_power_up = "low";
defparam \cmd_valid~I .oe_register_mode = "none";
defparam \cmd_valid~I .oe_sync_reset = "none";
defparam \cmd_valid~I .operation_mode = "input";
defparam \cmd_valid~I .output_async_reset = "none";
defparam \cmd_valid~I .output_power_up = "low";
defparam \cmd_valid~I .output_register_mode = "none";
defparam \cmd_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[0]~I (
	.datain(\Mux97~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[0]~I .ddio_mode = "none";
defparam \dataout[0]~I .input_async_reset = "none";
defparam \dataout[0]~I .input_power_up = "low";
defparam \dataout[0]~I .input_register_mode = "none";
defparam \dataout[0]~I .input_sync_reset = "none";
defparam \dataout[0]~I .oe_async_reset = "none";
defparam \dataout[0]~I .oe_power_up = "low";
defparam \dataout[0]~I .oe_register_mode = "none";
defparam \dataout[0]~I .oe_sync_reset = "none";
defparam \dataout[0]~I .operation_mode = "output";
defparam \dataout[0]~I .output_async_reset = "none";
defparam \dataout[0]~I .output_power_up = "low";
defparam \dataout[0]~I .output_register_mode = "none";
defparam \dataout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[1]~I (
	.datain(\Mux96~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[1]~I .ddio_mode = "none";
defparam \dataout[1]~I .input_async_reset = "none";
defparam \dataout[1]~I .input_power_up = "low";
defparam \dataout[1]~I .input_register_mode = "none";
defparam \dataout[1]~I .input_sync_reset = "none";
defparam \dataout[1]~I .oe_async_reset = "none";
defparam \dataout[1]~I .oe_power_up = "low";
defparam \dataout[1]~I .oe_register_mode = "none";
defparam \dataout[1]~I .oe_sync_reset = "none";
defparam \dataout[1]~I .operation_mode = "output";
defparam \dataout[1]~I .output_async_reset = "none";
defparam \dataout[1]~I .output_power_up = "low";
defparam \dataout[1]~I .output_register_mode = "none";
defparam \dataout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[2]~I (
	.datain(\Mux95~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[2]~I .ddio_mode = "none";
defparam \dataout[2]~I .input_async_reset = "none";
defparam \dataout[2]~I .input_power_up = "low";
defparam \dataout[2]~I .input_register_mode = "none";
defparam \dataout[2]~I .input_sync_reset = "none";
defparam \dataout[2]~I .oe_async_reset = "none";
defparam \dataout[2]~I .oe_power_up = "low";
defparam \dataout[2]~I .oe_register_mode = "none";
defparam \dataout[2]~I .oe_sync_reset = "none";
defparam \dataout[2]~I .operation_mode = "output";
defparam \dataout[2]~I .output_async_reset = "none";
defparam \dataout[2]~I .output_power_up = "low";
defparam \dataout[2]~I .output_register_mode = "none";
defparam \dataout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[3]~I (
	.datain(\Mux94~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[3]~I .ddio_mode = "none";
defparam \dataout[3]~I .input_async_reset = "none";
defparam \dataout[3]~I .input_power_up = "low";
defparam \dataout[3]~I .input_register_mode = "none";
defparam \dataout[3]~I .input_sync_reset = "none";
defparam \dataout[3]~I .oe_async_reset = "none";
defparam \dataout[3]~I .oe_power_up = "low";
defparam \dataout[3]~I .oe_register_mode = "none";
defparam \dataout[3]~I .oe_sync_reset = "none";
defparam \dataout[3]~I .operation_mode = "output";
defparam \dataout[3]~I .output_async_reset = "none";
defparam \dataout[3]~I .output_power_up = "low";
defparam \dataout[3]~I .output_register_mode = "none";
defparam \dataout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[4]~I (
	.datain(\Mux93~313 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[4]~I .ddio_mode = "none";
defparam \dataout[4]~I .input_async_reset = "none";
defparam \dataout[4]~I .input_power_up = "low";
defparam \dataout[4]~I .input_register_mode = "none";
defparam \dataout[4]~I .input_sync_reset = "none";
defparam \dataout[4]~I .oe_async_reset = "none";
defparam \dataout[4]~I .oe_power_up = "low";
defparam \dataout[4]~I .oe_register_mode = "none";
defparam \dataout[4]~I .oe_sync_reset = "none";
defparam \dataout[4]~I .operation_mode = "output";
defparam \dataout[4]~I .output_async_reset = "none";
defparam \dataout[4]~I .output_power_up = "low";
defparam \dataout[4]~I .output_register_mode = "none";
defparam \dataout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[5]~I (
	.datain(\Mux92~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[5]~I .ddio_mode = "none";
defparam \dataout[5]~I .input_async_reset = "none";
defparam \dataout[5]~I .input_power_up = "low";
defparam \dataout[5]~I .input_register_mode = "none";
defparam \dataout[5]~I .input_sync_reset = "none";
defparam \dataout[5]~I .oe_async_reset = "none";
defparam \dataout[5]~I .oe_power_up = "low";
defparam \dataout[5]~I .oe_register_mode = "none";
defparam \dataout[5]~I .oe_sync_reset = "none";
defparam \dataout[5]~I .operation_mode = "output";
defparam \dataout[5]~I .output_async_reset = "none";
defparam \dataout[5]~I .output_power_up = "low";
defparam \dataout[5]~I .output_register_mode = "none";
defparam \dataout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[6]~I (
	.datain(\Mux91~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[6]~I .ddio_mode = "none";
defparam \dataout[6]~I .input_async_reset = "none";
defparam \dataout[6]~I .input_power_up = "low";
defparam \dataout[6]~I .input_register_mode = "none";
defparam \dataout[6]~I .input_sync_reset = "none";
defparam \dataout[6]~I .oe_async_reset = "none";
defparam \dataout[6]~I .oe_power_up = "low";
defparam \dataout[6]~I .oe_register_mode = "none";
defparam \dataout[6]~I .oe_sync_reset = "none";
defparam \dataout[6]~I .operation_mode = "output";
defparam \dataout[6]~I .output_async_reset = "none";
defparam \dataout[6]~I .output_power_up = "low";
defparam \dataout[6]~I .output_register_mode = "none";
defparam \dataout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \dataout[7]~I (
	.datain(\Mux90~23 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(dataout[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \dataout[7]~I .ddio_mode = "none";
defparam \dataout[7]~I .input_async_reset = "none";
defparam \dataout[7]~I .input_power_up = "low";
defparam \dataout[7]~I .input_register_mode = "none";
defparam \dataout[7]~I .input_sync_reset = "none";
defparam \dataout[7]~I .oe_async_reset = "none";
defparam \dataout[7]~I .oe_power_up = "low";
defparam \dataout[7]~I .oe_register_mode = "none";
defparam \dataout[7]~I .oe_sync_reset = "none";
defparam \dataout[7]~I .operation_mode = "output";
defparam \dataout[7]~I .output_async_reset = "none";
defparam \dataout[7]~I .output_power_up = "low";
defparam \dataout[7]~I .output_register_mode = "none";
defparam \dataout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \output_valid~I (
	.datain(\state.S3~regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(output_valid),
	.dqsundelayedout());
// synopsys translate_off
defparam \output_valid~I .ddio_mode = "none";
defparam \output_valid~I .input_async_reset = "none";
defparam \output_valid~I .input_power_up = "low";
defparam \output_valid~I .input_register_mode = "none";
defparam \output_valid~I .input_sync_reset = "none";
defparam \output_valid~I .oe_async_reset = "none";
defparam \output_valid~I .oe_power_up = "low";
defparam \output_valid~I .oe_register_mode = "none";
defparam \output_valid~I .oe_sync_reset = "none";
defparam \output_valid~I .operation_mode = "output";
defparam \output_valid~I .output_async_reset = "none";
defparam \output_valid~I .output_power_up = "low";
defparam \output_valid~I .output_register_mode = "none";
defparam \output_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratix_io \busy~I (
	.datain(!\state.S1~regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(busy),
	.dqsundelayedout());
// synopsys translate_off
defparam \busy~I .ddio_mode = "none";
defparam \busy~I .input_async_reset = "none";
defparam \busy~I .input_power_up = "low";
defparam \busy~I .input_register_mode = "none";
defparam \busy~I .input_sync_reset = "none";
defparam \busy~I .oe_async_reset = "none";
defparam \busy~I .oe_power_up = "low";
defparam \busy~I .oe_register_mode = "none";
defparam \busy~I .oe_sync_reset = "none";
defparam \busy~I .operation_mode = "output";
defparam \busy~I .output_async_reset = "none";
defparam \busy~I .output_power_up = "low";
defparam \busy~I .output_register_mode = "none";
defparam \busy~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
