{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385432370070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385432370086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 18:19:29 2013 " "Processing started: Mon Nov 25 18:19:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385432370086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385432370086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyMain -c MyMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385432370086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385432370600 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 MyMain.v(48) " "Verilog HDL Expression warning at MyMain.v(48): truncated literal to match 4 bits" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1385432370663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MyMain.v(146) " "Verilog HDL information at MyMain.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1385432370663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymain.v 3 3 " "Found 3 design units, including 3 entities, in source file mymain.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyMain " "Found entity 1: MyMain" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432370678 ""} { "Info" "ISGN_ENTITY_NAME" "2 Keyboard " "Found entity 2: Keyboard" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432370678 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGADriver " "Found entity 3: VGADriver" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385432370678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Display MyMain.v(19) " "Verilog HDL Implicit Net warning at MyMain.v(19): created implicit net for \"Display\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KeyData MyMain.v(19) " "Verilog HDL Implicit Net warning at MyMain.v(19): created implicit net for \"KeyData\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "kd MyMain.v(14) " "Verilog HDL Module Declaration error at MyMain.v(14): top module port \"kd\" is not found in the port list" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "keydata packed MyMain.v(34) " "Verilog HDL Port Declaration warning at MyMain.v(34): data type declaration for \"keydata\" declares packed dimensions but the port declaration declaration does not" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "keydata MyMain.v(31) " "HDL info at MyMain.v(31): see declaration for object \"keydata\"" {  } { { "MyMain.v" "" { Text "N:/MyMain/MyMain.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385432370678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/MyMain/output_files/MyMain.map.smsg " "Generated suppressed messages file N:/MyMain/output_files/MyMain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385432370741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385432370912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 18:19:30 2013 " "Processing ended: Mon Nov 25 18:19:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385432370912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385432370912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385432370912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385432370912 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385432371802 ""}
