TimeQuest Timing Analyzer report for vga
Sun Oct 05 17:36:54 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clockdiv:clk_50_to_25|q[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clockdiv:clk_50_to_25|q[0]'
 15. Slow Model Minimum Pulse Width: 'clockdiv:clk_50_to_25|q[0]'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clockdiv:clk_50_to_25|q[0]'
 25. Fast Model Setup: 'CLOCK_50'
 26. Fast Model Hold: 'CLOCK_50'
 27. Fast Model Hold: 'clockdiv:clk_50_to_25|q[0]'
 28. Fast Model Minimum Pulse Width: 'clockdiv:clk_50_to_25|q[0]'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; CLOCK_50                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                   ;
; clockdiv:clk_50_to_25|q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockdiv:clk_50_to_25|q[0] } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow Model Fmax Summary                                          ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 103.47 MHz ; 103.47 MHz      ; clockdiv:clk_50_to_25|q[0] ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clockdiv:clk_50_to_25|q[0] ; -8.665 ; -11366.547    ;
; CLOCK_50                   ; 1.996  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -1.726 ; -1.726        ;
; clockdiv:clk_50_to_25|q[0] ; 0.391  ; 0.000         ;
+----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clockdiv:clk_50_to_25|q[0] ; -2.000 ; -6294.000     ;
; CLOCK_50                   ; -1.380 ; -2.380        ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg1   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.684      ;
; -8.665 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_datain_reg0    ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.053      ; 9.683      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg1   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.538      ;
; -8.519 ; vga_sync_:teste|CounterY[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_datain_reg0    ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.053      ; 9.537      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.055      ; 9.529      ;
; -8.509 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.528      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.059      ; 9.515      ;
; -8.491 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.058      ; 9.514      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.042      ; 9.478      ;
; -8.471 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a45~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.041      ; 9.477      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg1   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.054      ; 9.485      ;
; -8.466 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_datain_reg0    ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.053      ; 9.484      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.064      ; 9.492      ;
; -8.463 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 9.491      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
; -8.436 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.015      ; 9.416      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                        ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 1.996 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 0.500        ; 1.867      ; 0.657      ;
; 2.496 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 1.000        ; 1.867      ; 0.657      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                          ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.726 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 0.000        ; 1.867      ; 0.657      ;
; -1.226 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; -0.500       ; 1.867      ; 0.657      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.391 ; vga_sync_:teste|CounterY[2]                                                            ; vga_sync_:teste|CounterY[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_sync_:teste|CounterY[5]                                                            ; vga_sync_:teste|CounterY[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_sync_:teste|CounterY[7]                                                            ; vga_sync_:teste|CounterY[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[4] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[4]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.668 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[2]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.795 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.822 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 1.086      ;
; 0.838 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[3] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[3]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.987 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.253      ;
; 0.989 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.996 ; vga_sync_:teste|CounterX[6]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.262      ;
; 1.001 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[5] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[5]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 1.268      ;
; 1.146 ; vga_sync_:teste|CounterY[4]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.003     ; 1.409      ;
; 1.149 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[1]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.004     ; 1.411      ;
; 1.178 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.184 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.187 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.062      ; 1.483      ;
; 1.224 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.249 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.253 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.255 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.295 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.320 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.324 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.590      ;
; 1.331 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.379 ; vga_sync_:teste|CounterX[6]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.645      ;
; 1.392 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 1.697      ;
; 1.395 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.661      ;
; 1.406 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 1.711      ;
; 1.420 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 1.725      ;
; 1.433 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.699      ;
; 1.449 ; vga_sync_:teste|CounterY[0]                                                            ; vga_sync_:teste|CounterY[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.715      ;
; 1.450 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[0]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.004     ; 1.712      ;
; 1.455 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.721      ;
; 1.471 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a13~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.056      ; 1.761      ;
; 1.474 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[6] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[6]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 1.741      ;
; 1.478 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a4~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.059      ; 1.771      ;
; 1.481 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.747      ;
; 1.488 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a13~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.056      ; 1.778      ;
; 1.488 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.002      ; 1.756      ;
; 1.496 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a51~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.054      ; 1.784      ;
; 1.513 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a55~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.067      ; 1.814      ;
; 1.525 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.791      ;
; 1.526 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.792      ;
; 1.534 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.800      ;
; 1.550 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.816      ;
; 1.558 ; vga_sync_:teste|CounterY[1]                                                            ; vga_sync_:teste|CounterY[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.824      ;
; 1.596 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.862      ;
; 1.605 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.871      ;
; 1.620 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 1.884      ;
; 1.621 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.887      ;
; 1.623 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 1.887      ;
; 1.624 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 1.888      ;
; 1.625 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.891      ;
; 1.628 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.894      ;
; 1.675 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.941      ;
; 1.679 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.945      ;
; 1.693 ; vga_sync_:teste|CounterY[5]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.003     ; 1.956      ;
; 1.696 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.699 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 2.002      ;
; 1.704 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 2.007      ;
; 1.705 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.065      ; 2.004      ;
; 1.706 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a26~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.072      ; 2.012      ;
; 1.720 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.065      ; 2.019      ;
; 1.725 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.073      ; 2.032      ;
; 1.725 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.073      ; 2.032      ;
; 1.726 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.065      ; 2.025      ;
; 1.737 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a95~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 2.042      ;
; 1.742 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a86~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.061      ; 2.037      ;
; 1.744 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a95~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 2.049      ;
; 1.744 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a86~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.061      ; 2.039      ;
; 1.745 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a27~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.056      ; 2.035      ;
; 1.750 ; vga_sync_:teste|CounterX[4]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.073      ; 2.057      ;
; 1.754 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a17~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 2.057      ;
; 1.754 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a17~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 2.057      ;
; 1.754 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a27~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.056      ; 2.044      ;
; 1.785 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.002      ; 2.053      ;
; 1.786 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.059      ; 2.079      ;
; 1.790 ; vga_sync_:teste|CounterY[9]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.005     ; 2.051      ;
; 1.802 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a41~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.047      ; 2.083      ;
; 1.802 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.062      ; 2.098      ;
; 1.804 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a51~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.054      ; 2.092      ;
; 1.808 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.059      ; 2.101      ;
; 1.812 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.062      ; 2.108      ;
; 1.814 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a41~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.047      ; 2.095      ;
; 1.816 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a44~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 2.121      ;
; 1.817 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a25~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.829 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a68~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.039      ; 2.102      ;
; 1.841 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a68~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.039      ; 2.114      ;
; 1.845 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a16~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.039      ; 2.118      ;
; 1.849 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a80~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.030      ; 2.113      ;
; 1.857 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 2.123      ;
; 1.866 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 2.132      ;
; 1.891 ; vga_sync_:teste|CounterY[8]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[6]                  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 2.158      ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0                       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0                       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg10   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg10   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg11   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg11   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg7    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg7    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg8    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg8    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg9    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg9    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a1                       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a1                       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg1  ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_50_to_25|q[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_50_to_25|q[0]|clk      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.399  ; 6.399  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 5.887  ; 5.887  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.146  ; 6.146  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.135  ; 6.135  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.189  ; 6.189  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.399  ; 6.399  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.380  ; 6.380  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.373  ; 6.373  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.369  ; 6.369  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.385  ; 6.385  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 8.294  ; 8.294  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 5.665  ;        ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.225  ; 6.225  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.225  ; 6.225  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 5.893  ; 5.893  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.113  ; 6.113  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.122  ; 6.122  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 5.870  ; 5.870  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 5.892  ; 5.892  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 5.907  ; 5.907  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 7.383  ; 7.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.387  ; 6.387  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.337  ; 6.337  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.383  ; 6.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.387  ; 6.387  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.339  ; 6.339  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.352  ; 6.352  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.334  ; 6.334  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.097  ; 6.097  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.103  ; 6.103  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 7.625  ; 7.625  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 12.691 ; 12.691 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 7.528  ; 7.528  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 7.805  ; 7.805  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 10.093 ; 10.093 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 8.730  ; 8.730  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 8.356  ; 8.356  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 12.691 ; 12.691 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 9.422  ; 9.422  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 11.464 ; 11.464 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 10.218 ; 10.218 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 11.014 ; 11.014 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 10.524 ; 10.524 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 10.848 ; 10.848 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 11.126 ; 11.126 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 11.446 ; 11.446 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 12.060 ; 12.060 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 12.355 ; 12.355 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 11.849 ; 11.849 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 12.178 ; 12.178 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 12.327 ; 12.327 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;        ; 5.665  ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 5.887  ; 5.887  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 5.887  ; 5.887  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.146  ; 6.146  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.135  ; 6.135  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.189  ; 6.189  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.399  ; 6.399  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.380  ; 6.380  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.373  ; 6.373  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.369  ; 6.369  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.385  ; 6.385  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 8.165  ; 8.165  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 5.665  ;        ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 5.870  ; 5.870  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.225  ; 6.225  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 5.893  ; 5.893  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.113  ; 6.113  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.122  ; 6.122  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 5.870  ; 5.870  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 5.892  ; 5.892  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 5.907  ; 5.907  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 7.383  ; 7.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.097  ; 6.097  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.337  ; 6.337  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.383  ; 6.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.387  ; 6.387  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.339  ; 6.339  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.352  ; 6.352  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.334  ; 6.334  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.097  ; 6.097  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.103  ; 6.103  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 7.625  ; 7.625  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 7.528  ; 7.528  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 7.528  ; 7.528  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 7.805  ; 7.805  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 10.093 ; 10.093 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 8.730  ; 8.730  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 8.356  ; 8.356  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 12.646 ; 12.646 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 8.833  ; 8.833  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 10.798 ; 10.798 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 9.347  ; 9.347  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 9.306  ; 9.306  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 9.128  ; 9.128  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 9.187  ; 9.187  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 9.329  ; 9.329  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 9.375  ; 9.375  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 9.653  ; 9.653  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 9.633  ; 9.633  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 9.127  ; 9.127  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 9.449  ; 9.449  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 9.242  ; 9.242  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;        ; 5.665  ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------+
; Fast Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clockdiv:clk_50_to_25|q[0] ; -3.293 ; -4319.330     ;
; CLOCK_50                   ; 1.353  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -0.973 ; -0.973        ;
; clockdiv:clk_50_to_25|q[0] ; 0.215  ; 0.000         ;
+----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clockdiv:clk_50_to_25|q[0] ; -2.000 ; -6294.000     ;
; CLOCK_50                   ; -1.380 ; -2.380        ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg1   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.355      ;
; -3.293 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_datain_reg0    ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.062      ; 4.354      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.072      ; 4.316      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a84~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.071      ; 4.315      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.025      ; 4.269      ;
; -3.245 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a82~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.024      ; 4.268      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.300      ;
; -3.238 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a78~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.062      ; 4.299      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg1   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.045      ; 4.280      ;
; -3.236 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a6~porta_datain_reg0    ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.044      ; 4.279      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.293      ;
; -3.228 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a77~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.065      ; 4.292      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg11 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg10 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg9  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg8  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg7  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg6  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg5  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.066      ; 4.282      ;
; -3.217 ; vga_sync_:teste|CounterY[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a38~porta_datain_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.065      ; 4.281      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg11  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg10  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg9   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg8   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg7   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg6   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg5   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg4   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
; -3.215 ; vga_sync_:teste|CounterY[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg3   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 1.000        ; 0.063      ; 4.277      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                        ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 1.353 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 0.500        ; 1.047      ; 0.367      ;
; 1.853 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 1.000        ; 1.047      ; 0.367      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                          ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.973 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; 0.000        ; 1.047      ; 0.367      ;
; -0.473 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; CLOCK_50    ; -0.500       ; 1.047      ; 0.367      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.215 ; vga_sync_:teste|CounterY[2]                                                            ; vga_sync_:teste|CounterY[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync_:teste|CounterY[5]                                                            ; vga_sync_:teste|CounterY[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync_:teste|CounterY[7]                                                            ; vga_sync_:teste|CounterY[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[4] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[4]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.332 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[2] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[2]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.356 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.371 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.524      ;
; 0.375 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.408 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[3] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[3]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.446 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; vga_sync_:teste|CounterX[6]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.599      ;
; 0.462 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[5] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[5]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 0.615      ;
; 0.494 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.511 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.516 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 0.723      ;
; 0.522 ; vga_sync_:teste|CounterY[4]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.672      ;
; 0.529 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[2]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.546 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.552 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[1] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[1]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.003     ; 0.701      ;
; 0.564 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[3]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.585 ; vga_sync_:teste|CounterX[6]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.601 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[4]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.075      ; 0.816      ;
; 0.605 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.613 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.075      ; 0.826      ;
; 0.621 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.075      ; 0.834      ;
; 0.637 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.641 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.648 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a13~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.064      ; 0.850      ;
; 0.654 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.002      ; 0.808      ;
; 0.656 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a4~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.065      ; 0.859      ;
; 0.658 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a13~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.064      ; 0.860      ;
; 0.661 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.664 ; vga_sync_:teste|CounterY[0]                                                            ; vga_sync_:teste|CounterY[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.671 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a51~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.060      ; 0.869      ;
; 0.672 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[6] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[6]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 0.825      ;
; 0.675 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a55~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.675 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.676 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.676 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.691 ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[0] ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|out_address_reg_a[0]              ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.003     ; 0.840      ;
; 0.693 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.710 ; vga_sync_:teste|CounterX[2]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.711 ; vga_sync_:teste|CounterX[4]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.718 ; vga_sync_:teste|CounterY[1]                                                            ; vga_sync_:teste|CounterY[1]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.870      ;
; 0.721 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.871      ;
; 0.724 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.874      ;
; 0.724 ; vga_sync_:teste|CounterX[9]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.874      ;
; 0.728 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.730 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[6]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.732 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.735 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a26~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.077      ; 0.950      ;
; 0.737 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.073      ; 0.948      ;
; 0.738 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1 ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.073      ; 0.949      ;
; 0.738 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[0]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.741 ; vga_sync_:teste|CounterX[8]                                                            ; vga_sync_:teste|CounterX[5]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.752 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.754 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.756 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.078      ; 0.972      ;
; 0.756 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.078      ; 0.972      ;
; 0.756 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a75~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.765 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[7]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.768 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a95~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.076      ; 0.982      ;
; 0.772 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a86~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.067      ; 0.977      ;
; 0.772 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a86~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.067      ; 0.977      ;
; 0.772 ; vga_sync_:teste|CounterY[5]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.002     ; 0.922      ;
; 0.773 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a95~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.076      ; 0.987      ;
; 0.777 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a27~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.062      ; 0.977      ;
; 0.780 ; vga_sync_:teste|CounterX[3]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a17~porta_address_reg3  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.782 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a17~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.074      ; 0.994      ;
; 0.782 ; vga_sync_:teste|CounterX[4]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a31~porta_address_reg4  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.078      ; 0.998      ;
; 0.783 ; vga_sync_:teste|CounterX[1]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a27~porta_address_reg1  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.062      ; 0.983      ;
; 0.785 ; vga_sync_:teste|CounterX[0]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.002      ; 0.939      ;
; 0.787 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg2   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.067      ; 0.992      ;
; 0.795 ; vga_sync_:teste|CounterY[9]                                                            ; vga_sync_:teste|auxVS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; -0.004     ; 0.943      ;
; 0.798 ; vga_sync_:teste|CounterX[7]                                                            ; vga_sync_:teste|CounterX[8]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.803 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 1.010      ;
; 0.808 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a51~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.060      ; 1.006      ;
; 0.808 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a8~porta_address_reg0   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.067      ; 1.013      ;
; 0.811 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a41~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.054      ; 1.003      ;
; 0.815 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a92~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.069      ; 1.022      ;
; 0.817 ; vga_sync_:teste|CounterX[3]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.969      ;
; 0.818 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a25~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.071      ; 1.027      ;
; 0.819 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a44~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.076      ; 1.033      ;
; 0.820 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a41~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.054      ; 1.012      ;
; 0.834 ; vga_sync_:teste|CounterX[0]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a68~porta_address_reg0  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.047      ; 1.019      ;
; 0.836 ; vga_sync_:teste|CounterY[8]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|address_reg_a[6]                  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.001      ; 0.989      ;
; 0.840 ; vga_sync_:teste|CounterX[2]                                                            ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a68~porta_address_reg2  ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.047      ; 1.025      ;
; 0.846 ; vga_sync_:teste|CounterX[5]                                                            ; vga_sync_:teste|auxHS                                                                                   ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.000      ; 0.998      ;
; 0.847 ; vga_sync_:teste|CounterX[1]                                                            ; vga_sync_:teste|CounterX[9]                                                                             ; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 0.000        ; 0.002      ; 1.001      ;
+-------+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockdiv:clk_50_to_25|q[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0                       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0                       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg10   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg10   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg11   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg11   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg2    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg3    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg4    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg5    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg6    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg7    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg7    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg8    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg8    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg9    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_address_reg9    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a1                       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a1                       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a10                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clockdiv:clk_50_to_25|q[0] ; Rise       ; MEM:M1|altsyncram:altsyncram_component|altsyncram_p5c1:auto_generated|ram_block1a102~porta_address_reg1  ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_50_to_25|q[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_50_to_25|q[0]|clk      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.614 ; 3.614 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.468 ; 3.468 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.359 ; 3.359 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.482 ; 3.482 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.470 ; 3.470 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.529 ; 3.529 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.614 ; 3.614 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.596 ; 3.596 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.591 ; 3.591 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.586 ; 3.586 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.595 ; 3.595 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 4.491 ; 4.491 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 2.909 ;       ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.533 ; 3.533 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.476 ; 3.476 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.533 ; 3.533 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.365 ; 3.365 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.465 ; 3.465 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.474 ; 3.474 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.340 ; 3.340 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.361 ; 3.361 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.374 ; 3.374 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 4.095 ; 4.095 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.593 ; 3.593 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.567 ; 3.567 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.589 ; 3.589 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.593 ; 3.593 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.569 ; 3.569 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.566 ; 3.566 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.577 ; 3.577 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.559 ; 3.559 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.568 ; 3.568 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.448 ; 3.448 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.452 ; 3.452 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 4.205 ; 4.205 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 6.645 ; 6.645 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 4.196 ; 4.196 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 4.332 ; 4.332 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 5.373 ; 5.373 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 4.715 ; 4.715 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 4.587 ; 4.587 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 6.645 ; 6.645 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 5.031 ; 5.031 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 5.995 ; 5.995 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 5.440 ; 5.440 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 5.723 ; 5.723 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 5.488 ; 5.488 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 5.496 ; 5.496 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 5.574 ; 5.574 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 5.742 ; 5.742 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 5.998 ; 5.998 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 6.088 ; 6.088 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 5.914 ; 5.914 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 6.100 ; 6.100 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 6.160 ; 6.160 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;       ; 2.909 ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.359 ; 3.359 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.468 ; 3.468 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.359 ; 3.359 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.482 ; 3.482 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.470 ; 3.470 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.529 ; 3.529 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.614 ; 3.614 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.596 ; 3.596 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.591 ; 3.591 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.586 ; 3.586 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.595 ; 3.595 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 4.419 ; 4.419 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 2.909 ;       ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.340 ; 3.340 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.476 ; 3.476 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.533 ; 3.533 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.365 ; 3.365 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.465 ; 3.465 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.474 ; 3.474 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.340 ; 3.340 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.361 ; 3.361 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.374 ; 3.374 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 4.095 ; 4.095 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.448 ; 3.448 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.567 ; 3.567 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.589 ; 3.589 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.593 ; 3.593 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.569 ; 3.569 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.566 ; 3.566 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.577 ; 3.577 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.559 ; 3.559 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.568 ; 3.568 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.448 ; 3.448 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.452 ; 3.452 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 4.205 ; 4.205 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 4.196 ; 4.196 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 4.196 ; 4.196 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 4.332 ; 4.332 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 5.373 ; 5.373 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 4.715 ; 4.715 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 4.587 ; 4.587 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 6.632 ; 6.632 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 4.822 ; 4.822 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 5.730 ; 5.730 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 5.009 ; 5.009 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 5.002 ; 5.002 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 4.870 ; 4.870 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 4.838 ; 4.838 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 4.868 ; 4.868 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 4.905 ; 4.905 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 5.054 ; 5.054 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 5.039 ; 5.039 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 4.864 ; 4.864 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 5.047 ; 5.047 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 4.914 ; 4.914 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;       ; 2.909 ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-----------------------------+------------+--------+----------+---------+---------------------+
; Clock                       ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -8.665     ; -1.726 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                   ; 1.353      ; -1.726 ; N/A      ; N/A     ; -1.380              ;
;  clockdiv:clk_50_to_25|q[0] ; -8.665     ; 0.215  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS             ; -11366.547 ; -1.726 ; 0.0      ; 0.0     ; -6296.38            ;
;  CLOCK_50                   ; 0.000      ; -1.726 ; N/A      ; N/A     ; -2.380              ;
;  clockdiv:clk_50_to_25|q[0] ; -11366.547 ; 0.000  ; N/A      ; N/A     ; -6294.000           ;
+-----------------------------+------------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+--------+--------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.399  ; 6.399  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 5.887  ; 5.887  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.146  ; 6.146  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.135  ; 6.135  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.189  ; 6.189  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.399  ; 6.399  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.380  ; 6.380  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.373  ; 6.373  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.369  ; 6.369  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.385  ; 6.385  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 8.294  ; 8.294  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 5.665  ;        ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.225  ; 6.225  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.126  ; 6.126  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.225  ; 6.225  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 5.893  ; 5.893  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.113  ; 6.113  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.122  ; 6.122  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 5.870  ; 5.870  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 5.892  ; 5.892  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 5.907  ; 5.907  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 5.905  ; 5.905  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 7.383  ; 7.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 6.387  ; 6.387  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 6.337  ; 6.337  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 6.383  ; 6.383  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 6.387  ; 6.387  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 6.339  ; 6.339  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 6.352  ; 6.352  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 6.334  ; 6.334  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 6.343  ; 6.343  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 6.097  ; 6.097  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 6.103  ; 6.103  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 7.625  ; 7.625  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 12.691 ; 12.691 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 7.528  ; 7.528  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 7.805  ; 7.805  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 10.093 ; 10.093 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 8.730  ; 8.730  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 8.356  ; 8.356  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 12.691 ; 12.691 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 9.422  ; 9.422  ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 11.464 ; 11.464 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 10.218 ; 10.218 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 11.014 ; 11.014 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 10.524 ; 10.524 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 10.848 ; 10.848 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 11.126 ; 11.126 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 11.446 ; 11.446 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 12.060 ; 12.060 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 12.355 ; 12.355 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 11.849 ; 11.849 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 12.178 ; 12.178 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 12.327 ; 12.327 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;        ; 5.665  ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.359 ; 3.359 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.468 ; 3.468 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.359 ; 3.359 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.482 ; 3.482 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.470 ; 3.470 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.529 ; 3.529 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.614 ; 3.614 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.596 ; 3.596 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.591 ; 3.591 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.586 ; 3.586 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_B[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.595 ; 3.595 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_BLANK    ; clockdiv:clk_50_to_25|q[0] ; 4.419 ; 4.419 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ; 2.909 ;       ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_G[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.340 ; 3.340 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.476 ; 3.476 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.533 ; 3.533 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.365 ; 3.365 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.465 ; 3.465 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.474 ; 3.474 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.340 ; 3.340 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.361 ; 3.361 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.376 ; 3.376 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_G[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.374 ; 3.374 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_HS       ; clockdiv:clk_50_to_25|q[0] ; 4.095 ; 4.095 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_R[*]     ; clockdiv:clk_50_to_25|q[0] ; 3.448 ; 3.448 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[0]    ; clockdiv:clk_50_to_25|q[0] ; 3.567 ; 3.567 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[1]    ; clockdiv:clk_50_to_25|q[0] ; 3.589 ; 3.589 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[2]    ; clockdiv:clk_50_to_25|q[0] ; 3.593 ; 3.593 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[3]    ; clockdiv:clk_50_to_25|q[0] ; 3.569 ; 3.569 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[4]    ; clockdiv:clk_50_to_25|q[0] ; 3.566 ; 3.566 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[5]    ; clockdiv:clk_50_to_25|q[0] ; 3.577 ; 3.577 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[6]    ; clockdiv:clk_50_to_25|q[0] ; 3.559 ; 3.559 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[7]    ; clockdiv:clk_50_to_25|q[0] ; 3.568 ; 3.568 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[8]    ; clockdiv:clk_50_to_25|q[0] ; 3.448 ; 3.448 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  VGA_R[9]    ; clockdiv:clk_50_to_25|q[0] ; 3.452 ; 3.452 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_VS       ; clockdiv:clk_50_to_25|q[0] ; 4.205 ; 4.205 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; outaddr[*]   ; clockdiv:clk_50_to_25|q[0] ; 4.196 ; 4.196 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[0]  ; clockdiv:clk_50_to_25|q[0] ; 4.196 ; 4.196 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[1]  ; clockdiv:clk_50_to_25|q[0] ; 4.332 ; 4.332 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[2]  ; clockdiv:clk_50_to_25|q[0] ; 5.373 ; 5.373 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[3]  ; clockdiv:clk_50_to_25|q[0] ; 4.715 ; 4.715 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[4]  ; clockdiv:clk_50_to_25|q[0] ; 4.587 ; 4.587 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[5]  ; clockdiv:clk_50_to_25|q[0] ; 6.632 ; 6.632 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[6]  ; clockdiv:clk_50_to_25|q[0] ; 4.822 ; 4.822 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[7]  ; clockdiv:clk_50_to_25|q[0] ; 5.730 ; 5.730 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[8]  ; clockdiv:clk_50_to_25|q[0] ; 5.009 ; 5.009 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[9]  ; clockdiv:clk_50_to_25|q[0] ; 5.002 ; 5.002 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[10] ; clockdiv:clk_50_to_25|q[0] ; 4.870 ; 4.870 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[11] ; clockdiv:clk_50_to_25|q[0] ; 4.838 ; 4.838 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[12] ; clockdiv:clk_50_to_25|q[0] ; 4.868 ; 4.868 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[13] ; clockdiv:clk_50_to_25|q[0] ; 4.905 ; 4.905 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[14] ; clockdiv:clk_50_to_25|q[0] ; 5.054 ; 5.054 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[15] ; clockdiv:clk_50_to_25|q[0] ; 5.039 ; 5.039 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[16] ; clockdiv:clk_50_to_25|q[0] ; 4.864 ; 4.864 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[17] ; clockdiv:clk_50_to_25|q[0] ; 5.047 ; 5.047 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
;  outaddr[18] ; clockdiv:clk_50_to_25|q[0] ; 4.914 ; 4.914 ; Rise       ; clockdiv:clk_50_to_25|q[0] ;
; VGA_CLK      ; clockdiv:clk_50_to_25|q[0] ;       ; 2.909 ; Fall       ; clockdiv:clk_50_to_25|q[0] ;
+--------------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clockdiv:clk_50_to_25|q[0] ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 2982491  ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clockdiv:clk_50_to_25|q[0] ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
; clockdiv:clk_50_to_25|q[0] ; clockdiv:clk_50_to_25|q[0] ; 2982491  ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 05 17:36:48 2014
Info: Command: quartus_sta vga -c vga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockdiv:clk_50_to_25|q[0] clockdiv:clk_50_to_25|q[0]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.665    -11366.547 clockdiv:clk_50_to_25|q[0] 
    Info (332119):     1.996         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.726        -1.726 CLOCK_50 
    Info (332119):     0.391         0.000 clockdiv:clk_50_to_25|q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -6294.000 clockdiv:clk_50_to_25|q[0] 
    Info (332119):    -1.380        -2.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.293     -4319.330 clockdiv:clk_50_to_25|q[0] 
    Info (332119):     1.353         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.973        -0.973 CLOCK_50 
    Info (332119):     0.215         0.000 clockdiv:clk_50_to_25|q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -6294.000 clockdiv:clk_50_to_25|q[0] 
    Info (332119):    -1.380        -2.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 327 megabytes
    Info: Processing ended: Sun Oct 05 17:36:53 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


