// Seed: 3275172132
module module_0 ();
  wire id_2;
  wire id_3;
  assign id_3 = id_2;
  supply0 id_5;
  wire id_6;
  assign id_5 = 1;
  assign id_6 = id_1;
  assign id_4[1<|1] = 1'b0;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri0 id_2;
  assign {1, id_2} = 1;
  module_0 modCall_1 ();
  wire id_3 = 1'h0;
  id_4(
      1'b0
  );
  assign id_2 = 1;
  logic [7:0] id_5, id_6, id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11, id_12, id_13;
  assign id_6[1'h0 : 1] = id_3;
endmodule
