<profile>

<section name = "Vitis HLS Report for 'VITIS_LOOP_39_4_proc5'" level="0">
<item name = "Date">Mon Sep  4 22:08:43 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48">VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4, 20, 20, 0.200 us, 0.200 us, 20, 20, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 15, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 394, 506, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 47, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48">VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4, 0, 2, 394, 506, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln41_fu_75_p2">-, 0, 0, 13, 10, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="block_C_drainer_227_read">9, 2, 1, 2</column>
<column name="jj_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48_ap_start_reg">1, 0, 1, 0</column>
<column name="jj_read_reg_82">6, 0, 6, 0</column>
<column name="sub_ln41_reg_88">8, 0, 10, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, VITIS_LOOP_39_4_proc5, return value</column>
<column name="C_2_address0">out, 10, ap_memory, C_2, array</column>
<column name="C_2_ce0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_we0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_d0">out, 32, ap_memory, C_2, array</column>
<column name="C_2_address1">out, 10, ap_memory, C_2, array</column>
<column name="C_2_ce1">out, 1, ap_memory, C_2, array</column>
<column name="C_2_q1">in, 32, ap_memory, C_2, array</column>
<column name="block_C_drainer_227_dout">in, 32, ap_fifo, block_C_drainer_227, pointer</column>
<column name="block_C_drainer_227_num_data_valid">in, 2, ap_fifo, block_C_drainer_227, pointer</column>
<column name="block_C_drainer_227_fifo_cap">in, 2, ap_fifo, block_C_drainer_227, pointer</column>
<column name="block_C_drainer_227_empty_n">in, 1, ap_fifo, block_C_drainer_227, pointer</column>
<column name="block_C_drainer_227_read">out, 1, ap_fifo, block_C_drainer_227, pointer</column>
<column name="jj_dout">in, 6, ap_fifo, jj, pointer</column>
<column name="jj_num_data_valid">in, 3, ap_fifo, jj, pointer</column>
<column name="jj_fifo_cap">in, 3, ap_fifo, jj, pointer</column>
<column name="jj_empty_n">in, 1, ap_fifo, jj, pointer</column>
<column name="jj_read">out, 1, ap_fifo, jj, pointer</column>
</table>
</item>
</section>
</profile>
