FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_P";
2"GT_N";
3"SYNC_P";
4"SYNC_N";
5"SYNC24_P";
6"SYNC24_N";
7"EXT_TRIG_IN<0..15>";
8"EXT_PED_IN";
9"SCALER<1..6>";
10"TELLIE_DELAY_IN";
11"SMELLIE_DELAY_IN";
12"RIBBON_PULSE_IN_P";
13"PULSE_INV_IN";
14"RIBBON_PULSE_IN_N";
15"GENERIC_DELAY_IN";
16"TUBII_RT_OUT";
17"EXT_PED_OUT";
18"GENERIC_PULSE_OUT";
19"RIBBON_PULSE_OUT_P";
20"RIBBON_PULSE_OUT_N";
21"GENERIC_DELAY_OUT";
22"PULSE_INV_OUT";
23"MTCA_MIMIC1_PULSE_ANAL";
24"MTCA_MIMIC2_PULSE_ANAL";
25"TUB_CLK_IN";
26"TTL_TO_ECL_IN";
27"LVDS_TO_ECL_IN_P";
28"ECL_TO_TTL_IN";
29"ECL_TO_LVDS_IN";
30"ECL_TO_NIM_IN";
31"NIM_TO_ECL_IN";
32"LVDS_TO_ECL_IN_N";
33"SMELLIE_DELAY_OUT";
34"MTCD_LO*";
35"DGT_P";
36"LO_STAR_OUT_P";
37"DGT_N";
38"LO_STAR_OUT_N";
39"CLK100_N";
40"CLK100_P";
41"MTCA_MIMIC2_OUT_P";
42"MTCA_MIMIC1_OUT_N";
43"MTCA_MIMIC1_OUT_P";
44"TELLIE_PULSE_OUT";
45"SMELLIE_PULSE_OUT";
46"TELLIE_DELAY_OUT";
47"MTCA_MIMIC2_OUT_N";
48"TTL_TO_ECL_OUT";
49"NIM_TO_ECL_OUT";
50"ECL_TO_LVDS_OUT_P";
51"ECL_TO_LVDS_OUT_N";
52"ECL_TO_NIM_OUT";
53"ECL_TO_TTL_OUT";
54"LVDS_TO_ECL_OUT";
55"GT_NIM";
56"PULSE_IN_ANAL<0..11>";
57"SYNC24_LVDS_P";
58"SCOPE_OUT_ANAL<0..7>";
59"CAEN_OUT_ANAL<0..7>";
60"SYNC24_LVDS_N";
61"SYNC_LVDS_N";
62"SYNC_LVDS_P";
%"TRANSLATION_PORTS"
"1","(-175,1525)","0","tubii_tk2_lib","I21";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"29;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"48;
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"54;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"49;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"50;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"51;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"52;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"30;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"28;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"31;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"32;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"27;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"26;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"53;
%"INPORT"
"1","(-1400,1850)","0","standard","I22";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-1400,1800)","0","standard","I23";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"INPORT"
"1","(-1400,1725)","0","standard","I24";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-1400,1625)","0","standard","I25";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-1400,1525)","0","standard","I26";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"INPORT"
"1","(-1400,1450)","0","standard","I27";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"OUTPORT"
"1","(1175,1825)","0","standard","I28";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(1175,1750)","0","standard","I29";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(1200,1575)","0","standard","I30";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"OUTPORT"
"1","(1200,1650)","0","standard","I31";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(1150,1450)","0","standard","I32";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(1150,1325)","0","standard","I33";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"OUTPORT"
"1","(1150,1225)","0","standard","I34";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"INPORT"
"1","(-1400,1325)","0","standard","I35";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"MTCA_MIMIC_PORTS"
"1","(-300,3175)","0","tubii_tk2_lib","I36";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"MTCA_MIMIC2_OUT_N \B"
VHDL_MODE"IN"47;
"MTCA_MIMIC2_OUT_P"
VHDL_MODE"IN"41;
"MTCA_MIMIC1_OUT_N \B"
VHDL_MODE"IN"42;
"MTCA_MIMIC1_OUT_P"
VHDL_MODE"IN"43;
"MTCA_MIMIC2_PULSE_ANAL"
VHDL_MODE"OUT"24;
"MTCA_MIMIC1_PULSE_ANAL"
VHDL_MODE"OUT"23;
%"INPORT"
"1","(-1400,3250)","0","standard","I37";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-1400,3200)","0","standard","I38";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-1375,3125)","0","standard","I39";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(-1375,3075)","0","standard","I40";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"OUTPORT"
"1","(825,3400)","0","standard","I41";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(825,3325)","0","standard","I42";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"ELLIE_PORTS"
"1","(-75,4075)","0","tubii_tk2_lib","I43";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TELLIE_PULSE_OUT"
VHDL_MODE"IN"44;
"SMELLIE_PULSE_OUT"
VHDL_MODE"IN"45;
"TELLIE_DELAY_OUT"
VHDL_MODE"IN"46;
"SMELLIE_DELAY_OUT"
VHDL_MODE"IN"33;
"TELLIE_DELAY_IN"
VHDL_MODE"OUT"10;
"SMELLIE_DELAY_IN"
VHDL_MODE"OUT"11;
%"OUTPORT"
"1","(975,4325)","0","standard","I44";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(975,4250)","0","standard","I45";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"INPORT"
"1","(-1200,4150)","0","standard","I46";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-1200,4075)","0","standard","I47";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(-1200,4000)","0","standard","I48";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-1200,3925)","0","standard","I49";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"CLOCK_PORTS"
"1","(-150,2350)","0","tubii_tk2_lib","I50";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"CLK100_N \B"
VHDL_MODE"IN"39;
"CLK100_P"
VHDL_MODE"IN"40;
"TUB_CLK_IN"
VHDL_MODE"OUT"25;
%"INPORT"
"1","(-950,2525)","0","standard","I51";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"INPORT"
"1","(-950,2450)","0","standard","I52";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"OUTPORT"
"1","(750,2450)","0","standard","I53";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"TIME_BUS_PORTS"
"1","(2700,3600)","0","tubii_tk2_lib","I54";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GT_N \B"
VHDL_MODE"OUT"2;
"GT_P"
VHDL_MODE"OUT"1;
"SYNC24_N \B"
VHDL_MODE"OUT"6;
"SYNC24_P"
VHDL_MODE"OUT"5;
"SYNC_N \B"
VHDL_MODE"OUT"4;
"SYNC_P"
VHDL_MODE"OUT"3;
%"OUTPORT"
"1","(4175,3850)","0","standard","I55";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(4175,3775)","0","standard","I56";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(4175,3675)","0","standard","I57";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(4175,3625)","0","standard","I58";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(4175,3525)","0","standard","I59";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(4175,3475)","0","standard","I60";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"GENERAL_UTILITIES_PORTS"
"1","(2600,2425)","0","tubii_tk2_lib","I61";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"GENERIC_PULSE_OUT"
VHDL_MODE"IN"18;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"IN"19;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"IN"20;
"GENERIC_DELAY_IN"
VHDL_MODE"OUT"15;
"RIBBON_PULSE_IN_P"
VHDL_MODE"OUT"12;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"OUT"14;
"PULSE_INV_IN"
VHDL_MODE"OUT"13;
"PULSE_INV_OUT"
VHDL_MODE"IN"22;
"GENERIC_DELAY_OUT"
VHDL_MODE"IN"21;
%"OUTPORT"
"1","(3850,2700)","0","standard","I62";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(3850,2625)","0","standard","I63";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(3850,2525)","0","standard","I64";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(3850,2450)","0","standard","I65";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"INPORT"
"1","(1450,2700)","0","standard","I66";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(1450,2625)","0","standard","I67";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"INPORT"
"1","(1450,2525)","0","standard","I68";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(1450,2475)","0","standard","I69";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(1450,2400)","0","standard","I70";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"CAEN_PORTS"
"1","(-200,525)","0","tubii_tk2_lib","I71";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"OUT"56;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"IN"58;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"IN"59;
"SYNC24_LVDS_N \B"
VHDL_MODE"IN"60;
"SYNC24_LVDS_P"
VHDL_MODE"IN"57;
"SYNC_LVDS_N \B"
VHDL_MODE"IN"61;
"SYNC_LVDS_P"
VHDL_MODE"IN"62;
"GT_NIM"
VHDL_MODE"IN"55;
%"INPORT"
"1","(-1800,800)","0","standard","I72";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(-1800,725)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(-1800,650)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-1800,550)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(-1800,475)","0","standard","I76";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-1800,400)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(-1800,300)","0","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"OUTPORT"
"1","(1350,650)","0","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"SCALER_PORTS"
"1","(2750,4400)","0","tubii_tk2_lib","I80";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"SCALER<1..6>"
VHDL_MODE"IN"9;
%"INPORT"
"1","(1650,4475)","0","standard","I81";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"EXT_TRIG_PORTS"
"1","(3125,1275)","0","tubii_tk2_lib","I82";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TUBII_RT_OUT"
VHDL_MODE"IN"16;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"OUT"7;
"EXT_PED_OUT"
VHDL_MODE"IN"17;
"EXT_PED_IN"
VHDL_MODE"OUT"8;
%"OUTPORT"
"1","(4500,1475)","0","standard","I84";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"INPORT"
"1","(1600,1500)","0","standard","I85";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"OUTPORT"
"1","(4500,1200)","0","standard","I86";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"GT_DELAYS_PORTS"
"1","(-2125,4350)","0","tubii_tk2_lib","I87";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"LO_STAR_OUT_N \B"
VHDL_MODE"IN"38;
"LO_STAR_OUT_P"
VHDL_MODE"IN"36;
"MTCD_LO* \B"
VHDL_MODE"OUT"34;
"DGT_P"
VHDL_MODE"IN"35;
"DGT_N \B"
VHDL_MODE"IN"37;
%"OUTPORT"
"1","(-1050,4475)","0","standard","I88";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"INPORT"
"1","(-3225,4575)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-3225,4500)","0","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-3225,4350)","0","standard","I91";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-3225,4275)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(1600,1200)","0","standard","I93";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
END.
