set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Exercise1Question3.vo Exercise1Question3_v.sdo}}
	{{"Fast Model"} {Exercise1Question3_fast.vo Exercise1Question3_v_fast.sdo}}
}
