(edif Nreg_internal_clock
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 9 12 20 13 33)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Nreg_internal_clock.ngc Nreg_internal_clock.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Nreg_internal_clock_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Nreg_internal_clock
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port in
              (direction INPUT)
            )
            (port out
              (direction OUTPUT)
            )
            (port (array (rename leds "leds[7:0]") 8)
              (direction OUTPUT))
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "Nreg_internal_clock") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:leds<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Nreg_internal_clock_Nreg_internal_clock") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename genblock_0__ri_out_renamed_0 "genblock[0].ri/out")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename in_IBUF_renamed_1 "in_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_1_OBUF_renamed_2 "leds_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename leds_0_OBUF_renamed_3 "leds_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_4 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_4))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef genblock_0__ri_out_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_4))
              )
            )
            (net (rename genblock_0__ri_out "genblock[0].ri/out")
              (joined
                (portRef Q (instanceRef genblock_0__ri_out_renamed_0))
                (portRef I (instanceRef out_OBUF))
              )
            )
            (net in
              (joined
                (portRef in)
                (portRef I (instanceRef in_IBUF_renamed_1))
              )
            )
            (net in_IBUF
              (joined
                (portRef D (instanceRef genblock_0__ri_out_renamed_0))
                (portRef O (instanceRef in_IBUF_renamed_1))
              )
            )
            (net (rename leds_0_ "leds<0>")
              (joined
                (portRef (member leds 7))
                (portRef O (instanceRef leds_0_OBUF_renamed_3))
              )
            )
            (net (rename leds_1_ "leds<1>")
              (joined
                (portRef (member leds 6))
                (portRef O (instanceRef leds_1_OBUF_renamed_2))
              )
            )
            (net (rename leds_2_ "leds<2>")
              (joined
                (portRef (member leds 5))
                (portRef O (instanceRef leds_2_OBUF))
              )
            )
            (net (rename leds_3_ "leds<3>")
              (joined
                (portRef (member leds 4))
                (portRef O (instanceRef leds_3_OBUF))
              )
            )
            (net (rename leds_4_ "leds<4>")
              (joined
                (portRef (member leds 3))
                (portRef O (instanceRef leds_4_OBUF))
              )
            )
            (net (rename leds_5_ "leds<5>")
              (joined
                (portRef (member leds 2))
                (portRef O (instanceRef leds_5_OBUF))
              )
            )
            (net (rename leds_6_ "leds<6>")
              (joined
                (portRef (member leds 1))
                (portRef O (instanceRef leds_6_OBUF))
              )
            )
            (net (rename leds_7_ "leds<7>")
              (joined
                (portRef (member leds 0))
                (portRef O (instanceRef leds_7_OBUF))
              )
            )
            (net leds_0_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef leds_0_OBUF_renamed_3))
              )
            )
            (net leds_1_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef leds_7_OBUF))
                (portRef I (instanceRef leds_6_OBUF))
                (portRef I (instanceRef leds_5_OBUF))
                (portRef I (instanceRef leds_4_OBUF))
                (portRef I (instanceRef leds_3_OBUF))
                (portRef I (instanceRef leds_2_OBUF))
                (portRef I (instanceRef leds_1_OBUF_renamed_2))
              )
            )
            (net out
              (joined
                (portRef out)
                (portRef O (instanceRef out_OBUF))
              )
            )
          )
      )
    )
  )

  (design Nreg_internal_clock
    (cellRef Nreg_internal_clock
      (libraryRef Nreg_internal_clock_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

