name: SDMMC
description: Secure digital input/output MultiMediaCard interface
groupName: SDMMC
registers:
  - name: SDMMC_POWER
    displayName: SDMMC_POWER
    description: SDMMC_POWER
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PWRCTRL
        description: "SDMMC state control bits\nThese bits can only be written when the SDMMC is not in the power-on state (PWRCTRL different  11).\nThese bits are used to define the functional state of the SDMMC signals:\nstopped, SDMMC_D[7:0], SDMMC_CMD and SDMMC_CK are driven high.\nAny further write is ignored, PWRCTRL value keeps 11."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'After reset, Reset: the SDMMC is disabled and the clock to the Card is stopped, SDMMC_D[7:0], and SDMMC_CMD are HiZ and SDMMC_CK is driven low.When written 00, power-off: the SDMMC is disabled and the clock to the card is'
            value: 0
          - name: B_0x1
            description: Reserved. (When written 01, PWRCTRL value does not change)
            value: 1
          - name: B_0x2
            description: Power-cycle, the SDMMC is disabled and the clock to the card is stopped, SDMMC_D[7:0], SDMMC_CMD and SDMMC_CK are driven low.
            value: 2
          - name: B_0x3
            description: 'Power-on: the card is clocked, The first 74 SDMMC_CK cycles the SDMMC is still disabled. After the 74 cycles the SDMMC is enabled and the SDMMC_D[7:0], SDMMC_CMD and SDMMC_CK are controlled according the SDMMC operation.'
            value: 3
      - name: VSWITCH
        description: "Voltage switch sequence start\nThis bit is used to start the timing critical section of the voltage switch sequence:"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage switch sequence not started and not active.
            value: 0
          - name: B_0x1
            description: Voltage switch sequence started or active.
            value: 1
      - name: VSWITCHEN
        description: "Voltage switch procedure enable\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nThis bit is used to stop the SDMMC_CK after the voltage switch command response:"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC_CK clock kept unchanged after successfully received command response.
            value: 0
          - name: B_0x1
            description: SDMMC_CK clock stopped after successfully received command response.
            value: 1
      - name: DIRPOL
        description: "Data and command direction signals polarity selection\nThis bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage transceiver IOs driven as output when direction signal is low.
            value: 0
          - name: B_0x1
            description: Voltage transceiver IOs driven as output when direction signal is high.
            value: 1
  - name: SDMMC_CLKCR
    displayName: SDMMC_CLKCR
    description: SDMMC clock control register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLKDIV
        description: "Clock divide factor\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0).\nThis field defines the divide factor between the input clock (sdmmc_ker_ck) and the output clock (SDMMC_CK): SDMMC_CK frequency = sdmmc_ker_ck / [2 * CLKDIV].\n0x0XX: etc..\n0xXXX: etc.."
        bitOffset: 0
        bitWidth: 10
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC_CK frequency = sdmmc_ker_ck / 1 (Does not support DDR)
            value: 0
          - name: B_0x1
            description: SDMMC_CK frequency = sdmmc_ker_ck / 2
            value: 1
          - name: B_0x2
            description: SDMMC_CK frequency = sdmmc_ker_ck / 4
            value: 2
          - name: B_0x80
            description: SDMMC_CK frequency = sdmmc_ker_ck / 256
            value: 128
          - name: B_0x3FF
            description: SDMMC_CK frequency = sdmmc_ker_ck / 2046
            value: 1023
      - name: PWRSAV
        description: "Power saving configuration bit\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)\nFor power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:"
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC_CK clock is always enabled
            value: 0
          - name: B_0x1
            description: SDMMC_CK is only enabled when the bus is active
            value: 1
      - name: WIDBUS
        description: "Wide bus mode enable bit\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Default 1-bit wide bus mode: SDMMC_D0 used (Does not support DDR)'
            value: 0
          - name: B_0x1
            description: '4-bit wide bus mode: SDMMC_D[3:0] used'
            value: 1
          - name: B_0x2
            description: '8-bit wide bus mode: SDMMC_D[7:0] used'
            value: 2
      - name: NEGEDGE
        description: "SDMMC_CK dephasing selection bit for data and command\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0).\nWhen clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge.\nCommand and data changed on the sdmmc_ker_ck falling edge succeeding the rising edge of SDMMC_CK.\nSDMMC_CK edge occurs on sdmmc_ker_ck rising edge.\nWhen clock division  1 (CLKDIV   0) & DDR = 1:\nCommand changed on the sdmmc_ker_ck falling edge succeeding the rising edge of SDMMC_CK.\nData changed on the sdmmc_ker_ck falling edge succeeding a SDMMC_CK edge.\nSDMMC_CK edge occurs on sdmmc_ker_ck rising edge.\nCommand and data changed on the same sdmmc_ker_ck rising edge generating the SDMMC_CK falling edge.\nWhen clock division  1 (CLKDIV   0) & DDR = 1:\nCommand changed on the same sdmmc_ker_ck rising edge generating the SDMMC_CK falling edge.\nData changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge.\nSDMMC_CK edge occurs on sdmmc_ker_ck rising edge."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'When clock division  1 (CLKDIV   0) & DDR = 0:'
            value: 0
          - name: B_0x1
            description: 'When clock division  1 (CLKDIV   0) & DDR = 0:'
            value: 1
      - name: HWFC_EN
        description: "Hardware flow control enable\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)\nWhen Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in ."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hardware flow control is disabled
            value: 0
          - name: B_0x1
            description: Hardware flow control is enabled
            value: 1
      - name: DDR
        description: "Data rate signaling selection\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)\nDDR rate must only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS   00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus).\nDDR rate must only be selected with clock division  1. (CLKDIV   0)"
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDR Single data rate signaling
            value: 0
          - name: B_0x1
            description: DDR double data rate signaling
            value: 1
      - name: BUSSPEED
        description: "Bus speed for selection of SDMMC operating modes\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DS, HS, SDR12, SDR25, Legacy compatible, High speed SDR, High speed DDR bus speed mode selected
            value: 0
          - name: B_0x1
            description: SDR50, DDR50, SDR104, HS200 bus speed mode selected.
            value: 1
      - name: SELCLKRX
        description: "Receive clock selection\nThese bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sdmmc_io_in_ck selected as receive clock
            value: 0
          - name: B_0x1
            description: SDMMC_CKIN feedback clock selected as receive clock
            value: 1
          - name: B_0x2
            description: sdmmc_fb_ck tuned feedback clock selected as receive clock.
            value: 2
          - name: B_0x3
            description: Reserved (select sdmmc_io_in_ck)
            value: 3
  - name: SDMMC_ARGR
    displayName: SDMMC_ARGR
    description: SDMMC argument register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CMDARG
        description: "Command argument\nThese bits can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nCommand argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_CMDR
    displayName: SDMMC_CMDR
    description: SDMMC command register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CMDINDEX
        description: "Command index\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nThe command index is sent to the card as part of a command message."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: CMDTRANS
        description: "The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nIf this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: CMDSTOP
        description: "The CPSM treats the command as a Stop Transmission command and signals abort to the DPSM\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nIf this bit is set, the CPSM issues the abort signal to the DPSM when the command is sent."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: WAITRESP
        description: "Wait for response bits\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nThey are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No response, expect CMDSENT flag
            value: 0
          - name: B_0x1
            description: Short response, expect CMDREND or CCRCFAIL flag
            value: 1
          - name: B_0x2
            description: Short response, expect CMDREND flag (No CRC)
            value: 2
          - name: B_0x3
            description: Long response, expect CMDREND or CCRCFAIL flag
            value: 3
      - name: WAITINT
        description: "CPSM waits for interrupt request\nIf this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response).\nIf this bit is cleared in the CPSM Wait state, it causes the abort of the interrupt mode."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: WAITPEND
        description: "CPSM waits for end of data transfer (CmdPend internal signal) from DPSM\nThis bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CPSMEN
        description: "Command path state machine (CPSM) enable bit\nThis bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state.\nIf this bit is set, the CPSM is enabled.\nWhen DTEN = 1, no command is transfered nor boot procedure is started. CPSMEN is cleared to 0.\nDuring Read Wait with SDMMC_CK stopped no command is sent and CPSMEN is kept 0."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: DTHOLD
        description: "Hold new data block transmission and reception in the DPSM\nIf this bit is set, the DPSM does not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: BOOTMODE
        description: "Select the boot mode procedure to be used\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)"
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal boot mode procedure selected
            value: 0
          - name: B_0x1
            description: Alternative boot mode procedure selected.
            value: 1
      - name: BOOTEN
        description: Enable boot mode procedure
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Boot mode procedure disabled
            value: 0
          - name: B_0x1
            description: Boot mode procedure enabled
            value: 1
      - name: CMDSUSPEND
        description: "The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nCMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0.\nCMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: SDMMC_RESPCMDR
    displayName: SDMMC_RESPCMDR
    description: SDMMC command response register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RESPCMD
        description: "Response command index\nRead-only bit field. Contains the command index of the last command response received."
        bitOffset: 0
        bitWidth: 6
        access: read-only
  - name: SDMMC_RESP1R
    displayName: SDMMC_RESP1R
    description: SDMMC response 1 register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CARDSTATUSx
        description: "Card status x\nSee ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: SDMMC_RESP2R
    displayName: SDMMC_RESP2R
    description: SDMMC response 2 register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CARDSTATUSx
        description: "Card status x\nSee ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: SDMMC_RESP3R
    displayName: SDMMC_RESP3R
    description: SDMMC response 3 register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CARDSTATUSx
        description: "Card status x\nSee ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: SDMMC_RESP4R
    displayName: SDMMC_RESP4R
    description: SDMMC response 4 register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CARDSTATUSx
        description: "Card status x\nSee ."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: SDMMC_DTIMER
    displayName: SDMMC_DTIMER
    description: SDMMC data timer register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DATATIME
        description: "Data and R1b busy timeout period\nThis bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0).\nData and R1b busy timeout period expressed in card bus clock periods."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_DLENR
    displayName: SDMMC_DLENR
    description: SDMMC data length register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DATALENGTH
        description: "Data length value\nThis register can only be written by firmware when DPSM is inactive (DPSMACT = 0).\nNumber of data bytes to be transferred.\nWhen DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered)\nWhen DATALENGTH = 0 no data are transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command is transfered. DTEN and CPSMEN are cleared to 0."
        bitOffset: 0
        bitWidth: 25
        access: read-write
  - name: SDMMC_DCTRL
    displayName: SDMMC_DCTRL
    description: SDMMC data control register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DTEN
        description: "Data transfer enable bit\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Do not start data transfer without CPSM data transfer command.
            value: 0
          - name: B_0x1
            description: Start data transfer without CPSM data transfer command.
            value: 1
      - name: DTDIR
        description: "Data transfer direction selection\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: From host to card.
            value: 0
          - name: B_0x1
            description: From card to host.
            value: 1
      - name: DTMODE
        description: "Data transfer mode selection\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Block data transfer ending on block count.
            value: 0
          - name: B_0x1
            description: SDIO multibyte data transfer.
            value: 1
          - name: B_0x2
            description: e MMC Stream data transfer. (WIDBUS must select 1-bit wide bus mode)
            value: 2
          - name: B_0x3
            description: Block data transfer ending with STOP_TRANSMISSION command (not to be used with DTEN initiated data transfers).
            value: 3
      - name: DBLOCKSIZE
        description: "Data block size\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).\nDefine the data block length when the block data transfer mode is selected:\nWhen DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (None of the remaining data are transfered.)\nWhen DDR = 1, DBLOCKSIZE = 0000 must not be used. (No data are transfered)"
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Block length = 20 = 1 byte
            value: 0
          - name: B_0x1
            description: Block length = 21 = 2 bytes
            value: 1
          - name: B_0x2
            description: Block length = 22 = 4 bytes
            value: 2
          - name: B_0x3
            description: Block length = 23 = 8 bytes
            value: 3
          - name: B_0x4
            description: Block length = 24 = 16 bytes
            value: 4
          - name: B_0x5
            description: Block length = 25 = 32 bytes
            value: 5
          - name: B_0x6
            description: Block length = 26 = 64 bytes
            value: 6
          - name: B_0x7
            description: Block length = 27 = 128 bytes
            value: 7
          - name: B_0x8
            description: Block length = 28 = 256 bytes
            value: 8
          - name: B_0x9
            description: Block length = 29 = 512 bytes
            value: 9
          - name: B_0xA
            description: Block length = 210 = 1024 bytes
            value: 10
          - name: B_0xB
            description: Block length = 211 = 2048 bytes
            value: 11
          - name: B_0xC
            description: Block length = 212 = 4096 bytes
            value: 12
          - name: B_0xD
            description: Block length = 213 = 8192 bytes
            value: 13
          - name: B_0xE
            description: Block length = 214 = 16384 bytes
            value: 14
      - name: RWSTART
        description: "Read Wait start\nIf this bit is set, Read Wait operation starts."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWSTOP
        description: "Read Wait stop\nThis bit is written by firmware and auto cleared by hardware when the DPSM moves from the R_W state to the Wait_R or Idle state."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Read Wait stop.
            value: 0
          - name: B_0x1
            description: Enable for Read Wait stop when DPSM is in the R_W state.
            value: 1
      - name: RWMOD
        description: "Read Wait mode\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read Wait control using SDMMC_D2
            value: 0
          - name: B_0x1
            description: Read Wait control stopping SDMMC_CK
            value: 1
      - name: SDIOEN
        description: "SD I/O interrupt enable functions\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).\nIf this bit is set, the DPSM enables the SD I/O card specific interrupt operation."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: BOOTACKEN
        description: "Enable the reception of the boot acknowledgment\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Boot acknowledgment disabled, not expected to be received
            value: 0
          - name: B_0x1
            description: Boot acknowledgment enabled, expected to be received
            value: 1
      - name: FIFORST
        description: "FIFO reset, flushes any remaining data\nThis bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit only takes effect when a transfer error or transfer hold occurs."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FIFO not affected.
            value: 0
          - name: B_0x1
            description: Flush any remaining data and reset the FIFO pointers. This bit is automatically cleared to 0 by hardware when DPSM gets inactive (DPSMACT = 0).
            value: 1
  - name: SDMMC_DCNTR
    displayName: SDMMC_DCNTR
    description: SDMMC data counter register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DATACOUNT
        description: "Data count value\nWhen read, the number of remaining data bytes to be transferred is returned. Write has no effect."
        bitOffset: 0
        bitWidth: 25
        access: read-only
  - name: SDMMC_STAR
    displayName: SDMMC_STAR
    description: SDMMC status register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCRCFAIL
        description: "Command response received (CRC check failed)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: DCRCFAIL
        description: "Data block sent/received (CRC check failed)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: CTIMEOUT
        description: "Command response timeout\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.\nThe Command Timeout period has a fixed value of 64 SDMMC_CK clock periods."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: DTIMEOUT
        description: "Data timeout\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TXUNDERR
        description: "Transmit FIFO underrun error (masked by hardware when IDMA is enabled)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: RXOVERR
        description: "Received FIFO overrun error (masked by hardware when IDMA is enabled)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: CMDREND
        description: "Command response received (CRC check passed, or no CRC)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: CMDSENT
        description: "Command sent (no response required)\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: DATAEND
        description: "Data transfer ended correctly\nDATAEND is set if data counter DATACOUNT is zero and no errors occur, and no transmit data transfer hold.\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: DHOLD
        description: "Data transfer Hold\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: DBCKEND
        description: "Data block sent/received\nDBCKEND is set when:\n- CRC check passed and DPSM moves to the R_W state\nor\n- IDMAEN = 0 and transmit data transfer hold and DATACOUNT  0 and DPSM moves to Wait_S.\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: DABORT
        description: "Data transfer aborted by CMD12\nInterrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: DPSMACT
        description: "Data path state machine active, i.e. not in Idle state\nThis is a hardware status flag only, does not generate an interrupt."
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: CPSMACT
        description: "Command path state machine active, i.e. not in Idle state\nThis is a hardware status flag only, does not generate an interrupt."
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: TXFIFOHE
        description: "Transmit FIFO half empty\nAt least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full."
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXFIFOHF
        description: "Receive FIFO half full\nThere are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty."
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: TXFIFOF
        description: "Transmit FIFO full\nThis is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty."
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: RXFIFOF
        description: "Receive FIFO full\nThis bit is cleared when one FIFO location becomes empty."
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: TXFIFOE
        description: "Transmit FIFO empty\nThis bit is cleared when one FIFO location becomes full."
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: RXFIFOE
        description: "Receive FIFO empty\nThis is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full."
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: BUSYD0
        description: "Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response\nThis bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt."
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: card signals not busy on SDMMC_D0.
            value: 0
          - name: B_0x1
            description: card signals busy on SDMMC_D0.
            value: 1
      - name: BUSYD0END
        description: "end of SDMMC_D0 Busy following a CMD response detected\nThis indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: card SDMMC_D0 signal does NOT signal change from busy to not busy.
            value: 0
          - name: B_0x1
            description: card SDMMC_D0 signal changed from busy to NOT busy.
            value: 1
      - name: SDIOIT
        description: "SDIO interrupt received\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 22
        bitWidth: 1
        access: read-only
      - name: ACKFAIL
        description: "Boot acknowledgment received (boot acknowledgment check fail)\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: ACKTIMEOUT
        description: "Boot acknowledgment timeout\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: VSWEND
        description: "Voltage switch critical timing section completion\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: CKSTOP
        description: "SDMMC_CK stopped in Voltage switch procedure\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: IDMATE
        description: "IDMA transfer error\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: IDMABTC
        description: "IDMA buffer transfer complete\nThe interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR."
        bitOffset: 28
        bitWidth: 1
        access: read-only
  - name: SDMMC_ICR
    displayName: SDMMC_ICR
    description: SDMMC interrupt clear register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCRCFAILC
        description: "CCRCFAIL flag clear bit\nSet by software to clear the CCRCFAIL flag."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCRCFAIL not cleared
            value: 0
          - name: B_0x1
            description: CCRCFAIL cleared
            value: 1
      - name: DCRCFAILC
        description: "DCRCFAIL flag clear bit\nSet by software to clear the DCRCFAIL flag."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCRCFAIL not cleared
            value: 0
          - name: B_0x1
            description: DCRCFAIL cleared
            value: 1
      - name: CTIMEOUTC
        description: "CTIMEOUT flag clear bit\nSet by software to clear the CTIMEOUT flag."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CTIMEOUT not cleared
            value: 0
          - name: B_0x1
            description: CTIMEOUT cleared
            value: 1
      - name: DTIMEOUTC
        description: "DTIMEOUT flag clear bit\nSet by software to clear the DTIMEOUT flag."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTIMEOUT not cleared
            value: 0
          - name: B_0x1
            description: DTIMEOUT cleared
            value: 1
      - name: TXUNDERRC
        description: "TXUNDERR flag clear bit\nSet by software to clear TXUNDERR flag."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXUNDERR not cleared
            value: 0
          - name: B_0x1
            description: TXUNDERR cleared
            value: 1
      - name: RXOVERRC
        description: "RXOVERR flag clear bit\nSet by software to clear the RXOVERR flag."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RXOVERR not cleared
            value: 0
          - name: B_0x1
            description: RXOVERR cleared
            value: 1
      - name: CMDRENDC
        description: "CMDREND flag clear bit\nSet by software to clear the CMDREND flag."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMDREND not cleared
            value: 0
          - name: B_0x1
            description: CMDREND cleared
            value: 1
      - name: CMDSENTC
        description: "CMDSENT flag clear bit\nSet by software to clear the CMDSENT flag."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMDSENT not cleared
            value: 0
          - name: B_0x1
            description: CMDSENT cleared
            value: 1
      - name: DATAENDC
        description: "DATAEND flag clear bit\nSet by software to clear the DATAEND flag."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAEND not cleared
            value: 0
          - name: B_0x1
            description: DATAEND cleared
            value: 1
      - name: DHOLDC
        description: "DHOLD flag clear bit\nSet by software to clear the DHOLD flag."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DHOLD not cleared
            value: 0
          - name: B_0x1
            description: DHOLD cleared
            value: 1
      - name: DBCKENDC
        description: "DBCKEND flag clear bit\nSet by software to clear the DBCKEND flag."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DBCKEND not cleared
            value: 0
          - name: B_0x1
            description: DBCKEND cleared
            value: 1
      - name: DABORTC
        description: "DABORT flag clear bit\nSet by software to clear the DABORT flag."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DABORT not cleared
            value: 0
          - name: B_0x1
            description: DABORT cleared
            value: 1
      - name: BUSYD0ENDC
        description: "BUSYD0END flag clear bit\nSet by software to clear the BUSYD0END flag."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSYD0END not cleared
            value: 0
          - name: B_0x1
            description: BUSYD0END cleared
            value: 1
      - name: SDIOITC
        description: "SDIOIT flag clear bit\nSet by software to clear the SDIOIT flag."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDIOIT not cleared
            value: 0
          - name: B_0x1
            description: SDIOIT cleared
            value: 1
      - name: ACKFAILC
        description: "ACKFAIL flag clear bit\nSet by software to clear the ACKFAIL flag."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACKFAIL not cleared
            value: 0
          - name: B_0x1
            description: ACKFAIL cleared
            value: 1
      - name: ACKTIMEOUTC
        description: "ACKTIMEOUT flag clear bit\nSet by software to clear the ACKTIMEOUT flag."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACKTIMEOUT not cleared
            value: 0
          - name: B_0x1
            description: ACKTIMEOUT cleared
            value: 1
      - name: VSWENDC
        description: "VSWEND flag clear bit\nSet by software to clear the VSWEND flag."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VSWEND not cleared
            value: 0
          - name: B_0x1
            description: VSWEND cleared
            value: 1
      - name: CKSTOPC
        description: "CKSTOP flag clear bit\nSet by software to clear the CKSTOP flag."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CKSTOP not cleared
            value: 0
          - name: B_0x1
            description: CKSTOP cleared
            value: 1
      - name: IDMATEC
        description: "IDMA transfer error clear bit\nSet by software to clear the IDMATE flag."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IDMATE not cleared
            value: 0
          - name: B_0x1
            description: IDMATE cleared
            value: 1
      - name: IDMABTCC
        description: "IDMA buffer transfer complete clear bit\nSet by software to clear the IDMABTC flag."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IDMABTC not cleared
            value: 0
          - name: B_0x1
            description: IDMABTC cleared
            value: 1
  - name: SDMMC_MASKR
    displayName: SDMMC_MASKR
    description: SDMMC mask register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCRCFAILIE
        description: "Command CRC fail interrupt enable\nSet and cleared by software to enable/disable interrupt caused by command CRC failure."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command CRC fail interrupt disabled
            value: 0
          - name: B_0x1
            description: Command CRC fail interrupt enabled
            value: 1
      - name: DCRCFAILIE
        description: "Data CRC fail interrupt enable\nSet and cleared by software to enable/disable interrupt caused by data CRC failure."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data CRC fail interrupt disabled
            value: 0
          - name: B_0x1
            description: Data CRC fail interrupt enabled
            value: 1
      - name: CTIMEOUTIE
        description: "Command timeout interrupt enable\nSet and cleared by software to enable/disable interrupt caused by command timeout."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command timeout interrupt disabled
            value: 0
          - name: B_0x1
            description: Command timeout interrupt enabled
            value: 1
      - name: DTIMEOUTIE
        description: "Data timeout interrupt enable\nSet and cleared by software to enable/disable interrupt caused by data timeout."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data timeout interrupt disabled
            value: 0
          - name: B_0x1
            description: Data timeout interrupt enabled
            value: 1
      - name: TXUNDERRIE
        description: "Tx FIFO underrun error interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO underrun error interrupt disabled
            value: 0
          - name: B_0x1
            description: Tx FIFO underrun error interrupt enabled
            value: 1
      - name: RXOVERRIE
        description: "Rx FIFO overrun error interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO overrun error interrupt disabled
            value: 0
          - name: B_0x1
            description: Rx FIFO overrun error interrupt enabled
            value: 1
      - name: CMDRENDIE
        description: "Command response received interrupt enable\nSet and cleared by software to enable/disable interrupt caused by receiving command response."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command response received interrupt disabled
            value: 0
          - name: B_0x1
            description: command Response received interrupt enabled
            value: 1
      - name: CMDSENTIE
        description: "Command sent interrupt enable\nSet and cleared by software to enable/disable interrupt caused by sending command."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command sent interrupt disabled
            value: 0
          - name: B_0x1
            description: Command sent interrupt enabled
            value: 1
      - name: DATAENDIE
        description: "Data end interrupt enable\nSet and cleared by software to enable/disable interrupt caused by data end."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data end interrupt disabled
            value: 0
          - name: B_0x1
            description: Data end interrupt enabled
            value: 1
      - name: DHOLDIE
        description: "Data hold interrupt enable\nSet and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data hold interrupt disabled
            value: 0
          - name: B_0x1
            description: Data hold interrupt enabled
            value: 1
      - name: DBCKENDIE
        description: "Data block end interrupt enable\nSet and cleared by software to enable/disable interrupt caused by data block end."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data block end interrupt disabled
            value: 0
          - name: B_0x1
            description: Data block end interrupt enabled
            value: 1
      - name: DABORTIE
        description: "Data transfer aborted interrupt enable\nSet and cleared by software to enable/disable interrupt caused by a data transfer being aborted."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data transfer abort interrupt disabled
            value: 0
          - name: B_0x1
            description: Data transfer abort interrupt enabled
            value: 1
      - name: TXFIFOHEIE
        description: "Tx FIFO half empty interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Tx FIFO half empty."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO half empty interrupt disabled
            value: 0
          - name: B_0x1
            description: Tx FIFO half empty interrupt enabled
            value: 1
      - name: RXFIFOHFIE
        description: "Rx FIFO half full interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Rx FIFO half full."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO half full interrupt disabled
            value: 0
          - name: B_0x1
            description: Rx FIFO half full interrupt enabled
            value: 1
      - name: RXFIFOFIE
        description: "Rx FIFO full interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Rx FIFO full."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx FIFO full interrupt disabled
            value: 0
          - name: B_0x1
            description: Rx FIFO full interrupt enabled
            value: 1
      - name: TXFIFOEIE
        description: "Tx FIFO empty interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Tx FIFO empty."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Tx FIFO empty interrupt disabled
            value: 0
          - name: B_0x1
            description: Tx FIFO empty interrupt enabled
            value: 1
      - name: BUSYD0ENDIE
        description: "BUSYD0END interrupt enable\nSet and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSYD0END interrupt disabled
            value: 0
          - name: B_0x1
            description: BUSYD0END interrupt enabled
            value: 1
      - name: SDIOITIE
        description: "SDIO mode interrupt received interrupt enable\nSet and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDIO Mode interrupt received interrupt disabled
            value: 0
          - name: B_0x1
            description: SDIO Mode interrupt received interrupt enabled
            value: 1
      - name: ACKFAILIE
        description: "Acknowledgment Fail interrupt enable\nSet and cleared by software to enable/disable interrupt caused by acknowledgment Fail."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acknowledgment Fail interrupt disabled
            value: 0
          - name: B_0x1
            description: Acknowledgment Fail interrupt enabled
            value: 1
      - name: ACKTIMEOUTIE
        description: "Acknowledgment timeout interrupt enable\nSet and cleared by software to enable/disable interrupt caused by acknowledgment timeout."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acknowledgment timeout interrupt disabled
            value: 0
          - name: B_0x1
            description: Acknowledgment timeout interrupt enabled
            value: 1
      - name: VSWENDIE
        description: "Voltage switch critical timing section completion interrupt enable\nSet and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage switch critical timing section completion interrupt disabled
            value: 0
          - name: B_0x1
            description: Voltage switch critical timing section completion interrupt enabled
            value: 1
      - name: CKSTOPIE
        description: "Voltage Switch clock stopped interrupt enable\nSet and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage Switch clock stopped interrupt disabled
            value: 0
          - name: B_0x1
            description: Voltage Switch clock stopped interrupt enabled
            value: 1
      - name: IDMABTCIE
        description: "IDMA buffer transfer complete interrupt enable\nSet and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IDMA buffer transfer complete interrupt disabled
            value: 0
          - name: B_0x1
            description: IDMA buffer transfer complete interrupt enabled
            value: 1
  - name: SDMMC_ACKTIMER
    displayName: SDMMC_ACKTIMER
    description: SDMMC acknowledgment timer register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACKTIME
        description: "Boot acknowledgment timeout period\nThis bit can only be written by firmware when CPSM is disabled (CPSMEN = 0).\nBoot acknowledgment timeout period expressed in card bus clock periods."
        bitOffset: 0
        bitWidth: 25
        access: read-write
  - name: SDMMC_IDMACTRLR
    displayName: SDMMC_IDMACTRLR
    description: SDMMC DMA control register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IDMAEN
        description: "IDMA enable\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IDMA disabled
            value: 0
          - name: B_0x1
            description: IDMA enabled
            value: 1
      - name: IDMABMODE
        description: "Buffer mode selection\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Single buffer mode.
            value: 0
          - name: B_0x1
            description: Linked list mode.
            value: 1
  - name: SDMMC_IDMABSIZER
    displayName: SDMMC_IDMABSIZER
    description: SDMMC IDMA buffer size register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IDMABNDT
        description: "Number of bytes per buffer\nThis 12-bit value must be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes.\nExample: IDMABNDT = 0x001: buffer size = 8 words = 32 bytes.\nExample: IDMABNDT = 0x800: buffer size = 16384 words = 64 Kbyte.\nThese bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 5
        bitWidth: 12
        access: read-write
  - name: SDMMC_IDMABASER
    displayName: SDMMC_IDMABASER
    description: SDMMC IDMA buffer base address register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IDMABASE
        description: "Buffer memory base address bits [31:2], must be word aligned (bit [1:0] are always 0 and read only)\nThis register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_IDMALAR
    displayName: SDMMC_IDMALAR
    description: SDMMC_IDMALAR
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IDMALA
        description: "Word aligned linked list item address offset\nLinked list item offset pointer to the base of the next linked list item structure.\nLinked list item base address is IDMABA + IDMALA.\nThese bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ABR
        description: "Acknowledge linked list buffer ready\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).\nThis bit is not taken into account when starting the first linked list buffer from the software programmed register information. ABR is only taken into account on subsequent loaded linked list items."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Loaded linked list buffer is not ready (this causes a linked list IDMA transfer error to be generated).
            value: 0
          - name: B_0x1
            description: Loaded linked list buffer ready acknowledge. Linked list buffer data are transfered by IDMA.
            value: 1
      - name: ULS
        description: "Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select linked list mode and ULA = 1)\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC_IDMABSIZER is not to be updated from next linked list table.
            value: 0
          - name: B_0x1
            description: SDMMC_IDMABSIZER is to be updated from next linked list table.
            value: 1
      - name: ULA
        description: "Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select linked list mode)\nThis bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC_IDMALAR is not to be updated, last linked list item.
            value: 0
          - name: B_0x1
            description: SDMMC_IDMALAR is to be updated from linked list table.
            value: 1
  - name: SDMMC_IDMABAR
    displayName: SDMMC_IDMABAR
    description: SDMMC_IDMABAR
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IDMABA
        description: "Word aligned Linked list memory base address\nLinked list memory base pointer.\nThese bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
        bitOffset: 2
        bitWidth: 30
        access: read-write
  - name: SDMMC_FIFOR0
    displayName: SDMMC_FIFOR0
    description: SDMMC data FIFO registers 0
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR1
    displayName: SDMMC_FIFOR1
    description: SDMMC data FIFO registers 1
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR2
    displayName: SDMMC_FIFOR2
    description: SDMMC data FIFO registers 2
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR3
    displayName: SDMMC_FIFOR3
    description: SDMMC data FIFO registers 3
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR4
    displayName: SDMMC_FIFOR4
    description: SDMMC data FIFO registers 4
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR5
    displayName: SDMMC_FIFOR5
    description: SDMMC data FIFO registers 5
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR6
    displayName: SDMMC_FIFOR6
    description: SDMMC data FIFO registers 6
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR7
    displayName: SDMMC_FIFOR7
    description: SDMMC data FIFO registers 7
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR8
    displayName: SDMMC_FIFOR8
    description: SDMMC data FIFO registers 8
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR9
    displayName: SDMMC_FIFOR9
    description: SDMMC data FIFO registers 9
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR10
    displayName: SDMMC_FIFOR10
    description: SDMMC data FIFO registers 10
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR11
    displayName: SDMMC_FIFOR11
    description: SDMMC data FIFO registers 11
    addressOffset: 172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR12
    displayName: SDMMC_FIFOR12
    description: SDMMC data FIFO registers 12
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR13
    displayName: SDMMC_FIFOR13
    description: SDMMC data FIFO registers 13
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR14
    displayName: SDMMC_FIFOR14
    description: SDMMC data FIFO registers 14
    addressOffset: 184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: SDMMC_FIFOR15
    displayName: SDMMC_FIFOR15
    description: SDMMC data FIFO registers 15
    addressOffset: 188
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data\nThis register can only be read or written by firmware when the DPSM is active (DPSMACT = 1).\nThe FIFO data occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
        access: read-write
interrupts:
  - name: INTR
    description: SDMMC1 global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
