<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>
defines: 
time_elapsed: 1.120s
ram usage: 38180 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyatu3of5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:10</a>: No timescale set for &#34;vdff&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:21</a>: No timescale set for &#34;annotate&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:21</a>: Compile module &#34;work@annotate&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:10</a>: Compile module &#34;work@vdff&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:21</a>: Top level module &#34;work@annotate&#34;.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0515] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:24</a>: Defparam does not match any design object: &#34;work@top.m1.delay&#34;.

[WRN:EL0515] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:23</a>: Defparam does not match any design object: &#34;work@top.m1.size&#34;.

[WRN:EL0515] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:26</a>: Defparam does not match any design object: &#34;work@top.m2.delay&#34;.

[WRN:EL0515] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv:25</a>: Defparam does not match any design object: &#34;work@top.m2.size&#34;.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpyatu3of5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyatu3of5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyatu3of5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@annotate, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:21, parent:work@top
   |vpiDefName:work@annotate
   |vpiFullName:work@annotate
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (in1), line:3
     |vpiName:in1
     |vpiFullName:work@top.in1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (in2), line:4
     |vpiName:in2
     |vpiFullName:work@top.in2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (o1), line:5
     |vpiName:o1
     |vpiFullName:work@top.o1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (o2), line:6
     |vpiName:o2
     |vpiFullName:work@top.o2
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@vdff, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:10, parent:work@top
   |vpiDefName:work@vdff
   |vpiFullName:work@vdff
   |vpiProcess:
   \_always: , line:17
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:17
       |vpiCondition:
       \_operation: , line:17
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:17
           |vpiName:clk
           |vpiFullName:work@vdff.clk
       |vpiStmt:
       \_delay_control: , line:18
         |vpiStmt:
         \_assignment: , line:18
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out), line:18
             |vpiName:out
             |vpiFullName:work@vdff.out
           |vpiRhs:
           \_ref_obj: (in), line:18
             |vpiName:in
             |vpiFullName:work@vdff.in
   |vpiPort:
   \_port: (out), line:10
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:16
         |vpiName:out
         |vpiFullName:work@vdff.out
         |vpiNetType:36
   |vpiPort:
   \_port: (in), line:10
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:10
         |vpiName:in
         |vpiFullName:work@vdff.in
   |vpiPort:
   \_port: (clk), line:10
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:10
         |vpiName:clk
         |vpiFullName:work@vdff.clk
   |vpiNet:
   \_logic_net: (out), line:16
   |vpiNet:
   \_logic_net: (in), line:10
   |vpiNet:
   \_logic_net: (clk), line:10
   |vpiParamAssign:
   \_param_assign: , line:11
     |vpiRhs:
     \_constant: , line:11
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (size), line:11
       |vpiName:size
   |vpiParamAssign:
   \_param_assign: , line:11
     |vpiRhs:
     \_constant: , line:11
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (delay), line:11
       |vpiName:delay
   |vpiParameter:
   \_parameter: (size), line:11
   |vpiParameter:
   \_parameter: (delay), line:11
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@vdff (m1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:7, parent:work@top
     |vpiDefName:work@vdff
     |vpiName:m1
     |vpiFullName:work@top.m1
     |vpiPort:
     \_port: (out), line:10, parent:m1
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (o1)
         |vpiName:o1
         |vpiActual:
         \_logic_net: (o1), line:5, parent:work@top
           |vpiName:o1
           |vpiFullName:work@top.o1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:16, parent:m1
           |vpiName:out
           |vpiFullName:work@top.m1.out
           |vpiNetType:36
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:10, parent:m1
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (in1)
         |vpiName:in1
         |vpiActual:
         \_logic_net: (in1), line:3, parent:work@top
           |vpiName:in1
           |vpiFullName:work@top.in1
           |vpiNetType:36
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:10, parent:m1
           |vpiName:in
           |vpiFullName:work@top.m1.in
           |vpiRange:
           \_range: , line:12
             |vpiLeftRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:10, parent:m1
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:10, parent:m1
           |vpiName:clk
           |vpiFullName:work@top.m1.clk
     |vpiNet:
     \_logic_net: (out), line:16, parent:m1
     |vpiNet:
     \_logic_net: (in), line:10, parent:m1
     |vpiNet:
     \_logic_net: (clk), line:10, parent:m1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:1
     |vpiParameter:
     \_parameter: (delay), line:11
       |vpiName:delay
       |INT:1
     |vpiParameter:
     \_parameter: (size), line:11
       |vpiName:size
       |INT:1
   |vpiModule:
   \_module: work@vdff (m2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:8, parent:work@top
     |vpiDefName:work@vdff
     |vpiName:m2
     |vpiFullName:work@top.m2
     |vpiPort:
     \_port: (out), line:10, parent:m2
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (o2)
         |vpiName:o2
         |vpiActual:
         \_logic_net: (o2), line:6, parent:work@top
           |vpiName:o2
           |vpiFullName:work@top.o2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:9
               |vpiSize:32
               |INT:9
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:16, parent:m2
           |vpiName:out
           |vpiFullName:work@top.m2.out
           |vpiNetType:36
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:10, parent:m2
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (in2)
         |vpiName:in2
         |vpiActual:
         \_logic_net: (in2), line:4, parent:work@top
           |vpiName:in2
           |vpiFullName:work@top.in2
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:9
               |vpiSize:32
               |INT:9
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:10, parent:m2
           |vpiName:in
           |vpiFullName:work@top.m2.in
           |vpiRange:
           \_range: , line:12
             |vpiLeftRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), line:10, parent:m2
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:10, parent:m2
           |vpiName:clk
           |vpiFullName:work@top.m2.clk
     |vpiNet:
     \_logic_net: (out), line:16, parent:m2
     |vpiNet:
     \_logic_net: (in), line:10, parent:m2
     |vpiNet:
     \_logic_net: (clk), line:10, parent:m2
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:1
     |vpiParameter:
     \_parameter: (delay), line:11
       |vpiName:delay
       |INT:1
     |vpiParameter:
     \_parameter: (size), line:11
       |vpiName:size
       |INT:1
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@top
   |vpiNet:
   \_logic_net: (in1), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (in2), line:4, parent:work@top
   |vpiNet:
   \_logic_net: (o1), line:5, parent:work@top
   |vpiNet:
   \_logic_net: (o2), line:6, parent:work@top
 |uhdmtopModules:
 \_module: work@annotate (work@annotate), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p733.sv</a>, line:21
   |vpiDefName:work@annotate
   |vpiName:work@annotate
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \m1 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \delay of type 41
Object: \size of type 41
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \m2 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \delay of type 41
Object: \size of type 41
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \clk of type 36
Object: \in1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_annotate of type 32
Object: \work_annotate of type 32
Object: \work_top of type 32
Object: \clk of type 36
Object: \in1 of type 36
Object: \in2 of type 36
Object: \o1 of type 36
Object: \o2 of type 36
Object: \work_vdff of type 32
Object: \out of type 44
Object: \in of type 44
Object: \clk of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>