read -sv run_verilog_mid/adder_32b_10_77_85e1977453b9d87b97f77ab2c7512a13.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_77_85e1977453b9d87b97f77ab2c7512a13_yosys.v
