INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexivensky/ADDLabs/Lab-1/Lab_1/Lab_1.srcs/sources_1/imports/adder/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexivensky/ADDLabs/Lab-1/Lab_1/Lab_1.srcs/sim_1/imports/resources/adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_tb'
