Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 17:37:59 2023
| Host         : William running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           27 |
| No           | No                    | Yes                    |              34 |           14 |
| No           | Yes                   | No                     |             125 |           35 |
| Yes          | No                    | No                     |             140 |           58 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  controlvga/E[0]                |                                      |                                      |                1 |              3 |         3.00 |
|  clock_output500_BUFG           | seven_seg1/anode[3]_i_1_n_0          |                                      |                1 |              4 |         4.00 |
|  clock_output500_BUFG           | seven_seg1/segment[6]_i_1_n_0        |                                      |                2 |              7 |         3.50 |
|  clock_output1_BUFG             |                                      | arrows_com/hit[6]_i_1_n_0            |                3 |              7 |         2.33 |
|  clock_output1_BUFG             | arrows_com/arrows_temp[9][6]_i_2_n_0 | arrows_com/arrows_temp[9][6]_i_1_n_0 |                4 |              7 |         1.75 |
|  sys_clk_pin_IBUF_BUFG          |                                      | down_btn/counter[7]_i_1__1_n_0       |                2 |              8 |         4.00 |
|  sys_clk_pin_IBUF_BUFG          |                                      | left_btn/counter[7]_i_1__2_n_0       |                2 |              8 |         4.00 |
|  sys_clk_pin_IBUF_BUFG          |                                      | reset_btn/counter[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  sys_clk_pin_IBUF_BUFG          |                                      | right_btn/counter[7]_i_1__3_n_0      |                2 |              8 |         4.00 |
|  sys_clk_pin_IBUF_BUFG          |                                      | up_btn/counter[7]_i_1__0_n_0         |                2 |              8 |         4.00 |
|  controlvga/r_25MHz_reg[1]_0[0] |                                      | reset_btn/rst_state                  |                4 |             10 |         2.50 |
|  controlvga/r_25MHz_reg[1]_0[0] | controlvga/v_count_next              | reset_btn/rst_state                  |                3 |             10 |         3.33 |
|  sys_clk_pin_IBUF_BUFG          | controlvga/r_25MHz_reg[1]_0[0]       |                                      |                6 |             12 |         2.00 |
|  clock_output1_BUFG             |                                      | reset_btn/rst_state                  |                4 |             14 |         3.50 |
|  clock_output1_BUFG             |                                      |                                      |                5 |             16 |         3.20 |
|  clock_output1_BUFG             | reset_btn/E[0]                       |                                      |                7 |             16 |         2.29 |
|  sys_clk_pin_IBUF_BUFG          |                                      |                                      |               11 |             17 |         1.55 |
|  sys_clk_pin_IBUF_BUFG          |                                      | reset_btn/rst_state                  |               10 |             24 |         2.40 |
|  sys_clk_pin_IBUF_BUFG          |                                      | clock1/fast_clk_temp                 |                9 |             32 |         3.56 |
|  sys_clk_pin_IBUF_BUFG          |                                      | clock1/onehz_clk_temp                |                9 |             32 |         3.56 |
|  clock_output500_BUFG           |                                      |                                      |               10 |             36 |         3.60 |
|  clock_output1_BUFG             | arrows_com/arrows_temp[9][8]_i_1_n_0 |                                      |               13 |             38 |         2.92 |
|  clock_output1_BUFG             | reset_btn/debounce_temp_reg_0[0]     |                                      |               29 |             63 |         2.17 |
+---------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


