SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed Jan 15 21:31:35 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\Program\Diamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n rom_8x4096 -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type romblk -device LCMXO2-4000HC -addr_width 12 -data_width 8 -num_words 4096 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -memfile d:/codefield/verilog/diamond_design/spi_lcd/source/rom_8x4096.mem -memformat orca 
    Circuit name     : rom_8x4096
    Module type      : EBR_ROM
    Module Version   : 5.4
    Ports            : 
    Inputs       : Address[11:0], OutClock, OutClockEn, Reset
    Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : d:/codefield/verilog/diamond_design/spi_lcd/source/rom_8x4096.mem
    EDIF output      : rom_8x4096.edn
    Verilog output   : rom_8x4096.v
    Verilog template : rom_8x4096_tmpl.v
    Verilog testbench: tb_rom_8x4096_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : rom_8x4096.srp
    Estimated Resource Usage:
            EBR : 4
  
END   SCUBA Module Synthesis

