#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  4 08:57:54 2020
# Process ID: 25812
# Current directory: C:/Users/77060/Desktop/COD-exp/lab4/multicycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26428 C:\Users\77060\Desktop\COD-exp\lab4\multicycle\multicycle.xpr
# Log file: C:/Users/77060/Desktop/COD-exp/lab4/multicycle/vivado.log
# Journal file: C:/Users/77060/Desktop/COD-exp/lab4/multicycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 745.898 ; gain = 102.148
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cpu
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/register_file.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.836 ; gain = 162.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:22]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX2to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (2#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/.Xil/Vivado-25812-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (3#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/.Xil/Vivado-25812-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instr_Reg' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Instr_Reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Reg' (4#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Instr_Reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (5#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Register.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:94]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/register_file.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4to1' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX4to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX4to1' (7#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7023] instance 'ALU' of module 'alu' has 7 connections declared, but only 5 given [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:145]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Control_Unit.v:22]
	Parameter add bound to: 6'b000000 
	Parameter addi bound to: 6'b001000 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter j bound to: 6'b000010 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter LS_EX bound to: 4'b0010 
	Parameter LW_MEM bound to: 4'b0011 
	Parameter LW_WB bound to: 4'b0100 
	Parameter SW_MEM bound to: 4'b0101 
	Parameter R_EX bound to: 4'b0110 
	Parameter R_WB bound to: 4'b0111 
	Parameter BEQ_EX bound to: 4'b1000 
	Parameter J_EX bound to: 4'b1001 
	Parameter I_EX bound to: 4'b1010 
	Parameter I_WB bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (9#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Control_Unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (10#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (11#1) [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.348 ; gain = 202.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.348 ; gain = 202.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.348 ; gain = 202.566
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'Memory'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.152 ; gain = 376.371
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.152 ; gain = 600.816
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Instr_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/MUX4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim'
"xelab -wto 7501a5b057dd4eb2bbed2db10e6fd199 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7501a5b057dd4eb2bbed2db10e6fd199 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.MUX2to1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Instr_Reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.MUX4to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  4 09:17:24 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab4/multicycle/tb_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab4/multicycle/tb_cpu_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.152 ; gain = 0.000
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2188.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 10:35:51 2020...
