{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736330252079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736330252079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 11:57:31 2025 " "Processing started: Wed Jan  8 11:57:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736330252079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330252079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Enhanced_Processor -c Enhanced_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Enhanced_Processor -c Enhanced_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330252079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736330252491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736330252492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enhanced_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enhanced_Processor-Behavioral " "Found design unit 1: Enhanced_Processor-Behavioral" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enhanced_Processor " "Found entity 1: Enhanced_Processor" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330261536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral_ALU " "Found design unit 1: ALU-Behavioral_ALU" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330261538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-Behavioral_MEMORY " "Found design unit 1: MEMORY-Behavioral_MEMORY" {  } { { "Memory.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261539 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "Memory.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736330261539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330261539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Enhanced_Processor " "Elaborating entity \"Enhanced_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736330261609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_INSTANCE " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_INSTANCE\"" {  } { { "Enhanced_Processor.vhd" "ALU_INSTANCE" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736330261672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:MEMORY_INSTANCE " "Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:MEMORY_INSTANCE\"" {  } { { "Enhanced_Processor.vhd" "MEMORY_INSTANCE" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736330261684 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[0\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[0\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[1\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[1\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[2\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[2\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[3\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[3\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[4\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[4\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[5\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[5\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[6\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[6\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[7\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[7\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[8\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[8\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[9\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[9\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[10\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[10\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[11\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[11\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[12\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[12\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[13\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[13\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[14\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[14\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU_INSTANCE\|ALU_OUT\[15\] " "Converted tri-state buffer \"ALU:ALU_INSTANCE\|ALU_OUT\[15\]\" feeding internal logic into a wire" {  } { { "ALU.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/ALU.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736330261986 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1736330261986 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "MEMORY:MEMORY_INSTANCE\|MEMORY_BLOCK " "RAM logic \"MEMORY:MEMORY_INSTANCE\|MEMORY_BLOCK\" is uninferred because MIF is not supported for the selected family" {  } { { "Memory.vhd" "MEMORY_BLOCK" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Memory.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1736330262143 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736330262143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736330262649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736330263027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736330263368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736330263368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[4\] " "No output dependent on input pin \"DATA_IN\[4\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[5\] " "No output dependent on input pin \"DATA_IN\[5\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[6\] " "No output dependent on input pin \"DATA_IN\[6\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[7\] " "No output dependent on input pin \"DATA_IN\[7\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[8\] " "No output dependent on input pin \"DATA_IN\[8\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[9\] " "No output dependent on input pin \"DATA_IN\[9\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[10\] " "No output dependent on input pin \"DATA_IN\[10\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[11\] " "No output dependent on input pin \"DATA_IN\[11\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[12\] " "No output dependent on input pin \"DATA_IN\[12\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[13\] " "No output dependent on input pin \"DATA_IN\[13\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[14\] " "No output dependent on input pin \"DATA_IN\[14\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[15\] " "No output dependent on input pin \"DATA_IN\[15\]\"" {  } { { "Enhanced_Processor.vhd" "" { Text "D:/Engineering/AASTMT/Engineering s(5)/Computer Architecture/resourses/mazen_thingy-main/Enhanced_Processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736330263483 "|Enhanced_Processor|DATA_IN[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736330263483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736330263485 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736330263485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736330263485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736330263485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736330263521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 11:57:43 2025 " "Processing ended: Wed Jan  8 11:57:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736330263521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736330263521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736330263521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736330263521 ""}
