;***************************************************************************
;**
;** Version: @(#)regtc29x.xml	1.4 14/03/21
;** Generated by @(#)XmlSfrfilePrinter.java	1.48 13/06/07
;** 
;** This file contains all SFR and BIT names and on-chip register definitions
;** It is based on the following document(s):
;** - mira/tc29x_um_v1.1p4_SFR_OPEN_MARKET.xml (UM_V1.1)
;** 
;** Copyright 2002-2014 Altium BV
;**
;***************************************************************************
	.if	!@DEF('_REGTC29X_DEF')
	.define	_REGTC29X_DEF '1'
; Macros, such as TASK_ASI, that expand to a 16-bit number do not directly represent a memory address.
; They are intended to be used with the instructions mfcr and mtcr.
core_base      	.equ	0xf881    	; The base address off the memory for the CSFR's
core_base_0    	.equ	0xf881    	; The base address off the memory for the CSFR's CPU0
core_base_1    	.equ	0xf883    	; The base address off the memory for the CSFR's CPU1
core_base_2    	.equ	0xf885    	; The base address off the memory for the CSFR's CPU2
TASK_ASI       	.equ	0x8004    	; CPUn Task Address Space Identifier Register
PMA0           	.equ	0x8100    	; Data Access CacheabilityRegister
PMA1           	.equ	0x8104    	; Code Access CacheabilityRegister
PMA2           	.equ	0x8108    	; Peripheral Space Identifier register
SMACON         	.equ	0x900c    	; SIST Mode Access Control Register
DIEAR          	.equ	0x9020    	; Data Integrity Error Address Register
DIETR          	.equ	0x9024    	; Data Integrity Error Trap Register
PCON1          	.equ	0x9204    	; Program Control 1
PCON2          	.equ	0x9208    	; Program Control 2
PCON0          	.equ	0x920c    	; Program Control 0
PSTR           	.equ	0x9200    	; Program Synchronous Trap Register
DCON0          	.equ	0x9040    	; Data Memory Control Register
DCON2          	.equ	0x9000    	; Data Control Register 2
DSTR           	.equ	0x9010    	; Data Synchronous Trap Register
DATR           	.equ	0x9018    	; Data Asynchronous Trap Register
DEADD          	.equ	0x901c    	; Data Error Address Register
PIEAR          	.equ	0x9210    	; Program Integrity Error Address Register
PIETR          	.equ	0x9214    	; Program Integrity Error Trap Register
COMPAT         	.equ	0x9400    	; Compatibility Control Register
FPU_TRAP_CON   	.equ	0xa000    	; CPUn Trap Control Register
FPU_TRAP_PC    	.equ	0xa004    	; CPUn Trapping Instruction Program Counter Register
FPU_TRAP_OPC   	.equ	0xa008    	; CPUn Trapping Instruction Opcode Register
FPU_TRAP_SRC1  	.equ	0xa010    	; CPUn Trapping Instruction Operand Register
FPU_TRAP_SRC2  	.equ	0xa014    	; CPUn Trapping Instruction Operand Register
FPU_TRAP_SRC3  	.equ	0xa018    	; Trapping Instruction Operand Register
DPR0_L         	.equ	0xc000    	; CPUn Data Protection Range 0, Lower Bound Register
DPR1_L         	.equ	0xc008    	; CPUn Data Protection Range 1, Lower Bound Register
DPR2_L         	.equ	0xc010    	; CPUn Data Protection Range 2, Lower Bound Register
DPR3_L         	.equ	0xc018    	; CPUn Data Protection Range 3, Lower Bound Register
DPR4_L         	.equ	0xc020    	; CPUn Data Protection Range 4, Lower Bound Register
DPR5_L         	.equ	0xc028    	; CPUn Data Protection Range 5, Lower Bound Register
DPR6_L         	.equ	0xc030    	; CPUn Data Protection Range 6, Lower Bound Register
DPR7_L         	.equ	0xc038    	; CPUn Data Protection Range 7, Lower Bound Register
DPR8_L         	.equ	0xc040    	; CPUn Data Protection Range 8, Lower Bound Register
DPR9_L         	.equ	0xc048    	; CPUn Data Protection Range 9, Lower Bound Register
DPR10_L        	.equ	0xc050    	; CPUn Data Protection Range 10, Lower Bound Register
DPR11_L        	.equ	0xc058    	; CPUn Data Protection Range 11, Lower Bound Register
DPR12_L        	.equ	0xc060    	; CPUn Data Protection Range 12, Lower Bound Register
DPR13_L        	.equ	0xc068    	; CPUn Data Protection Range 13, Lower Bound Register
DPR14_L        	.equ	0xc070    	; CPUn Data Protection Range 14, Lower Bound Register
DPR15_L        	.equ	0xc078    	; CPUn Data Protection Range 15, Lower Bound Register
DPR0_U         	.equ	0xc004    	; CPUn Data Protection Range 0, Upper Bound Register
DPR1_U         	.equ	0xc00c    	; CPUn Data Protection Range 1, Upper Bound Register
DPR2_U         	.equ	0xc014    	; CPUn Data Protection Range 2, Upper Bound Register
DPR3_U         	.equ	0xc01c    	; CPUn Data Protection Range 3, Upper Bound Register
DPR4_U         	.equ	0xc024    	; CPUn Data Protection Range 4, Upper Bound Register
DPR5_U         	.equ	0xc02c    	; CPUn Data Protection Range 5, Upper Bound Register
DPR6_U         	.equ	0xc034    	; CPUn Data Protection Range 6, Upper Bound Register
DPR7_U         	.equ	0xc03c    	; CPUn Data Protection Range 7, Upper Bound Register
DPR8_U         	.equ	0xc044    	; CPUn Data Protection Range 8, Upper Bound Register
DPR9_U         	.equ	0xc04c    	; CPUn Data Protection Range 9, Upper Bound Register
DPR10_U        	.equ	0xc054    	; CPUn Data Protection Range 10, Upper Bound Register
DPR11_U        	.equ	0xc05c    	; CPUn Data Protection Range 11, Upper Bound Register
DPR12_U        	.equ	0xc064    	; CPUn Data Protection Range 12, Upper Bound Register
DPR13_U        	.equ	0xc06c    	; CPUn Data Protection Range 13, Upper Bound Register
DPR14_U        	.equ	0xc074    	; CPUn Data Protection Range 14, Upper Bound Register
DPR15_U        	.equ	0xc07c    	; CPUn Data Protection Range 15, Upper Bound Register
CPR0_L         	.equ	0xd000    	; CPUnCode Protection Range 0 Lower Bound Register
CPR1_L         	.equ	0xd008    	; CPUnCode Protection Range 1 Lower Bound Register
CPR2_L         	.equ	0xd010    	; CPUnCode Protection Range 2 Lower Bound Register
CPR3_L         	.equ	0xd018    	; CPUnCode Protection Range 3 Lower Bound Register
CPR4_L         	.equ	0xd020    	; CPUnCode Protection Range 4 Lower Bound Register
CPR5_L         	.equ	0xd028    	; CPUnCode Protection Range 5 Lower Bound Register
CPR6_L         	.equ	0xd030    	; CPUnCode Protection Range 6 Lower Bound Register
CPR7_L         	.equ	0xd038    	; CPUnCode Protection Range 7 Lower Bound Register
CPR0_U         	.equ	0xd004    	; CPUn Code Protection Range 0 Upper Bound Register
CPR1_U         	.equ	0xd00c    	; CPUn Code Protection Range 1 Upper Bound Register
CPR2_U         	.equ	0xd014    	; CPUn Code Protection Range 2 Upper Bound Register
CPR3_U         	.equ	0xd01c    	; CPUn Code Protection Range 3 Upper Bound Register
CPR4_U         	.equ	0xd024    	; CPUn Code Protection Range 4 Upper Bound Register
CPR5_U         	.equ	0xd02c    	; CPUn Code Protection Range 5 Upper Bound Register
CPR6_U         	.equ	0xd034    	; CPUn Code Protection Range 6 Upper Bound Register
CPR7_U         	.equ	0xd03c    	; CPUn Code Protection Range 7 Upper Bound Register
DPRE_0         	.equ	0xe010    	; CPUn Data Protection Read Enable Register Set 0
DPRE_1         	.equ	0xe014    	; CPUn Data Protection Read Enable Register Set 1
DPRE_2         	.equ	0xe018    	; CPUn Data Protection Read Enable Register Set 2
DPRE_3         	.equ	0xe01c    	; CPUn Data Protection Read Enable Register Set 3
DPWE_0         	.equ	0xe020    	; CPUn Data Protection Write Enable Register Set 0
DPWE_1         	.equ	0xe024    	; CPUn Data Protection Write Enable Register Set 1
DPWE_2         	.equ	0xe028    	; CPUn Data Protection Write Enable Register Set 2
DPWE_3         	.equ	0xe02c    	; CPUn Data Protection Write Enable Register Set 3
CPXE_0         	.equ	0xe000    	; CPUn Code Protection Execute Enable Register Set 0
CPXE_1         	.equ	0xe004    	; CPUn Code Protection Execute Enable Register Set 1
CPXE_2         	.equ	0xe008    	; CPUn Code Protection Execute Enable Register Set 2
CPXE_3         	.equ	0xe00c    	; CPUn Code Protection Execute Enable Register Set 3
TPS_TIMER0     	.equ	0xe404    	; CPUn Temporal Protection System Timer Register 0
TPS_TIMER1     	.equ	0xe408    	; CPUn Temporal Protection System Timer Register 0
TPS_TIMER2     	.equ	0xe40c    	; CPUn Temporal Protection System Timer Register 0
TPS_CON        	.equ	0xe400    	; CPUn Temporal Protection System Control Register
DBGSR          	.equ	0xfd00    	; Debug Status Register
EXEVT          	.equ	0xfd08    	; External Event Register
CREVT          	.equ	0xfd0c    	; Core Register Access Event
SWEVT          	.equ	0xfd10    	; Software Debug Event
TR0EVT         	.equ	0xf000    	; Trigger Event 0
TR1EVT         	.equ	0xf008    	; Trigger Event 1
TR2EVT         	.equ	0xf010    	; Trigger Event 2
TR3EVT         	.equ	0xf018    	; Trigger Event 3
TR4EVT         	.equ	0xf020    	; Trigger Event 4
TR5EVT         	.equ	0xf028    	; Trigger Event 5
TR6EVT         	.equ	0xf030    	; Trigger Event 6
TR7EVT         	.equ	0xf038    	; Trigger Event 7
TR0ADR         	.equ	0xf004    	; Trigger Address 0
TR1ADR         	.equ	0xf00c    	; Trigger Address 1
TR2ADR         	.equ	0xf014    	; Trigger Address 2
TR3ADR         	.equ	0xf01c    	; Trigger Address 3
TR4ADR         	.equ	0xf024    	; Trigger Address 4
TR5ADR         	.equ	0xf02c    	; Trigger Address 5
TR6ADR         	.equ	0xf034    	; Trigger Address 6
TR7ADR         	.equ	0xf03c    	; Trigger Address 7
TRIG_ACC       	.equ	0xfd30    	; CPUn Trigger Address x
DMS            	.equ	0xfd40    	; CPUn Debug Monitor Start Address
DCX            	.equ	0xfd44    	; CPUn Debug Context Save Area Pointer
DBGTCR         	.equ	0xfd48    	; Debug Trap Control Register
CCTRL          	.equ	0xfc00    	; Counter Control
CCNT           	.equ	0xfc04    	; CPU Clock Cycle Count
ICNT           	.equ	0xfc08    	; Instruction Count
M1CNT          	.equ	0xfc0c    	; Multi-Count Register 1
M2CNT          	.equ	0xfc10    	; Multi-Count Register 2
M3CNT          	.equ	0xfc14    	; Multi-Count Register 3
PCXI           	.equ	0xfe00    	; Previous Context Information Register
PSW            	.equ	0xfe04    	; Program Status Word
PC             	.equ	0xfe08    	; Program Counter
SYSCON         	.equ	0xfe14    	; System Configuration Register
CORE_ID        	.equ	0xfe1c    	; CPUn Core Identification Register
CPU_ID         	.equ	0xfe18    	; CPUn Identification Register TC1.6P
CUS_ID         	.equ	0xfe50    	; CPUn Customer ID register
BIV            	.equ	0xfe20    	; Base Interrupt Vector Table Pointer
BTV            	.equ	0xfe24    	; Base Trap Vector Table Pointer
ISP            	.equ	0xfe28    	; Interrupt Stack Pointer
ICR            	.equ	0xfe2c    	; Interrupt Control Register
FCX            	.equ	0xfe38    	; Free CSA List Head Pointer
LCX            	.equ	0xfe3c    	; Free CSA List Limit Pointer
SEGEN          	.equ	0x1030    	; SRI Error Generation Register
SBCU_ACCEN0    	.equ	0xf00300fc	; Access Enable Register 0
SBCU_ACCEN1    	.equ	0xf00300f8	; Access Enable Register 1
SBCU_CON       	.equ	0xf0030010	; SBCU Control Register
SBCU_DBADR1    	.equ	0xf0030038	; SBCU Debug Address 1 Register
SBCU_DBADR2    	.equ	0xf003003c	; SBCU Debug Address 2 Register
SBCU_DBADRT    	.equ	0xf0030048	; SBCU Debug Trapped Address Register
SBCU_DBBOS     	.equ	0xf0030040	; SBCU Debug Bus Operation Signals Register
SBCU_DBBOST    	.equ	0xf003004c	; SBCU Debug Trapped Bus Operation Signals Register
SBCU_DBCNTL    	.equ	0xf0030030	; SBCU Debug Control Register
SBCU_DBDAT     	.equ	0xf0030050	; SBCU Debug Data Status Register
SBCU_DBGNTT    	.equ	0xf0030044	; SBCU Debug Trapped Master Register
SBCU_DBGRNT    	.equ	0xf0030034	; SBCU Debug Grant Mask Register
SBCU_EADD      	.equ	0xf0030024	; SBCU Error Address Capture Register
SBCU_ECON      	.equ	0xf0030020	; SBCU Error Control Capture Register
SBCU_EDAT      	.equ	0xf0030028	; SBCU Error Data Capture Register
SBCU_ID        	.equ	0xf0030008	; Module Identification Register
SBCU_PRIOH     	.equ	0xf0030014	; Arbiter Priority Register High
SBCU_PRIOL     	.equ	0xf0030018	; Arbiter Priority Register Low
XBAR_ACCEN0    	.equ	0xf87004fc	; Access Enable Register 0
XBAR_ACCEN1    	.equ	0xf87004f8	; Access Enable Register 1
XBAR_ARBCON0   	.equ	0xf8700044	; Arbiter Control Register 0
XBAR_ARBCON1   	.equ	0xf8700084	; Arbiter Control Register 1
XBAR_ARBCON10  	.equ	0xf87002c4	; Arbiter Control Register 10
XBAR_ARBCON2   	.equ	0xf87000c4	; Arbiter Control Register 2
XBAR_ARBCON4   	.equ	0xf8700144	; Arbiter Control Register 4
XBAR_ARBCON5   	.equ	0xf8700184	; Arbiter Control Register 5
XBAR_ARBCON6   	.equ	0xf87001c4	; Arbiter Control Register 6
XBAR_ARBCON7   	.equ	0xf8700204	; Arbiter Control Register 7
XBAR_ARBCON8   	.equ	0xf8700244	; Arbiter Control Register 8
XBAR_ARBCON9   	.equ	0xf8700284	; Arbiter Control Register 9
XBAR_ARBCOND   	.equ	0xf8700004	; Arbiter Control Register D
XBAR_DBADD0    	.equ	0xf870005c	; Debug Address Register 0
XBAR_DBADD1    	.equ	0xf870009c	; Debug Address Register 1
XBAR_DBADD10   	.equ	0xf87002dc	; Debug Address Register 10
XBAR_DBADD2    	.equ	0xf87000dc	; Debug Address Register 2
XBAR_DBADD4    	.equ	0xf870015c	; Debug Address Register 4
XBAR_DBADD5    	.equ	0xf870019c	; Debug Address Register 5
XBAR_DBADD6    	.equ	0xf87001dc	; Debug Address Register 6
XBAR_DBADD7    	.equ	0xf870021c	; Debug Address Register 7
XBAR_DBADD8    	.equ	0xf870025c	; Debug Address Register 8
XBAR_DBADD9    	.equ	0xf870029c	; Debug Address Register 9
XBAR_DBADDD    	.equ	0xf870001c	; Debug Address Register D
XBAR_DBCON0    	.equ	0xf8700058	; Debug Control Register 0
XBAR_DBCON1    	.equ	0xf8700098	; Debug Control Register 1
XBAR_DBCON10   	.equ	0xf87002d8	; Debug Control Register 10
XBAR_DBCON2    	.equ	0xf87000d8	; Debug Control Register 2
XBAR_DBCON4    	.equ	0xf8700158	; Debug Control Register 4
XBAR_DBCON5    	.equ	0xf8700198	; Debug Control Register 5
XBAR_DBCON6    	.equ	0xf87001d8	; Debug Control Register 6
XBAR_DBCON7    	.equ	0xf8700218	; Debug Control Register 7
XBAR_DBCON8    	.equ	0xf8700258	; Debug Control Register 8
XBAR_DBCON9    	.equ	0xf8700298	; Debug Control Register 9
XBAR_DBCOND    	.equ	0xf8700018	; Debug Control Register D
XBAR_DBMADD0   	.equ	0xf8700060	; Debug Mask Address Register 0
XBAR_DBMADD1   	.equ	0xf87000a0	; Debug Mask Address Register 1
XBAR_DBMADD10  	.equ	0xf87002e0	; Debug Mask Address Register 10
XBAR_DBMADD2   	.equ	0xf87000e0	; Debug Mask Address Register 2
XBAR_DBMADD4   	.equ	0xf8700160	; Debug Mask Address Register 4
XBAR_DBMADD5   	.equ	0xf87001a0	; Debug Mask Address Register 5
XBAR_DBMADD6   	.equ	0xf87001e0	; Debug Mask Address Register 6
XBAR_DBMADD7   	.equ	0xf8700220	; Debug Mask Address Register 7
XBAR_DBMADD8   	.equ	0xf8700260	; Debug Mask Address Register 8
XBAR_DBMADD9   	.equ	0xf87002a0	; Debug Mask Address Register 9
XBAR_DBMADDD   	.equ	0xf8700020	; Debug Mask Address Register D
XBAR_DBSAT     	.equ	0xf870040c	; Debug Trigger Event Status Register
XBAR_ERR0      	.equ	0xf8700054	; Error/Debug Capture Register 0
XBAR_ERR1      	.equ	0xf8700094	; Error/Debug Capture Register 1
XBAR_ERR10     	.equ	0xf87002d4	; Error/Debug Capture Register 10
XBAR_ERR2      	.equ	0xf87000d4	; Error/Debug Capture Register 2
XBAR_ERR4      	.equ	0xf8700154	; Error/Debug Capture Register 4
XBAR_ERR5      	.equ	0xf8700194	; Error/Debug Capture Register 5
XBAR_ERR6      	.equ	0xf87001d4	; Error/Debug Capture Register 6
XBAR_ERR7      	.equ	0xf8700214	; Error/Debug Capture Register 7
XBAR_ERR8      	.equ	0xf8700254	; Error/Debug Capture Register 8
XBAR_ERR9      	.equ	0xf8700294	; Error/Debug Capture Register 9
XBAR_ERRADDR0  	.equ	0xf8700050	; Error/Debug Address Capture Register 0
XBAR_ERRADDR1  	.equ	0xf8700090	; Error/Debug Address Capture Register 1
XBAR_ERRADDR10 	.equ	0xf87002d0	; Error/Debug Address Capture Register 10
XBAR_ERRADDR2  	.equ	0xf87000d0	; Error/Debug Address Capture Register 2
XBAR_ERRADDR4  	.equ	0xf8700150	; Error/Debug Address Capture Register 4
XBAR_ERRADDR5  	.equ	0xf8700190	; Error/Debug Address Capture Register 5
XBAR_ERRADDR6  	.equ	0xf87001d0	; Error/Debug Address Capture Register 6
XBAR_ERRADDR7  	.equ	0xf8700210	; Error/Debug Address Capture Register 7
XBAR_ERRADDR8  	.equ	0xf8700250	; Error/Debug Address Capture Register 8
XBAR_ERRADDR9  	.equ	0xf8700290	; Error/Debug Address Capture Register 9
XBAR_ERRADDRD  	.equ	0xf8700010	; Error/Debug Address Capture Register D
XBAR_ERRD      	.equ	0xf8700014	; Error/Debug Capture Register D
XBAR_EXTCOND   	.equ	0xf8700000	; External Control Register D
XBAR_ID        	.equ	0xf8700408	; Module Identification Register
XBAR_IDINTEN   	.equ	0xf8700418	; Transaction ID Interrupt Enable Register
XBAR_IDINTSAT  	.equ	0xf8700414	; Transaction ID Interrupt Status Register
XBAR_INTSAT    	.equ	0xf8700410	; Arbiter Interrupt Status Register
XBAR_PRIOH0    	.equ	0xf8700048	; Arbiter Priority Register 0
XBAR_PRIOH1    	.equ	0xf8700088	; Arbiter Priority Register 1
XBAR_PRIOH10   	.equ	0xf87002c8	; Arbiter Priority Register 10
XBAR_PRIOH2    	.equ	0xf87000c8	; Arbiter Priority Register 2
XBAR_PRIOH4    	.equ	0xf8700148	; Arbiter Priority Register 4
XBAR_PRIOH5    	.equ	0xf8700188	; Arbiter Priority Register 5
XBAR_PRIOH6    	.equ	0xf87001c8	; Arbiter Priority Register 6
XBAR_PRIOH7    	.equ	0xf8700208	; Arbiter Priority Register 7
XBAR_PRIOH8    	.equ	0xf8700248	; Arbiter Priority Register 8
XBAR_PRIOH9    	.equ	0xf8700288	; Arbiter Priority Register 9
XBAR_PRIOHD    	.equ	0xf8700008	; Arbiter Priority Register D
XBAR_PRIOL0    	.equ	0xf870004c	; Arbiter Priority Register 0
XBAR_PRIOL1    	.equ	0xf870008c	; Arbiter Priority Register 1
XBAR_PRIOL10   	.equ	0xf87002cc	; Arbiter Priority Register 10
XBAR_PRIOL2    	.equ	0xf87000cc	; Arbiter Priority Register 2
XBAR_PRIOL4    	.equ	0xf870014c	; Arbiter Priority Register 4
XBAR_PRIOL5    	.equ	0xf870018c	; Arbiter Priority Register 5
XBAR_PRIOL6    	.equ	0xf87001cc	; Arbiter Priority Register 6
XBAR_PRIOL7    	.equ	0xf870020c	; Arbiter Priority Register 7
XBAR_PRIOL8    	.equ	0xf870024c	; Arbiter Priority Register 8
XBAR_PRIOL9    	.equ	0xf870028c	; Arbiter Priority Register 9
XBAR_PRIOLD    	.equ	0xf870000c	; Arbiter Priority Register D
CPU0_BIV       	.equ	0xf881fe20	; Base Interrupt Vector Table Pointer
CPU0_BTV       	.equ	0xf881fe24	; Base Trap Vector Table Pointer
CPU0_CCNT      	.equ	0xf881fc04	; CPU Clock Cycle Count
CPU0_CCTRL     	.equ	0xf881fc00	; Counter Control
CPU0_COMPAT    	.equ	0xf8819400	; Compatibility Control Register
CPU0_CORE_ID   	.equ	0xf881fe1c	; CPU0 Core Identification Register
CPU0_CPR0_L    	.equ	0xf881d000	; CPU0Code Protection Range 0 Lower Bound Register
CPU0_CPR0_U    	.equ	0xf881d004	; CPU0 Code Protection Range 0 Upper Bound Register
CPU0_CPR1_L    	.equ	0xf881d008	; CPU0Code Protection Range 1 Lower Bound Register
CPU0_CPR1_U    	.equ	0xf881d00c	; CPU0 Code Protection Range 1 Upper Bound Register
CPU0_CPR2_L    	.equ	0xf881d010	; CPU0Code Protection Range 2 Lower Bound Register
CPU0_CPR2_U    	.equ	0xf881d014	; CPU0 Code Protection Range 2 Upper Bound Register
CPU0_CPR3_L    	.equ	0xf881d018	; CPU0Code Protection Range 3 Lower Bound Register
CPU0_CPR3_U    	.equ	0xf881d01c	; CPU0 Code Protection Range 3 Upper Bound Register
CPU0_CPR4_L    	.equ	0xf881d020	; CPU0Code Protection Range 4 Lower Bound Register
CPU0_CPR4_U    	.equ	0xf881d024	; CPU0 Code Protection Range 4 Upper Bound Register
CPU0_CPR5_L    	.equ	0xf881d028	; CPU0Code Protection Range 5 Lower Bound Register
CPU0_CPR5_U    	.equ	0xf881d02c	; CPU0 Code Protection Range 5 Upper Bound Register
CPU0_CPR6_L    	.equ	0xf881d030	; CPU0Code Protection Range 6 Lower Bound Register
CPU0_CPR6_U    	.equ	0xf881d034	; CPU0 Code Protection Range 6 Upper Bound Register
CPU0_CPR7_L    	.equ	0xf881d038	; CPU0Code Protection Range 7 Lower Bound Register
CPU0_CPR7_U    	.equ	0xf881d03c	; CPU0 Code Protection Range 7 Upper Bound Register
CPU0_CPU_ID    	.equ	0xf881fe18	; CPU0 Identification Register TC1.6P
CPU0_CPXE_0    	.equ	0xf881e000	; CPU0 Code Protection Execute Enable Register Set 0
CPU0_CPXE_1    	.equ	0xf881e004	; CPU0 Code Protection Execute Enable Register Set 1
CPU0_CPXE_2    	.equ	0xf881e008	; CPU0 Code Protection Execute Enable Register Set 2
CPU0_CPXE_3    	.equ	0xf881e00c	; CPU0 Code Protection Execute Enable Register Set 3
CPU0_CREVT     	.equ	0xf881fd0c	; Core Register Access Event
CPU0_CUS_ID    	.equ	0xf881fe50	; CPU0 Customer ID register
CPU0_DATR      	.equ	0xf8819018	; Data Asynchronous Trap Register
CPU0_DBGSR     	.equ	0xf881fd00	; Debug Status Register
CPU0_DBGTCR    	.equ	0xf881fd48	; Debug Trap Control Register
CPU0_DCON0     	.equ	0xf8819040	; Data Memory Control Register
CPU0_DCON2     	.equ	0xf8819000	; Data Control Register 2
CPU0_DCX       	.equ	0xf881fd44	; CPU0 Debug Context Save Area Pointer
CPU0_DEADD     	.equ	0xf881901c	; Data Error Address Register
CPU0_DIEAR     	.equ	0xf8819020	; Data Integrity Error Address Register
CPU0_DIETR     	.equ	0xf8819024	; Data Integrity Error Trap Register
CPU0_DMS       	.equ	0xf881fd40	; CPU0 Debug Monitor Start Address
CPU0_DPR0_L    	.equ	0xf881c000	; CPU0 Data Protection Range 0, Lower Bound Register
CPU0_DPR0_U    	.equ	0xf881c004	; CPU0 Data Protection Range 0, Upper Bound Register
CPU0_DPR10_L   	.equ	0xf881c050	; CPU0 Data Protection Range 10, Lower Bound Register
CPU0_DPR10_U   	.equ	0xf881c054	; CPU0 Data Protection Range 10, Upper Bound Register
CPU0_DPR11_L   	.equ	0xf881c058	; CPU0 Data Protection Range 11, Lower Bound Register
CPU0_DPR11_U   	.equ	0xf881c05c	; CPU0 Data Protection Range 11, Upper Bound Register
CPU0_DPR12_L   	.equ	0xf881c060	; CPU0 Data Protection Range 12, Lower Bound Register
CPU0_DPR12_U   	.equ	0xf881c064	; CPU0 Data Protection Range 12, Upper Bound Register
CPU0_DPR13_L   	.equ	0xf881c068	; CPU0 Data Protection Range 13, Lower Bound Register
CPU0_DPR13_U   	.equ	0xf881c06c	; CPU0 Data Protection Range 13, Upper Bound Register
CPU0_DPR14_L   	.equ	0xf881c070	; CPU0 Data Protection Range 14, Lower Bound Register
CPU0_DPR14_U   	.equ	0xf881c074	; CPU0 Data Protection Range 14, Upper Bound Register
CPU0_DPR15_L   	.equ	0xf881c078	; CPU0 Data Protection Range 15, Lower Bound Register
CPU0_DPR15_U   	.equ	0xf881c07c	; CPU0 Data Protection Range 15, Upper Bound Register
CPU0_DPR1_L    	.equ	0xf881c008	; CPU0 Data Protection Range 1, Lower Bound Register
CPU0_DPR1_U    	.equ	0xf881c00c	; CPU0 Data Protection Range 1, Upper Bound Register
CPU0_DPR2_L    	.equ	0xf881c010	; CPU0 Data Protection Range 2, Lower Bound Register
CPU0_DPR2_U    	.equ	0xf881c014	; CPU0 Data Protection Range 2, Upper Bound Register
CPU0_DPR3_L    	.equ	0xf881c018	; CPU0 Data Protection Range 3, Lower Bound Register
CPU0_DPR3_U    	.equ	0xf881c01c	; CPU0 Data Protection Range 3, Upper Bound Register
CPU0_DPR4_L    	.equ	0xf881c020	; CPU0 Data Protection Range 4, Lower Bound Register
CPU0_DPR4_U    	.equ	0xf881c024	; CPU0 Data Protection Range 4, Upper Bound Register
CPU0_DPR5_L    	.equ	0xf881c028	; CPU0 Data Protection Range 5, Lower Bound Register
CPU0_DPR5_U    	.equ	0xf881c02c	; CPU0 Data Protection Range 5, Upper Bound Register
CPU0_DPR6_L    	.equ	0xf881c030	; CPU0 Data Protection Range 6, Lower Bound Register
CPU0_DPR6_U    	.equ	0xf881c034	; CPU0 Data Protection Range 6, Upper Bound Register
CPU0_DPR7_L    	.equ	0xf881c038	; CPU0 Data Protection Range 7, Lower Bound Register
CPU0_DPR7_U    	.equ	0xf881c03c	; CPU0 Data Protection Range 7, Upper Bound Register
CPU0_DPR8_L    	.equ	0xf881c040	; CPU0 Data Protection Range 8, Lower Bound Register
CPU0_DPR8_U    	.equ	0xf881c044	; CPU0 Data Protection Range 8, Upper Bound Register
CPU0_DPR9_L    	.equ	0xf881c048	; CPU0 Data Protection Range 9, Lower Bound Register
CPU0_DPR9_U    	.equ	0xf881c04c	; CPU0 Data Protection Range 9, Upper Bound Register
CPU0_DPRE_0    	.equ	0xf881e010	; CPU0 Data Protection Read Enable Register Set 0
CPU0_DPRE_1    	.equ	0xf881e014	; CPU0 Data Protection Read Enable Register Set 1
CPU0_DPRE_2    	.equ	0xf881e018	; CPU0 Data Protection Read Enable Register Set 2
CPU0_DPRE_3    	.equ	0xf881e01c	; CPU0 Data Protection Read Enable Register Set 3
CPU0_DPWE_0    	.equ	0xf881e020	; CPU0 Data Protection Write Enable Register Set 0
CPU0_DPWE_1    	.equ	0xf881e024	; CPU0 Data Protection Write Enable Register Set 1
CPU0_DPWE_2    	.equ	0xf881e028	; CPU0 Data Protection Write Enable Register Set 2
CPU0_DPWE_3    	.equ	0xf881e02c	; CPU0 Data Protection Write Enable Register Set 3
CPU0_DSTR      	.equ	0xf8819010	; Data Synchronous Trap Register
CPU0_EXEVT     	.equ	0xf881fd08	; External Event Register
CPU0_FCX       	.equ	0xf881fe38	; Free CSA List Head Pointer
CPU0_FPU_TRAP_CON	.equ	0xf881a000	; CPU0 Trap Control Register
CPU0_FPU_TRAP_OPC	.equ	0xf881a008	; CPU0 Trapping Instruction Opcode Register
CPU0_FPU_TRAP_PC	.equ	0xf881a004	; CPU0 Trapping Instruction Program Counter Register
CPU0_FPU_TRAP_SRC1	.equ	0xf881a010	; CPU0 Trapping Instruction Operand Register
CPU0_FPU_TRAP_SRC2	.equ	0xf881a014	; CPU0 Trapping Instruction Operand Register
CPU0_FPU_TRAP_SRC3	.equ	0xf881a018	; Trapping Instruction Operand Register
CPU0_ICNT      	.equ	0xf881fc08	; Instruction Count
CPU0_ICR       	.equ	0xf881fe2c	; Interrupt Control Register
CPU0_ISP       	.equ	0xf881fe28	; Interrupt Stack Pointer
CPU0_LCX       	.equ	0xf881fe3c	; Free CSA List Limit Pointer
CPU0_M1CNT     	.equ	0xf881fc0c	; Multi-Count Register 1
CPU0_M2CNT     	.equ	0xf881fc10	; Multi-Count Register 2
CPU0_M3CNT     	.equ	0xf881fc14	; Multi-Count Register 3
CPU0_PC        	.equ	0xf881fe08	; Program Counter
CPU0_PCON0     	.equ	0xf881920c	; Program Control 0
CPU0_PCON1     	.equ	0xf8819204	; Program Control 1
CPU0_PCON2     	.equ	0xf8819208	; Program Control 2
CPU0_PCXI      	.equ	0xf881fe00	; Previous Context Information Register
CPU0_PIEAR     	.equ	0xf8819210	; Program Integrity Error Address Register
CPU0_PIETR     	.equ	0xf8819214	; Program Integrity Error Trap Register
CPU0_PMA0      	.equ	0xf8818100	; Data Access CacheabilityRegister
CPU0_PMA1      	.equ	0xf8818104	; Code Access CacheabilityRegister
CPU0_PMA2      	.equ	0xf8818108	; Peripheral Space Identifier register
CPU0_PSTR      	.equ	0xf8819200	; Program Synchronous Trap Register
CPU0_PSW       	.equ	0xf881fe04	; Program Status Word
CPU0_SEGEN     	.equ	0xf8811030	; SRI Error Generation Register
CPU0_SMACON    	.equ	0xf881900c	; SIST Mode Access Control Register
CPU0_SWEVT     	.equ	0xf881fd10	; Software Debug Event
CPU0_SYSCON    	.equ	0xf881fe14	; System Configuration Register
CPU0_TASK_ASI  	.equ	0xf8818004	; CPU0 Task Address Space Identifier Register
CPU0_TPS_CON   	.equ	0xf881e400	; CPU0 Temporal Protection System Control Register
CPU0_TPS_TIMER0	.equ	0xf881e404	; CPU0 Temporal Protection System Timer Register 0
CPU0_TPS_TIMER1	.equ	0xf881e408	; CPU0 Temporal Protection System Timer Register 0
CPU0_TPS_TIMER2	.equ	0xf881e40c	; CPU0 Temporal Protection System Timer Register 0
CPU0_TR0ADR    	.equ	0xf881f004	; Trigger Address 0
CPU0_TR0EVT    	.equ	0xf881f000	; Trigger Event 0
CPU0_TR1ADR    	.equ	0xf881f00c	; Trigger Address 1
CPU0_TR1EVT    	.equ	0xf881f008	; Trigger Event 1
CPU0_TR2ADR    	.equ	0xf881f014	; Trigger Address 2
CPU0_TR2EVT    	.equ	0xf881f010	; Trigger Event 2
CPU0_TR3ADR    	.equ	0xf881f01c	; Trigger Address 3
CPU0_TR3EVT    	.equ	0xf881f018	; Trigger Event 3
CPU0_TR4ADR    	.equ	0xf881f024	; Trigger Address 4
CPU0_TR4EVT    	.equ	0xf881f020	; Trigger Event 4
CPU0_TR5ADR    	.equ	0xf881f02c	; Trigger Address 5
CPU0_TR5EVT    	.equ	0xf881f028	; Trigger Event 5
CPU0_TR6ADR    	.equ	0xf881f034	; Trigger Address 6
CPU0_TR6EVT    	.equ	0xf881f030	; Trigger Event 6
CPU0_TR7ADR    	.equ	0xf881f03c	; Trigger Address 7
CPU0_TR7EVT    	.equ	0xf881f038	; Trigger Event 7
CPU0_TRIG_ACC  	.equ	0xf881fd30	; CPU0 Trigger Address x
CPU1_BIV       	.equ	0xf883fe20	; Base Interrupt Vector Table Pointer
CPU1_BTV       	.equ	0xf883fe24	; Base Trap Vector Table Pointer
CPU1_CCNT      	.equ	0xf883fc04	; CPU Clock Cycle Count
CPU1_CCTRL     	.equ	0xf883fc00	; Counter Control
CPU1_COMPAT    	.equ	0xf8839400	; Compatibility Control Register
CPU1_CORE_ID   	.equ	0xf883fe1c	; CPU1 Core Identification Register
CPU1_CPR0_L    	.equ	0xf883d000	; CPU1 Code Protection Range 0 Lower Bound Register
CPU1_CPR0_U    	.equ	0xf883d004	; CPU1 Code Protection Range 0 Upper Bound Register
CPU1_CPR1_L    	.equ	0xf883d008	; CPU1 Code Protection Range 1 Lower Bound Register
CPU1_CPR1_U    	.equ	0xf883d00c	; CPU1 Code Protection Range 1 Upper Bound Register
CPU1_CPR2_L    	.equ	0xf883d010	; CPU1 Code Protection Range 2 Lower Bound Register
CPU1_CPR2_U    	.equ	0xf883d014	; CPU1 Code Protection Range 2 Upper Bound Register
CPU1_CPR3_L    	.equ	0xf883d018	; CPU1 Code Protection Range 3 Lower Bound Register
CPU1_CPR3_U    	.equ	0xf883d01c	; CPU1 Code Protection Range 3 Upper Bound Register
CPU1_CPR4_L    	.equ	0xf883d020	; CPU1 Code Protection Range 4 Lower Bound Register
CPU1_CPR4_U    	.equ	0xf883d024	; CPU1 Code Protection Range 4 Upper Bound Register
CPU1_CPR5_L    	.equ	0xf883d028	; CPU1 Code Protection Range 5 Lower Bound Register
CPU1_CPR5_U    	.equ	0xf883d02c	; CPU1 Code Protection Range 5 Upper Bound Register
CPU1_CPR6_L    	.equ	0xf883d030	; CPU1 Code Protection Range 6 Lower Bound Register
CPU1_CPR6_U    	.equ	0xf883d034	; CPU1 Code Protection Range 6 Upper Bound Register
CPU1_CPR7_L    	.equ	0xf883d038	; CPU1 Code Protection Range 7 Lower Bound Register
CPU1_CPR7_U    	.equ	0xf883d03c	; CPU1 Code Protection Range 7 Upper Bound Register
CPU1_CPU_ID    	.equ	0xf883fe18	; CPU1 Identification Register TC1.6P
CPU1_CPXE_0    	.equ	0xf883e000	; CPU1 Code Protection Execute Enable Register Set 0
CPU1_CPXE_1    	.equ	0xf883e004	; CPU1 Code Protection Execute Enable Register Set 1
CPU1_CPXE_2    	.equ	0xf883e008	; CPU1 Code Protection Execute Enable Register Set 2
CPU1_CPXE_3    	.equ	0xf883e00c	; CPU1 Code Protection Execute Enable Register Set 3
CPU1_CREVT     	.equ	0xf883fd0c	; Core Register Access Event
CPU1_CUS_ID    	.equ	0xf883fe50	; CPU1 Customer ID register
CPU1_DATR      	.equ	0xf8839018	; Data Asynchronous Trap Register
CPU1_DBGSR     	.equ	0xf883fd00	; Debug Status Register
CPU1_DBGTCR    	.equ	0xf883fd48	; Debug Trap Control Register
CPU1_DCON0     	.equ	0xf8839040	; Data Memory Control Register
CPU1_DCON2     	.equ	0xf8839000	; Data Control Register 2
CPU1_DCX       	.equ	0xf883fd44	; CPU1 Debug Context Save Area Pointer
CPU1_DEADD     	.equ	0xf883901c	; Data Error Address Register
CPU1_DIEAR     	.equ	0xf8839020	; Data Integrity Error Address Register
CPU1_DIETR     	.equ	0xf8839024	; Data Integrity Error Trap Register
CPU1_DMS       	.equ	0xf883fd40	; CPU1 Debug Monitor Start Address
CPU1_DPR0_L    	.equ	0xf883c000	; CPU1 Data Protection Range 0, Lower Bound Register
CPU1_DPR0_U    	.equ	0xf883c004	; CPU1 Data Protection Range 0, Upper Bound Register
CPU1_DPR10_L   	.equ	0xf883c050	; CPU1 Data Protection Range 10, Lower Bound Register
CPU1_DPR10_U   	.equ	0xf883c054	; CPU1 Data Protection Range 10, Upper Bound Register
CPU1_DPR11_L   	.equ	0xf883c058	; CPU1 Data Protection Range 11, Lower Bound Register
CPU1_DPR11_U   	.equ	0xf883c05c	; CPU1 Data Protection Range 11, Upper Bound Register
CPU1_DPR12_L   	.equ	0xf883c060	; CPU1 Data Protection Range 12, Lower Bound Register
CPU1_DPR12_U   	.equ	0xf883c064	; CPU1 Data Protection Range 12, Upper Bound Register
CPU1_DPR13_L   	.equ	0xf883c068	; CPU1 Data Protection Range 13, Lower Bound Register
CPU1_DPR13_U   	.equ	0xf883c06c	; CPU1 Data Protection Range 13, Upper Bound Register
CPU1_DPR14_L   	.equ	0xf883c070	; CPU1 Data Protection Range 14, Lower Bound Register
CPU1_DPR14_U   	.equ	0xf883c074	; CPU1 Data Protection Range 14, Upper Bound Register
CPU1_DPR15_L   	.equ	0xf883c078	; CPU1 Data Protection Range 15, Lower Bound Register
CPU1_DPR15_U   	.equ	0xf883c07c	; CPU1 Data Protection Range 15, Upper Bound Register
CPU1_DPR1_L    	.equ	0xf883c008	; CPU1 Data Protection Range 1, Lower Bound Register
CPU1_DPR1_U    	.equ	0xf883c00c	; CPU1 Data Protection Range 1, Upper Bound Register
CPU1_DPR2_L    	.equ	0xf883c010	; CPU1 Data Protection Range 2, Lower Bound Register
CPU1_DPR2_U    	.equ	0xf883c014	; CPU1 Data Protection Range 2, Upper Bound Register
CPU1_DPR3_L    	.equ	0xf883c018	; CPU1 Data Protection Range 3, Lower Bound Register
CPU1_DPR3_U    	.equ	0xf883c01c	; CPU1 Data Protection Range 3, Upper Bound Register
CPU1_DPR4_L    	.equ	0xf883c020	; CPU1 Data Protection Range 4, Lower Bound Register
CPU1_DPR4_U    	.equ	0xf883c024	; CPU1 Data Protection Range 4, Upper Bound Register
CPU1_DPR5_L    	.equ	0xf883c028	; CPU1 Data Protection Range 5, Lower Bound Register
CPU1_DPR5_U    	.equ	0xf883c02c	; CPU1 Data Protection Range 5, Upper Bound Register
CPU1_DPR6_L    	.equ	0xf883c030	; CPU1 Data Protection Range 6, Lower Bound Register
CPU1_DPR6_U    	.equ	0xf883c034	; CPU1 Data Protection Range 6, Upper Bound Register
CPU1_DPR7_L    	.equ	0xf883c038	; CPU1 Data Protection Range 7, Lower Bound Register
CPU1_DPR7_U    	.equ	0xf883c03c	; CPU1 Data Protection Range 7, Upper Bound Register
CPU1_DPR8_L    	.equ	0xf883c040	; CPU1 Data Protection Range 8, Lower Bound Register
CPU1_DPR8_U    	.equ	0xf883c044	; CPU1 Data Protection Range 8, Upper Bound Register
CPU1_DPR9_L    	.equ	0xf883c048	; CPU1 Data Protection Range 9, Lower Bound Register
CPU1_DPR9_U    	.equ	0xf883c04c	; CPU1 Data Protection Range 9, Upper Bound Register
CPU1_DPRE_0    	.equ	0xf883e010	; CPU1 Data Protection Read Enable Register Set 0
CPU1_DPRE_1    	.equ	0xf883e014	; CPU1 Data Protection Read Enable Register Set 1
CPU1_DPRE_2    	.equ	0xf883e018	; CPU1 Data Protection Read Enable Register Set 2
CPU1_DPRE_3    	.equ	0xf883e01c	; CPU1 Data Protection Read Enable Register Set 3
CPU1_DPWE_0    	.equ	0xf883e020	; CPU1 Data Protection Write Enable Register Set 0
CPU1_DPWE_1    	.equ	0xf883e024	; CPU1 Data Protection Write Enable Register Set 1
CPU1_DPWE_2    	.equ	0xf883e028	; CPU1 Data Protection Write Enable Register Set 2
CPU1_DPWE_3    	.equ	0xf883e02c	; CPU1 Data Protection Write Enable Register Set 3
CPU1_DSTR      	.equ	0xf8839010	; Data Synchronous Trap Register
CPU1_EXEVT     	.equ	0xf883fd08	; External Event Register
CPU1_FCX       	.equ	0xf883fe38	; Free CSA List Head Pointer
CPU1_FPU_TRAP_CON	.equ	0xf883a000	; CPU1 Trap Control Register
CPU1_FPU_TRAP_OPC	.equ	0xf883a008	; CPU1 Trapping Instruction Opcode Register
CPU1_FPU_TRAP_PC	.equ	0xf883a004	; CPU1 Trapping Instruction Program Counter Register
CPU1_FPU_TRAP_SRC1	.equ	0xf883a010	; CPU1 Trapping Instruction Operand Register
CPU1_FPU_TRAP_SRC2	.equ	0xf883a014	; CPU1 Trapping Instruction Operand Register
CPU1_FPU_TRAP_SRC3	.equ	0xf883a018	; Trapping Instruction Operand Register
CPU1_ICNT      	.equ	0xf883fc08	; Instruction Count
CPU1_ICR       	.equ	0xf883fe2c	; Interrupt Control Register
CPU1_ISP       	.equ	0xf883fe28	; Interrupt Stack Pointer
CPU1_LCX       	.equ	0xf883fe3c	; Free CSA List Limit Pointer
CPU1_M1CNT     	.equ	0xf883fc0c	; Multi-Count Register 1
CPU1_M2CNT     	.equ	0xf883fc10	; Multi-Count Register 2
CPU1_M3CNT     	.equ	0xf883fc14	; Multi-Count Register 3
CPU1_PC        	.equ	0xf883fe08	; Program Counter
CPU1_PCON0     	.equ	0xf883920c	; Program Control 0
CPU1_PCON1     	.equ	0xf8839204	; Program Control 1
CPU1_PCON2     	.equ	0xf8839208	; Program Control 2
CPU1_PCXI      	.equ	0xf883fe00	; Previous Context Information Register
CPU1_PIEAR     	.equ	0xf8839210	; Program Integrity Error Address Register
CPU1_PIETR     	.equ	0xf8839214	; Program Integrity Error Trap Register
CPU1_PMA0      	.equ	0xf8838100	; Data Access CacheabilityRegister
CPU1_PMA1      	.equ	0xf8838104	; Code Access CacheabilityRegister
CPU1_PMA2      	.equ	0xf8838108	; Peripheral Space Identifier register
CPU1_PSTR      	.equ	0xf8839200	; Program Synchronous Trap Register
CPU1_PSW       	.equ	0xf883fe04	; Program Status Word
CPU1_SEGEN     	.equ	0xf8831030	; SRI Error Generation Register
CPU1_SMACON    	.equ	0xf883900c	; SIST Mode Access Control Register
CPU1_SWEVT     	.equ	0xf883fd10	; Software Debug Event
CPU1_SYSCON    	.equ	0xf883fe14	; System Configuration Register
CPU1_TASK_ASI  	.equ	0xf8838004	; CPU1 Task Address Space Identifier Register
CPU1_TPS_CON   	.equ	0xf883e400	; CPU1 Temporal Protection System Control Register
CPU1_TPS_TIMER0	.equ	0xf883e404	; CPU1 Temporal Protection System Timer Register 1
CPU1_TPS_TIMER1	.equ	0xf883e408	; CPU1 Temporal Protection System Timer Register 1
CPU1_TPS_TIMER2	.equ	0xf883e40c	; CPU1 Temporal Protection System Timer Register 1
CPU1_TR0ADR    	.equ	0xf883f004	; Trigger Address 0
CPU1_TR0EVT    	.equ	0xf883f000	; Trigger Event 0
CPU1_TR1ADR    	.equ	0xf883f00c	; Trigger Address 1
CPU1_TR1EVT    	.equ	0xf883f008	; Trigger Event 1
CPU1_TR2ADR    	.equ	0xf883f014	; Trigger Address 2
CPU1_TR2EVT    	.equ	0xf883f010	; Trigger Event 2
CPU1_TR3ADR    	.equ	0xf883f01c	; Trigger Address 3
CPU1_TR3EVT    	.equ	0xf883f018	; Trigger Event 3
CPU1_TR4ADR    	.equ	0xf883f024	; Trigger Address 4
CPU1_TR4EVT    	.equ	0xf883f020	; Trigger Event 4
CPU1_TR5ADR    	.equ	0xf883f02c	; Trigger Address 5
CPU1_TR5EVT    	.equ	0xf883f028	; Trigger Event 5
CPU1_TR6ADR    	.equ	0xf883f034	; Trigger Address 6
CPU1_TR6EVT    	.equ	0xf883f030	; Trigger Event 6
CPU1_TR7ADR    	.equ	0xf883f03c	; Trigger Address 7
CPU1_TR7EVT    	.equ	0xf883f038	; Trigger Event 7
CPU1_TRIG_ACC  	.equ	0xf883fd30	; CPU1 Trigger Address x
CPU2_BIV       	.equ	0xf885fe20	; Base Interrupt Vector Table Pointer
CPU2_BTV       	.equ	0xf885fe24	; Base Trap Vector Table Pointer
CPU2_CCNT      	.equ	0xf885fc04	; CPU Clock Cycle Count
CPU2_CCTRL     	.equ	0xf885fc00	; Counter Control
CPU2_COMPAT    	.equ	0xf8859400	; Compatibility Control Register
CPU2_CORE_ID   	.equ	0xf885fe1c	; CPU2 Core Identification Register
CPU2_CPR0_L    	.equ	0xf885d000	; CPU2 Code Protection Range 0 Lower Bound Register
CPU2_CPR0_U    	.equ	0xf885d004	; CPU2 Code Protection Range 0 Upper Bound Register
CPU2_CPR1_L    	.equ	0xf885d008	; CPU2 Code Protection Range 1 Lower Bound Register
CPU2_CPR1_U    	.equ	0xf885d00c	; CPU2 Code Protection Range 1 Upper Bound Register
CPU2_CPR2_L    	.equ	0xf885d010	; CPU2 Code Protection Range 2 Lower Bound Register
CPU2_CPR2_U    	.equ	0xf885d014	; CPU2 Code Protection Range 2 Upper Bound Register
CPU2_CPR3_L    	.equ	0xf885d018	; CPU2 Code Protection Range 3 Lower Bound Register
CPU2_CPR3_U    	.equ	0xf885d01c	; CPU2 Code Protection Range 3 Upper Bound Register
CPU2_CPR4_L    	.equ	0xf885d020	; CPU2 Code Protection Range 4 Lower Bound Register
CPU2_CPR4_U    	.equ	0xf885d024	; CPU2 Code Protection Range 4 Upper Bound Register
CPU2_CPR5_L    	.equ	0xf885d028	; CPU2 Code Protection Range 5 Lower Bound Register
CPU2_CPR5_U    	.equ	0xf885d02c	; CPU2 Code Protection Range 5 Upper Bound Register
CPU2_CPR6_L    	.equ	0xf885d030	; CPU2 Code Protection Range 6 Lower Bound Register
CPU2_CPR6_U    	.equ	0xf885d034	; CPU2 Code Protection Range 6 Upper Bound Register
CPU2_CPR7_L    	.equ	0xf885d038	; CPU2 Code Protection Range 7 Lower Bound Register
CPU2_CPR7_U    	.equ	0xf885d03c	; CPU2 Code Protection Range 7 Upper Bound Register
CPU2_CPU_ID    	.equ	0xf885fe18	; CPU2 Identification Register TC1.6P
CPU2_CPXE_0    	.equ	0xf885e000	; CPU2 Code Protection Execute Enable Register Set 0
CPU2_CPXE_1    	.equ	0xf885e004	; CPU2 Code Protection Execute Enable Register Set 1
CPU2_CPXE_2    	.equ	0xf885e008	; CPU2 Code Protection Execute Enable Register Set 2
CPU2_CPXE_3    	.equ	0xf885e00c	; CPU2 Code Protection Execute Enable Register Set 3
CPU2_CREVT     	.equ	0xf885fd0c	; Core Register Access Event
CPU2_CUS_ID    	.equ	0xf885fe50	; CPU2 Customer ID register
CPU2_DATR      	.equ	0xf8859018	; Data Asynchronous Trap Register
CPU2_DBGSR     	.equ	0xf885fd00	; Debug Status Register
CPU2_DBGTCR    	.equ	0xf885fd48	; Debug Trap Control Register
CPU2_DCON0     	.equ	0xf8859040	; Data Memory Control Register
CPU2_DCON2     	.equ	0xf8859000	; Data Control Register 2
CPU2_DCX       	.equ	0xf885fd44	; CPU2 Debug Context Save Area Pointer
CPU2_DEADD     	.equ	0xf885901c	; Data Error Address Register
CPU2_DIEAR     	.equ	0xf8859020	; Data Integrity Error Address Register
CPU2_DIETR     	.equ	0xf8859024	; Data Integrity Error Trap Register
CPU2_DMS       	.equ	0xf885fd40	; CPU2 Debug Monitor Start Address
CPU2_DPR0_L    	.equ	0xf885c000	; CPU2 Data Protection Range 0, Lower Bound Register
CPU2_DPR0_U    	.equ	0xf885c004	; CPU2 Data Protection Range 0, Upper Bound Register
CPU2_DPR10_L   	.equ	0xf885c050	; CPU2 Data Protection Range 10, Lower Bound Register
CPU2_DPR10_U   	.equ	0xf885c054	; CPU2 Data Protection Range 10, Upper Bound Register
CPU2_DPR11_L   	.equ	0xf885c058	; CPU2 Data Protection Range 11, Lower Bound Register
CPU2_DPR11_U   	.equ	0xf885c05c	; CPU2 Data Protection Range 11, Upper Bound Register
CPU2_DPR12_L   	.equ	0xf885c060	; CPU2 Data Protection Range 12, Lower Bound Register
CPU2_DPR12_U   	.equ	0xf885c064	; CPU2 Data Protection Range 12, Upper Bound Register
CPU2_DPR13_L   	.equ	0xf885c068	; CPU2 Data Protection Range 13, Lower Bound Register
CPU2_DPR13_U   	.equ	0xf885c06c	; CPU2 Data Protection Range 13, Upper Bound Register
CPU2_DPR14_L   	.equ	0xf885c070	; CPU2 Data Protection Range 14, Lower Bound Register
CPU2_DPR14_U   	.equ	0xf885c074	; CPU2 Data Protection Range 14, Upper Bound Register
CPU2_DPR15_L   	.equ	0xf885c078	; CPU2 Data Protection Range 15, Lower Bound Register
CPU2_DPR15_U   	.equ	0xf885c07c	; CPU2 Data Protection Range 15, Upper Bound Register
CPU2_DPR1_L    	.equ	0xf885c008	; CPU2 Data Protection Range 1, Lower Bound Register
CPU2_DPR1_U    	.equ	0xf885c00c	; CPU2 Data Protection Range 1, Upper Bound Register
CPU2_DPR2_L    	.equ	0xf885c010	; CPU2 Data Protection Range 2, Lower Bound Register
CPU2_DPR2_U    	.equ	0xf885c014	; CPU2 Data Protection Range 2, Upper Bound Register
CPU2_DPR3_L    	.equ	0xf885c018	; CPU2 Data Protection Range 3, Lower Bound Register
CPU2_DPR3_U    	.equ	0xf885c01c	; CPU2 Data Protection Range 3, Upper Bound Register
CPU2_DPR4_L    	.equ	0xf885c020	; CPU2 Data Protection Range 4, Lower Bound Register
CPU2_DPR4_U    	.equ	0xf885c024	; CPU2 Data Protection Range 4, Upper Bound Register
CPU2_DPR5_L    	.equ	0xf885c028	; CPU2 Data Protection Range 5, Lower Bound Register
CPU2_DPR5_U    	.equ	0xf885c02c	; CPU2 Data Protection Range 5, Upper Bound Register
CPU2_DPR6_L    	.equ	0xf885c030	; CPU2 Data Protection Range 6, Lower Bound Register
CPU2_DPR6_U    	.equ	0xf885c034	; CPU2 Data Protection Range 6, Upper Bound Register
CPU2_DPR7_L    	.equ	0xf885c038	; CPU2 Data Protection Range 7, Lower Bound Register
CPU2_DPR7_U    	.equ	0xf885c03c	; CPU2 Data Protection Range 7, Upper Bound Register
CPU2_DPR8_L    	.equ	0xf885c040	; CPU2 Data Protection Range 8, Lower Bound Register
CPU2_DPR8_U    	.equ	0xf885c044	; CPU2 Data Protection Range 8, Upper Bound Register
CPU2_DPR9_L    	.equ	0xf885c048	; CPU2 Data Protection Range 9, Lower Bound Register
CPU2_DPR9_U    	.equ	0xf885c04c	; CPU2 Data Protection Range 9, Upper Bound Register
CPU2_DPRE_0    	.equ	0xf885e010	; CPU2 Data Protection Read Enable Register Set 0
CPU2_DPRE_1    	.equ	0xf885e014	; CPU2 Data Protection Read Enable Register Set 1
CPU2_DPRE_2    	.equ	0xf885e018	; CPU2 Data Protection Read Enable Register Set 2
CPU2_DPRE_3    	.equ	0xf885e01c	; CPU2 Data Protection Read Enable Register Set 3
CPU2_DPWE_0    	.equ	0xf885e020	; CPU2 Data Protection Write Enable Register Set 0
CPU2_DPWE_1    	.equ	0xf885e024	; CPU2 Data Protection Write Enable Register Set 1
CPU2_DPWE_2    	.equ	0xf885e028	; CPU2 Data Protection Write Enable Register Set 2
CPU2_DPWE_3    	.equ	0xf885e02c	; CPU2 Data Protection Write Enable Register Set 3
CPU2_DSTR      	.equ	0xf8859010	; Data Synchronous Trap Register
CPU2_EXEVT     	.equ	0xf885fd08	; External Event Register
CPU2_FCX       	.equ	0xf885fe38	; Free CSA List Head Pointer
CPU2_FPU_TRAP_CON	.equ	0xf885a000	; CPU2 Trap Control Register
CPU2_FPU_TRAP_OPC	.equ	0xf885a008	; CPU2 Trapping Instruction Opcode Register
CPU2_FPU_TRAP_PC	.equ	0xf885a004	; CPU2 Trapping Instruction Program Counter Register
CPU2_FPU_TRAP_SRC1	.equ	0xf885a010	; CPU2 Trapping Instruction Operand Register
CPU2_FPU_TRAP_SRC2	.equ	0xf885a014	; CPU2 Trapping Instruction Operand Register
CPU2_FPU_TRAP_SRC3	.equ	0xf885a018	; Trapping Instruction Operand Register
CPU2_ICNT      	.equ	0xf885fc08	; Instruction Count
CPU2_ICR       	.equ	0xf885fe2c	; Interrupt Control Register
CPU2_ISP       	.equ	0xf885fe28	; Interrupt Stack Pointer
CPU2_LCX       	.equ	0xf885fe3c	; Free CSA List Limit Pointer
CPU2_M1CNT     	.equ	0xf885fc0c	; Multi-Count Register 1
CPU2_M2CNT     	.equ	0xf885fc10	; Multi-Count Register 2
CPU2_M3CNT     	.equ	0xf885fc14	; Multi-Count Register 3
CPU2_PC        	.equ	0xf885fe08	; Program Counter
CPU2_PCON0     	.equ	0xf885920c	; Program Control 0
CPU2_PCON1     	.equ	0xf8859204	; Program Control 1
CPU2_PCON2     	.equ	0xf8859208	; Program Control 2
CPU2_PCXI      	.equ	0xf885fe00	; Previous Context Information Register
CPU2_PIEAR     	.equ	0xf8859210	; Program Integrity Error Address Register
CPU2_PIETR     	.equ	0xf8859214	; Program Integrity Error Trap Register
CPU2_PMA0      	.equ	0xf8858100	; Data Access CacheabilityRegister
CPU2_PMA1      	.equ	0xf8858104	; Code Access CacheabilityRegister
CPU2_PMA2      	.equ	0xf8858108	; Peripheral Space Identifier register
CPU2_PSTR      	.equ	0xf8859200	; Program Synchronous Trap Register
CPU2_PSW       	.equ	0xf885fe04	; Program Status Word
CPU2_SEGEN     	.equ	0xf8851030	; SRI Error Generation Register
CPU2_SMACON    	.equ	0xf885900c	; SIST Mode Access Control Register
CPU2_SWEVT     	.equ	0xf885fd10	; Software Debug Event
CPU2_SYSCON    	.equ	0xf885fe14	; System Configuration Register
CPU2_TASK_ASI  	.equ	0xf8858004	; CPU2 Task Address Space Identifier Register
CPU2_TPS_CON   	.equ	0xf885e400	; CPU2 Temporal Protection System Control Register
CPU2_TPS_TIMER0	.equ	0xf885e404	; CPU2 Temporal Protection System Timer Register 2
CPU2_TPS_TIMER1	.equ	0xf885e408	; CPU2 Temporal Protection System Timer Register 2
CPU2_TPS_TIMER2	.equ	0xf885e40c	; CPU2 Temporal Protection System Timer Register 2
CPU2_TR0ADR    	.equ	0xf885f004	; Trigger Address 0
CPU2_TR0EVT    	.equ	0xf885f000	; Trigger Event 0
CPU2_TR1ADR    	.equ	0xf885f00c	; Trigger Address 1
CPU2_TR1EVT    	.equ	0xf885f008	; Trigger Event 1
CPU2_TR2ADR    	.equ	0xf885f014	; Trigger Address 2
CPU2_TR2EVT    	.equ	0xf885f010	; Trigger Event 2
CPU2_TR3ADR    	.equ	0xf885f01c	; Trigger Address 3
CPU2_TR3EVT    	.equ	0xf885f018	; Trigger Event 3
CPU2_TR4ADR    	.equ	0xf885f024	; Trigger Address 4
CPU2_TR4EVT    	.equ	0xf885f020	; Trigger Event 4
CPU2_TR5ADR    	.equ	0xf885f02c	; Trigger Address 5
CPU2_TR5EVT    	.equ	0xf885f028	; Trigger Event 5
CPU2_TR6ADR    	.equ	0xf885f034	; Trigger Address 6
CPU2_TR6EVT    	.equ	0xf885f030	; Trigger Event 6
CPU2_TR7ADR    	.equ	0xf885f03c	; Trigger Address 7
CPU2_TR7EVT    	.equ	0xf885f038	; Trigger Event 7
CPU2_TRIG_ACC  	.equ	0xf885fd30	; CPU2 Trigger Address x
CPU0_SPROT_ACCENA	.equ	0xf880e100	; CPU0 Safety Protection Register Access Enable Register A
CPU0_SPROT_ACCENB	.equ	0xf880e104	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENA0	.equ	0xf880e008	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA1	.equ	0xf880e018	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA2	.equ	0xf880e028	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA3	.equ	0xf880e038	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA4	.equ	0xf880e048	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA5	.equ	0xf880e058	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA6	.equ	0xf880e068	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENA7	.equ	0xf880e078	; CPU0 Safety Protection Region Access Enable Register A
CPU0_SPROT_RGNACCENB0	.equ	0xf880e00c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB1	.equ	0xf880e01c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB2	.equ	0xf880e02c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB3	.equ	0xf880e03c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB4	.equ	0xf880e04c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB5	.equ	0xf880e05c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB6	.equ	0xf880e06c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNACCENB7	.equ	0xf880e07c	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SPROT_RGNLA0	.equ	0xf880e000	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA1	.equ	0xf880e010	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA2	.equ	0xf880e020	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA3	.equ	0xf880e030	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA4	.equ	0xf880e040	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA5	.equ	0xf880e050	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA6	.equ	0xf880e060	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNLA7	.equ	0xf880e070	; CPU0_Safety Protection Region Lower Address Register
CPU0_SPROT_RGNUA0	.equ	0xf880e004	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA1	.equ	0xf880e014	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA2	.equ	0xf880e024	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA3	.equ	0xf880e034	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA4	.equ	0xf880e044	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA5	.equ	0xf880e054	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA6	.equ	0xf880e064	; CPU0 Safety protection Region Upper Address Register
CPU0_SPROT_RGNUA7	.equ	0xf880e074	; CPU0 Safety protection Region Upper Address Register
CPU1_SPROT_ACCENA	.equ	0xf882e100	; CPU1 Safety Protection Register Access Enable Register A
CPU1_SPROT_ACCENB	.equ	0xf882e104	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENA0	.equ	0xf882e008	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA1	.equ	0xf882e018	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA2	.equ	0xf882e028	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA3	.equ	0xf882e038	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA4	.equ	0xf882e048	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA5	.equ	0xf882e058	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA6	.equ	0xf882e068	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENA7	.equ	0xf882e078	; CPU1 Safety Protection Region Access Enable Register A
CPU1_SPROT_RGNACCENB0	.equ	0xf882e00c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB1	.equ	0xf882e01c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB2	.equ	0xf882e02c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB3	.equ	0xf882e03c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB4	.equ	0xf882e04c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB5	.equ	0xf882e05c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB6	.equ	0xf882e06c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNACCENB7	.equ	0xf882e07c	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SPROT_RGNLA0	.equ	0xf882e000	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA1	.equ	0xf882e010	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA2	.equ	0xf882e020	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA3	.equ	0xf882e030	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA4	.equ	0xf882e040	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA5	.equ	0xf882e050	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA6	.equ	0xf882e060	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNLA7	.equ	0xf882e070	; CPU1 Safety Protection Region Lower Address Register
CPU1_SPROT_RGNUA0	.equ	0xf882e004	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA1	.equ	0xf882e014	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA2	.equ	0xf882e024	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA3	.equ	0xf882e034	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA4	.equ	0xf882e044	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA5	.equ	0xf882e054	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA6	.equ	0xf882e064	; CPU1 Safety protection Region Upper Address Register
CPU1_SPROT_RGNUA7	.equ	0xf882e074	; CPU1 Safety protection Region Upper Address Register
CPU2_SPROT_ACCENA	.equ	0xf884e100	; CPU2 Safety Protection Register Access Enable Register A
CPU2_SPROT_ACCENB	.equ	0xf884e104	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENA0	.equ	0xf884e008	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA1	.equ	0xf884e018	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA2	.equ	0xf884e028	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA3	.equ	0xf884e038	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA4	.equ	0xf884e048	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA5	.equ	0xf884e058	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA6	.equ	0xf884e068	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENA7	.equ	0xf884e078	; CPU2 Safety Protection Region Access Enable Register A
CPU2_SPROT_RGNACCENB0	.equ	0xf884e00c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB1	.equ	0xf884e01c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB2	.equ	0xf884e02c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB3	.equ	0xf884e03c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB4	.equ	0xf884e04c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB5	.equ	0xf884e05c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB6	.equ	0xf884e06c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNACCENB7	.equ	0xf884e07c	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SPROT_RGNLA0	.equ	0xf884e000	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA1	.equ	0xf884e010	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA2	.equ	0xf884e020	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA3	.equ	0xf884e030	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA4	.equ	0xf884e040	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA5	.equ	0xf884e050	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA6	.equ	0xf884e060	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNLA7	.equ	0xf884e070	; CPU2 Safety Protection Region Lower Address Register
CPU2_SPROT_RGNUA0	.equ	0xf884e004	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA1	.equ	0xf884e014	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA2	.equ	0xf884e024	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA3	.equ	0xf884e034	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA4	.equ	0xf884e044	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA5	.equ	0xf884e054	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA6	.equ	0xf884e064	; CPU2 Safety protection Region Upper Address Register
CPU2_SPROT_RGNUA7	.equ	0xf884e074	; CPU2 Safety protection Region Upper Address Register
SCU_ACCEN0     	.equ	0xf00363fc	; Access Enable Register 0
SCU_ACCEN1     	.equ	0xf00363f8	; Access Enable Register 1
SCU_ARSTDIS    	.equ	0xf003605c	; Application Reset Disable Register
SCU_CCUCON0    	.equ	0xf0036030	; CCU Clock Control Register 0
SCU_CCUCON1    	.equ	0xf0036034	; CCU Clock Control Register 1
SCU_CCUCON2    	.equ	0xf0036040	; CCU Clock Control Register 2
SCU_CCUCON3    	.equ	0xf0036044	; CCU Clock Control Register 3
SCU_CCUCON4    	.equ	0xf0036048	; CCU Clock Control Register 4
SCU_CCUCON5    	.equ	0xf003604c	; CCU Clock Control Register 5
SCU_CCUCON6    	.equ	0xf0036080	; CCU Clock Control Register 6
SCU_CCUCON7    	.equ	0xf0036084	; CCU Clock Control Register 7
SCU_CCUCON8    	.equ	0xf0036088	; CCU Clock Control Register 8
SCU_CCUCON9    	.equ	0xf003608c	; CCU Clock Control Register 9
SCU_CHIPID     	.equ	0xf0036140	; Chip Identification Register
SCU_DTSCON     	.equ	0xf00360e4	; Die Temperature Sensor Control Register
SCU_DTSLIM     	.equ	0xf0036240	; Die Temperature Sensor Limit Register
SCU_DTSSTAT    	.equ	0xf00360e0	; Die Temperature Sensor Status Register
SCU_EICR0      	.equ	0xf0036210	; External Input Channel Register 0
SCU_EICR1      	.equ	0xf0036214	; External Input Channel Register 1
SCU_EICR2      	.equ	0xf0036218	; External Input Channel Register 2
SCU_EICR3      	.equ	0xf003621c	; External Input Channel Register 3
SCU_EIFR       	.equ	0xf0036220	; External Input Flag Register
SCU_EMSR       	.equ	0xf00360fc	; Emergency Stop Register
SCU_ESRCFG0    	.equ	0xf0036070	; ESR0 Input Configuration Register
SCU_ESRCFG1    	.equ	0xf0036074	; ESR1 Input Configuration Register
SCU_ESROCFG    	.equ	0xf0036078	; ESR Output Configuration Register
SCU_EVR13CON   	.equ	0xf00360b8	; EVR13 Control Register
SCU_EVR33CON   	.equ	0xf00360bc	; EVR33 Control Register
SCU_EVRADCSTAT 	.equ	0xf003619c	; EVR ADC Status Register
SCU_EVRMONCTRL 	.equ	0xf00361a8	; EVR Monitor Control Register
SCU_EVROVMON   	.equ	0xf00361a4	; EVR Over-voltage Configuration Register
SCU_EVRRSTCON  	.equ	0xf003606c	; EVR Hard Reset Control Register
SCU_EVRSDCOEFF1	.equ	0xf00361c0	; EVR13 SD Coefficient Register 1
SCU_EVRSDCOEFF2	.equ	0xf00361c4	; EVR13 SD Coefficient Register 2
SCU_EVRSDCOEFF3	.equ	0xf00361c8	; EVR13 SD Coefficient Register 3
SCU_EVRSDCOEFF4	.equ	0xf00361cc	; EVR13 SD Coefficient Register 4
SCU_EVRSDCOEFF5	.equ	0xf00361d0	; EVR13 SD Coefficient Register 5
SCU_EVRSDCOEFF6	.equ	0xf00361d4	; EVR13 SD Coefficient Register 6
SCU_EVRSDCTRL1 	.equ	0xf00361b0	; EVR13 SD Control Register 1
SCU_EVRSDCTRL2 	.equ	0xf00361b4	; EVR13 SD Control Register 2
SCU_EVRSDCTRL3 	.equ	0xf00361b8	; EVR13 SD Control Register 3
SCU_EVRSDCTRL4 	.equ	0xf00361bc	; EVR13 SD Control Register 4
SCU_EVRSTAT    	.equ	0xf00360b0	; EVR Status Flag Register
SCU_EVRUVMON   	.equ	0xf00361a0	; EVR Under-voltage Configuration Register
SCU_EXTCON     	.equ	0xf003603c	; External Clock Control Register
SCU_FDR        	.equ	0xf0036038	; Fractional Divider Register
SCU_FMR        	.equ	0xf0036224	; Flag Modification Register
SCU_ID         	.equ	0xf0036008	; Identification Register
SCU_IGCR0      	.equ	0xf003622c	; Flag Gating Register 0
SCU_IGCR1      	.equ	0xf0036230	; Flag Gating Register 1
SCU_IGCR2      	.equ	0xf0036234	; Flag Gating Register 2
SCU_IGCR3      	.equ	0xf0036238	; Flag Gating Register 3
SCU_IN         	.equ	0xf00360ac	; ESR Input Register
SCU_IOCR       	.equ	0xf00360a0	; Input/Output Control Register
SCU_LBISTCTRL0 	.equ	0xf0036164	; Logic BIST Control 0 Register
SCU_LBISTCTRL1 	.equ	0xf0036168	; Logic BIST Control 1 Register
SCU_LBISTCTRL2 	.equ	0xf003616c	; Logic BIST Control 2 Register
SCU_LCLCON0    	.equ	0xf0036134	; LCL CPU0 Control Register
SCU_LCLCON1    	.equ	0xf0036138	; LCL CPU1 Control Register
SCU_LCLTEST    	.equ	0xf003613c	; LCL Test Register
SCU_MANID      	.equ	0xf0036144	; Manufacturer Identification Register
SCU_OMR        	.equ	0xf00360a8	; ESR Output Modification Register
SCU_OSCCON     	.equ	0xf0036010	; OSC Control Register
SCU_OUT        	.equ	0xf00360a4	; ESR Output Register
SCU_OVCCON     	.equ	0xf00361e4	; Overlay Control Register
SCU_OVCENABLE  	.equ	0xf00361e0	; Overlay Enable Register
SCU_PDISC      	.equ	0xf003618c	; Pad Disable Control Register
SCU_PDR        	.equ	0xf003609c	; ESR Pad Driver Mode Register
SCU_PDRR       	.equ	0xf0036228	; Pattern Detection Result Register
SCU_PLLCON0    	.equ	0xf0036018	; PLL Configuration 0 Register
SCU_PLLCON1    	.equ	0xf003601c	; PLL Configuration 1 Register
SCU_PLLCON2    	.equ	0xf0036020	; PLL Configuration 2 Register
SCU_PLLERAYCON0	.equ	0xf0036028	; PLL_ERAY Configuration 0 Register
SCU_PLLERAYCON1	.equ	0xf003602c	; PLL_ERAY Configuration 1 Register
SCU_PLLERAYSTAT	.equ	0xf0036024	; PLL_ERAY Status Register
SCU_PLLSTAT    	.equ	0xf0036014	; PLL Status Register
SCU_PMCSR0     	.equ	0xf00360d4	; Power Management Control and Status Register
SCU_PMCSR1     	.equ	0xf00360d8	; Power Management Control and Status Register
SCU_PMCSR2     	.equ	0xf00360dc	; Power Management Control and Status Register
SCU_PMSWCR0    	.equ	0xf00360c8	; Standby and Wake-up Control Register 0
SCU_PMSWCR1    	.equ	0xf00360e8	; Standby and Wake-up Control Register 1
SCU_PMSWSTAT   	.equ	0xf00360cc	; Standby and Wake-up Status Flag Register
SCU_PMSWSTATCLR	.equ	0xf00360d0	; Standby and Wake-up Status Clear Register
SCU_RSTCON     	.equ	0xf0036058	; Reset Configuration Register
SCU_RSTCON2    	.equ	0xf0036064	; Additional Reset Control Register
SCU_RSTSTAT    	.equ	0xf0036050	; Reset Status Register
SCU_SAFECON    	.equ	0xf0036150	; Safety Heartbeat Register
SCU_STSTAT     	.equ	0xf00360c0	; Start-up Status Register
SCU_SWRSTCON   	.equ	0xf0036060	; Software Reset Configuration Register
SCU_SYSCON     	.equ	0xf003607c	; System Control Register
SCU_TRAPCLR    	.equ	0xf003612c	; Trap Clear Register
SCU_TRAPDIS    	.equ	0xf0036130	; Trap Disable Register
SCU_TRAPSET    	.equ	0xf0036128	; Trap Set Register
SCU_TRAPSTAT   	.equ	0xf0036124	; Trap Status Register
SCU_WDTCPU0CON0	.equ	0xf0036100	; CPU0 WDT Control Register 0
SCU_WDTCPU0CON1	.equ	0xf0036104	; CPU0 WDT Control Register 1
SCU_WDTCPU0SR  	.equ	0xf0036108	; CPU0 WDT Status Register
SCU_WDTCPU1CON0	.equ	0xf003610c	; CPU1 WDT Control Register 0
SCU_WDTCPU1CON1	.equ	0xf0036110	; CPU1 WDT Control Register 1
SCU_WDTCPU1SR  	.equ	0xf0036114	; CPU1 WDT Status Register
SCU_WDTCPU2CON0	.equ	0xf0036118	; CPU2 WDT Control Register 0
SCU_WDTCPU2CON1	.equ	0xf003611c	; CPU2 WDT Control Register 1
SCU_WDTCPU2SR  	.equ	0xf0036120	; CPU2 WDT Status Register
SCU_WDTSCON0   	.equ	0xf00360f0	; Safety WDT Control Register 0
SCU_WDTSCON1   	.equ	0xf00360f4	; Safety WDT Control Register 1
SCU_WDTSSR     	.equ	0xf00360f8	; Safety WDT Status Register
MC0_CONFIG0    	.equ	0xf0061000	; Configuration Register 0
MC0_CONFIG1    	.equ	0xf0061002	; Configuration Register 1
MC0_ECCD       	.equ	0xf0061010	; Memory ECC Detection Register
MC0_ECCS       	.equ	0xf006100e	; ECC Safety Register
MC0_ETRR0      	.equ	0xf0061012	; Error Tracking Register 0
MC0_ETRR1      	.equ	0xf0061014	; Error Tracking Register 1
MC0_ETRR2      	.equ	0xf0061016	; Error Tracking Register 2
MC0_ETRR3      	.equ	0xf0061018	; Error Tracking Register 3
MC0_ETRR4      	.equ	0xf006101a	; Error Tracking Register 4
MC0_MCONTROL   	.equ	0xf0061004	; MBIST Control Register
MC0_MSTATUS    	.equ	0xf0061006	; Status Register
MC0_RANGE      	.equ	0xf0061008	; Range Register, single address mode
MC0_RDBFL0     	.equ	0xf00610a0	; Read Data and Bit Flip Register 0
MC0_RDBFL1     	.equ	0xf00610a2	; Read Data and Bit Flip Register 1
MC0_RDBFL10    	.equ	0xf00610b4	; Read Data and Bit Flip Register 10
MC0_RDBFL11    	.equ	0xf00610b6	; Read Data and Bit Flip Register 11
MC0_RDBFL12    	.equ	0xf00610b8	; Read Data and Bit Flip Register 12
MC0_RDBFL13    	.equ	0xf00610ba	; Read Data and Bit Flip Register 13
MC0_RDBFL14    	.equ	0xf00610bc	; Read Data and Bit Flip Register 14
MC0_RDBFL15    	.equ	0xf00610be	; Read Data and Bit Flip Register 15
MC0_RDBFL16    	.equ	0xf00610c0	; Read Data and Bit Flip Register 16
MC0_RDBFL17    	.equ	0xf00610c2	; Read Data and Bit Flip Register 17
MC0_RDBFL18    	.equ	0xf00610c4	; Read Data and Bit Flip Register 18
MC0_RDBFL19    	.equ	0xf00610c6	; Read Data and Bit Flip Register 19
MC0_RDBFL2     	.equ	0xf00610a4	; Read Data and Bit Flip Register 2
MC0_RDBFL20    	.equ	0xf00610c8	; Read Data and Bit Flip Register 20
MC0_RDBFL21    	.equ	0xf00610ca	; Read Data and Bit Flip Register 21
MC0_RDBFL22    	.equ	0xf00610cc	; Read Data and Bit Flip Register 22
MC0_RDBFL23    	.equ	0xf00610ce	; Read Data and Bit Flip Register 23
MC0_RDBFL24    	.equ	0xf00610d0	; Read Data and Bit Flip Register 24
MC0_RDBFL25    	.equ	0xf00610d2	; Read Data and Bit Flip Register 25
MC0_RDBFL26    	.equ	0xf00610d4	; Read Data and Bit Flip Register 26
MC0_RDBFL27    	.equ	0xf00610d6	; Read Data and Bit Flip Register 27
MC0_RDBFL28    	.equ	0xf00610d8	; Read Data and Bit Flip Register 28
MC0_RDBFL29    	.equ	0xf00610da	; Read Data and Bit Flip Register 29
MC0_RDBFL3     	.equ	0xf00610a6	; Read Data and Bit Flip Register 3
MC0_RDBFL30    	.equ	0xf00610dc	; Read Data and Bit Flip Register 30
MC0_RDBFL31    	.equ	0xf00610de	; Read Data and Bit Flip Register 31
MC0_RDBFL32    	.equ	0xf00610e0	; Read Data and Bit Flip Register 32
MC0_RDBFL33    	.equ	0xf00610e2	; Read Data and Bit Flip Register 33
MC0_RDBFL34    	.equ	0xf00610e4	; Read Data and Bit Flip Register 34
MC0_RDBFL35    	.equ	0xf00610e6	; Read Data and Bit Flip Register 35
MC0_RDBFL36    	.equ	0xf00610e8	; Read Data and Bit Flip Register 36
MC0_RDBFL37    	.equ	0xf00610ea	; Read Data and Bit Flip Register 37
MC0_RDBFL38    	.equ	0xf00610ec	; Read Data and Bit Flip Register 38
MC0_RDBFL39    	.equ	0xf00610ee	; Read Data and Bit Flip Register 39
MC0_RDBFL4     	.equ	0xf00610a8	; Read Data and Bit Flip Register 4
MC0_RDBFL5     	.equ	0xf00610aa	; Read Data and Bit Flip Register 5
MC0_RDBFL6     	.equ	0xf00610ac	; Read Data and Bit Flip Register 6
MC0_RDBFL7     	.equ	0xf00610ae	; Read Data and Bit Flip Register 7
MC0_RDBFL8     	.equ	0xf00610b0	; Read Data and Bit Flip Register 8
MC0_RDBFL9     	.equ	0xf00610b2	; Read Data and Bit Flip Register 9
MC0_REVID      	.equ	0xf006100c	; Revision ID Register
MC10_CONFIG0   	.equ	0xf0061a00	; Configuration Register 0
MC10_CONFIG1   	.equ	0xf0061a02	; Configuration Register 1
MC10_ECCD      	.equ	0xf0061a10	; Memory ECC Detection Register
MC10_ECCS      	.equ	0xf0061a0e	; ECC Safety Register
MC10_ETRR0     	.equ	0xf0061a12	; Error Tracking Register 0
MC10_ETRR1     	.equ	0xf0061a14	; Error Tracking Register 1
MC10_ETRR2     	.equ	0xf0061a16	; Error Tracking Register 2
MC10_ETRR3     	.equ	0xf0061a18	; Error Tracking Register 3
MC10_ETRR4     	.equ	0xf0061a1a	; Error Tracking Register 4
MC10_MCONTROL  	.equ	0xf0061a04	; MBIST Control Register
MC10_MSTATUS   	.equ	0xf0061a06	; Status Register
MC10_RANGE     	.equ	0xf0061a08	; Range Register, single address mode
MC10_RDBFL0    	.equ	0xf0061aa0	; Read Data and Bit Flip Register 0
MC10_RDBFL1    	.equ	0xf0061aa2	; Read Data and Bit Flip Register 1
MC10_RDBFL10   	.equ	0xf0061ab4	; Read Data and Bit Flip Register 10
MC10_RDBFL11   	.equ	0xf0061ab6	; Read Data and Bit Flip Register 11
MC10_RDBFL12   	.equ	0xf0061ab8	; Read Data and Bit Flip Register 12
MC10_RDBFL13   	.equ	0xf0061aba	; Read Data and Bit Flip Register 13
MC10_RDBFL14   	.equ	0xf0061abc	; Read Data and Bit Flip Register 14
MC10_RDBFL15   	.equ	0xf0061abe	; Read Data and Bit Flip Register 15
MC10_RDBFL16   	.equ	0xf0061ac0	; Read Data and Bit Flip Register 16
MC10_RDBFL17   	.equ	0xf0061ac2	; Read Data and Bit Flip Register 17
MC10_RDBFL18   	.equ	0xf0061ac4	; Read Data and Bit Flip Register 18
MC10_RDBFL19   	.equ	0xf0061ac6	; Read Data and Bit Flip Register 19
MC10_RDBFL2    	.equ	0xf0061aa4	; Read Data and Bit Flip Register 2
MC10_RDBFL20   	.equ	0xf0061ac8	; Read Data and Bit Flip Register 20
MC10_RDBFL21   	.equ	0xf0061aca	; Read Data and Bit Flip Register 21
MC10_RDBFL22   	.equ	0xf0061acc	; Read Data and Bit Flip Register 22
MC10_RDBFL23   	.equ	0xf0061ace	; Read Data and Bit Flip Register 23
MC10_RDBFL24   	.equ	0xf0061ad0	; Read Data and Bit Flip Register 24
MC10_RDBFL25   	.equ	0xf0061ad2	; Read Data and Bit Flip Register 25
MC10_RDBFL26   	.equ	0xf0061ad4	; Read Data and Bit Flip Register 26
MC10_RDBFL27   	.equ	0xf0061ad6	; Read Data and Bit Flip Register 27
MC10_RDBFL28   	.equ	0xf0061ad8	; Read Data and Bit Flip Register 28
MC10_RDBFL29   	.equ	0xf0061ada	; Read Data and Bit Flip Register 29
MC10_RDBFL3    	.equ	0xf0061aa6	; Read Data and Bit Flip Register 3
MC10_RDBFL30   	.equ	0xf0061adc	; Read Data and Bit Flip Register 30
MC10_RDBFL31   	.equ	0xf0061ade	; Read Data and Bit Flip Register 31
MC10_RDBFL32   	.equ	0xf0061ae0	; Read Data and Bit Flip Register 32
MC10_RDBFL33   	.equ	0xf0061ae2	; Read Data and Bit Flip Register 33
MC10_RDBFL34   	.equ	0xf0061ae4	; Read Data and Bit Flip Register 34
MC10_RDBFL35   	.equ	0xf0061ae6	; Read Data and Bit Flip Register 35
MC10_RDBFL36   	.equ	0xf0061ae8	; Read Data and Bit Flip Register 36
MC10_RDBFL37   	.equ	0xf0061aea	; Read Data and Bit Flip Register 37
MC10_RDBFL38   	.equ	0xf0061aec	; Read Data and Bit Flip Register 38
MC10_RDBFL39   	.equ	0xf0061aee	; Read Data and Bit Flip Register 39
MC10_RDBFL4    	.equ	0xf0061aa8	; Read Data and Bit Flip Register 4
MC10_RDBFL5    	.equ	0xf0061aaa	; Read Data and Bit Flip Register 5
MC10_RDBFL6    	.equ	0xf0061aac	; Read Data and Bit Flip Register 6
MC10_RDBFL7    	.equ	0xf0061aae	; Read Data and Bit Flip Register 7
MC10_RDBFL8    	.equ	0xf0061ab0	; Read Data and Bit Flip Register 8
MC10_RDBFL9    	.equ	0xf0061ab2	; Read Data and Bit Flip Register 9
MC10_REVID     	.equ	0xf0061a0c	; Revision ID Register
MC11_CONFIG0   	.equ	0xf0061b00	; Configuration Register 0
MC11_CONFIG1   	.equ	0xf0061b02	; Configuration Register 1
MC11_ECCD      	.equ	0xf0061b10	; Memory ECC Detection Register
MC11_ECCS      	.equ	0xf0061b0e	; ECC Safety Register
MC11_ETRR0     	.equ	0xf0061b12	; Error Tracking Register 0
MC11_ETRR1     	.equ	0xf0061b14	; Error Tracking Register 1
MC11_ETRR2     	.equ	0xf0061b16	; Error Tracking Register 2
MC11_ETRR3     	.equ	0xf0061b18	; Error Tracking Register 3
MC11_ETRR4     	.equ	0xf0061b1a	; Error Tracking Register 4
MC11_MCONTROL  	.equ	0xf0061b04	; MBIST Control Register
MC11_MSTATUS   	.equ	0xf0061b06	; Status Register
MC11_RANGE     	.equ	0xf0061b08	; Range Register, single address mode
MC11_RDBFL0    	.equ	0xf0061ba0	; Read Data and Bit Flip Register 0
MC11_RDBFL1    	.equ	0xf0061ba2	; Read Data and Bit Flip Register 1
MC11_RDBFL10   	.equ	0xf0061bb4	; Read Data and Bit Flip Register 10
MC11_RDBFL11   	.equ	0xf0061bb6	; Read Data and Bit Flip Register 11
MC11_RDBFL12   	.equ	0xf0061bb8	; Read Data and Bit Flip Register 12
MC11_RDBFL13   	.equ	0xf0061bba	; Read Data and Bit Flip Register 13
MC11_RDBFL14   	.equ	0xf0061bbc	; Read Data and Bit Flip Register 14
MC11_RDBFL15   	.equ	0xf0061bbe	; Read Data and Bit Flip Register 15
MC11_RDBFL16   	.equ	0xf0061bc0	; Read Data and Bit Flip Register 16
MC11_RDBFL17   	.equ	0xf0061bc2	; Read Data and Bit Flip Register 17
MC11_RDBFL18   	.equ	0xf0061bc4	; Read Data and Bit Flip Register 18
MC11_RDBFL19   	.equ	0xf0061bc6	; Read Data and Bit Flip Register 19
MC11_RDBFL2    	.equ	0xf0061ba4	; Read Data and Bit Flip Register 2
MC11_RDBFL20   	.equ	0xf0061bc8	; Read Data and Bit Flip Register 20
MC11_RDBFL21   	.equ	0xf0061bca	; Read Data and Bit Flip Register 21
MC11_RDBFL22   	.equ	0xf0061bcc	; Read Data and Bit Flip Register 22
MC11_RDBFL23   	.equ	0xf0061bce	; Read Data and Bit Flip Register 23
MC11_RDBFL24   	.equ	0xf0061bd0	; Read Data and Bit Flip Register 24
MC11_RDBFL25   	.equ	0xf0061bd2	; Read Data and Bit Flip Register 25
MC11_RDBFL26   	.equ	0xf0061bd4	; Read Data and Bit Flip Register 26
MC11_RDBFL27   	.equ	0xf0061bd6	; Read Data and Bit Flip Register 27
MC11_RDBFL28   	.equ	0xf0061bd8	; Read Data and Bit Flip Register 28
MC11_RDBFL29   	.equ	0xf0061bda	; Read Data and Bit Flip Register 29
MC11_RDBFL3    	.equ	0xf0061ba6	; Read Data and Bit Flip Register 3
MC11_RDBFL30   	.equ	0xf0061bdc	; Read Data and Bit Flip Register 30
MC11_RDBFL31   	.equ	0xf0061bde	; Read Data and Bit Flip Register 31
MC11_RDBFL32   	.equ	0xf0061be0	; Read Data and Bit Flip Register 32
MC11_RDBFL33   	.equ	0xf0061be2	; Read Data and Bit Flip Register 33
MC11_RDBFL34   	.equ	0xf0061be4	; Read Data and Bit Flip Register 34
MC11_RDBFL35   	.equ	0xf0061be6	; Read Data and Bit Flip Register 35
MC11_RDBFL36   	.equ	0xf0061be8	; Read Data and Bit Flip Register 36
MC11_RDBFL37   	.equ	0xf0061bea	; Read Data and Bit Flip Register 37
MC11_RDBFL38   	.equ	0xf0061bec	; Read Data and Bit Flip Register 38
MC11_RDBFL39   	.equ	0xf0061bee	; Read Data and Bit Flip Register 39
MC11_RDBFL4    	.equ	0xf0061ba8	; Read Data and Bit Flip Register 4
MC11_RDBFL5    	.equ	0xf0061baa	; Read Data and Bit Flip Register 5
MC11_RDBFL6    	.equ	0xf0061bac	; Read Data and Bit Flip Register 6
MC11_RDBFL7    	.equ	0xf0061bae	; Read Data and Bit Flip Register 7
MC11_RDBFL8    	.equ	0xf0061bb0	; Read Data and Bit Flip Register 8
MC11_RDBFL9    	.equ	0xf0061bb2	; Read Data and Bit Flip Register 9
MC11_REVID     	.equ	0xf0061b0c	; Revision ID Register
MC12_CONFIG0   	.equ	0xf0061c00	; Configuration Register 0
MC12_CONFIG1   	.equ	0xf0061c02	; Configuration Register 1
MC12_ECCD      	.equ	0xf0061c10	; Memory ECC Detection Register
MC12_ECCS      	.equ	0xf0061c0e	; ECC Safety Register
MC12_ETRR0     	.equ	0xf0061c12	; Error Tracking Register 0
MC12_ETRR1     	.equ	0xf0061c14	; Error Tracking Register 1
MC12_ETRR2     	.equ	0xf0061c16	; Error Tracking Register 2
MC12_ETRR3     	.equ	0xf0061c18	; Error Tracking Register 3
MC12_ETRR4     	.equ	0xf0061c1a	; Error Tracking Register 4
MC12_MCONTROL  	.equ	0xf0061c04	; MBIST Control Register
MC12_MSTATUS   	.equ	0xf0061c06	; Status Register
MC12_RANGE     	.equ	0xf0061c08	; Range Register, single address mode
MC12_RDBFL0    	.equ	0xf0061ca0	; Read Data and Bit Flip Register 0
MC12_RDBFL1    	.equ	0xf0061ca2	; Read Data and Bit Flip Register 1
MC12_RDBFL10   	.equ	0xf0061cb4	; Read Data and Bit Flip Register 10
MC12_RDBFL11   	.equ	0xf0061cb6	; Read Data and Bit Flip Register 11
MC12_RDBFL12   	.equ	0xf0061cb8	; Read Data and Bit Flip Register 12
MC12_RDBFL13   	.equ	0xf0061cba	; Read Data and Bit Flip Register 13
MC12_RDBFL14   	.equ	0xf0061cbc	; Read Data and Bit Flip Register 14
MC12_RDBFL15   	.equ	0xf0061cbe	; Read Data and Bit Flip Register 15
MC12_RDBFL16   	.equ	0xf0061cc0	; Read Data and Bit Flip Register 16
MC12_RDBFL17   	.equ	0xf0061cc2	; Read Data and Bit Flip Register 17
MC12_RDBFL18   	.equ	0xf0061cc4	; Read Data and Bit Flip Register 18
MC12_RDBFL19   	.equ	0xf0061cc6	; Read Data and Bit Flip Register 19
MC12_RDBFL2    	.equ	0xf0061ca4	; Read Data and Bit Flip Register 2
MC12_RDBFL20   	.equ	0xf0061cc8	; Read Data and Bit Flip Register 20
MC12_RDBFL21   	.equ	0xf0061cca	; Read Data and Bit Flip Register 21
MC12_RDBFL22   	.equ	0xf0061ccc	; Read Data and Bit Flip Register 22
MC12_RDBFL23   	.equ	0xf0061cce	; Read Data and Bit Flip Register 23
MC12_RDBFL24   	.equ	0xf0061cd0	; Read Data and Bit Flip Register 24
MC12_RDBFL25   	.equ	0xf0061cd2	; Read Data and Bit Flip Register 25
MC12_RDBFL26   	.equ	0xf0061cd4	; Read Data and Bit Flip Register 26
MC12_RDBFL27   	.equ	0xf0061cd6	; Read Data and Bit Flip Register 27
MC12_RDBFL28   	.equ	0xf0061cd8	; Read Data and Bit Flip Register 28
MC12_RDBFL29   	.equ	0xf0061cda	; Read Data and Bit Flip Register 29
MC12_RDBFL3    	.equ	0xf0061ca6	; Read Data and Bit Flip Register 3
MC12_RDBFL30   	.equ	0xf0061cdc	; Read Data and Bit Flip Register 30
MC12_RDBFL31   	.equ	0xf0061cde	; Read Data and Bit Flip Register 31
MC12_RDBFL32   	.equ	0xf0061ce0	; Read Data and Bit Flip Register 32
MC12_RDBFL33   	.equ	0xf0061ce2	; Read Data and Bit Flip Register 33
MC12_RDBFL34   	.equ	0xf0061ce4	; Read Data and Bit Flip Register 34
MC12_RDBFL35   	.equ	0xf0061ce6	; Read Data and Bit Flip Register 35
MC12_RDBFL36   	.equ	0xf0061ce8	; Read Data and Bit Flip Register 36
MC12_RDBFL37   	.equ	0xf0061cea	; Read Data and Bit Flip Register 37
MC12_RDBFL38   	.equ	0xf0061cec	; Read Data and Bit Flip Register 38
MC12_RDBFL39   	.equ	0xf0061cee	; Read Data and Bit Flip Register 39
MC12_RDBFL4    	.equ	0xf0061ca8	; Read Data and Bit Flip Register 4
MC12_RDBFL5    	.equ	0xf0061caa	; Read Data and Bit Flip Register 5
MC12_RDBFL6    	.equ	0xf0061cac	; Read Data and Bit Flip Register 6
MC12_RDBFL7    	.equ	0xf0061cae	; Read Data and Bit Flip Register 7
MC12_RDBFL8    	.equ	0xf0061cb0	; Read Data and Bit Flip Register 8
MC12_RDBFL9    	.equ	0xf0061cb2	; Read Data and Bit Flip Register 9
MC12_REVID     	.equ	0xf0061c0c	; Revision ID Register
MC13_CONFIG0   	.equ	0xf0061d00	; Configuration Register 0
MC13_CONFIG1   	.equ	0xf0061d02	; Configuration Register 1
MC13_ECCD      	.equ	0xf0061d10	; Memory ECC Detection Register
MC13_ECCS      	.equ	0xf0061d0e	; ECC Safety Register
MC13_ETRR0     	.equ	0xf0061d12	; Error Tracking Register 0
MC13_ETRR1     	.equ	0xf0061d14	; Error Tracking Register 1
MC13_ETRR2     	.equ	0xf0061d16	; Error Tracking Register 2
MC13_ETRR3     	.equ	0xf0061d18	; Error Tracking Register 3
MC13_ETRR4     	.equ	0xf0061d1a	; Error Tracking Register 4
MC13_MCONTROL  	.equ	0xf0061d04	; MBIST Control Register
MC13_MSTATUS   	.equ	0xf0061d06	; Status Register
MC13_RANGE     	.equ	0xf0061d08	; Range Register, single address mode
MC13_RDBFL0    	.equ	0xf0061da0	; Read Data and Bit Flip Register 0
MC13_RDBFL1    	.equ	0xf0061da2	; Read Data and Bit Flip Register 1
MC13_RDBFL10   	.equ	0xf0061db4	; Read Data and Bit Flip Register 10
MC13_RDBFL11   	.equ	0xf0061db6	; Read Data and Bit Flip Register 11
MC13_RDBFL12   	.equ	0xf0061db8	; Read Data and Bit Flip Register 12
MC13_RDBFL13   	.equ	0xf0061dba	; Read Data and Bit Flip Register 13
MC13_RDBFL14   	.equ	0xf0061dbc	; Read Data and Bit Flip Register 14
MC13_RDBFL15   	.equ	0xf0061dbe	; Read Data and Bit Flip Register 15
MC13_RDBFL16   	.equ	0xf0061dc0	; Read Data and Bit Flip Register 16
MC13_RDBFL17   	.equ	0xf0061dc2	; Read Data and Bit Flip Register 17
MC13_RDBFL18   	.equ	0xf0061dc4	; Read Data and Bit Flip Register 18
MC13_RDBFL19   	.equ	0xf0061dc6	; Read Data and Bit Flip Register 19
MC13_RDBFL2    	.equ	0xf0061da4	; Read Data and Bit Flip Register 2
MC13_RDBFL20   	.equ	0xf0061dc8	; Read Data and Bit Flip Register 20
MC13_RDBFL21   	.equ	0xf0061dca	; Read Data and Bit Flip Register 21
MC13_RDBFL22   	.equ	0xf0061dcc	; Read Data and Bit Flip Register 22
MC13_RDBFL23   	.equ	0xf0061dce	; Read Data and Bit Flip Register 23
MC13_RDBFL24   	.equ	0xf0061dd0	; Read Data and Bit Flip Register 24
MC13_RDBFL25   	.equ	0xf0061dd2	; Read Data and Bit Flip Register 25
MC13_RDBFL26   	.equ	0xf0061dd4	; Read Data and Bit Flip Register 26
MC13_RDBFL27   	.equ	0xf0061dd6	; Read Data and Bit Flip Register 27
MC13_RDBFL28   	.equ	0xf0061dd8	; Read Data and Bit Flip Register 28
MC13_RDBFL29   	.equ	0xf0061dda	; Read Data and Bit Flip Register 29
MC13_RDBFL3    	.equ	0xf0061da6	; Read Data and Bit Flip Register 3
MC13_RDBFL30   	.equ	0xf0061ddc	; Read Data and Bit Flip Register 30
MC13_RDBFL31   	.equ	0xf0061dde	; Read Data and Bit Flip Register 31
MC13_RDBFL32   	.equ	0xf0061de0	; Read Data and Bit Flip Register 32
MC13_RDBFL33   	.equ	0xf0061de2	; Read Data and Bit Flip Register 33
MC13_RDBFL34   	.equ	0xf0061de4	; Read Data and Bit Flip Register 34
MC13_RDBFL35   	.equ	0xf0061de6	; Read Data and Bit Flip Register 35
MC13_RDBFL36   	.equ	0xf0061de8	; Read Data and Bit Flip Register 36
MC13_RDBFL37   	.equ	0xf0061dea	; Read Data and Bit Flip Register 37
MC13_RDBFL38   	.equ	0xf0061dec	; Read Data and Bit Flip Register 38
MC13_RDBFL39   	.equ	0xf0061dee	; Read Data and Bit Flip Register 39
MC13_RDBFL4    	.equ	0xf0061da8	; Read Data and Bit Flip Register 4
MC13_RDBFL5    	.equ	0xf0061daa	; Read Data and Bit Flip Register 5
MC13_RDBFL6    	.equ	0xf0061dac	; Read Data and Bit Flip Register 6
MC13_RDBFL7    	.equ	0xf0061dae	; Read Data and Bit Flip Register 7
MC13_RDBFL8    	.equ	0xf0061db0	; Read Data and Bit Flip Register 8
MC13_RDBFL9    	.equ	0xf0061db2	; Read Data and Bit Flip Register 9
MC13_REVID     	.equ	0xf0061d0c	; Revision ID Register
MC14_CONFIG0   	.equ	0xf0061e00	; Configuration Register 0
MC14_CONFIG1   	.equ	0xf0061e02	; Configuration Register 1
MC14_ECCD      	.equ	0xf0061e10	; Memory ECC Detection Register
MC14_ECCS      	.equ	0xf0061e0e	; ECC Safety Register
MC14_ETRR0     	.equ	0xf0061e12	; Error Tracking Register 0
MC14_ETRR1     	.equ	0xf0061e14	; Error Tracking Register 1
MC14_ETRR2     	.equ	0xf0061e16	; Error Tracking Register 2
MC14_ETRR3     	.equ	0xf0061e18	; Error Tracking Register 3
MC14_ETRR4     	.equ	0xf0061e1a	; Error Tracking Register 4
MC14_MCONTROL  	.equ	0xf0061e04	; MBIST Control Register
MC14_MSTATUS   	.equ	0xf0061e06	; Status Register
MC14_RANGE     	.equ	0xf0061e08	; Range Register, single address mode
MC14_RDBFL0    	.equ	0xf0061ea0	; Read Data and Bit Flip Register 0
MC14_RDBFL1    	.equ	0xf0061ea2	; Read Data and Bit Flip Register 1
MC14_RDBFL10   	.equ	0xf0061eb4	; Read Data and Bit Flip Register 10
MC14_RDBFL11   	.equ	0xf0061eb6	; Read Data and Bit Flip Register 11
MC14_RDBFL12   	.equ	0xf0061eb8	; Read Data and Bit Flip Register 12
MC14_RDBFL13   	.equ	0xf0061eba	; Read Data and Bit Flip Register 13
MC14_RDBFL14   	.equ	0xf0061ebc	; Read Data and Bit Flip Register 14
MC14_RDBFL15   	.equ	0xf0061ebe	; Read Data and Bit Flip Register 15
MC14_RDBFL16   	.equ	0xf0061ec0	; Read Data and Bit Flip Register 16
MC14_RDBFL17   	.equ	0xf0061ec2	; Read Data and Bit Flip Register 17
MC14_RDBFL18   	.equ	0xf0061ec4	; Read Data and Bit Flip Register 18
MC14_RDBFL19   	.equ	0xf0061ec6	; Read Data and Bit Flip Register 19
MC14_RDBFL2    	.equ	0xf0061ea4	; Read Data and Bit Flip Register 2
MC14_RDBFL20   	.equ	0xf0061ec8	; Read Data and Bit Flip Register 20
MC14_RDBFL21   	.equ	0xf0061eca	; Read Data and Bit Flip Register 21
MC14_RDBFL22   	.equ	0xf0061ecc	; Read Data and Bit Flip Register 22
MC14_RDBFL23   	.equ	0xf0061ece	; Read Data and Bit Flip Register 23
MC14_RDBFL24   	.equ	0xf0061ed0	; Read Data and Bit Flip Register 24
MC14_RDBFL25   	.equ	0xf0061ed2	; Read Data and Bit Flip Register 25
MC14_RDBFL26   	.equ	0xf0061ed4	; Read Data and Bit Flip Register 26
MC14_RDBFL27   	.equ	0xf0061ed6	; Read Data and Bit Flip Register 27
MC14_RDBFL28   	.equ	0xf0061ed8	; Read Data and Bit Flip Register 28
MC14_RDBFL29   	.equ	0xf0061eda	; Read Data and Bit Flip Register 29
MC14_RDBFL3    	.equ	0xf0061ea6	; Read Data and Bit Flip Register 3
MC14_RDBFL30   	.equ	0xf0061edc	; Read Data and Bit Flip Register 30
MC14_RDBFL31   	.equ	0xf0061ede	; Read Data and Bit Flip Register 31
MC14_RDBFL32   	.equ	0xf0061ee0	; Read Data and Bit Flip Register 32
MC14_RDBFL33   	.equ	0xf0061ee2	; Read Data and Bit Flip Register 33
MC14_RDBFL34   	.equ	0xf0061ee4	; Read Data and Bit Flip Register 34
MC14_RDBFL35   	.equ	0xf0061ee6	; Read Data and Bit Flip Register 35
MC14_RDBFL36   	.equ	0xf0061ee8	; Read Data and Bit Flip Register 36
MC14_RDBFL37   	.equ	0xf0061eea	; Read Data and Bit Flip Register 37
MC14_RDBFL38   	.equ	0xf0061eec	; Read Data and Bit Flip Register 38
MC14_RDBFL39   	.equ	0xf0061eee	; Read Data and Bit Flip Register 39
MC14_RDBFL4    	.equ	0xf0061ea8	; Read Data and Bit Flip Register 4
MC14_RDBFL5    	.equ	0xf0061eaa	; Read Data and Bit Flip Register 5
MC14_RDBFL6    	.equ	0xf0061eac	; Read Data and Bit Flip Register 6
MC14_RDBFL7    	.equ	0xf0061eae	; Read Data and Bit Flip Register 7
MC14_RDBFL8    	.equ	0xf0061eb0	; Read Data and Bit Flip Register 8
MC14_RDBFL9    	.equ	0xf0061eb2	; Read Data and Bit Flip Register 9
MC14_REVID     	.equ	0xf0061e0c	; Revision ID Register
MC15_CONFIG0   	.equ	0xf0061f00	; Configuration Register 0
MC15_CONFIG1   	.equ	0xf0061f02	; Configuration Register 1
MC15_ECCD      	.equ	0xf0061f10	; Memory ECC Detection Register
MC15_ECCS      	.equ	0xf0061f0e	; ECC Safety Register
MC15_ETRR0     	.equ	0xf0061f12	; Error Tracking Register 0
MC15_ETRR1     	.equ	0xf0061f14	; Error Tracking Register 1
MC15_ETRR2     	.equ	0xf0061f16	; Error Tracking Register 2
MC15_ETRR3     	.equ	0xf0061f18	; Error Tracking Register 3
MC15_ETRR4     	.equ	0xf0061f1a	; Error Tracking Register 4
MC15_MCONTROL  	.equ	0xf0061f04	; MBIST Control Register
MC15_MSTATUS   	.equ	0xf0061f06	; Status Register
MC15_RANGE     	.equ	0xf0061f08	; Range Register, single address mode
MC15_RDBFL0    	.equ	0xf0061fa0	; Read Data and Bit Flip Register 0
MC15_RDBFL1    	.equ	0xf0061fa2	; Read Data and Bit Flip Register 1
MC15_RDBFL10   	.equ	0xf0061fb4	; Read Data and Bit Flip Register 10
MC15_RDBFL11   	.equ	0xf0061fb6	; Read Data and Bit Flip Register 11
MC15_RDBFL12   	.equ	0xf0061fb8	; Read Data and Bit Flip Register 12
MC15_RDBFL13   	.equ	0xf0061fba	; Read Data and Bit Flip Register 13
MC15_RDBFL14   	.equ	0xf0061fbc	; Read Data and Bit Flip Register 14
MC15_RDBFL15   	.equ	0xf0061fbe	; Read Data and Bit Flip Register 15
MC15_RDBFL16   	.equ	0xf0061fc0	; Read Data and Bit Flip Register 16
MC15_RDBFL17   	.equ	0xf0061fc2	; Read Data and Bit Flip Register 17
MC15_RDBFL18   	.equ	0xf0061fc4	; Read Data and Bit Flip Register 18
MC15_RDBFL19   	.equ	0xf0061fc6	; Read Data and Bit Flip Register 19
MC15_RDBFL2    	.equ	0xf0061fa4	; Read Data and Bit Flip Register 2
MC15_RDBFL20   	.equ	0xf0061fc8	; Read Data and Bit Flip Register 20
MC15_RDBFL21   	.equ	0xf0061fca	; Read Data and Bit Flip Register 21
MC15_RDBFL22   	.equ	0xf0061fcc	; Read Data and Bit Flip Register 22
MC15_RDBFL23   	.equ	0xf0061fce	; Read Data and Bit Flip Register 23
MC15_RDBFL24   	.equ	0xf0061fd0	; Read Data and Bit Flip Register 24
MC15_RDBFL25   	.equ	0xf0061fd2	; Read Data and Bit Flip Register 25
MC15_RDBFL26   	.equ	0xf0061fd4	; Read Data and Bit Flip Register 26
MC15_RDBFL27   	.equ	0xf0061fd6	; Read Data and Bit Flip Register 27
MC15_RDBFL28   	.equ	0xf0061fd8	; Read Data and Bit Flip Register 28
MC15_RDBFL29   	.equ	0xf0061fda	; Read Data and Bit Flip Register 29
MC15_RDBFL3    	.equ	0xf0061fa6	; Read Data and Bit Flip Register 3
MC15_RDBFL30   	.equ	0xf0061fdc	; Read Data and Bit Flip Register 30
MC15_RDBFL31   	.equ	0xf0061fde	; Read Data and Bit Flip Register 31
MC15_RDBFL32   	.equ	0xf0061fe0	; Read Data and Bit Flip Register 32
MC15_RDBFL33   	.equ	0xf0061fe2	; Read Data and Bit Flip Register 33
MC15_RDBFL34   	.equ	0xf0061fe4	; Read Data and Bit Flip Register 34
MC15_RDBFL35   	.equ	0xf0061fe6	; Read Data and Bit Flip Register 35
MC15_RDBFL36   	.equ	0xf0061fe8	; Read Data and Bit Flip Register 36
MC15_RDBFL37   	.equ	0xf0061fea	; Read Data and Bit Flip Register 37
MC15_RDBFL38   	.equ	0xf0061fec	; Read Data and Bit Flip Register 38
MC15_RDBFL39   	.equ	0xf0061fee	; Read Data and Bit Flip Register 39
MC15_RDBFL4    	.equ	0xf0061fa8	; Read Data and Bit Flip Register 4
MC15_RDBFL5    	.equ	0xf0061faa	; Read Data and Bit Flip Register 5
MC15_RDBFL6    	.equ	0xf0061fac	; Read Data and Bit Flip Register 6
MC15_RDBFL7    	.equ	0xf0061fae	; Read Data and Bit Flip Register 7
MC15_RDBFL8    	.equ	0xf0061fb0	; Read Data and Bit Flip Register 8
MC15_RDBFL9    	.equ	0xf0061fb2	; Read Data and Bit Flip Register 9
MC15_REVID     	.equ	0xf0061f0c	; Revision ID Register
MC16_CONFIG0   	.equ	0xf0062000	; Configuration Register 0
MC16_CONFIG1   	.equ	0xf0062002	; Configuration Register 1
MC16_ECCD      	.equ	0xf0062010	; Memory ECC Detection Register
MC16_ECCS      	.equ	0xf006200e	; ECC Safety Register
MC16_ETRR0     	.equ	0xf0062012	; Error Tracking Register 0
MC16_ETRR1     	.equ	0xf0062014	; Error Tracking Register 1
MC16_ETRR2     	.equ	0xf0062016	; Error Tracking Register 2
MC16_ETRR3     	.equ	0xf0062018	; Error Tracking Register 3
MC16_ETRR4     	.equ	0xf006201a	; Error Tracking Register 4
MC16_MCONTROL  	.equ	0xf0062004	; MBIST Control Register
MC16_MSTATUS   	.equ	0xf0062006	; Status Register
MC16_RANGE     	.equ	0xf0062008	; Range Register, single address mode
MC16_RDBFL0    	.equ	0xf00620a0	; Read Data and Bit Flip Register 0
MC16_RDBFL1    	.equ	0xf00620a2	; Read Data and Bit Flip Register 1
MC16_RDBFL10   	.equ	0xf00620b4	; Read Data and Bit Flip Register 10
MC16_RDBFL11   	.equ	0xf00620b6	; Read Data and Bit Flip Register 11
MC16_RDBFL12   	.equ	0xf00620b8	; Read Data and Bit Flip Register 12
MC16_RDBFL13   	.equ	0xf00620ba	; Read Data and Bit Flip Register 13
MC16_RDBFL14   	.equ	0xf00620bc	; Read Data and Bit Flip Register 14
MC16_RDBFL15   	.equ	0xf00620be	; Read Data and Bit Flip Register 15
MC16_RDBFL16   	.equ	0xf00620c0	; Read Data and Bit Flip Register 16
MC16_RDBFL17   	.equ	0xf00620c2	; Read Data and Bit Flip Register 17
MC16_RDBFL18   	.equ	0xf00620c4	; Read Data and Bit Flip Register 18
MC16_RDBFL19   	.equ	0xf00620c6	; Read Data and Bit Flip Register 19
MC16_RDBFL2    	.equ	0xf00620a4	; Read Data and Bit Flip Register 2
MC16_RDBFL20   	.equ	0xf00620c8	; Read Data and Bit Flip Register 20
MC16_RDBFL21   	.equ	0xf00620ca	; Read Data and Bit Flip Register 21
MC16_RDBFL22   	.equ	0xf00620cc	; Read Data and Bit Flip Register 22
MC16_RDBFL23   	.equ	0xf00620ce	; Read Data and Bit Flip Register 23
MC16_RDBFL24   	.equ	0xf00620d0	; Read Data and Bit Flip Register 24
MC16_RDBFL25   	.equ	0xf00620d2	; Read Data and Bit Flip Register 25
MC16_RDBFL26   	.equ	0xf00620d4	; Read Data and Bit Flip Register 26
MC16_RDBFL27   	.equ	0xf00620d6	; Read Data and Bit Flip Register 27
MC16_RDBFL28   	.equ	0xf00620d8	; Read Data and Bit Flip Register 28
MC16_RDBFL29   	.equ	0xf00620da	; Read Data and Bit Flip Register 29
MC16_RDBFL3    	.equ	0xf00620a6	; Read Data and Bit Flip Register 3
MC16_RDBFL30   	.equ	0xf00620dc	; Read Data and Bit Flip Register 30
MC16_RDBFL31   	.equ	0xf00620de	; Read Data and Bit Flip Register 31
MC16_RDBFL32   	.equ	0xf00620e0	; Read Data and Bit Flip Register 32
MC16_RDBFL33   	.equ	0xf00620e2	; Read Data and Bit Flip Register 33
MC16_RDBFL34   	.equ	0xf00620e4	; Read Data and Bit Flip Register 34
MC16_RDBFL35   	.equ	0xf00620e6	; Read Data and Bit Flip Register 35
MC16_RDBFL36   	.equ	0xf00620e8	; Read Data and Bit Flip Register 36
MC16_RDBFL37   	.equ	0xf00620ea	; Read Data and Bit Flip Register 37
MC16_RDBFL38   	.equ	0xf00620ec	; Read Data and Bit Flip Register 38
MC16_RDBFL39   	.equ	0xf00620ee	; Read Data and Bit Flip Register 39
MC16_RDBFL4    	.equ	0xf00620a8	; Read Data and Bit Flip Register 4
MC16_RDBFL5    	.equ	0xf00620aa	; Read Data and Bit Flip Register 5
MC16_RDBFL6    	.equ	0xf00620ac	; Read Data and Bit Flip Register 6
MC16_RDBFL7    	.equ	0xf00620ae	; Read Data and Bit Flip Register 7
MC16_RDBFL8    	.equ	0xf00620b0	; Read Data and Bit Flip Register 8
MC16_RDBFL9    	.equ	0xf00620b2	; Read Data and Bit Flip Register 9
MC16_REVID     	.equ	0xf006200c	; Revision ID Register
MC17_CONFIG0   	.equ	0xf0062100	; Configuration Register 0
MC17_CONFIG1   	.equ	0xf0062102	; Configuration Register 1
MC17_ECCD      	.equ	0xf0062110	; Memory ECC Detection Register
MC17_ECCS      	.equ	0xf006210e	; ECC Safety Register
MC17_ETRR0     	.equ	0xf0062112	; Error Tracking Register 0
MC17_ETRR1     	.equ	0xf0062114	; Error Tracking Register 1
MC17_ETRR2     	.equ	0xf0062116	; Error Tracking Register 2
MC17_ETRR3     	.equ	0xf0062118	; Error Tracking Register 3
MC17_ETRR4     	.equ	0xf006211a	; Error Tracking Register 4
MC17_MCONTROL  	.equ	0xf0062104	; MBIST Control Register
MC17_MSTATUS   	.equ	0xf0062106	; Status Register
MC17_RANGE     	.equ	0xf0062108	; Range Register, single address mode
MC17_RDBFL0    	.equ	0xf00621a0	; Read Data and Bit Flip Register 0
MC17_RDBFL1    	.equ	0xf00621a2	; Read Data and Bit Flip Register 1
MC17_RDBFL10   	.equ	0xf00621b4	; Read Data and Bit Flip Register 10
MC17_RDBFL11   	.equ	0xf00621b6	; Read Data and Bit Flip Register 11
MC17_RDBFL12   	.equ	0xf00621b8	; Read Data and Bit Flip Register 12
MC17_RDBFL13   	.equ	0xf00621ba	; Read Data and Bit Flip Register 13
MC17_RDBFL14   	.equ	0xf00621bc	; Read Data and Bit Flip Register 14
MC17_RDBFL15   	.equ	0xf00621be	; Read Data and Bit Flip Register 15
MC17_RDBFL16   	.equ	0xf00621c0	; Read Data and Bit Flip Register 16
MC17_RDBFL17   	.equ	0xf00621c2	; Read Data and Bit Flip Register 17
MC17_RDBFL18   	.equ	0xf00621c4	; Read Data and Bit Flip Register 18
MC17_RDBFL19   	.equ	0xf00621c6	; Read Data and Bit Flip Register 19
MC17_RDBFL2    	.equ	0xf00621a4	; Read Data and Bit Flip Register 2
MC17_RDBFL20   	.equ	0xf00621c8	; Read Data and Bit Flip Register 20
MC17_RDBFL21   	.equ	0xf00621ca	; Read Data and Bit Flip Register 21
MC17_RDBFL22   	.equ	0xf00621cc	; Read Data and Bit Flip Register 22
MC17_RDBFL23   	.equ	0xf00621ce	; Read Data and Bit Flip Register 23
MC17_RDBFL24   	.equ	0xf00621d0	; Read Data and Bit Flip Register 24
MC17_RDBFL25   	.equ	0xf00621d2	; Read Data and Bit Flip Register 25
MC17_RDBFL26   	.equ	0xf00621d4	; Read Data and Bit Flip Register 26
MC17_RDBFL27   	.equ	0xf00621d6	; Read Data and Bit Flip Register 27
MC17_RDBFL28   	.equ	0xf00621d8	; Read Data and Bit Flip Register 28
MC17_RDBFL29   	.equ	0xf00621da	; Read Data and Bit Flip Register 29
MC17_RDBFL3    	.equ	0xf00621a6	; Read Data and Bit Flip Register 3
MC17_RDBFL30   	.equ	0xf00621dc	; Read Data and Bit Flip Register 30
MC17_RDBFL31   	.equ	0xf00621de	; Read Data and Bit Flip Register 31
MC17_RDBFL32   	.equ	0xf00621e0	; Read Data and Bit Flip Register 32
MC17_RDBFL33   	.equ	0xf00621e2	; Read Data and Bit Flip Register 33
MC17_RDBFL34   	.equ	0xf00621e4	; Read Data and Bit Flip Register 34
MC17_RDBFL35   	.equ	0xf00621e6	; Read Data and Bit Flip Register 35
MC17_RDBFL36   	.equ	0xf00621e8	; Read Data and Bit Flip Register 36
MC17_RDBFL37   	.equ	0xf00621ea	; Read Data and Bit Flip Register 37
MC17_RDBFL38   	.equ	0xf00621ec	; Read Data and Bit Flip Register 38
MC17_RDBFL39   	.equ	0xf00621ee	; Read Data and Bit Flip Register 39
MC17_RDBFL4    	.equ	0xf00621a8	; Read Data and Bit Flip Register 4
MC17_RDBFL5    	.equ	0xf00621aa	; Read Data and Bit Flip Register 5
MC17_RDBFL6    	.equ	0xf00621ac	; Read Data and Bit Flip Register 6
MC17_RDBFL7    	.equ	0xf00621ae	; Read Data and Bit Flip Register 7
MC17_RDBFL8    	.equ	0xf00621b0	; Read Data and Bit Flip Register 8
MC17_RDBFL9    	.equ	0xf00621b2	; Read Data and Bit Flip Register 9
MC17_REVID     	.equ	0xf006210c	; Revision ID Register
MC18_CONFIG0   	.equ	0xf0062200	; Configuration Register 0
MC18_CONFIG1   	.equ	0xf0062202	; Configuration Register 1
MC18_ECCD      	.equ	0xf0062210	; Memory ECC Detection Register
MC18_ECCS      	.equ	0xf006220e	; ECC Safety Register
MC18_ETRR0     	.equ	0xf0062212	; Error Tracking Register 0
MC18_ETRR1     	.equ	0xf0062214	; Error Tracking Register 1
MC18_ETRR2     	.equ	0xf0062216	; Error Tracking Register 2
MC18_ETRR3     	.equ	0xf0062218	; Error Tracking Register 3
MC18_ETRR4     	.equ	0xf006221a	; Error Tracking Register 4
MC18_MCONTROL  	.equ	0xf0062204	; MBIST Control Register
MC18_MSTATUS   	.equ	0xf0062206	; Status Register
MC18_RANGE     	.equ	0xf0062208	; Range Register, single address mode
MC18_RDBFL0    	.equ	0xf00622a0	; Read Data and Bit Flip Register 0
MC18_RDBFL1    	.equ	0xf00622a2	; Read Data and Bit Flip Register 1
MC18_RDBFL10   	.equ	0xf00622b4	; Read Data and Bit Flip Register 10
MC18_RDBFL11   	.equ	0xf00622b6	; Read Data and Bit Flip Register 11
MC18_RDBFL12   	.equ	0xf00622b8	; Read Data and Bit Flip Register 12
MC18_RDBFL13   	.equ	0xf00622ba	; Read Data and Bit Flip Register 13
MC18_RDBFL14   	.equ	0xf00622bc	; Read Data and Bit Flip Register 14
MC18_RDBFL15   	.equ	0xf00622be	; Read Data and Bit Flip Register 15
MC18_RDBFL16   	.equ	0xf00622c0	; Read Data and Bit Flip Register 16
MC18_RDBFL17   	.equ	0xf00622c2	; Read Data and Bit Flip Register 17
MC18_RDBFL18   	.equ	0xf00622c4	; Read Data and Bit Flip Register 18
MC18_RDBFL19   	.equ	0xf00622c6	; Read Data and Bit Flip Register 19
MC18_RDBFL2    	.equ	0xf00622a4	; Read Data and Bit Flip Register 2
MC18_RDBFL20   	.equ	0xf00622c8	; Read Data and Bit Flip Register 20
MC18_RDBFL21   	.equ	0xf00622ca	; Read Data and Bit Flip Register 21
MC18_RDBFL22   	.equ	0xf00622cc	; Read Data and Bit Flip Register 22
MC18_RDBFL23   	.equ	0xf00622ce	; Read Data and Bit Flip Register 23
MC18_RDBFL24   	.equ	0xf00622d0	; Read Data and Bit Flip Register 24
MC18_RDBFL25   	.equ	0xf00622d2	; Read Data and Bit Flip Register 25
MC18_RDBFL26   	.equ	0xf00622d4	; Read Data and Bit Flip Register 26
MC18_RDBFL27   	.equ	0xf00622d6	; Read Data and Bit Flip Register 27
MC18_RDBFL28   	.equ	0xf00622d8	; Read Data and Bit Flip Register 28
MC18_RDBFL29   	.equ	0xf00622da	; Read Data and Bit Flip Register 29
MC18_RDBFL3    	.equ	0xf00622a6	; Read Data and Bit Flip Register 3
MC18_RDBFL30   	.equ	0xf00622dc	; Read Data and Bit Flip Register 30
MC18_RDBFL31   	.equ	0xf00622de	; Read Data and Bit Flip Register 31
MC18_RDBFL32   	.equ	0xf00622e0	; Read Data and Bit Flip Register 32
MC18_RDBFL33   	.equ	0xf00622e2	; Read Data and Bit Flip Register 33
MC18_RDBFL34   	.equ	0xf00622e4	; Read Data and Bit Flip Register 34
MC18_RDBFL35   	.equ	0xf00622e6	; Read Data and Bit Flip Register 35
MC18_RDBFL36   	.equ	0xf00622e8	; Read Data and Bit Flip Register 36
MC18_RDBFL37   	.equ	0xf00622ea	; Read Data and Bit Flip Register 37
MC18_RDBFL38   	.equ	0xf00622ec	; Read Data and Bit Flip Register 38
MC18_RDBFL39   	.equ	0xf00622ee	; Read Data and Bit Flip Register 39
MC18_RDBFL4    	.equ	0xf00622a8	; Read Data and Bit Flip Register 4
MC18_RDBFL5    	.equ	0xf00622aa	; Read Data and Bit Flip Register 5
MC18_RDBFL6    	.equ	0xf00622ac	; Read Data and Bit Flip Register 6
MC18_RDBFL7    	.equ	0xf00622ae	; Read Data and Bit Flip Register 7
MC18_RDBFL8    	.equ	0xf00622b0	; Read Data and Bit Flip Register 8
MC18_RDBFL9    	.equ	0xf00622b2	; Read Data and Bit Flip Register 9
MC18_REVID     	.equ	0xf006220c	; Revision ID Register
MC19_CONFIG0   	.equ	0xf0062300	; Configuration Register 0
MC19_CONFIG1   	.equ	0xf0062302	; Configuration Register 1
MC19_ECCD      	.equ	0xf0062310	; Memory ECC Detection Register
MC19_ECCS      	.equ	0xf006230e	; ECC Safety Register
MC19_ETRR0     	.equ	0xf0062312	; Error Tracking Register 0
MC19_ETRR1     	.equ	0xf0062314	; Error Tracking Register 1
MC19_ETRR2     	.equ	0xf0062316	; Error Tracking Register 2
MC19_ETRR3     	.equ	0xf0062318	; Error Tracking Register 3
MC19_ETRR4     	.equ	0xf006231a	; Error Tracking Register 4
MC19_MCONTROL  	.equ	0xf0062304	; MBIST Control Register
MC19_MSTATUS   	.equ	0xf0062306	; Status Register
MC19_RANGE     	.equ	0xf0062308	; Range Register, single address mode
MC19_RDBFL0    	.equ	0xf00623a0	; Read Data and Bit Flip Register 0
MC19_RDBFL1    	.equ	0xf00623a2	; Read Data and Bit Flip Register 1
MC19_RDBFL10   	.equ	0xf00623b4	; Read Data and Bit Flip Register 10
MC19_RDBFL11   	.equ	0xf00623b6	; Read Data and Bit Flip Register 11
MC19_RDBFL12   	.equ	0xf00623b8	; Read Data and Bit Flip Register 12
MC19_RDBFL13   	.equ	0xf00623ba	; Read Data and Bit Flip Register 13
MC19_RDBFL14   	.equ	0xf00623bc	; Read Data and Bit Flip Register 14
MC19_RDBFL15   	.equ	0xf00623be	; Read Data and Bit Flip Register 15
MC19_RDBFL16   	.equ	0xf00623c0	; Read Data and Bit Flip Register 16
MC19_RDBFL17   	.equ	0xf00623c2	; Read Data and Bit Flip Register 17
MC19_RDBFL18   	.equ	0xf00623c4	; Read Data and Bit Flip Register 18
MC19_RDBFL19   	.equ	0xf00623c6	; Read Data and Bit Flip Register 19
MC19_RDBFL2    	.equ	0xf00623a4	; Read Data and Bit Flip Register 2
MC19_RDBFL20   	.equ	0xf00623c8	; Read Data and Bit Flip Register 20
MC19_RDBFL21   	.equ	0xf00623ca	; Read Data and Bit Flip Register 21
MC19_RDBFL22   	.equ	0xf00623cc	; Read Data and Bit Flip Register 22
MC19_RDBFL23   	.equ	0xf00623ce	; Read Data and Bit Flip Register 23
MC19_RDBFL24   	.equ	0xf00623d0	; Read Data and Bit Flip Register 24
MC19_RDBFL25   	.equ	0xf00623d2	; Read Data and Bit Flip Register 25
MC19_RDBFL26   	.equ	0xf00623d4	; Read Data and Bit Flip Register 26
MC19_RDBFL27   	.equ	0xf00623d6	; Read Data and Bit Flip Register 27
MC19_RDBFL28   	.equ	0xf00623d8	; Read Data and Bit Flip Register 28
MC19_RDBFL29   	.equ	0xf00623da	; Read Data and Bit Flip Register 29
MC19_RDBFL3    	.equ	0xf00623a6	; Read Data and Bit Flip Register 3
MC19_RDBFL30   	.equ	0xf00623dc	; Read Data and Bit Flip Register 30
MC19_RDBFL31   	.equ	0xf00623de	; Read Data and Bit Flip Register 31
MC19_RDBFL32   	.equ	0xf00623e0	; Read Data and Bit Flip Register 32
MC19_RDBFL33   	.equ	0xf00623e2	; Read Data and Bit Flip Register 33
MC19_RDBFL34   	.equ	0xf00623e4	; Read Data and Bit Flip Register 34
MC19_RDBFL35   	.equ	0xf00623e6	; Read Data and Bit Flip Register 35
MC19_RDBFL36   	.equ	0xf00623e8	; Read Data and Bit Flip Register 36
MC19_RDBFL37   	.equ	0xf00623ea	; Read Data and Bit Flip Register 37
MC19_RDBFL38   	.equ	0xf00623ec	; Read Data and Bit Flip Register 38
MC19_RDBFL39   	.equ	0xf00623ee	; Read Data and Bit Flip Register 39
MC19_RDBFL4    	.equ	0xf00623a8	; Read Data and Bit Flip Register 4
MC19_RDBFL5    	.equ	0xf00623aa	; Read Data and Bit Flip Register 5
MC19_RDBFL6    	.equ	0xf00623ac	; Read Data and Bit Flip Register 6
MC19_RDBFL7    	.equ	0xf00623ae	; Read Data and Bit Flip Register 7
MC19_RDBFL8    	.equ	0xf00623b0	; Read Data and Bit Flip Register 8
MC19_RDBFL9    	.equ	0xf00623b2	; Read Data and Bit Flip Register 9
MC19_REVID     	.equ	0xf006230c	; Revision ID Register
MC1_CONFIG0    	.equ	0xf0061100	; Configuration Register 0
MC1_CONFIG1    	.equ	0xf0061102	; Configuration Register 1
MC1_ECCD       	.equ	0xf0061110	; Memory ECC Detection Register
MC1_ECCS       	.equ	0xf006110e	; ECC Safety Register
MC1_ETRR0      	.equ	0xf0061112	; Error Tracking Register 0
MC1_ETRR1      	.equ	0xf0061114	; Error Tracking Register 1
MC1_ETRR2      	.equ	0xf0061116	; Error Tracking Register 2
MC1_ETRR3      	.equ	0xf0061118	; Error Tracking Register 3
MC1_ETRR4      	.equ	0xf006111a	; Error Tracking Register 4
MC1_MCONTROL   	.equ	0xf0061104	; MBIST Control Register
MC1_MSTATUS    	.equ	0xf0061106	; Status Register
MC1_RANGE      	.equ	0xf0061108	; Range Register, single address mode
MC1_RDBFL0     	.equ	0xf00611a0	; Read Data and Bit Flip Register 0
MC1_RDBFL1     	.equ	0xf00611a2	; Read Data and Bit Flip Register 1
MC1_RDBFL10    	.equ	0xf00611b4	; Read Data and Bit Flip Register 10
MC1_RDBFL11    	.equ	0xf00611b6	; Read Data and Bit Flip Register 11
MC1_RDBFL12    	.equ	0xf00611b8	; Read Data and Bit Flip Register 12
MC1_RDBFL13    	.equ	0xf00611ba	; Read Data and Bit Flip Register 13
MC1_RDBFL14    	.equ	0xf00611bc	; Read Data and Bit Flip Register 14
MC1_RDBFL15    	.equ	0xf00611be	; Read Data and Bit Flip Register 15
MC1_RDBFL16    	.equ	0xf00611c0	; Read Data and Bit Flip Register 16
MC1_RDBFL17    	.equ	0xf00611c2	; Read Data and Bit Flip Register 17
MC1_RDBFL18    	.equ	0xf00611c4	; Read Data and Bit Flip Register 18
MC1_RDBFL19    	.equ	0xf00611c6	; Read Data and Bit Flip Register 19
MC1_RDBFL2     	.equ	0xf00611a4	; Read Data and Bit Flip Register 2
MC1_RDBFL20    	.equ	0xf00611c8	; Read Data and Bit Flip Register 20
MC1_RDBFL21    	.equ	0xf00611ca	; Read Data and Bit Flip Register 21
MC1_RDBFL22    	.equ	0xf00611cc	; Read Data and Bit Flip Register 22
MC1_RDBFL23    	.equ	0xf00611ce	; Read Data and Bit Flip Register 23
MC1_RDBFL24    	.equ	0xf00611d0	; Read Data and Bit Flip Register 24
MC1_RDBFL25    	.equ	0xf00611d2	; Read Data and Bit Flip Register 25
MC1_RDBFL26    	.equ	0xf00611d4	; Read Data and Bit Flip Register 26
MC1_RDBFL27    	.equ	0xf00611d6	; Read Data and Bit Flip Register 27
MC1_RDBFL28    	.equ	0xf00611d8	; Read Data and Bit Flip Register 28
MC1_RDBFL29    	.equ	0xf00611da	; Read Data and Bit Flip Register 29
MC1_RDBFL3     	.equ	0xf00611a6	; Read Data and Bit Flip Register 3
MC1_RDBFL30    	.equ	0xf00611dc	; Read Data and Bit Flip Register 30
MC1_RDBFL31    	.equ	0xf00611de	; Read Data and Bit Flip Register 31
MC1_RDBFL32    	.equ	0xf00611e0	; Read Data and Bit Flip Register 32
MC1_RDBFL33    	.equ	0xf00611e2	; Read Data and Bit Flip Register 33
MC1_RDBFL34    	.equ	0xf00611e4	; Read Data and Bit Flip Register 34
MC1_RDBFL35    	.equ	0xf00611e6	; Read Data and Bit Flip Register 35
MC1_RDBFL36    	.equ	0xf00611e8	; Read Data and Bit Flip Register 36
MC1_RDBFL37    	.equ	0xf00611ea	; Read Data and Bit Flip Register 37
MC1_RDBFL38    	.equ	0xf00611ec	; Read Data and Bit Flip Register 38
MC1_RDBFL39    	.equ	0xf00611ee	; Read Data and Bit Flip Register 39
MC1_RDBFL4     	.equ	0xf00611a8	; Read Data and Bit Flip Register 4
MC1_RDBFL5     	.equ	0xf00611aa	; Read Data and Bit Flip Register 5
MC1_RDBFL6     	.equ	0xf00611ac	; Read Data and Bit Flip Register 6
MC1_RDBFL7     	.equ	0xf00611ae	; Read Data and Bit Flip Register 7
MC1_RDBFL8     	.equ	0xf00611b0	; Read Data and Bit Flip Register 8
MC1_RDBFL9     	.equ	0xf00611b2	; Read Data and Bit Flip Register 9
MC1_REVID      	.equ	0xf006110c	; Revision ID Register
MC20_CONFIG0   	.equ	0xf0062400	; Configuration Register 0
MC20_CONFIG1   	.equ	0xf0062402	; Configuration Register 1
MC20_ECCD      	.equ	0xf0062410	; Memory ECC Detection Register
MC20_ECCS      	.equ	0xf006240e	; ECC Safety Register
MC20_ETRR0     	.equ	0xf0062412	; Error Tracking Register 0
MC20_ETRR1     	.equ	0xf0062414	; Error Tracking Register 1
MC20_ETRR2     	.equ	0xf0062416	; Error Tracking Register 2
MC20_ETRR3     	.equ	0xf0062418	; Error Tracking Register 3
MC20_ETRR4     	.equ	0xf006241a	; Error Tracking Register 4
MC20_MCONTROL  	.equ	0xf0062404	; MBIST Control Register
MC20_MSTATUS   	.equ	0xf0062406	; Status Register
MC20_RANGE     	.equ	0xf0062408	; Range Register, single address mode
MC20_RDBFL0    	.equ	0xf00624a0	; Read Data and Bit Flip Register 0
MC20_RDBFL1    	.equ	0xf00624a2	; Read Data and Bit Flip Register 1
MC20_RDBFL10   	.equ	0xf00624b4	; Read Data and Bit Flip Register 10
MC20_RDBFL11   	.equ	0xf00624b6	; Read Data and Bit Flip Register 11
MC20_RDBFL12   	.equ	0xf00624b8	; Read Data and Bit Flip Register 12
MC20_RDBFL13   	.equ	0xf00624ba	; Read Data and Bit Flip Register 13
MC20_RDBFL14   	.equ	0xf00624bc	; Read Data and Bit Flip Register 14
MC20_RDBFL15   	.equ	0xf00624be	; Read Data and Bit Flip Register 15
MC20_RDBFL16   	.equ	0xf00624c0	; Read Data and Bit Flip Register 16
MC20_RDBFL17   	.equ	0xf00624c2	; Read Data and Bit Flip Register 17
MC20_RDBFL18   	.equ	0xf00624c4	; Read Data and Bit Flip Register 18
MC20_RDBFL19   	.equ	0xf00624c6	; Read Data and Bit Flip Register 19
MC20_RDBFL2    	.equ	0xf00624a4	; Read Data and Bit Flip Register 2
MC20_RDBFL20   	.equ	0xf00624c8	; Read Data and Bit Flip Register 20
MC20_RDBFL21   	.equ	0xf00624ca	; Read Data and Bit Flip Register 21
MC20_RDBFL22   	.equ	0xf00624cc	; Read Data and Bit Flip Register 22
MC20_RDBFL23   	.equ	0xf00624ce	; Read Data and Bit Flip Register 23
MC20_RDBFL24   	.equ	0xf00624d0	; Read Data and Bit Flip Register 24
MC20_RDBFL25   	.equ	0xf00624d2	; Read Data and Bit Flip Register 25
MC20_RDBFL26   	.equ	0xf00624d4	; Read Data and Bit Flip Register 26
MC20_RDBFL27   	.equ	0xf00624d6	; Read Data and Bit Flip Register 27
MC20_RDBFL28   	.equ	0xf00624d8	; Read Data and Bit Flip Register 28
MC20_RDBFL29   	.equ	0xf00624da	; Read Data and Bit Flip Register 29
MC20_RDBFL3    	.equ	0xf00624a6	; Read Data and Bit Flip Register 3
MC20_RDBFL30   	.equ	0xf00624dc	; Read Data and Bit Flip Register 30
MC20_RDBFL31   	.equ	0xf00624de	; Read Data and Bit Flip Register 31
MC20_RDBFL32   	.equ	0xf00624e0	; Read Data and Bit Flip Register 32
MC20_RDBFL33   	.equ	0xf00624e2	; Read Data and Bit Flip Register 33
MC20_RDBFL34   	.equ	0xf00624e4	; Read Data and Bit Flip Register 34
MC20_RDBFL35   	.equ	0xf00624e6	; Read Data and Bit Flip Register 35
MC20_RDBFL36   	.equ	0xf00624e8	; Read Data and Bit Flip Register 36
MC20_RDBFL37   	.equ	0xf00624ea	; Read Data and Bit Flip Register 37
MC20_RDBFL38   	.equ	0xf00624ec	; Read Data and Bit Flip Register 38
MC20_RDBFL39   	.equ	0xf00624ee	; Read Data and Bit Flip Register 39
MC20_RDBFL4    	.equ	0xf00624a8	; Read Data and Bit Flip Register 4
MC20_RDBFL5    	.equ	0xf00624aa	; Read Data and Bit Flip Register 5
MC20_RDBFL6    	.equ	0xf00624ac	; Read Data and Bit Flip Register 6
MC20_RDBFL7    	.equ	0xf00624ae	; Read Data and Bit Flip Register 7
MC20_RDBFL8    	.equ	0xf00624b0	; Read Data and Bit Flip Register 8
MC20_RDBFL9    	.equ	0xf00624b2	; Read Data and Bit Flip Register 9
MC20_REVID     	.equ	0xf006240c	; Revision ID Register
MC21_CONFIG0   	.equ	0xf0062500	; Configuration Register 0
MC21_CONFIG1   	.equ	0xf0062502	; Configuration Register 1
MC21_ECCD      	.equ	0xf0062510	; Memory ECC Detection Register
MC21_ECCS      	.equ	0xf006250e	; ECC Safety Register
MC21_ETRR0     	.equ	0xf0062512	; Error Tracking Register 0
MC21_ETRR1     	.equ	0xf0062514	; Error Tracking Register 1
MC21_ETRR2     	.equ	0xf0062516	; Error Tracking Register 2
MC21_ETRR3     	.equ	0xf0062518	; Error Tracking Register 3
MC21_ETRR4     	.equ	0xf006251a	; Error Tracking Register 4
MC21_MCONTROL  	.equ	0xf0062504	; MBIST Control Register
MC21_MSTATUS   	.equ	0xf0062506	; Status Register
MC21_RANGE     	.equ	0xf0062508	; Range Register, single address mode
MC21_RDBFL0    	.equ	0xf00625a0	; Read Data and Bit Flip Register 0
MC21_RDBFL1    	.equ	0xf00625a2	; Read Data and Bit Flip Register 1
MC21_RDBFL10   	.equ	0xf00625b4	; Read Data and Bit Flip Register 10
MC21_RDBFL11   	.equ	0xf00625b6	; Read Data and Bit Flip Register 11
MC21_RDBFL12   	.equ	0xf00625b8	; Read Data and Bit Flip Register 12
MC21_RDBFL13   	.equ	0xf00625ba	; Read Data and Bit Flip Register 13
MC21_RDBFL14   	.equ	0xf00625bc	; Read Data and Bit Flip Register 14
MC21_RDBFL15   	.equ	0xf00625be	; Read Data and Bit Flip Register 15
MC21_RDBFL16   	.equ	0xf00625c0	; Read Data and Bit Flip Register 16
MC21_RDBFL17   	.equ	0xf00625c2	; Read Data and Bit Flip Register 17
MC21_RDBFL18   	.equ	0xf00625c4	; Read Data and Bit Flip Register 18
MC21_RDBFL19   	.equ	0xf00625c6	; Read Data and Bit Flip Register 19
MC21_RDBFL2    	.equ	0xf00625a4	; Read Data and Bit Flip Register 2
MC21_RDBFL20   	.equ	0xf00625c8	; Read Data and Bit Flip Register 20
MC21_RDBFL21   	.equ	0xf00625ca	; Read Data and Bit Flip Register 21
MC21_RDBFL22   	.equ	0xf00625cc	; Read Data and Bit Flip Register 22
MC21_RDBFL23   	.equ	0xf00625ce	; Read Data and Bit Flip Register 23
MC21_RDBFL24   	.equ	0xf00625d0	; Read Data and Bit Flip Register 24
MC21_RDBFL25   	.equ	0xf00625d2	; Read Data and Bit Flip Register 25
MC21_RDBFL26   	.equ	0xf00625d4	; Read Data and Bit Flip Register 26
MC21_RDBFL27   	.equ	0xf00625d6	; Read Data and Bit Flip Register 27
MC21_RDBFL28   	.equ	0xf00625d8	; Read Data and Bit Flip Register 28
MC21_RDBFL29   	.equ	0xf00625da	; Read Data and Bit Flip Register 29
MC21_RDBFL3    	.equ	0xf00625a6	; Read Data and Bit Flip Register 3
MC21_RDBFL30   	.equ	0xf00625dc	; Read Data and Bit Flip Register 30
MC21_RDBFL31   	.equ	0xf00625de	; Read Data and Bit Flip Register 31
MC21_RDBFL32   	.equ	0xf00625e0	; Read Data and Bit Flip Register 32
MC21_RDBFL33   	.equ	0xf00625e2	; Read Data and Bit Flip Register 33
MC21_RDBFL34   	.equ	0xf00625e4	; Read Data and Bit Flip Register 34
MC21_RDBFL35   	.equ	0xf00625e6	; Read Data and Bit Flip Register 35
MC21_RDBFL36   	.equ	0xf00625e8	; Read Data and Bit Flip Register 36
MC21_RDBFL37   	.equ	0xf00625ea	; Read Data and Bit Flip Register 37
MC21_RDBFL38   	.equ	0xf00625ec	; Read Data and Bit Flip Register 38
MC21_RDBFL39   	.equ	0xf00625ee	; Read Data and Bit Flip Register 39
MC21_RDBFL4    	.equ	0xf00625a8	; Read Data and Bit Flip Register 4
MC21_RDBFL5    	.equ	0xf00625aa	; Read Data and Bit Flip Register 5
MC21_RDBFL6    	.equ	0xf00625ac	; Read Data and Bit Flip Register 6
MC21_RDBFL7    	.equ	0xf00625ae	; Read Data and Bit Flip Register 7
MC21_RDBFL8    	.equ	0xf00625b0	; Read Data and Bit Flip Register 8
MC21_RDBFL9    	.equ	0xf00625b2	; Read Data and Bit Flip Register 9
MC21_REVID     	.equ	0xf006250c	; Revision ID Register
MC22_CONFIG0   	.equ	0xf0062600	; Configuration Register 0
MC22_CONFIG1   	.equ	0xf0062602	; Configuration Register 1
MC22_ECCD      	.equ	0xf0062610	; Memory ECC Detection Register
MC22_ECCS      	.equ	0xf006260e	; ECC Safety Register
MC22_ETRR0     	.equ	0xf0062612	; Error Tracking Register 0
MC22_ETRR1     	.equ	0xf0062614	; Error Tracking Register 1
MC22_ETRR2     	.equ	0xf0062616	; Error Tracking Register 2
MC22_ETRR3     	.equ	0xf0062618	; Error Tracking Register 3
MC22_ETRR4     	.equ	0xf006261a	; Error Tracking Register 4
MC22_MCONTROL  	.equ	0xf0062604	; MBIST Control Register
MC22_MSTATUS   	.equ	0xf0062606	; Status Register
MC22_RANGE     	.equ	0xf0062608	; Range Register, single address mode
MC22_RDBFL0    	.equ	0xf00626a0	; Read Data and Bit Flip Register 0
MC22_RDBFL1    	.equ	0xf00626a2	; Read Data and Bit Flip Register 1
MC22_RDBFL10   	.equ	0xf00626b4	; Read Data and Bit Flip Register 10
MC22_RDBFL11   	.equ	0xf00626b6	; Read Data and Bit Flip Register 11
MC22_RDBFL12   	.equ	0xf00626b8	; Read Data and Bit Flip Register 12
MC22_RDBFL13   	.equ	0xf00626ba	; Read Data and Bit Flip Register 13
MC22_RDBFL14   	.equ	0xf00626bc	; Read Data and Bit Flip Register 14
MC22_RDBFL15   	.equ	0xf00626be	; Read Data and Bit Flip Register 15
MC22_RDBFL16   	.equ	0xf00626c0	; Read Data and Bit Flip Register 16
MC22_RDBFL17   	.equ	0xf00626c2	; Read Data and Bit Flip Register 17
MC22_RDBFL18   	.equ	0xf00626c4	; Read Data and Bit Flip Register 18
MC22_RDBFL19   	.equ	0xf00626c6	; Read Data and Bit Flip Register 19
MC22_RDBFL2    	.equ	0xf00626a4	; Read Data and Bit Flip Register 2
MC22_RDBFL20   	.equ	0xf00626c8	; Read Data and Bit Flip Register 20
MC22_RDBFL21   	.equ	0xf00626ca	; Read Data and Bit Flip Register 21
MC22_RDBFL22   	.equ	0xf00626cc	; Read Data and Bit Flip Register 22
MC22_RDBFL23   	.equ	0xf00626ce	; Read Data and Bit Flip Register 23
MC22_RDBFL24   	.equ	0xf00626d0	; Read Data and Bit Flip Register 24
MC22_RDBFL25   	.equ	0xf00626d2	; Read Data and Bit Flip Register 25
MC22_RDBFL26   	.equ	0xf00626d4	; Read Data and Bit Flip Register 26
MC22_RDBFL27   	.equ	0xf00626d6	; Read Data and Bit Flip Register 27
MC22_RDBFL28   	.equ	0xf00626d8	; Read Data and Bit Flip Register 28
MC22_RDBFL29   	.equ	0xf00626da	; Read Data and Bit Flip Register 29
MC22_RDBFL3    	.equ	0xf00626a6	; Read Data and Bit Flip Register 3
MC22_RDBFL30   	.equ	0xf00626dc	; Read Data and Bit Flip Register 30
MC22_RDBFL31   	.equ	0xf00626de	; Read Data and Bit Flip Register 31
MC22_RDBFL32   	.equ	0xf00626e0	; Read Data and Bit Flip Register 32
MC22_RDBFL33   	.equ	0xf00626e2	; Read Data and Bit Flip Register 33
MC22_RDBFL34   	.equ	0xf00626e4	; Read Data and Bit Flip Register 34
MC22_RDBFL35   	.equ	0xf00626e6	; Read Data and Bit Flip Register 35
MC22_RDBFL36   	.equ	0xf00626e8	; Read Data and Bit Flip Register 36
MC22_RDBFL37   	.equ	0xf00626ea	; Read Data and Bit Flip Register 37
MC22_RDBFL38   	.equ	0xf00626ec	; Read Data and Bit Flip Register 38
MC22_RDBFL39   	.equ	0xf00626ee	; Read Data and Bit Flip Register 39
MC22_RDBFL4    	.equ	0xf00626a8	; Read Data and Bit Flip Register 4
MC22_RDBFL5    	.equ	0xf00626aa	; Read Data and Bit Flip Register 5
MC22_RDBFL6    	.equ	0xf00626ac	; Read Data and Bit Flip Register 6
MC22_RDBFL7    	.equ	0xf00626ae	; Read Data and Bit Flip Register 7
MC22_RDBFL8    	.equ	0xf00626b0	; Read Data and Bit Flip Register 8
MC22_RDBFL9    	.equ	0xf00626b2	; Read Data and Bit Flip Register 9
MC22_REVID     	.equ	0xf006260c	; Revision ID Register
MC23_CONFIG0   	.equ	0xf0062700	; Configuration Register 0
MC23_CONFIG1   	.equ	0xf0062702	; Configuration Register 1
MC23_ECCD      	.equ	0xf0062710	; Memory ECC Detection Register
MC23_ECCS      	.equ	0xf006270e	; ECC Safety Register
MC23_ETRR0     	.equ	0xf0062712	; Error Tracking Register 0
MC23_ETRR1     	.equ	0xf0062714	; Error Tracking Register 1
MC23_ETRR2     	.equ	0xf0062716	; Error Tracking Register 2
MC23_ETRR3     	.equ	0xf0062718	; Error Tracking Register 3
MC23_ETRR4     	.equ	0xf006271a	; Error Tracking Register 4
MC23_MCONTROL  	.equ	0xf0062704	; MBIST Control Register
MC23_MSTATUS   	.equ	0xf0062706	; Status Register
MC23_RANGE     	.equ	0xf0062708	; Range Register, single address mode
MC23_RDBFL0    	.equ	0xf00627a0	; Read Data and Bit Flip Register 0
MC23_RDBFL1    	.equ	0xf00627a2	; Read Data and Bit Flip Register 1
MC23_RDBFL10   	.equ	0xf00627b4	; Read Data and Bit Flip Register 10
MC23_RDBFL11   	.equ	0xf00627b6	; Read Data and Bit Flip Register 11
MC23_RDBFL12   	.equ	0xf00627b8	; Read Data and Bit Flip Register 12
MC23_RDBFL13   	.equ	0xf00627ba	; Read Data and Bit Flip Register 13
MC23_RDBFL14   	.equ	0xf00627bc	; Read Data and Bit Flip Register 14
MC23_RDBFL15   	.equ	0xf00627be	; Read Data and Bit Flip Register 15
MC23_RDBFL16   	.equ	0xf00627c0	; Read Data and Bit Flip Register 16
MC23_RDBFL17   	.equ	0xf00627c2	; Read Data and Bit Flip Register 17
MC23_RDBFL18   	.equ	0xf00627c4	; Read Data and Bit Flip Register 18
MC23_RDBFL19   	.equ	0xf00627c6	; Read Data and Bit Flip Register 19
MC23_RDBFL2    	.equ	0xf00627a4	; Read Data and Bit Flip Register 2
MC23_RDBFL20   	.equ	0xf00627c8	; Read Data and Bit Flip Register 20
MC23_RDBFL21   	.equ	0xf00627ca	; Read Data and Bit Flip Register 21
MC23_RDBFL22   	.equ	0xf00627cc	; Read Data and Bit Flip Register 22
MC23_RDBFL23   	.equ	0xf00627ce	; Read Data and Bit Flip Register 23
MC23_RDBFL24   	.equ	0xf00627d0	; Read Data and Bit Flip Register 24
MC23_RDBFL25   	.equ	0xf00627d2	; Read Data and Bit Flip Register 25
MC23_RDBFL26   	.equ	0xf00627d4	; Read Data and Bit Flip Register 26
MC23_RDBFL27   	.equ	0xf00627d6	; Read Data and Bit Flip Register 27
MC23_RDBFL28   	.equ	0xf00627d8	; Read Data and Bit Flip Register 28
MC23_RDBFL29   	.equ	0xf00627da	; Read Data and Bit Flip Register 29
MC23_RDBFL3    	.equ	0xf00627a6	; Read Data and Bit Flip Register 3
MC23_RDBFL30   	.equ	0xf00627dc	; Read Data and Bit Flip Register 30
MC23_RDBFL31   	.equ	0xf00627de	; Read Data and Bit Flip Register 31
MC23_RDBFL32   	.equ	0xf00627e0	; Read Data and Bit Flip Register 32
MC23_RDBFL33   	.equ	0xf00627e2	; Read Data and Bit Flip Register 33
MC23_RDBFL34   	.equ	0xf00627e4	; Read Data and Bit Flip Register 34
MC23_RDBFL35   	.equ	0xf00627e6	; Read Data and Bit Flip Register 35
MC23_RDBFL36   	.equ	0xf00627e8	; Read Data and Bit Flip Register 36
MC23_RDBFL37   	.equ	0xf00627ea	; Read Data and Bit Flip Register 37
MC23_RDBFL38   	.equ	0xf00627ec	; Read Data and Bit Flip Register 38
MC23_RDBFL39   	.equ	0xf00627ee	; Read Data and Bit Flip Register 39
MC23_RDBFL4    	.equ	0xf00627a8	; Read Data and Bit Flip Register 4
MC23_RDBFL5    	.equ	0xf00627aa	; Read Data and Bit Flip Register 5
MC23_RDBFL6    	.equ	0xf00627ac	; Read Data and Bit Flip Register 6
MC23_RDBFL7    	.equ	0xf00627ae	; Read Data and Bit Flip Register 7
MC23_RDBFL8    	.equ	0xf00627b0	; Read Data and Bit Flip Register 8
MC23_RDBFL9    	.equ	0xf00627b2	; Read Data and Bit Flip Register 9
MC23_REVID     	.equ	0xf006270c	; Revision ID Register
MC24_CONFIG0   	.equ	0xf0062800	; Configuration Register 0
MC24_CONFIG1   	.equ	0xf0062802	; Configuration Register 1
MC24_ECCD      	.equ	0xf0062810	; Memory ECC Detection Register
MC24_ECCS      	.equ	0xf006280e	; ECC Safety Register
MC24_ETRR0     	.equ	0xf0062812	; Error Tracking Register 0
MC24_ETRR1     	.equ	0xf0062814	; Error Tracking Register 1
MC24_ETRR2     	.equ	0xf0062816	; Error Tracking Register 2
MC24_ETRR3     	.equ	0xf0062818	; Error Tracking Register 3
MC24_ETRR4     	.equ	0xf006281a	; Error Tracking Register 4
MC24_MCONTROL  	.equ	0xf0062804	; MBIST Control Register
MC24_MSTATUS   	.equ	0xf0062806	; Status Register
MC24_RANGE     	.equ	0xf0062808	; Range Register, single address mode
MC24_RDBFL0    	.equ	0xf00628a0	; Read Data and Bit Flip Register 0
MC24_RDBFL1    	.equ	0xf00628a2	; Read Data and Bit Flip Register 1
MC24_RDBFL10   	.equ	0xf00628b4	; Read Data and Bit Flip Register 10
MC24_RDBFL11   	.equ	0xf00628b6	; Read Data and Bit Flip Register 11
MC24_RDBFL12   	.equ	0xf00628b8	; Read Data and Bit Flip Register 12
MC24_RDBFL13   	.equ	0xf00628ba	; Read Data and Bit Flip Register 13
MC24_RDBFL14   	.equ	0xf00628bc	; Read Data and Bit Flip Register 14
MC24_RDBFL15   	.equ	0xf00628be	; Read Data and Bit Flip Register 15
MC24_RDBFL16   	.equ	0xf00628c0	; Read Data and Bit Flip Register 16
MC24_RDBFL17   	.equ	0xf00628c2	; Read Data and Bit Flip Register 17
MC24_RDBFL18   	.equ	0xf00628c4	; Read Data and Bit Flip Register 18
MC24_RDBFL19   	.equ	0xf00628c6	; Read Data and Bit Flip Register 19
MC24_RDBFL2    	.equ	0xf00628a4	; Read Data and Bit Flip Register 2
MC24_RDBFL20   	.equ	0xf00628c8	; Read Data and Bit Flip Register 20
MC24_RDBFL21   	.equ	0xf00628ca	; Read Data and Bit Flip Register 21
MC24_RDBFL22   	.equ	0xf00628cc	; Read Data and Bit Flip Register 22
MC24_RDBFL23   	.equ	0xf00628ce	; Read Data and Bit Flip Register 23
MC24_RDBFL24   	.equ	0xf00628d0	; Read Data and Bit Flip Register 24
MC24_RDBFL25   	.equ	0xf00628d2	; Read Data and Bit Flip Register 25
MC24_RDBFL26   	.equ	0xf00628d4	; Read Data and Bit Flip Register 26
MC24_RDBFL27   	.equ	0xf00628d6	; Read Data and Bit Flip Register 27
MC24_RDBFL28   	.equ	0xf00628d8	; Read Data and Bit Flip Register 28
MC24_RDBFL29   	.equ	0xf00628da	; Read Data and Bit Flip Register 29
MC24_RDBFL3    	.equ	0xf00628a6	; Read Data and Bit Flip Register 3
MC24_RDBFL30   	.equ	0xf00628dc	; Read Data and Bit Flip Register 30
MC24_RDBFL31   	.equ	0xf00628de	; Read Data and Bit Flip Register 31
MC24_RDBFL32   	.equ	0xf00628e0	; Read Data and Bit Flip Register 32
MC24_RDBFL33   	.equ	0xf00628e2	; Read Data and Bit Flip Register 33
MC24_RDBFL34   	.equ	0xf00628e4	; Read Data and Bit Flip Register 34
MC24_RDBFL35   	.equ	0xf00628e6	; Read Data and Bit Flip Register 35
MC24_RDBFL36   	.equ	0xf00628e8	; Read Data and Bit Flip Register 36
MC24_RDBFL37   	.equ	0xf00628ea	; Read Data and Bit Flip Register 37
MC24_RDBFL38   	.equ	0xf00628ec	; Read Data and Bit Flip Register 38
MC24_RDBFL39   	.equ	0xf00628ee	; Read Data and Bit Flip Register 39
MC24_RDBFL4    	.equ	0xf00628a8	; Read Data and Bit Flip Register 4
MC24_RDBFL5    	.equ	0xf00628aa	; Read Data and Bit Flip Register 5
MC24_RDBFL6    	.equ	0xf00628ac	; Read Data and Bit Flip Register 6
MC24_RDBFL7    	.equ	0xf00628ae	; Read Data and Bit Flip Register 7
MC24_RDBFL8    	.equ	0xf00628b0	; Read Data and Bit Flip Register 8
MC24_RDBFL9    	.equ	0xf00628b2	; Read Data and Bit Flip Register 9
MC24_REVID     	.equ	0xf006280c	; Revision ID Register
MC25_CONFIG0   	.equ	0xf0062900	; Configuration Register 0
MC25_CONFIG1   	.equ	0xf0062902	; Configuration Register 1
MC25_ECCD      	.equ	0xf0062910	; Memory ECC Detection Register
MC25_ECCS      	.equ	0xf006290e	; ECC Safety Register
MC25_ETRR0     	.equ	0xf0062912	; Error Tracking Register 0
MC25_ETRR1     	.equ	0xf0062914	; Error Tracking Register 1
MC25_ETRR2     	.equ	0xf0062916	; Error Tracking Register 2
MC25_ETRR3     	.equ	0xf0062918	; Error Tracking Register 3
MC25_ETRR4     	.equ	0xf006291a	; Error Tracking Register 4
MC25_MCONTROL  	.equ	0xf0062904	; MBIST Control Register
MC25_MSTATUS   	.equ	0xf0062906	; Status Register
MC25_RANGE     	.equ	0xf0062908	; Range Register, single address mode
MC25_RDBFL0    	.equ	0xf00629a0	; Read Data and Bit Flip Register 0
MC25_RDBFL1    	.equ	0xf00629a2	; Read Data and Bit Flip Register 1
MC25_RDBFL10   	.equ	0xf00629b4	; Read Data and Bit Flip Register 10
MC25_RDBFL11   	.equ	0xf00629b6	; Read Data and Bit Flip Register 11
MC25_RDBFL12   	.equ	0xf00629b8	; Read Data and Bit Flip Register 12
MC25_RDBFL13   	.equ	0xf00629ba	; Read Data and Bit Flip Register 13
MC25_RDBFL14   	.equ	0xf00629bc	; Read Data and Bit Flip Register 14
MC25_RDBFL15   	.equ	0xf00629be	; Read Data and Bit Flip Register 15
MC25_RDBFL16   	.equ	0xf00629c0	; Read Data and Bit Flip Register 16
MC25_RDBFL17   	.equ	0xf00629c2	; Read Data and Bit Flip Register 17
MC25_RDBFL18   	.equ	0xf00629c4	; Read Data and Bit Flip Register 18
MC25_RDBFL19   	.equ	0xf00629c6	; Read Data and Bit Flip Register 19
MC25_RDBFL2    	.equ	0xf00629a4	; Read Data and Bit Flip Register 2
MC25_RDBFL20   	.equ	0xf00629c8	; Read Data and Bit Flip Register 20
MC25_RDBFL21   	.equ	0xf00629ca	; Read Data and Bit Flip Register 21
MC25_RDBFL22   	.equ	0xf00629cc	; Read Data and Bit Flip Register 22
MC25_RDBFL23   	.equ	0xf00629ce	; Read Data and Bit Flip Register 23
MC25_RDBFL24   	.equ	0xf00629d0	; Read Data and Bit Flip Register 24
MC25_RDBFL25   	.equ	0xf00629d2	; Read Data and Bit Flip Register 25
MC25_RDBFL26   	.equ	0xf00629d4	; Read Data and Bit Flip Register 26
MC25_RDBFL27   	.equ	0xf00629d6	; Read Data and Bit Flip Register 27
MC25_RDBFL28   	.equ	0xf00629d8	; Read Data and Bit Flip Register 28
MC25_RDBFL29   	.equ	0xf00629da	; Read Data and Bit Flip Register 29
MC25_RDBFL3    	.equ	0xf00629a6	; Read Data and Bit Flip Register 3
MC25_RDBFL30   	.equ	0xf00629dc	; Read Data and Bit Flip Register 30
MC25_RDBFL31   	.equ	0xf00629de	; Read Data and Bit Flip Register 31
MC25_RDBFL32   	.equ	0xf00629e0	; Read Data and Bit Flip Register 32
MC25_RDBFL33   	.equ	0xf00629e2	; Read Data and Bit Flip Register 33
MC25_RDBFL34   	.equ	0xf00629e4	; Read Data and Bit Flip Register 34
MC25_RDBFL35   	.equ	0xf00629e6	; Read Data and Bit Flip Register 35
MC25_RDBFL36   	.equ	0xf00629e8	; Read Data and Bit Flip Register 36
MC25_RDBFL37   	.equ	0xf00629ea	; Read Data and Bit Flip Register 37
MC25_RDBFL38   	.equ	0xf00629ec	; Read Data and Bit Flip Register 38
MC25_RDBFL39   	.equ	0xf00629ee	; Read Data and Bit Flip Register 39
MC25_RDBFL4    	.equ	0xf00629a8	; Read Data and Bit Flip Register 4
MC25_RDBFL5    	.equ	0xf00629aa	; Read Data and Bit Flip Register 5
MC25_RDBFL6    	.equ	0xf00629ac	; Read Data and Bit Flip Register 6
MC25_RDBFL7    	.equ	0xf00629ae	; Read Data and Bit Flip Register 7
MC25_RDBFL8    	.equ	0xf00629b0	; Read Data and Bit Flip Register 8
MC25_RDBFL9    	.equ	0xf00629b2	; Read Data and Bit Flip Register 9
MC25_REVID     	.equ	0xf006290c	; Revision ID Register
MC26_CONFIG0   	.equ	0xf0062a00	; Configuration Register 0
MC26_CONFIG1   	.equ	0xf0062a02	; Configuration Register 1
MC26_ECCD      	.equ	0xf0062a10	; Memory ECC Detection Register
MC26_ECCS      	.equ	0xf0062a0e	; ECC Safety Register
MC26_ETRR0     	.equ	0xf0062a12	; Error Tracking Register 0
MC26_ETRR1     	.equ	0xf0062a14	; Error Tracking Register 1
MC26_ETRR2     	.equ	0xf0062a16	; Error Tracking Register 2
MC26_ETRR3     	.equ	0xf0062a18	; Error Tracking Register 3
MC26_ETRR4     	.equ	0xf0062a1a	; Error Tracking Register 4
MC26_MCONTROL  	.equ	0xf0062a04	; MBIST Control Register
MC26_MSTATUS   	.equ	0xf0062a06	; Status Register
MC26_RANGE     	.equ	0xf0062a08	; Range Register, single address mode
MC26_RDBFL0    	.equ	0xf0062aa0	; Read Data and Bit Flip Register 0
MC26_RDBFL1    	.equ	0xf0062aa2	; Read Data and Bit Flip Register 1
MC26_RDBFL10   	.equ	0xf0062ab4	; Read Data and Bit Flip Register 10
MC26_RDBFL11   	.equ	0xf0062ab6	; Read Data and Bit Flip Register 11
MC26_RDBFL12   	.equ	0xf0062ab8	; Read Data and Bit Flip Register 12
MC26_RDBFL13   	.equ	0xf0062aba	; Read Data and Bit Flip Register 13
MC26_RDBFL14   	.equ	0xf0062abc	; Read Data and Bit Flip Register 14
MC26_RDBFL15   	.equ	0xf0062abe	; Read Data and Bit Flip Register 15
MC26_RDBFL16   	.equ	0xf0062ac0	; Read Data and Bit Flip Register 16
MC26_RDBFL17   	.equ	0xf0062ac2	; Read Data and Bit Flip Register 17
MC26_RDBFL18   	.equ	0xf0062ac4	; Read Data and Bit Flip Register 18
MC26_RDBFL19   	.equ	0xf0062ac6	; Read Data and Bit Flip Register 19
MC26_RDBFL2    	.equ	0xf0062aa4	; Read Data and Bit Flip Register 2
MC26_RDBFL20   	.equ	0xf0062ac8	; Read Data and Bit Flip Register 20
MC26_RDBFL21   	.equ	0xf0062aca	; Read Data and Bit Flip Register 21
MC26_RDBFL22   	.equ	0xf0062acc	; Read Data and Bit Flip Register 22
MC26_RDBFL23   	.equ	0xf0062ace	; Read Data and Bit Flip Register 23
MC26_RDBFL24   	.equ	0xf0062ad0	; Read Data and Bit Flip Register 24
MC26_RDBFL25   	.equ	0xf0062ad2	; Read Data and Bit Flip Register 25
MC26_RDBFL26   	.equ	0xf0062ad4	; Read Data and Bit Flip Register 26
MC26_RDBFL27   	.equ	0xf0062ad6	; Read Data and Bit Flip Register 27
MC26_RDBFL28   	.equ	0xf0062ad8	; Read Data and Bit Flip Register 28
MC26_RDBFL29   	.equ	0xf0062ada	; Read Data and Bit Flip Register 29
MC26_RDBFL3    	.equ	0xf0062aa6	; Read Data and Bit Flip Register 3
MC26_RDBFL30   	.equ	0xf0062adc	; Read Data and Bit Flip Register 30
MC26_RDBFL31   	.equ	0xf0062ade	; Read Data and Bit Flip Register 31
MC26_RDBFL32   	.equ	0xf0062ae0	; Read Data and Bit Flip Register 32
MC26_RDBFL33   	.equ	0xf0062ae2	; Read Data and Bit Flip Register 33
MC26_RDBFL34   	.equ	0xf0062ae4	; Read Data and Bit Flip Register 34
MC26_RDBFL35   	.equ	0xf0062ae6	; Read Data and Bit Flip Register 35
MC26_RDBFL36   	.equ	0xf0062ae8	; Read Data and Bit Flip Register 36
MC26_RDBFL37   	.equ	0xf0062aea	; Read Data and Bit Flip Register 37
MC26_RDBFL38   	.equ	0xf0062aec	; Read Data and Bit Flip Register 38
MC26_RDBFL39   	.equ	0xf0062aee	; Read Data and Bit Flip Register 39
MC26_RDBFL4    	.equ	0xf0062aa8	; Read Data and Bit Flip Register 4
MC26_RDBFL5    	.equ	0xf0062aaa	; Read Data and Bit Flip Register 5
MC26_RDBFL6    	.equ	0xf0062aac	; Read Data and Bit Flip Register 6
MC26_RDBFL7    	.equ	0xf0062aae	; Read Data and Bit Flip Register 7
MC26_RDBFL8    	.equ	0xf0062ab0	; Read Data and Bit Flip Register 8
MC26_RDBFL9    	.equ	0xf0062ab2	; Read Data and Bit Flip Register 9
MC26_REVID     	.equ	0xf0062a0c	; Revision ID Register
MC27_CONFIG0   	.equ	0xf0062b00	; Configuration Register 0
MC27_CONFIG1   	.equ	0xf0062b02	; Configuration Register 1
MC27_ECCD      	.equ	0xf0062b10	; Memory ECC Detection Register
MC27_ECCS      	.equ	0xf0062b0e	; ECC Safety Register
MC27_ETRR0     	.equ	0xf0062b12	; Error Tracking Register 0
MC27_ETRR1     	.equ	0xf0062b14	; Error Tracking Register 1
MC27_ETRR2     	.equ	0xf0062b16	; Error Tracking Register 2
MC27_ETRR3     	.equ	0xf0062b18	; Error Tracking Register 3
MC27_ETRR4     	.equ	0xf0062b1a	; Error Tracking Register 4
MC27_MCONTROL  	.equ	0xf0062b04	; MBIST Control Register
MC27_MSTATUS   	.equ	0xf0062b06	; Status Register
MC27_RANGE     	.equ	0xf0062b08	; Range Register, single address mode
MC27_RDBFL0    	.equ	0xf0062ba0	; Read Data and Bit Flip Register 0
MC27_RDBFL1    	.equ	0xf0062ba2	; Read Data and Bit Flip Register 1
MC27_RDBFL10   	.equ	0xf0062bb4	; Read Data and Bit Flip Register 10
MC27_RDBFL11   	.equ	0xf0062bb6	; Read Data and Bit Flip Register 11
MC27_RDBFL12   	.equ	0xf0062bb8	; Read Data and Bit Flip Register 12
MC27_RDBFL13   	.equ	0xf0062bba	; Read Data and Bit Flip Register 13
MC27_RDBFL14   	.equ	0xf0062bbc	; Read Data and Bit Flip Register 14
MC27_RDBFL15   	.equ	0xf0062bbe	; Read Data and Bit Flip Register 15
MC27_RDBFL16   	.equ	0xf0062bc0	; Read Data and Bit Flip Register 16
MC27_RDBFL17   	.equ	0xf0062bc2	; Read Data and Bit Flip Register 17
MC27_RDBFL18   	.equ	0xf0062bc4	; Read Data and Bit Flip Register 18
MC27_RDBFL19   	.equ	0xf0062bc6	; Read Data and Bit Flip Register 19
MC27_RDBFL2    	.equ	0xf0062ba4	; Read Data and Bit Flip Register 2
MC27_RDBFL20   	.equ	0xf0062bc8	; Read Data and Bit Flip Register 20
MC27_RDBFL21   	.equ	0xf0062bca	; Read Data and Bit Flip Register 21
MC27_RDBFL22   	.equ	0xf0062bcc	; Read Data and Bit Flip Register 22
MC27_RDBFL23   	.equ	0xf0062bce	; Read Data and Bit Flip Register 23
MC27_RDBFL24   	.equ	0xf0062bd0	; Read Data and Bit Flip Register 24
MC27_RDBFL25   	.equ	0xf0062bd2	; Read Data and Bit Flip Register 25
MC27_RDBFL26   	.equ	0xf0062bd4	; Read Data and Bit Flip Register 26
MC27_RDBFL27   	.equ	0xf0062bd6	; Read Data and Bit Flip Register 27
MC27_RDBFL28   	.equ	0xf0062bd8	; Read Data and Bit Flip Register 28
MC27_RDBFL29   	.equ	0xf0062bda	; Read Data and Bit Flip Register 29
MC27_RDBFL3    	.equ	0xf0062ba6	; Read Data and Bit Flip Register 3
MC27_RDBFL30   	.equ	0xf0062bdc	; Read Data and Bit Flip Register 30
MC27_RDBFL31   	.equ	0xf0062bde	; Read Data and Bit Flip Register 31
MC27_RDBFL32   	.equ	0xf0062be0	; Read Data and Bit Flip Register 32
MC27_RDBFL33   	.equ	0xf0062be2	; Read Data and Bit Flip Register 33
MC27_RDBFL34   	.equ	0xf0062be4	; Read Data and Bit Flip Register 34
MC27_RDBFL35   	.equ	0xf0062be6	; Read Data and Bit Flip Register 35
MC27_RDBFL36   	.equ	0xf0062be8	; Read Data and Bit Flip Register 36
MC27_RDBFL37   	.equ	0xf0062bea	; Read Data and Bit Flip Register 37
MC27_RDBFL38   	.equ	0xf0062bec	; Read Data and Bit Flip Register 38
MC27_RDBFL39   	.equ	0xf0062bee	; Read Data and Bit Flip Register 39
MC27_RDBFL4    	.equ	0xf0062ba8	; Read Data and Bit Flip Register 4
MC27_RDBFL5    	.equ	0xf0062baa	; Read Data and Bit Flip Register 5
MC27_RDBFL6    	.equ	0xf0062bac	; Read Data and Bit Flip Register 6
MC27_RDBFL7    	.equ	0xf0062bae	; Read Data and Bit Flip Register 7
MC27_RDBFL8    	.equ	0xf0062bb0	; Read Data and Bit Flip Register 8
MC27_RDBFL9    	.equ	0xf0062bb2	; Read Data and Bit Flip Register 9
MC27_REVID     	.equ	0xf0062b0c	; Revision ID Register
MC28_CONFIG0   	.equ	0xf0062c00	; Configuration Register 0
MC28_CONFIG1   	.equ	0xf0062c02	; Configuration Register 1
MC28_ECCD      	.equ	0xf0062c10	; Memory ECC Detection Register
MC28_ECCS      	.equ	0xf0062c0e	; ECC Safety Register
MC28_ETRR0     	.equ	0xf0062c12	; Error Tracking Register 0
MC28_ETRR1     	.equ	0xf0062c14	; Error Tracking Register 1
MC28_ETRR2     	.equ	0xf0062c16	; Error Tracking Register 2
MC28_ETRR3     	.equ	0xf0062c18	; Error Tracking Register 3
MC28_ETRR4     	.equ	0xf0062c1a	; Error Tracking Register 4
MC28_MCONTROL  	.equ	0xf0062c04	; MBIST Control Register
MC28_MSTATUS   	.equ	0xf0062c06	; Status Register
MC28_RANGE     	.equ	0xf0062c08	; Range Register, single address mode
MC28_RDBFL0    	.equ	0xf0062ca0	; Read Data and Bit Flip Register 0
MC28_RDBFL1    	.equ	0xf0062ca2	; Read Data and Bit Flip Register 1
MC28_RDBFL10   	.equ	0xf0062cb4	; Read Data and Bit Flip Register 10
MC28_RDBFL11   	.equ	0xf0062cb6	; Read Data and Bit Flip Register 11
MC28_RDBFL12   	.equ	0xf0062cb8	; Read Data and Bit Flip Register 12
MC28_RDBFL13   	.equ	0xf0062cba	; Read Data and Bit Flip Register 13
MC28_RDBFL14   	.equ	0xf0062cbc	; Read Data and Bit Flip Register 14
MC28_RDBFL15   	.equ	0xf0062cbe	; Read Data and Bit Flip Register 15
MC28_RDBFL16   	.equ	0xf0062cc0	; Read Data and Bit Flip Register 16
MC28_RDBFL17   	.equ	0xf0062cc2	; Read Data and Bit Flip Register 17
MC28_RDBFL18   	.equ	0xf0062cc4	; Read Data and Bit Flip Register 18
MC28_RDBFL19   	.equ	0xf0062cc6	; Read Data and Bit Flip Register 19
MC28_RDBFL2    	.equ	0xf0062ca4	; Read Data and Bit Flip Register 2
MC28_RDBFL20   	.equ	0xf0062cc8	; Read Data and Bit Flip Register 20
MC28_RDBFL21   	.equ	0xf0062cca	; Read Data and Bit Flip Register 21
MC28_RDBFL22   	.equ	0xf0062ccc	; Read Data and Bit Flip Register 22
MC28_RDBFL23   	.equ	0xf0062cce	; Read Data and Bit Flip Register 23
MC28_RDBFL24   	.equ	0xf0062cd0	; Read Data and Bit Flip Register 24
MC28_RDBFL25   	.equ	0xf0062cd2	; Read Data and Bit Flip Register 25
MC28_RDBFL26   	.equ	0xf0062cd4	; Read Data and Bit Flip Register 26
MC28_RDBFL27   	.equ	0xf0062cd6	; Read Data and Bit Flip Register 27
MC28_RDBFL28   	.equ	0xf0062cd8	; Read Data and Bit Flip Register 28
MC28_RDBFL29   	.equ	0xf0062cda	; Read Data and Bit Flip Register 29
MC28_RDBFL3    	.equ	0xf0062ca6	; Read Data and Bit Flip Register 3
MC28_RDBFL30   	.equ	0xf0062cdc	; Read Data and Bit Flip Register 30
MC28_RDBFL31   	.equ	0xf0062cde	; Read Data and Bit Flip Register 31
MC28_RDBFL32   	.equ	0xf0062ce0	; Read Data and Bit Flip Register 32
MC28_RDBFL33   	.equ	0xf0062ce2	; Read Data and Bit Flip Register 33
MC28_RDBFL34   	.equ	0xf0062ce4	; Read Data and Bit Flip Register 34
MC28_RDBFL35   	.equ	0xf0062ce6	; Read Data and Bit Flip Register 35
MC28_RDBFL36   	.equ	0xf0062ce8	; Read Data and Bit Flip Register 36
MC28_RDBFL37   	.equ	0xf0062cea	; Read Data and Bit Flip Register 37
MC28_RDBFL38   	.equ	0xf0062cec	; Read Data and Bit Flip Register 38
MC28_RDBFL39   	.equ	0xf0062cee	; Read Data and Bit Flip Register 39
MC28_RDBFL4    	.equ	0xf0062ca8	; Read Data and Bit Flip Register 4
MC28_RDBFL5    	.equ	0xf0062caa	; Read Data and Bit Flip Register 5
MC28_RDBFL6    	.equ	0xf0062cac	; Read Data and Bit Flip Register 6
MC28_RDBFL7    	.equ	0xf0062cae	; Read Data and Bit Flip Register 7
MC28_RDBFL8    	.equ	0xf0062cb0	; Read Data and Bit Flip Register 8
MC28_RDBFL9    	.equ	0xf0062cb2	; Read Data and Bit Flip Register 9
MC28_REVID     	.equ	0xf0062c0c	; Revision ID Register
MC29_CONFIG0   	.equ	0xf0062d00	; Configuration Register 0
MC29_CONFIG1   	.equ	0xf0062d02	; Configuration Register 1
MC29_ECCD      	.equ	0xf0062d10	; Memory ECC Detection Register
MC29_ECCS      	.equ	0xf0062d0e	; ECC Safety Register
MC29_ETRR0     	.equ	0xf0062d12	; Error Tracking Register 0
MC29_ETRR1     	.equ	0xf0062d14	; Error Tracking Register 1
MC29_ETRR2     	.equ	0xf0062d16	; Error Tracking Register 2
MC29_ETRR3     	.equ	0xf0062d18	; Error Tracking Register 3
MC29_ETRR4     	.equ	0xf0062d1a	; Error Tracking Register 4
MC29_MCONTROL  	.equ	0xf0062d04	; MBIST Control Register
MC29_MSTATUS   	.equ	0xf0062d06	; Status Register
MC29_RANGE     	.equ	0xf0062d08	; Range Register, single address mode
MC29_RDBFL0    	.equ	0xf0062da0	; Read Data and Bit Flip Register 0
MC29_RDBFL1    	.equ	0xf0062da2	; Read Data and Bit Flip Register 1
MC29_RDBFL10   	.equ	0xf0062db4	; Read Data and Bit Flip Register 10
MC29_RDBFL11   	.equ	0xf0062db6	; Read Data and Bit Flip Register 11
MC29_RDBFL12   	.equ	0xf0062db8	; Read Data and Bit Flip Register 12
MC29_RDBFL13   	.equ	0xf0062dba	; Read Data and Bit Flip Register 13
MC29_RDBFL14   	.equ	0xf0062dbc	; Read Data and Bit Flip Register 14
MC29_RDBFL15   	.equ	0xf0062dbe	; Read Data and Bit Flip Register 15
MC29_RDBFL16   	.equ	0xf0062dc0	; Read Data and Bit Flip Register 16
MC29_RDBFL17   	.equ	0xf0062dc2	; Read Data and Bit Flip Register 17
MC29_RDBFL18   	.equ	0xf0062dc4	; Read Data and Bit Flip Register 18
MC29_RDBFL19   	.equ	0xf0062dc6	; Read Data and Bit Flip Register 19
MC29_RDBFL2    	.equ	0xf0062da4	; Read Data and Bit Flip Register 2
MC29_RDBFL20   	.equ	0xf0062dc8	; Read Data and Bit Flip Register 20
MC29_RDBFL21   	.equ	0xf0062dca	; Read Data and Bit Flip Register 21
MC29_RDBFL22   	.equ	0xf0062dcc	; Read Data and Bit Flip Register 22
MC29_RDBFL23   	.equ	0xf0062dce	; Read Data and Bit Flip Register 23
MC29_RDBFL24   	.equ	0xf0062dd0	; Read Data and Bit Flip Register 24
MC29_RDBFL25   	.equ	0xf0062dd2	; Read Data and Bit Flip Register 25
MC29_RDBFL26   	.equ	0xf0062dd4	; Read Data and Bit Flip Register 26
MC29_RDBFL27   	.equ	0xf0062dd6	; Read Data and Bit Flip Register 27
MC29_RDBFL28   	.equ	0xf0062dd8	; Read Data and Bit Flip Register 28
MC29_RDBFL29   	.equ	0xf0062dda	; Read Data and Bit Flip Register 29
MC29_RDBFL3    	.equ	0xf0062da6	; Read Data and Bit Flip Register 3
MC29_RDBFL30   	.equ	0xf0062ddc	; Read Data and Bit Flip Register 30
MC29_RDBFL31   	.equ	0xf0062dde	; Read Data and Bit Flip Register 31
MC29_RDBFL32   	.equ	0xf0062de0	; Read Data and Bit Flip Register 32
MC29_RDBFL33   	.equ	0xf0062de2	; Read Data and Bit Flip Register 33
MC29_RDBFL34   	.equ	0xf0062de4	; Read Data and Bit Flip Register 34
MC29_RDBFL35   	.equ	0xf0062de6	; Read Data and Bit Flip Register 35
MC29_RDBFL36   	.equ	0xf0062de8	; Read Data and Bit Flip Register 36
MC29_RDBFL37   	.equ	0xf0062dea	; Read Data and Bit Flip Register 37
MC29_RDBFL38   	.equ	0xf0062dec	; Read Data and Bit Flip Register 38
MC29_RDBFL39   	.equ	0xf0062dee	; Read Data and Bit Flip Register 39
MC29_RDBFL4    	.equ	0xf0062da8	; Read Data and Bit Flip Register 4
MC29_RDBFL5    	.equ	0xf0062daa	; Read Data and Bit Flip Register 5
MC29_RDBFL6    	.equ	0xf0062dac	; Read Data and Bit Flip Register 6
MC29_RDBFL7    	.equ	0xf0062dae	; Read Data and Bit Flip Register 7
MC29_RDBFL8    	.equ	0xf0062db0	; Read Data and Bit Flip Register 8
MC29_RDBFL9    	.equ	0xf0062db2	; Read Data and Bit Flip Register 9
MC29_REVID     	.equ	0xf0062d0c	; Revision ID Register
MC2_CONFIG0    	.equ	0xf0061200	; Configuration Register 0
MC2_CONFIG1    	.equ	0xf0061202	; Configuration Register 1
MC2_ECCD       	.equ	0xf0061210	; Memory ECC Detection Register
MC2_ECCS       	.equ	0xf006120e	; ECC Safety Register
MC2_ETRR0      	.equ	0xf0061212	; Error Tracking Register 0
MC2_ETRR1      	.equ	0xf0061214	; Error Tracking Register 1
MC2_ETRR2      	.equ	0xf0061216	; Error Tracking Register 2
MC2_ETRR3      	.equ	0xf0061218	; Error Tracking Register 3
MC2_ETRR4      	.equ	0xf006121a	; Error Tracking Register 4
MC2_MCONTROL   	.equ	0xf0061204	; MBIST Control Register
MC2_MSTATUS    	.equ	0xf0061206	; Status Register
MC2_RANGE      	.equ	0xf0061208	; Range Register, single address mode
MC2_RDBFL0     	.equ	0xf00612a0	; Read Data and Bit Flip Register 0
MC2_RDBFL1     	.equ	0xf00612a2	; Read Data and Bit Flip Register 1
MC2_RDBFL10    	.equ	0xf00612b4	; Read Data and Bit Flip Register 10
MC2_RDBFL11    	.equ	0xf00612b6	; Read Data and Bit Flip Register 11
MC2_RDBFL12    	.equ	0xf00612b8	; Read Data and Bit Flip Register 12
MC2_RDBFL13    	.equ	0xf00612ba	; Read Data and Bit Flip Register 13
MC2_RDBFL14    	.equ	0xf00612bc	; Read Data and Bit Flip Register 14
MC2_RDBFL15    	.equ	0xf00612be	; Read Data and Bit Flip Register 15
MC2_RDBFL16    	.equ	0xf00612c0	; Read Data and Bit Flip Register 16
MC2_RDBFL17    	.equ	0xf00612c2	; Read Data and Bit Flip Register 17
MC2_RDBFL18    	.equ	0xf00612c4	; Read Data and Bit Flip Register 18
MC2_RDBFL19    	.equ	0xf00612c6	; Read Data and Bit Flip Register 19
MC2_RDBFL2     	.equ	0xf00612a4	; Read Data and Bit Flip Register 2
MC2_RDBFL20    	.equ	0xf00612c8	; Read Data and Bit Flip Register 20
MC2_RDBFL21    	.equ	0xf00612ca	; Read Data and Bit Flip Register 21
MC2_RDBFL22    	.equ	0xf00612cc	; Read Data and Bit Flip Register 22
MC2_RDBFL23    	.equ	0xf00612ce	; Read Data and Bit Flip Register 23
MC2_RDBFL24    	.equ	0xf00612d0	; Read Data and Bit Flip Register 24
MC2_RDBFL25    	.equ	0xf00612d2	; Read Data and Bit Flip Register 25
MC2_RDBFL26    	.equ	0xf00612d4	; Read Data and Bit Flip Register 26
MC2_RDBFL27    	.equ	0xf00612d6	; Read Data and Bit Flip Register 27
MC2_RDBFL28    	.equ	0xf00612d8	; Read Data and Bit Flip Register 28
MC2_RDBFL29    	.equ	0xf00612da	; Read Data and Bit Flip Register 29
MC2_RDBFL3     	.equ	0xf00612a6	; Read Data and Bit Flip Register 3
MC2_RDBFL30    	.equ	0xf00612dc	; Read Data and Bit Flip Register 30
MC2_RDBFL31    	.equ	0xf00612de	; Read Data and Bit Flip Register 31
MC2_RDBFL32    	.equ	0xf00612e0	; Read Data and Bit Flip Register 32
MC2_RDBFL33    	.equ	0xf00612e2	; Read Data and Bit Flip Register 33
MC2_RDBFL34    	.equ	0xf00612e4	; Read Data and Bit Flip Register 34
MC2_RDBFL35    	.equ	0xf00612e6	; Read Data and Bit Flip Register 35
MC2_RDBFL36    	.equ	0xf00612e8	; Read Data and Bit Flip Register 36
MC2_RDBFL37    	.equ	0xf00612ea	; Read Data and Bit Flip Register 37
MC2_RDBFL38    	.equ	0xf00612ec	; Read Data and Bit Flip Register 38
MC2_RDBFL39    	.equ	0xf00612ee	; Read Data and Bit Flip Register 39
MC2_RDBFL4     	.equ	0xf00612a8	; Read Data and Bit Flip Register 4
MC2_RDBFL5     	.equ	0xf00612aa	; Read Data and Bit Flip Register 5
MC2_RDBFL6     	.equ	0xf00612ac	; Read Data and Bit Flip Register 6
MC2_RDBFL7     	.equ	0xf00612ae	; Read Data and Bit Flip Register 7
MC2_RDBFL8     	.equ	0xf00612b0	; Read Data and Bit Flip Register 8
MC2_RDBFL9     	.equ	0xf00612b2	; Read Data and Bit Flip Register 9
MC2_REVID      	.equ	0xf006120c	; Revision ID Register
MC30_CONFIG0   	.equ	0xf0062e00	; Configuration Register 0
MC30_CONFIG1   	.equ	0xf0062e02	; Configuration Register 1
MC30_ECCD      	.equ	0xf0062e10	; Memory ECC Detection Register
MC30_ECCS      	.equ	0xf0062e0e	; ECC Safety Register
MC30_ETRR0     	.equ	0xf0062e12	; Error Tracking Register 0
MC30_ETRR1     	.equ	0xf0062e14	; Error Tracking Register 1
MC30_ETRR2     	.equ	0xf0062e16	; Error Tracking Register 2
MC30_ETRR3     	.equ	0xf0062e18	; Error Tracking Register 3
MC30_ETRR4     	.equ	0xf0062e1a	; Error Tracking Register 4
MC30_MCONTROL  	.equ	0xf0062e04	; MBIST Control Register
MC30_MSTATUS   	.equ	0xf0062e06	; Status Register
MC30_RANGE     	.equ	0xf0062e08	; Range Register, single address mode
MC30_RDBFL0    	.equ	0xf0062ea0	; Read Data and Bit Flip Register 0
MC30_RDBFL1    	.equ	0xf0062ea2	; Read Data and Bit Flip Register 1
MC30_RDBFL10   	.equ	0xf0062eb4	; Read Data and Bit Flip Register 10
MC30_RDBFL11   	.equ	0xf0062eb6	; Read Data and Bit Flip Register 11
MC30_RDBFL12   	.equ	0xf0062eb8	; Read Data and Bit Flip Register 12
MC30_RDBFL13   	.equ	0xf0062eba	; Read Data and Bit Flip Register 13
MC30_RDBFL14   	.equ	0xf0062ebc	; Read Data and Bit Flip Register 14
MC30_RDBFL15   	.equ	0xf0062ebe	; Read Data and Bit Flip Register 15
MC30_RDBFL16   	.equ	0xf0062ec0	; Read Data and Bit Flip Register 16
MC30_RDBFL17   	.equ	0xf0062ec2	; Read Data and Bit Flip Register 17
MC30_RDBFL18   	.equ	0xf0062ec4	; Read Data and Bit Flip Register 18
MC30_RDBFL19   	.equ	0xf0062ec6	; Read Data and Bit Flip Register 19
MC30_RDBFL2    	.equ	0xf0062ea4	; Read Data and Bit Flip Register 2
MC30_RDBFL20   	.equ	0xf0062ec8	; Read Data and Bit Flip Register 20
MC30_RDBFL21   	.equ	0xf0062eca	; Read Data and Bit Flip Register 21
MC30_RDBFL22   	.equ	0xf0062ecc	; Read Data and Bit Flip Register 22
MC30_RDBFL23   	.equ	0xf0062ece	; Read Data and Bit Flip Register 23
MC30_RDBFL24   	.equ	0xf0062ed0	; Read Data and Bit Flip Register 24
MC30_RDBFL25   	.equ	0xf0062ed2	; Read Data and Bit Flip Register 25
MC30_RDBFL26   	.equ	0xf0062ed4	; Read Data and Bit Flip Register 26
MC30_RDBFL27   	.equ	0xf0062ed6	; Read Data and Bit Flip Register 27
MC30_RDBFL28   	.equ	0xf0062ed8	; Read Data and Bit Flip Register 28
MC30_RDBFL29   	.equ	0xf0062eda	; Read Data and Bit Flip Register 29
MC30_RDBFL3    	.equ	0xf0062ea6	; Read Data and Bit Flip Register 3
MC30_RDBFL30   	.equ	0xf0062edc	; Read Data and Bit Flip Register 30
MC30_RDBFL31   	.equ	0xf0062ede	; Read Data and Bit Flip Register 31
MC30_RDBFL32   	.equ	0xf0062ee0	; Read Data and Bit Flip Register 32
MC30_RDBFL33   	.equ	0xf0062ee2	; Read Data and Bit Flip Register 33
MC30_RDBFL34   	.equ	0xf0062ee4	; Read Data and Bit Flip Register 34
MC30_RDBFL35   	.equ	0xf0062ee6	; Read Data and Bit Flip Register 35
MC30_RDBFL36   	.equ	0xf0062ee8	; Read Data and Bit Flip Register 36
MC30_RDBFL37   	.equ	0xf0062eea	; Read Data and Bit Flip Register 37
MC30_RDBFL38   	.equ	0xf0062eec	; Read Data and Bit Flip Register 38
MC30_RDBFL39   	.equ	0xf0062eee	; Read Data and Bit Flip Register 39
MC30_RDBFL4    	.equ	0xf0062ea8	; Read Data and Bit Flip Register 4
MC30_RDBFL5    	.equ	0xf0062eaa	; Read Data and Bit Flip Register 5
MC30_RDBFL6    	.equ	0xf0062eac	; Read Data and Bit Flip Register 6
MC30_RDBFL7    	.equ	0xf0062eae	; Read Data and Bit Flip Register 7
MC30_RDBFL8    	.equ	0xf0062eb0	; Read Data and Bit Flip Register 8
MC30_RDBFL9    	.equ	0xf0062eb2	; Read Data and Bit Flip Register 9
MC30_REVID     	.equ	0xf0062e0c	; Revision ID Register
MC31_CONFIG0   	.equ	0xf0062f00	; Configuration Register 0
MC31_CONFIG1   	.equ	0xf0062f02	; Configuration Register 1
MC31_ECCD      	.equ	0xf0062f10	; Memory ECC Detection Register
MC31_ECCS      	.equ	0xf0062f0e	; ECC Safety Register
MC31_ETRR0     	.equ	0xf0062f12	; Error Tracking Register 0
MC31_ETRR1     	.equ	0xf0062f14	; Error Tracking Register 1
MC31_ETRR2     	.equ	0xf0062f16	; Error Tracking Register 2
MC31_ETRR3     	.equ	0xf0062f18	; Error Tracking Register 3
MC31_ETRR4     	.equ	0xf0062f1a	; Error Tracking Register 4
MC31_MCONTROL  	.equ	0xf0062f04	; MBIST Control Register
MC31_MSTATUS   	.equ	0xf0062f06	; Status Register
MC31_RANGE     	.equ	0xf0062f08	; Range Register, single address mode
MC31_RDBFL0    	.equ	0xf0062fa0	; Read Data and Bit Flip Register 0
MC31_RDBFL1    	.equ	0xf0062fa2	; Read Data and Bit Flip Register 1
MC31_RDBFL10   	.equ	0xf0062fb4	; Read Data and Bit Flip Register 10
MC31_RDBFL11   	.equ	0xf0062fb6	; Read Data and Bit Flip Register 11
MC31_RDBFL12   	.equ	0xf0062fb8	; Read Data and Bit Flip Register 12
MC31_RDBFL13   	.equ	0xf0062fba	; Read Data and Bit Flip Register 13
MC31_RDBFL14   	.equ	0xf0062fbc	; Read Data and Bit Flip Register 14
MC31_RDBFL15   	.equ	0xf0062fbe	; Read Data and Bit Flip Register 15
MC31_RDBFL16   	.equ	0xf0062fc0	; Read Data and Bit Flip Register 16
MC31_RDBFL17   	.equ	0xf0062fc2	; Read Data and Bit Flip Register 17
MC31_RDBFL18   	.equ	0xf0062fc4	; Read Data and Bit Flip Register 18
MC31_RDBFL19   	.equ	0xf0062fc6	; Read Data and Bit Flip Register 19
MC31_RDBFL2    	.equ	0xf0062fa4	; Read Data and Bit Flip Register 2
MC31_RDBFL20   	.equ	0xf0062fc8	; Read Data and Bit Flip Register 20
MC31_RDBFL21   	.equ	0xf0062fca	; Read Data and Bit Flip Register 21
MC31_RDBFL22   	.equ	0xf0062fcc	; Read Data and Bit Flip Register 22
MC31_RDBFL23   	.equ	0xf0062fce	; Read Data and Bit Flip Register 23
MC31_RDBFL24   	.equ	0xf0062fd0	; Read Data and Bit Flip Register 24
MC31_RDBFL25   	.equ	0xf0062fd2	; Read Data and Bit Flip Register 25
MC31_RDBFL26   	.equ	0xf0062fd4	; Read Data and Bit Flip Register 26
MC31_RDBFL27   	.equ	0xf0062fd6	; Read Data and Bit Flip Register 27
MC31_RDBFL28   	.equ	0xf0062fd8	; Read Data and Bit Flip Register 28
MC31_RDBFL29   	.equ	0xf0062fda	; Read Data and Bit Flip Register 29
MC31_RDBFL3    	.equ	0xf0062fa6	; Read Data and Bit Flip Register 3
MC31_RDBFL30   	.equ	0xf0062fdc	; Read Data and Bit Flip Register 30
MC31_RDBFL31   	.equ	0xf0062fde	; Read Data and Bit Flip Register 31
MC31_RDBFL32   	.equ	0xf0062fe0	; Read Data and Bit Flip Register 32
MC31_RDBFL33   	.equ	0xf0062fe2	; Read Data and Bit Flip Register 33
MC31_RDBFL34   	.equ	0xf0062fe4	; Read Data and Bit Flip Register 34
MC31_RDBFL35   	.equ	0xf0062fe6	; Read Data and Bit Flip Register 35
MC31_RDBFL36   	.equ	0xf0062fe8	; Read Data and Bit Flip Register 36
MC31_RDBFL37   	.equ	0xf0062fea	; Read Data and Bit Flip Register 37
MC31_RDBFL38   	.equ	0xf0062fec	; Read Data and Bit Flip Register 38
MC31_RDBFL39   	.equ	0xf0062fee	; Read Data and Bit Flip Register 39
MC31_RDBFL4    	.equ	0xf0062fa8	; Read Data and Bit Flip Register 4
MC31_RDBFL5    	.equ	0xf0062faa	; Read Data and Bit Flip Register 5
MC31_RDBFL6    	.equ	0xf0062fac	; Read Data and Bit Flip Register 6
MC31_RDBFL7    	.equ	0xf0062fae	; Read Data and Bit Flip Register 7
MC31_RDBFL8    	.equ	0xf0062fb0	; Read Data and Bit Flip Register 8
MC31_RDBFL9    	.equ	0xf0062fb2	; Read Data and Bit Flip Register 9
MC31_REVID     	.equ	0xf0062f0c	; Revision ID Register
MC32_CONFIG0   	.equ	0xf0063000	; Configuration Register 0
MC32_CONFIG1   	.equ	0xf0063002	; Configuration Register 1
MC32_ECCD      	.equ	0xf0063010	; Memory ECC Detection Register
MC32_ECCS      	.equ	0xf006300e	; ECC Safety Register
MC32_ETRR0     	.equ	0xf0063012	; Error Tracking Register 0
MC32_ETRR1     	.equ	0xf0063014	; Error Tracking Register 1
MC32_ETRR2     	.equ	0xf0063016	; Error Tracking Register 2
MC32_ETRR3     	.equ	0xf0063018	; Error Tracking Register 3
MC32_ETRR4     	.equ	0xf006301a	; Error Tracking Register 4
MC32_MCONTROL  	.equ	0xf0063004	; MBIST Control Register
MC32_MSTATUS   	.equ	0xf0063006	; Status Register
MC32_RANGE     	.equ	0xf0063008	; Range Register, single address mode
MC32_RDBFL0    	.equ	0xf00630a0	; Read Data and Bit Flip Register 0
MC32_RDBFL1    	.equ	0xf00630a2	; Read Data and Bit Flip Register 1
MC32_RDBFL10   	.equ	0xf00630b4	; Read Data and Bit Flip Register 10
MC32_RDBFL11   	.equ	0xf00630b6	; Read Data and Bit Flip Register 11
MC32_RDBFL12   	.equ	0xf00630b8	; Read Data and Bit Flip Register 12
MC32_RDBFL13   	.equ	0xf00630ba	; Read Data and Bit Flip Register 13
MC32_RDBFL14   	.equ	0xf00630bc	; Read Data and Bit Flip Register 14
MC32_RDBFL15   	.equ	0xf00630be	; Read Data and Bit Flip Register 15
MC32_RDBFL16   	.equ	0xf00630c0	; Read Data and Bit Flip Register 16
MC32_RDBFL17   	.equ	0xf00630c2	; Read Data and Bit Flip Register 17
MC32_RDBFL18   	.equ	0xf00630c4	; Read Data and Bit Flip Register 18
MC32_RDBFL19   	.equ	0xf00630c6	; Read Data and Bit Flip Register 19
MC32_RDBFL2    	.equ	0xf00630a4	; Read Data and Bit Flip Register 2
MC32_RDBFL20   	.equ	0xf00630c8	; Read Data and Bit Flip Register 20
MC32_RDBFL21   	.equ	0xf00630ca	; Read Data and Bit Flip Register 21
MC32_RDBFL22   	.equ	0xf00630cc	; Read Data and Bit Flip Register 22
MC32_RDBFL23   	.equ	0xf00630ce	; Read Data and Bit Flip Register 23
MC32_RDBFL24   	.equ	0xf00630d0	; Read Data and Bit Flip Register 24
MC32_RDBFL25   	.equ	0xf00630d2	; Read Data and Bit Flip Register 25
MC32_RDBFL26   	.equ	0xf00630d4	; Read Data and Bit Flip Register 26
MC32_RDBFL27   	.equ	0xf00630d6	; Read Data and Bit Flip Register 27
MC32_RDBFL28   	.equ	0xf00630d8	; Read Data and Bit Flip Register 28
MC32_RDBFL29   	.equ	0xf00630da	; Read Data and Bit Flip Register 29
MC32_RDBFL3    	.equ	0xf00630a6	; Read Data and Bit Flip Register 3
MC32_RDBFL30   	.equ	0xf00630dc	; Read Data and Bit Flip Register 30
MC32_RDBFL31   	.equ	0xf00630de	; Read Data and Bit Flip Register 31
MC32_RDBFL32   	.equ	0xf00630e0	; Read Data and Bit Flip Register 32
MC32_RDBFL33   	.equ	0xf00630e2	; Read Data and Bit Flip Register 33
MC32_RDBFL34   	.equ	0xf00630e4	; Read Data and Bit Flip Register 34
MC32_RDBFL35   	.equ	0xf00630e6	; Read Data and Bit Flip Register 35
MC32_RDBFL36   	.equ	0xf00630e8	; Read Data and Bit Flip Register 36
MC32_RDBFL37   	.equ	0xf00630ea	; Read Data and Bit Flip Register 37
MC32_RDBFL38   	.equ	0xf00630ec	; Read Data and Bit Flip Register 38
MC32_RDBFL39   	.equ	0xf00630ee	; Read Data and Bit Flip Register 39
MC32_RDBFL4    	.equ	0xf00630a8	; Read Data and Bit Flip Register 4
MC32_RDBFL5    	.equ	0xf00630aa	; Read Data and Bit Flip Register 5
MC32_RDBFL6    	.equ	0xf00630ac	; Read Data and Bit Flip Register 6
MC32_RDBFL7    	.equ	0xf00630ae	; Read Data and Bit Flip Register 7
MC32_RDBFL8    	.equ	0xf00630b0	; Read Data and Bit Flip Register 8
MC32_RDBFL9    	.equ	0xf00630b2	; Read Data and Bit Flip Register 9
MC32_REVID     	.equ	0xf006300c	; Revision ID Register
MC33_CONFIG0   	.equ	0xf0063100	; Configuration Register 0
MC33_CONFIG1   	.equ	0xf0063102	; Configuration Register 1
MC33_ECCD      	.equ	0xf0063110	; Memory ECC Detection Register
MC33_ECCS      	.equ	0xf006310e	; ECC Safety Register
MC33_ETRR0     	.equ	0xf0063112	; Error Tracking Register 0
MC33_ETRR1     	.equ	0xf0063114	; Error Tracking Register 1
MC33_ETRR2     	.equ	0xf0063116	; Error Tracking Register 2
MC33_ETRR3     	.equ	0xf0063118	; Error Tracking Register 3
MC33_ETRR4     	.equ	0xf006311a	; Error Tracking Register 4
MC33_MCONTROL  	.equ	0xf0063104	; MBIST Control Register
MC33_MSTATUS   	.equ	0xf0063106	; Status Register
MC33_RANGE     	.equ	0xf0063108	; Range Register, single address mode
MC33_RDBFL0    	.equ	0xf00631a0	; Read Data and Bit Flip Register 0
MC33_RDBFL1    	.equ	0xf00631a2	; Read Data and Bit Flip Register 1
MC33_RDBFL10   	.equ	0xf00631b4	; Read Data and Bit Flip Register 10
MC33_RDBFL11   	.equ	0xf00631b6	; Read Data and Bit Flip Register 11
MC33_RDBFL12   	.equ	0xf00631b8	; Read Data and Bit Flip Register 12
MC33_RDBFL13   	.equ	0xf00631ba	; Read Data and Bit Flip Register 13
MC33_RDBFL14   	.equ	0xf00631bc	; Read Data and Bit Flip Register 14
MC33_RDBFL15   	.equ	0xf00631be	; Read Data and Bit Flip Register 15
MC33_RDBFL16   	.equ	0xf00631c0	; Read Data and Bit Flip Register 16
MC33_RDBFL17   	.equ	0xf00631c2	; Read Data and Bit Flip Register 17
MC33_RDBFL18   	.equ	0xf00631c4	; Read Data and Bit Flip Register 18
MC33_RDBFL19   	.equ	0xf00631c6	; Read Data and Bit Flip Register 19
MC33_RDBFL2    	.equ	0xf00631a4	; Read Data and Bit Flip Register 2
MC33_RDBFL20   	.equ	0xf00631c8	; Read Data and Bit Flip Register 20
MC33_RDBFL21   	.equ	0xf00631ca	; Read Data and Bit Flip Register 21
MC33_RDBFL22   	.equ	0xf00631cc	; Read Data and Bit Flip Register 22
MC33_RDBFL23   	.equ	0xf00631ce	; Read Data and Bit Flip Register 23
MC33_RDBFL24   	.equ	0xf00631d0	; Read Data and Bit Flip Register 24
MC33_RDBFL25   	.equ	0xf00631d2	; Read Data and Bit Flip Register 25
MC33_RDBFL26   	.equ	0xf00631d4	; Read Data and Bit Flip Register 26
MC33_RDBFL27   	.equ	0xf00631d6	; Read Data and Bit Flip Register 27
MC33_RDBFL28   	.equ	0xf00631d8	; Read Data and Bit Flip Register 28
MC33_RDBFL29   	.equ	0xf00631da	; Read Data and Bit Flip Register 29
MC33_RDBFL3    	.equ	0xf00631a6	; Read Data and Bit Flip Register 3
MC33_RDBFL30   	.equ	0xf00631dc	; Read Data and Bit Flip Register 30
MC33_RDBFL31   	.equ	0xf00631de	; Read Data and Bit Flip Register 31
MC33_RDBFL32   	.equ	0xf00631e0	; Read Data and Bit Flip Register 32
MC33_RDBFL33   	.equ	0xf00631e2	; Read Data and Bit Flip Register 33
MC33_RDBFL34   	.equ	0xf00631e4	; Read Data and Bit Flip Register 34
MC33_RDBFL35   	.equ	0xf00631e6	; Read Data and Bit Flip Register 35
MC33_RDBFL36   	.equ	0xf00631e8	; Read Data and Bit Flip Register 36
MC33_RDBFL37   	.equ	0xf00631ea	; Read Data and Bit Flip Register 37
MC33_RDBFL38   	.equ	0xf00631ec	; Read Data and Bit Flip Register 38
MC33_RDBFL39   	.equ	0xf00631ee	; Read Data and Bit Flip Register 39
MC33_RDBFL4    	.equ	0xf00631a8	; Read Data and Bit Flip Register 4
MC33_RDBFL5    	.equ	0xf00631aa	; Read Data and Bit Flip Register 5
MC33_RDBFL6    	.equ	0xf00631ac	; Read Data and Bit Flip Register 6
MC33_RDBFL7    	.equ	0xf00631ae	; Read Data and Bit Flip Register 7
MC33_RDBFL8    	.equ	0xf00631b0	; Read Data and Bit Flip Register 8
MC33_RDBFL9    	.equ	0xf00631b2	; Read Data and Bit Flip Register 9
MC33_REVID     	.equ	0xf006310c	; Revision ID Register
MC34_CONFIG0   	.equ	0xf0063200	; Configuration Register 0
MC34_CONFIG1   	.equ	0xf0063202	; Configuration Register 1
MC34_ECCD      	.equ	0xf0063210	; Memory ECC Detection Register
MC34_ECCS      	.equ	0xf006320e	; ECC Safety Register
MC34_ETRR0     	.equ	0xf0063212	; Error Tracking Register 0
MC34_ETRR1     	.equ	0xf0063214	; Error Tracking Register 1
MC34_ETRR2     	.equ	0xf0063216	; Error Tracking Register 2
MC34_ETRR3     	.equ	0xf0063218	; Error Tracking Register 3
MC34_ETRR4     	.equ	0xf006321a	; Error Tracking Register 4
MC34_MCONTROL  	.equ	0xf0063204	; MBIST Control Register
MC34_MSTATUS   	.equ	0xf0063206	; Status Register
MC34_RANGE     	.equ	0xf0063208	; Range Register, single address mode
MC34_RDBFL0    	.equ	0xf00632a0	; Read Data and Bit Flip Register 0
MC34_RDBFL1    	.equ	0xf00632a2	; Read Data and Bit Flip Register 1
MC34_RDBFL10   	.equ	0xf00632b4	; Read Data and Bit Flip Register 10
MC34_RDBFL11   	.equ	0xf00632b6	; Read Data and Bit Flip Register 11
MC34_RDBFL12   	.equ	0xf00632b8	; Read Data and Bit Flip Register 12
MC34_RDBFL13   	.equ	0xf00632ba	; Read Data and Bit Flip Register 13
MC34_RDBFL14   	.equ	0xf00632bc	; Read Data and Bit Flip Register 14
MC34_RDBFL15   	.equ	0xf00632be	; Read Data and Bit Flip Register 15
MC34_RDBFL16   	.equ	0xf00632c0	; Read Data and Bit Flip Register 16
MC34_RDBFL17   	.equ	0xf00632c2	; Read Data and Bit Flip Register 17
MC34_RDBFL18   	.equ	0xf00632c4	; Read Data and Bit Flip Register 18
MC34_RDBFL19   	.equ	0xf00632c6	; Read Data and Bit Flip Register 19
MC34_RDBFL2    	.equ	0xf00632a4	; Read Data and Bit Flip Register 2
MC34_RDBFL20   	.equ	0xf00632c8	; Read Data and Bit Flip Register 20
MC34_RDBFL21   	.equ	0xf00632ca	; Read Data and Bit Flip Register 21
MC34_RDBFL22   	.equ	0xf00632cc	; Read Data and Bit Flip Register 22
MC34_RDBFL23   	.equ	0xf00632ce	; Read Data and Bit Flip Register 23
MC34_RDBFL24   	.equ	0xf00632d0	; Read Data and Bit Flip Register 24
MC34_RDBFL25   	.equ	0xf00632d2	; Read Data and Bit Flip Register 25
MC34_RDBFL26   	.equ	0xf00632d4	; Read Data and Bit Flip Register 26
MC34_RDBFL27   	.equ	0xf00632d6	; Read Data and Bit Flip Register 27
MC34_RDBFL28   	.equ	0xf00632d8	; Read Data and Bit Flip Register 28
MC34_RDBFL29   	.equ	0xf00632da	; Read Data and Bit Flip Register 29
MC34_RDBFL3    	.equ	0xf00632a6	; Read Data and Bit Flip Register 3
MC34_RDBFL30   	.equ	0xf00632dc	; Read Data and Bit Flip Register 30
MC34_RDBFL31   	.equ	0xf00632de	; Read Data and Bit Flip Register 31
MC34_RDBFL32   	.equ	0xf00632e0	; Read Data and Bit Flip Register 32
MC34_RDBFL33   	.equ	0xf00632e2	; Read Data and Bit Flip Register 33
MC34_RDBFL34   	.equ	0xf00632e4	; Read Data and Bit Flip Register 34
MC34_RDBFL35   	.equ	0xf00632e6	; Read Data and Bit Flip Register 35
MC34_RDBFL36   	.equ	0xf00632e8	; Read Data and Bit Flip Register 36
MC34_RDBFL37   	.equ	0xf00632ea	; Read Data and Bit Flip Register 37
MC34_RDBFL38   	.equ	0xf00632ec	; Read Data and Bit Flip Register 38
MC34_RDBFL39   	.equ	0xf00632ee	; Read Data and Bit Flip Register 39
MC34_RDBFL4    	.equ	0xf00632a8	; Read Data and Bit Flip Register 4
MC34_RDBFL5    	.equ	0xf00632aa	; Read Data and Bit Flip Register 5
MC34_RDBFL6    	.equ	0xf00632ac	; Read Data and Bit Flip Register 6
MC34_RDBFL7    	.equ	0xf00632ae	; Read Data and Bit Flip Register 7
MC34_RDBFL8    	.equ	0xf00632b0	; Read Data and Bit Flip Register 8
MC34_RDBFL9    	.equ	0xf00632b2	; Read Data and Bit Flip Register 9
MC34_REVID     	.equ	0xf006320c	; Revision ID Register
MC35_CONFIG0   	.equ	0xf0063300	; Configuration Register 0
MC35_CONFIG1   	.equ	0xf0063302	; Configuration Register 1
MC35_ECCD      	.equ	0xf0063310	; Memory ECC Detection Register
MC35_ECCS      	.equ	0xf006330e	; ECC Safety Register
MC35_ETRR0     	.equ	0xf0063312	; Error Tracking Register 0
MC35_ETRR1     	.equ	0xf0063314	; Error Tracking Register 1
MC35_ETRR2     	.equ	0xf0063316	; Error Tracking Register 2
MC35_ETRR3     	.equ	0xf0063318	; Error Tracking Register 3
MC35_ETRR4     	.equ	0xf006331a	; Error Tracking Register 4
MC35_MCONTROL  	.equ	0xf0063304	; MBIST Control Register
MC35_MSTATUS   	.equ	0xf0063306	; Status Register
MC35_RANGE     	.equ	0xf0063308	; Range Register, single address mode
MC35_RDBFL0    	.equ	0xf00633a0	; Read Data and Bit Flip Register 0
MC35_RDBFL1    	.equ	0xf00633a2	; Read Data and Bit Flip Register 1
MC35_RDBFL10   	.equ	0xf00633b4	; Read Data and Bit Flip Register 10
MC35_RDBFL11   	.equ	0xf00633b6	; Read Data and Bit Flip Register 11
MC35_RDBFL12   	.equ	0xf00633b8	; Read Data and Bit Flip Register 12
MC35_RDBFL13   	.equ	0xf00633ba	; Read Data and Bit Flip Register 13
MC35_RDBFL14   	.equ	0xf00633bc	; Read Data and Bit Flip Register 14
MC35_RDBFL15   	.equ	0xf00633be	; Read Data and Bit Flip Register 15
MC35_RDBFL16   	.equ	0xf00633c0	; Read Data and Bit Flip Register 16
MC35_RDBFL17   	.equ	0xf00633c2	; Read Data and Bit Flip Register 17
MC35_RDBFL18   	.equ	0xf00633c4	; Read Data and Bit Flip Register 18
MC35_RDBFL19   	.equ	0xf00633c6	; Read Data and Bit Flip Register 19
MC35_RDBFL2    	.equ	0xf00633a4	; Read Data and Bit Flip Register 2
MC35_RDBFL20   	.equ	0xf00633c8	; Read Data and Bit Flip Register 20
MC35_RDBFL21   	.equ	0xf00633ca	; Read Data and Bit Flip Register 21
MC35_RDBFL22   	.equ	0xf00633cc	; Read Data and Bit Flip Register 22
MC35_RDBFL23   	.equ	0xf00633ce	; Read Data and Bit Flip Register 23
MC35_RDBFL24   	.equ	0xf00633d0	; Read Data and Bit Flip Register 24
MC35_RDBFL25   	.equ	0xf00633d2	; Read Data and Bit Flip Register 25
MC35_RDBFL26   	.equ	0xf00633d4	; Read Data and Bit Flip Register 26
MC35_RDBFL27   	.equ	0xf00633d6	; Read Data and Bit Flip Register 27
MC35_RDBFL28   	.equ	0xf00633d8	; Read Data and Bit Flip Register 28
MC35_RDBFL29   	.equ	0xf00633da	; Read Data and Bit Flip Register 29
MC35_RDBFL3    	.equ	0xf00633a6	; Read Data and Bit Flip Register 3
MC35_RDBFL30   	.equ	0xf00633dc	; Read Data and Bit Flip Register 30
MC35_RDBFL31   	.equ	0xf00633de	; Read Data and Bit Flip Register 31
MC35_RDBFL32   	.equ	0xf00633e0	; Read Data and Bit Flip Register 32
MC35_RDBFL33   	.equ	0xf00633e2	; Read Data and Bit Flip Register 33
MC35_RDBFL34   	.equ	0xf00633e4	; Read Data and Bit Flip Register 34
MC35_RDBFL35   	.equ	0xf00633e6	; Read Data and Bit Flip Register 35
MC35_RDBFL36   	.equ	0xf00633e8	; Read Data and Bit Flip Register 36
MC35_RDBFL37   	.equ	0xf00633ea	; Read Data and Bit Flip Register 37
MC35_RDBFL38   	.equ	0xf00633ec	; Read Data and Bit Flip Register 38
MC35_RDBFL39   	.equ	0xf00633ee	; Read Data and Bit Flip Register 39
MC35_RDBFL4    	.equ	0xf00633a8	; Read Data and Bit Flip Register 4
MC35_RDBFL5    	.equ	0xf00633aa	; Read Data and Bit Flip Register 5
MC35_RDBFL6    	.equ	0xf00633ac	; Read Data and Bit Flip Register 6
MC35_RDBFL7    	.equ	0xf00633ae	; Read Data and Bit Flip Register 7
MC35_RDBFL8    	.equ	0xf00633b0	; Read Data and Bit Flip Register 8
MC35_RDBFL9    	.equ	0xf00633b2	; Read Data and Bit Flip Register 9
MC35_REVID     	.equ	0xf006330c	; Revision ID Register
MC36_CONFIG0   	.equ	0xf0063400	; Configuration Register 0
MC36_CONFIG1   	.equ	0xf0063402	; Configuration Register 1
MC36_ECCD      	.equ	0xf0063410	; Memory ECC Detection Register
MC36_ECCS      	.equ	0xf006340e	; ECC Safety Register
MC36_ETRR0     	.equ	0xf0063412	; Error Tracking Register 0
MC36_ETRR1     	.equ	0xf0063414	; Error Tracking Register 1
MC36_ETRR2     	.equ	0xf0063416	; Error Tracking Register 2
MC36_ETRR3     	.equ	0xf0063418	; Error Tracking Register 3
MC36_ETRR4     	.equ	0xf006341a	; Error Tracking Register 4
MC36_MCONTROL  	.equ	0xf0063404	; MBIST Control Register
MC36_MSTATUS   	.equ	0xf0063406	; Status Register
MC36_RANGE     	.equ	0xf0063408	; Range Register, single address mode
MC36_RDBFL0    	.equ	0xf00634a0	; Read Data and Bit Flip Register 0
MC36_RDBFL1    	.equ	0xf00634a2	; Read Data and Bit Flip Register 1
MC36_RDBFL10   	.equ	0xf00634b4	; Read Data and Bit Flip Register 10
MC36_RDBFL11   	.equ	0xf00634b6	; Read Data and Bit Flip Register 11
MC36_RDBFL12   	.equ	0xf00634b8	; Read Data and Bit Flip Register 12
MC36_RDBFL13   	.equ	0xf00634ba	; Read Data and Bit Flip Register 13
MC36_RDBFL14   	.equ	0xf00634bc	; Read Data and Bit Flip Register 14
MC36_RDBFL15   	.equ	0xf00634be	; Read Data and Bit Flip Register 15
MC36_RDBFL16   	.equ	0xf00634c0	; Read Data and Bit Flip Register 16
MC36_RDBFL17   	.equ	0xf00634c2	; Read Data and Bit Flip Register 17
MC36_RDBFL18   	.equ	0xf00634c4	; Read Data and Bit Flip Register 18
MC36_RDBFL19   	.equ	0xf00634c6	; Read Data and Bit Flip Register 19
MC36_RDBFL2    	.equ	0xf00634a4	; Read Data and Bit Flip Register 2
MC36_RDBFL20   	.equ	0xf00634c8	; Read Data and Bit Flip Register 20
MC36_RDBFL21   	.equ	0xf00634ca	; Read Data and Bit Flip Register 21
MC36_RDBFL22   	.equ	0xf00634cc	; Read Data and Bit Flip Register 22
MC36_RDBFL23   	.equ	0xf00634ce	; Read Data and Bit Flip Register 23
MC36_RDBFL24   	.equ	0xf00634d0	; Read Data and Bit Flip Register 24
MC36_RDBFL25   	.equ	0xf00634d2	; Read Data and Bit Flip Register 25
MC36_RDBFL26   	.equ	0xf00634d4	; Read Data and Bit Flip Register 26
MC36_RDBFL27   	.equ	0xf00634d6	; Read Data and Bit Flip Register 27
MC36_RDBFL28   	.equ	0xf00634d8	; Read Data and Bit Flip Register 28
MC36_RDBFL29   	.equ	0xf00634da	; Read Data and Bit Flip Register 29
MC36_RDBFL3    	.equ	0xf00634a6	; Read Data and Bit Flip Register 3
MC36_RDBFL30   	.equ	0xf00634dc	; Read Data and Bit Flip Register 30
MC36_RDBFL31   	.equ	0xf00634de	; Read Data and Bit Flip Register 31
MC36_RDBFL32   	.equ	0xf00634e0	; Read Data and Bit Flip Register 32
MC36_RDBFL33   	.equ	0xf00634e2	; Read Data and Bit Flip Register 33
MC36_RDBFL34   	.equ	0xf00634e4	; Read Data and Bit Flip Register 34
MC36_RDBFL35   	.equ	0xf00634e6	; Read Data and Bit Flip Register 35
MC36_RDBFL36   	.equ	0xf00634e8	; Read Data and Bit Flip Register 36
MC36_RDBFL37   	.equ	0xf00634ea	; Read Data and Bit Flip Register 37
MC36_RDBFL38   	.equ	0xf00634ec	; Read Data and Bit Flip Register 38
MC36_RDBFL39   	.equ	0xf00634ee	; Read Data and Bit Flip Register 39
MC36_RDBFL4    	.equ	0xf00634a8	; Read Data and Bit Flip Register 4
MC36_RDBFL5    	.equ	0xf00634aa	; Read Data and Bit Flip Register 5
MC36_RDBFL6    	.equ	0xf00634ac	; Read Data and Bit Flip Register 6
MC36_RDBFL7    	.equ	0xf00634ae	; Read Data and Bit Flip Register 7
MC36_RDBFL8    	.equ	0xf00634b0	; Read Data and Bit Flip Register 8
MC36_RDBFL9    	.equ	0xf00634b2	; Read Data and Bit Flip Register 9
MC36_REVID     	.equ	0xf006340c	; Revision ID Register
MC37_CONFIG0   	.equ	0xf0063500	; Configuration Register 0
MC37_CONFIG1   	.equ	0xf0063502	; Configuration Register 1
MC37_ECCD      	.equ	0xf0063510	; Memory ECC Detection Register
MC37_ECCS      	.equ	0xf006350e	; ECC Safety Register
MC37_ETRR0     	.equ	0xf0063512	; Error Tracking Register 0
MC37_ETRR1     	.equ	0xf0063514	; Error Tracking Register 1
MC37_ETRR2     	.equ	0xf0063516	; Error Tracking Register 2
MC37_ETRR3     	.equ	0xf0063518	; Error Tracking Register 3
MC37_ETRR4     	.equ	0xf006351a	; Error Tracking Register 4
MC37_MCONTROL  	.equ	0xf0063504	; MBIST Control Register
MC37_MSTATUS   	.equ	0xf0063506	; Status Register
MC37_RANGE     	.equ	0xf0063508	; Range Register, single address mode
MC37_RDBFL0    	.equ	0xf00635a0	; Read Data and Bit Flip Register 0
MC37_RDBFL1    	.equ	0xf00635a2	; Read Data and Bit Flip Register 1
MC37_RDBFL10   	.equ	0xf00635b4	; Read Data and Bit Flip Register 10
MC37_RDBFL11   	.equ	0xf00635b6	; Read Data and Bit Flip Register 11
MC37_RDBFL12   	.equ	0xf00635b8	; Read Data and Bit Flip Register 12
MC37_RDBFL13   	.equ	0xf00635ba	; Read Data and Bit Flip Register 13
MC37_RDBFL14   	.equ	0xf00635bc	; Read Data and Bit Flip Register 14
MC37_RDBFL15   	.equ	0xf00635be	; Read Data and Bit Flip Register 15
MC37_RDBFL16   	.equ	0xf00635c0	; Read Data and Bit Flip Register 16
MC37_RDBFL17   	.equ	0xf00635c2	; Read Data and Bit Flip Register 17
MC37_RDBFL18   	.equ	0xf00635c4	; Read Data and Bit Flip Register 18
MC37_RDBFL19   	.equ	0xf00635c6	; Read Data and Bit Flip Register 19
MC37_RDBFL2    	.equ	0xf00635a4	; Read Data and Bit Flip Register 2
MC37_RDBFL20   	.equ	0xf00635c8	; Read Data and Bit Flip Register 20
MC37_RDBFL21   	.equ	0xf00635ca	; Read Data and Bit Flip Register 21
MC37_RDBFL22   	.equ	0xf00635cc	; Read Data and Bit Flip Register 22
MC37_RDBFL23   	.equ	0xf00635ce	; Read Data and Bit Flip Register 23
MC37_RDBFL24   	.equ	0xf00635d0	; Read Data and Bit Flip Register 24
MC37_RDBFL25   	.equ	0xf00635d2	; Read Data and Bit Flip Register 25
MC37_RDBFL26   	.equ	0xf00635d4	; Read Data and Bit Flip Register 26
MC37_RDBFL27   	.equ	0xf00635d6	; Read Data and Bit Flip Register 27
MC37_RDBFL28   	.equ	0xf00635d8	; Read Data and Bit Flip Register 28
MC37_RDBFL29   	.equ	0xf00635da	; Read Data and Bit Flip Register 29
MC37_RDBFL3    	.equ	0xf00635a6	; Read Data and Bit Flip Register 3
MC37_RDBFL30   	.equ	0xf00635dc	; Read Data and Bit Flip Register 30
MC37_RDBFL31   	.equ	0xf00635de	; Read Data and Bit Flip Register 31
MC37_RDBFL32   	.equ	0xf00635e0	; Read Data and Bit Flip Register 32
MC37_RDBFL33   	.equ	0xf00635e2	; Read Data and Bit Flip Register 33
MC37_RDBFL34   	.equ	0xf00635e4	; Read Data and Bit Flip Register 34
MC37_RDBFL35   	.equ	0xf00635e6	; Read Data and Bit Flip Register 35
MC37_RDBFL36   	.equ	0xf00635e8	; Read Data and Bit Flip Register 36
MC37_RDBFL37   	.equ	0xf00635ea	; Read Data and Bit Flip Register 37
MC37_RDBFL38   	.equ	0xf00635ec	; Read Data and Bit Flip Register 38
MC37_RDBFL39   	.equ	0xf00635ee	; Read Data and Bit Flip Register 39
MC37_RDBFL4    	.equ	0xf00635a8	; Read Data and Bit Flip Register 4
MC37_RDBFL5    	.equ	0xf00635aa	; Read Data and Bit Flip Register 5
MC37_RDBFL6    	.equ	0xf00635ac	; Read Data and Bit Flip Register 6
MC37_RDBFL7    	.equ	0xf00635ae	; Read Data and Bit Flip Register 7
MC37_RDBFL8    	.equ	0xf00635b0	; Read Data and Bit Flip Register 8
MC37_RDBFL9    	.equ	0xf00635b2	; Read Data and Bit Flip Register 9
MC37_REVID     	.equ	0xf006350c	; Revision ID Register
MC38_CONFIG0   	.equ	0xf0063600	; Configuration Register 0
MC38_CONFIG1   	.equ	0xf0063602	; Configuration Register 1
MC38_ECCD      	.equ	0xf0063610	; Memory ECC Detection Register
MC38_ECCS      	.equ	0xf006360e	; ECC Safety Register
MC38_ETRR0     	.equ	0xf0063612	; Error Tracking Register 0
MC38_ETRR1     	.equ	0xf0063614	; Error Tracking Register 1
MC38_ETRR2     	.equ	0xf0063616	; Error Tracking Register 2
MC38_ETRR3     	.equ	0xf0063618	; Error Tracking Register 3
MC38_ETRR4     	.equ	0xf006361a	; Error Tracking Register 4
MC38_MCONTROL  	.equ	0xf0063604	; MBIST Control Register
MC38_MSTATUS   	.equ	0xf0063606	; Status Register
MC38_RANGE     	.equ	0xf0063608	; Range Register, single address mode
MC38_RDBFL0    	.equ	0xf00636a0	; Read Data and Bit Flip Register 0
MC38_RDBFL1    	.equ	0xf00636a2	; Read Data and Bit Flip Register 1
MC38_RDBFL10   	.equ	0xf00636b4	; Read Data and Bit Flip Register 10
MC38_RDBFL11   	.equ	0xf00636b6	; Read Data and Bit Flip Register 11
MC38_RDBFL12   	.equ	0xf00636b8	; Read Data and Bit Flip Register 12
MC38_RDBFL13   	.equ	0xf00636ba	; Read Data and Bit Flip Register 13
MC38_RDBFL14   	.equ	0xf00636bc	; Read Data and Bit Flip Register 14
MC38_RDBFL15   	.equ	0xf00636be	; Read Data and Bit Flip Register 15
MC38_RDBFL16   	.equ	0xf00636c0	; Read Data and Bit Flip Register 16
MC38_RDBFL17   	.equ	0xf00636c2	; Read Data and Bit Flip Register 17
MC38_RDBFL18   	.equ	0xf00636c4	; Read Data and Bit Flip Register 18
MC38_RDBFL19   	.equ	0xf00636c6	; Read Data and Bit Flip Register 19
MC38_RDBFL2    	.equ	0xf00636a4	; Read Data and Bit Flip Register 2
MC38_RDBFL20   	.equ	0xf00636c8	; Read Data and Bit Flip Register 20
MC38_RDBFL21   	.equ	0xf00636ca	; Read Data and Bit Flip Register 21
MC38_RDBFL22   	.equ	0xf00636cc	; Read Data and Bit Flip Register 22
MC38_RDBFL23   	.equ	0xf00636ce	; Read Data and Bit Flip Register 23
MC38_RDBFL24   	.equ	0xf00636d0	; Read Data and Bit Flip Register 24
MC38_RDBFL25   	.equ	0xf00636d2	; Read Data and Bit Flip Register 25
MC38_RDBFL26   	.equ	0xf00636d4	; Read Data and Bit Flip Register 26
MC38_RDBFL27   	.equ	0xf00636d6	; Read Data and Bit Flip Register 27
MC38_RDBFL28   	.equ	0xf00636d8	; Read Data and Bit Flip Register 28
MC38_RDBFL29   	.equ	0xf00636da	; Read Data and Bit Flip Register 29
MC38_RDBFL3    	.equ	0xf00636a6	; Read Data and Bit Flip Register 3
MC38_RDBFL30   	.equ	0xf00636dc	; Read Data and Bit Flip Register 30
MC38_RDBFL31   	.equ	0xf00636de	; Read Data and Bit Flip Register 31
MC38_RDBFL32   	.equ	0xf00636e0	; Read Data and Bit Flip Register 32
MC38_RDBFL33   	.equ	0xf00636e2	; Read Data and Bit Flip Register 33
MC38_RDBFL34   	.equ	0xf00636e4	; Read Data and Bit Flip Register 34
MC38_RDBFL35   	.equ	0xf00636e6	; Read Data and Bit Flip Register 35
MC38_RDBFL36   	.equ	0xf00636e8	; Read Data and Bit Flip Register 36
MC38_RDBFL37   	.equ	0xf00636ea	; Read Data and Bit Flip Register 37
MC38_RDBFL38   	.equ	0xf00636ec	; Read Data and Bit Flip Register 38
MC38_RDBFL39   	.equ	0xf00636ee	; Read Data and Bit Flip Register 39
MC38_RDBFL4    	.equ	0xf00636a8	; Read Data and Bit Flip Register 4
MC38_RDBFL5    	.equ	0xf00636aa	; Read Data and Bit Flip Register 5
MC38_RDBFL6    	.equ	0xf00636ac	; Read Data and Bit Flip Register 6
MC38_RDBFL7    	.equ	0xf00636ae	; Read Data and Bit Flip Register 7
MC38_RDBFL8    	.equ	0xf00636b0	; Read Data and Bit Flip Register 8
MC38_RDBFL9    	.equ	0xf00636b2	; Read Data and Bit Flip Register 9
MC38_REVID     	.equ	0xf006360c	; Revision ID Register
MC39_CONFIG0   	.equ	0xf0063700	; Configuration Register 0
MC39_CONFIG1   	.equ	0xf0063702	; Configuration Register 1
MC39_ECCD      	.equ	0xf0063710	; Memory ECC Detection Register
MC39_ECCS      	.equ	0xf006370e	; ECC Safety Register
MC39_ETRR0     	.equ	0xf0063712	; Error Tracking Register 0
MC39_ETRR1     	.equ	0xf0063714	; Error Tracking Register 1
MC39_ETRR2     	.equ	0xf0063716	; Error Tracking Register 2
MC39_ETRR3     	.equ	0xf0063718	; Error Tracking Register 3
MC39_ETRR4     	.equ	0xf006371a	; Error Tracking Register 4
MC39_MCONTROL  	.equ	0xf0063704	; MBIST Control Register
MC39_MSTATUS   	.equ	0xf0063706	; Status Register
MC39_RANGE     	.equ	0xf0063708	; Range Register, single address mode
MC39_RDBFL0    	.equ	0xf00637a0	; Read Data and Bit Flip Register 0
MC39_RDBFL1    	.equ	0xf00637a2	; Read Data and Bit Flip Register 1
MC39_RDBFL10   	.equ	0xf00637b4	; Read Data and Bit Flip Register 10
MC39_RDBFL11   	.equ	0xf00637b6	; Read Data and Bit Flip Register 11
MC39_RDBFL12   	.equ	0xf00637b8	; Read Data and Bit Flip Register 12
MC39_RDBFL13   	.equ	0xf00637ba	; Read Data and Bit Flip Register 13
MC39_RDBFL14   	.equ	0xf00637bc	; Read Data and Bit Flip Register 14
MC39_RDBFL15   	.equ	0xf00637be	; Read Data and Bit Flip Register 15
MC39_RDBFL16   	.equ	0xf00637c0	; Read Data and Bit Flip Register 16
MC39_RDBFL17   	.equ	0xf00637c2	; Read Data and Bit Flip Register 17
MC39_RDBFL18   	.equ	0xf00637c4	; Read Data and Bit Flip Register 18
MC39_RDBFL19   	.equ	0xf00637c6	; Read Data and Bit Flip Register 19
MC39_RDBFL2    	.equ	0xf00637a4	; Read Data and Bit Flip Register 2
MC39_RDBFL20   	.equ	0xf00637c8	; Read Data and Bit Flip Register 20
MC39_RDBFL21   	.equ	0xf00637ca	; Read Data and Bit Flip Register 21
MC39_RDBFL22   	.equ	0xf00637cc	; Read Data and Bit Flip Register 22
MC39_RDBFL23   	.equ	0xf00637ce	; Read Data and Bit Flip Register 23
MC39_RDBFL24   	.equ	0xf00637d0	; Read Data and Bit Flip Register 24
MC39_RDBFL25   	.equ	0xf00637d2	; Read Data and Bit Flip Register 25
MC39_RDBFL26   	.equ	0xf00637d4	; Read Data and Bit Flip Register 26
MC39_RDBFL27   	.equ	0xf00637d6	; Read Data and Bit Flip Register 27
MC39_RDBFL28   	.equ	0xf00637d8	; Read Data and Bit Flip Register 28
MC39_RDBFL29   	.equ	0xf00637da	; Read Data and Bit Flip Register 29
MC39_RDBFL3    	.equ	0xf00637a6	; Read Data and Bit Flip Register 3
MC39_RDBFL30   	.equ	0xf00637dc	; Read Data and Bit Flip Register 30
MC39_RDBFL31   	.equ	0xf00637de	; Read Data and Bit Flip Register 31
MC39_RDBFL32   	.equ	0xf00637e0	; Read Data and Bit Flip Register 32
MC39_RDBFL33   	.equ	0xf00637e2	; Read Data and Bit Flip Register 33
MC39_RDBFL34   	.equ	0xf00637e4	; Read Data and Bit Flip Register 34
MC39_RDBFL35   	.equ	0xf00637e6	; Read Data and Bit Flip Register 35
MC39_RDBFL36   	.equ	0xf00637e8	; Read Data and Bit Flip Register 36
MC39_RDBFL37   	.equ	0xf00637ea	; Read Data and Bit Flip Register 37
MC39_RDBFL38   	.equ	0xf00637ec	; Read Data and Bit Flip Register 38
MC39_RDBFL39   	.equ	0xf00637ee	; Read Data and Bit Flip Register 39
MC39_RDBFL4    	.equ	0xf00637a8	; Read Data and Bit Flip Register 4
MC39_RDBFL5    	.equ	0xf00637aa	; Read Data and Bit Flip Register 5
MC39_RDBFL6    	.equ	0xf00637ac	; Read Data and Bit Flip Register 6
MC39_RDBFL7    	.equ	0xf00637ae	; Read Data and Bit Flip Register 7
MC39_RDBFL8    	.equ	0xf00637b0	; Read Data and Bit Flip Register 8
MC39_RDBFL9    	.equ	0xf00637b2	; Read Data and Bit Flip Register 9
MC39_REVID     	.equ	0xf006370c	; Revision ID Register
MC3_CONFIG0    	.equ	0xf0061300	; Configuration Register 0
MC3_CONFIG1    	.equ	0xf0061302	; Configuration Register 1
MC3_ECCD       	.equ	0xf0061310	; Memory ECC Detection Register
MC3_ECCS       	.equ	0xf006130e	; ECC Safety Register
MC3_ETRR0      	.equ	0xf0061312	; Error Tracking Register 0
MC3_ETRR1      	.equ	0xf0061314	; Error Tracking Register 1
MC3_ETRR2      	.equ	0xf0061316	; Error Tracking Register 2
MC3_ETRR3      	.equ	0xf0061318	; Error Tracking Register 3
MC3_ETRR4      	.equ	0xf006131a	; Error Tracking Register 4
MC3_MCONTROL   	.equ	0xf0061304	; MBIST Control Register
MC3_MSTATUS    	.equ	0xf0061306	; Status Register
MC3_RANGE      	.equ	0xf0061308	; Range Register, single address mode
MC3_RDBFL0     	.equ	0xf00613a0	; Read Data and Bit Flip Register 0
MC3_RDBFL1     	.equ	0xf00613a2	; Read Data and Bit Flip Register 1
MC3_RDBFL10    	.equ	0xf00613b4	; Read Data and Bit Flip Register 10
MC3_RDBFL11    	.equ	0xf00613b6	; Read Data and Bit Flip Register 11
MC3_RDBFL12    	.equ	0xf00613b8	; Read Data and Bit Flip Register 12
MC3_RDBFL13    	.equ	0xf00613ba	; Read Data and Bit Flip Register 13
MC3_RDBFL14    	.equ	0xf00613bc	; Read Data and Bit Flip Register 14
MC3_RDBFL15    	.equ	0xf00613be	; Read Data and Bit Flip Register 15
MC3_RDBFL16    	.equ	0xf00613c0	; Read Data and Bit Flip Register 16
MC3_RDBFL17    	.equ	0xf00613c2	; Read Data and Bit Flip Register 17
MC3_RDBFL18    	.equ	0xf00613c4	; Read Data and Bit Flip Register 18
MC3_RDBFL19    	.equ	0xf00613c6	; Read Data and Bit Flip Register 19
MC3_RDBFL2     	.equ	0xf00613a4	; Read Data and Bit Flip Register 2
MC3_RDBFL20    	.equ	0xf00613c8	; Read Data and Bit Flip Register 20
MC3_RDBFL21    	.equ	0xf00613ca	; Read Data and Bit Flip Register 21
MC3_RDBFL22    	.equ	0xf00613cc	; Read Data and Bit Flip Register 22
MC3_RDBFL23    	.equ	0xf00613ce	; Read Data and Bit Flip Register 23
MC3_RDBFL24    	.equ	0xf00613d0	; Read Data and Bit Flip Register 24
MC3_RDBFL25    	.equ	0xf00613d2	; Read Data and Bit Flip Register 25
MC3_RDBFL26    	.equ	0xf00613d4	; Read Data and Bit Flip Register 26
MC3_RDBFL27    	.equ	0xf00613d6	; Read Data and Bit Flip Register 27
MC3_RDBFL28    	.equ	0xf00613d8	; Read Data and Bit Flip Register 28
MC3_RDBFL29    	.equ	0xf00613da	; Read Data and Bit Flip Register 29
MC3_RDBFL3     	.equ	0xf00613a6	; Read Data and Bit Flip Register 3
MC3_RDBFL30    	.equ	0xf00613dc	; Read Data and Bit Flip Register 30
MC3_RDBFL31    	.equ	0xf00613de	; Read Data and Bit Flip Register 31
MC3_RDBFL32    	.equ	0xf00613e0	; Read Data and Bit Flip Register 32
MC3_RDBFL33    	.equ	0xf00613e2	; Read Data and Bit Flip Register 33
MC3_RDBFL34    	.equ	0xf00613e4	; Read Data and Bit Flip Register 34
MC3_RDBFL35    	.equ	0xf00613e6	; Read Data and Bit Flip Register 35
MC3_RDBFL36    	.equ	0xf00613e8	; Read Data and Bit Flip Register 36
MC3_RDBFL37    	.equ	0xf00613ea	; Read Data and Bit Flip Register 37
MC3_RDBFL38    	.equ	0xf00613ec	; Read Data and Bit Flip Register 38
MC3_RDBFL39    	.equ	0xf00613ee	; Read Data and Bit Flip Register 39
MC3_RDBFL4     	.equ	0xf00613a8	; Read Data and Bit Flip Register 4
MC3_RDBFL5     	.equ	0xf00613aa	; Read Data and Bit Flip Register 5
MC3_RDBFL6     	.equ	0xf00613ac	; Read Data and Bit Flip Register 6
MC3_RDBFL7     	.equ	0xf00613ae	; Read Data and Bit Flip Register 7
MC3_RDBFL8     	.equ	0xf00613b0	; Read Data and Bit Flip Register 8
MC3_RDBFL9     	.equ	0xf00613b2	; Read Data and Bit Flip Register 9
MC3_REVID      	.equ	0xf006130c	; Revision ID Register
MC40_CONFIG0   	.equ	0xf0063800	; Configuration Register 0
MC40_CONFIG1   	.equ	0xf0063802	; Configuration Register 1
MC40_ECCD      	.equ	0xf0063810	; Memory ECC Detection Register
MC40_ECCS      	.equ	0xf006380e	; ECC Safety Register
MC40_ETRR0     	.equ	0xf0063812	; Error Tracking Register 0
MC40_ETRR1     	.equ	0xf0063814	; Error Tracking Register 1
MC40_ETRR2     	.equ	0xf0063816	; Error Tracking Register 2
MC40_ETRR3     	.equ	0xf0063818	; Error Tracking Register 3
MC40_ETRR4     	.equ	0xf006381a	; Error Tracking Register 4
MC40_MCONTROL  	.equ	0xf0063804	; MBIST Control Register
MC40_MSTATUS   	.equ	0xf0063806	; Status Register
MC40_RANGE     	.equ	0xf0063808	; Range Register, single address mode
MC40_RDBFL0    	.equ	0xf00638a0	; Read Data and Bit Flip Register 0
MC40_RDBFL1    	.equ	0xf00638a2	; Read Data and Bit Flip Register 1
MC40_RDBFL10   	.equ	0xf00638b4	; Read Data and Bit Flip Register 10
MC40_RDBFL11   	.equ	0xf00638b6	; Read Data and Bit Flip Register 11
MC40_RDBFL12   	.equ	0xf00638b8	; Read Data and Bit Flip Register 12
MC40_RDBFL13   	.equ	0xf00638ba	; Read Data and Bit Flip Register 13
MC40_RDBFL14   	.equ	0xf00638bc	; Read Data and Bit Flip Register 14
MC40_RDBFL15   	.equ	0xf00638be	; Read Data and Bit Flip Register 15
MC40_RDBFL16   	.equ	0xf00638c0	; Read Data and Bit Flip Register 16
MC40_RDBFL17   	.equ	0xf00638c2	; Read Data and Bit Flip Register 17
MC40_RDBFL18   	.equ	0xf00638c4	; Read Data and Bit Flip Register 18
MC40_RDBFL19   	.equ	0xf00638c6	; Read Data and Bit Flip Register 19
MC40_RDBFL2    	.equ	0xf00638a4	; Read Data and Bit Flip Register 2
MC40_RDBFL20   	.equ	0xf00638c8	; Read Data and Bit Flip Register 20
MC40_RDBFL21   	.equ	0xf00638ca	; Read Data and Bit Flip Register 21
MC40_RDBFL22   	.equ	0xf00638cc	; Read Data and Bit Flip Register 22
MC40_RDBFL23   	.equ	0xf00638ce	; Read Data and Bit Flip Register 23
MC40_RDBFL24   	.equ	0xf00638d0	; Read Data and Bit Flip Register 24
MC40_RDBFL25   	.equ	0xf00638d2	; Read Data and Bit Flip Register 25
MC40_RDBFL26   	.equ	0xf00638d4	; Read Data and Bit Flip Register 26
MC40_RDBFL27   	.equ	0xf00638d6	; Read Data and Bit Flip Register 27
MC40_RDBFL28   	.equ	0xf00638d8	; Read Data and Bit Flip Register 28
MC40_RDBFL29   	.equ	0xf00638da	; Read Data and Bit Flip Register 29
MC40_RDBFL3    	.equ	0xf00638a6	; Read Data and Bit Flip Register 3
MC40_RDBFL30   	.equ	0xf00638dc	; Read Data and Bit Flip Register 30
MC40_RDBFL31   	.equ	0xf00638de	; Read Data and Bit Flip Register 31
MC40_RDBFL32   	.equ	0xf00638e0	; Read Data and Bit Flip Register 32
MC40_RDBFL33   	.equ	0xf00638e2	; Read Data and Bit Flip Register 33
MC40_RDBFL34   	.equ	0xf00638e4	; Read Data and Bit Flip Register 34
MC40_RDBFL35   	.equ	0xf00638e6	; Read Data and Bit Flip Register 35
MC40_RDBFL36   	.equ	0xf00638e8	; Read Data and Bit Flip Register 36
MC40_RDBFL37   	.equ	0xf00638ea	; Read Data and Bit Flip Register 37
MC40_RDBFL38   	.equ	0xf00638ec	; Read Data and Bit Flip Register 38
MC40_RDBFL39   	.equ	0xf00638ee	; Read Data and Bit Flip Register 39
MC40_RDBFL4    	.equ	0xf00638a8	; Read Data and Bit Flip Register 4
MC40_RDBFL5    	.equ	0xf00638aa	; Read Data and Bit Flip Register 5
MC40_RDBFL6    	.equ	0xf00638ac	; Read Data and Bit Flip Register 6
MC40_RDBFL7    	.equ	0xf00638ae	; Read Data and Bit Flip Register 7
MC40_RDBFL8    	.equ	0xf00638b0	; Read Data and Bit Flip Register 8
MC40_RDBFL9    	.equ	0xf00638b2	; Read Data and Bit Flip Register 9
MC40_REVID     	.equ	0xf006380c	; Revision ID Register
MC41_CONFIG0   	.equ	0xf0063900	; Configuration Register 0
MC41_CONFIG1   	.equ	0xf0063902	; Configuration Register 1
MC41_ECCD      	.equ	0xf0063910	; Memory ECC Detection Register
MC41_ECCS      	.equ	0xf006390e	; ECC Safety Register
MC41_ETRR0     	.equ	0xf0063912	; Error Tracking Register 0
MC41_ETRR1     	.equ	0xf0063914	; Error Tracking Register 1
MC41_ETRR2     	.equ	0xf0063916	; Error Tracking Register 2
MC41_ETRR3     	.equ	0xf0063918	; Error Tracking Register 3
MC41_ETRR4     	.equ	0xf006391a	; Error Tracking Register 4
MC41_MCONTROL  	.equ	0xf0063904	; MBIST Control Register
MC41_MSTATUS   	.equ	0xf0063906	; Status Register
MC41_RANGE     	.equ	0xf0063908	; Range Register, single address mode
MC41_RDBFL0    	.equ	0xf00639a0	; Read Data and Bit Flip Register 0
MC41_RDBFL1    	.equ	0xf00639a2	; Read Data and Bit Flip Register 1
MC41_RDBFL10   	.equ	0xf00639b4	; Read Data and Bit Flip Register 10
MC41_RDBFL11   	.equ	0xf00639b6	; Read Data and Bit Flip Register 11
MC41_RDBFL12   	.equ	0xf00639b8	; Read Data and Bit Flip Register 12
MC41_RDBFL13   	.equ	0xf00639ba	; Read Data and Bit Flip Register 13
MC41_RDBFL14   	.equ	0xf00639bc	; Read Data and Bit Flip Register 14
MC41_RDBFL15   	.equ	0xf00639be	; Read Data and Bit Flip Register 15
MC41_RDBFL16   	.equ	0xf00639c0	; Read Data and Bit Flip Register 16
MC41_RDBFL17   	.equ	0xf00639c2	; Read Data and Bit Flip Register 17
MC41_RDBFL18   	.equ	0xf00639c4	; Read Data and Bit Flip Register 18
MC41_RDBFL19   	.equ	0xf00639c6	; Read Data and Bit Flip Register 19
MC41_RDBFL2    	.equ	0xf00639a4	; Read Data and Bit Flip Register 2
MC41_RDBFL20   	.equ	0xf00639c8	; Read Data and Bit Flip Register 20
MC41_RDBFL21   	.equ	0xf00639ca	; Read Data and Bit Flip Register 21
MC41_RDBFL22   	.equ	0xf00639cc	; Read Data and Bit Flip Register 22
MC41_RDBFL23   	.equ	0xf00639ce	; Read Data and Bit Flip Register 23
MC41_RDBFL24   	.equ	0xf00639d0	; Read Data and Bit Flip Register 24
MC41_RDBFL25   	.equ	0xf00639d2	; Read Data and Bit Flip Register 25
MC41_RDBFL26   	.equ	0xf00639d4	; Read Data and Bit Flip Register 26
MC41_RDBFL27   	.equ	0xf00639d6	; Read Data and Bit Flip Register 27
MC41_RDBFL28   	.equ	0xf00639d8	; Read Data and Bit Flip Register 28
MC41_RDBFL29   	.equ	0xf00639da	; Read Data and Bit Flip Register 29
MC41_RDBFL3    	.equ	0xf00639a6	; Read Data and Bit Flip Register 3
MC41_RDBFL30   	.equ	0xf00639dc	; Read Data and Bit Flip Register 30
MC41_RDBFL31   	.equ	0xf00639de	; Read Data and Bit Flip Register 31
MC41_RDBFL32   	.equ	0xf00639e0	; Read Data and Bit Flip Register 32
MC41_RDBFL33   	.equ	0xf00639e2	; Read Data and Bit Flip Register 33
MC41_RDBFL34   	.equ	0xf00639e4	; Read Data and Bit Flip Register 34
MC41_RDBFL35   	.equ	0xf00639e6	; Read Data and Bit Flip Register 35
MC41_RDBFL36   	.equ	0xf00639e8	; Read Data and Bit Flip Register 36
MC41_RDBFL37   	.equ	0xf00639ea	; Read Data and Bit Flip Register 37
MC41_RDBFL38   	.equ	0xf00639ec	; Read Data and Bit Flip Register 38
MC41_RDBFL39   	.equ	0xf00639ee	; Read Data and Bit Flip Register 39
MC41_RDBFL4    	.equ	0xf00639a8	; Read Data and Bit Flip Register 4
MC41_RDBFL5    	.equ	0xf00639aa	; Read Data and Bit Flip Register 5
MC41_RDBFL6    	.equ	0xf00639ac	; Read Data and Bit Flip Register 6
MC41_RDBFL7    	.equ	0xf00639ae	; Read Data and Bit Flip Register 7
MC41_RDBFL8    	.equ	0xf00639b0	; Read Data and Bit Flip Register 8
MC41_RDBFL9    	.equ	0xf00639b2	; Read Data and Bit Flip Register 9
MC41_REVID     	.equ	0xf006390c	; Revision ID Register
MC42_CONFIG0   	.equ	0xf0063a00	; Configuration Register 0
MC42_CONFIG1   	.equ	0xf0063a02	; Configuration Register 1
MC42_ECCD      	.equ	0xf0063a10	; Memory ECC Detection Register
MC42_ECCS      	.equ	0xf0063a0e	; ECC Safety Register
MC42_ETRR0     	.equ	0xf0063a12	; Error Tracking Register 0
MC42_ETRR1     	.equ	0xf0063a14	; Error Tracking Register 1
MC42_ETRR2     	.equ	0xf0063a16	; Error Tracking Register 2
MC42_ETRR3     	.equ	0xf0063a18	; Error Tracking Register 3
MC42_ETRR4     	.equ	0xf0063a1a	; Error Tracking Register 4
MC42_MCONTROL  	.equ	0xf0063a04	; MBIST Control Register
MC42_MSTATUS   	.equ	0xf0063a06	; Status Register
MC42_RANGE     	.equ	0xf0063a08	; Range Register, single address mode
MC42_RDBFL0    	.equ	0xf0063aa0	; Read Data and Bit Flip Register 0
MC42_RDBFL1    	.equ	0xf0063aa2	; Read Data and Bit Flip Register 1
MC42_RDBFL10   	.equ	0xf0063ab4	; Read Data and Bit Flip Register 10
MC42_RDBFL11   	.equ	0xf0063ab6	; Read Data and Bit Flip Register 11
MC42_RDBFL12   	.equ	0xf0063ab8	; Read Data and Bit Flip Register 12
MC42_RDBFL13   	.equ	0xf0063aba	; Read Data and Bit Flip Register 13
MC42_RDBFL14   	.equ	0xf0063abc	; Read Data and Bit Flip Register 14
MC42_RDBFL15   	.equ	0xf0063abe	; Read Data and Bit Flip Register 15
MC42_RDBFL16   	.equ	0xf0063ac0	; Read Data and Bit Flip Register 16
MC42_RDBFL17   	.equ	0xf0063ac2	; Read Data and Bit Flip Register 17
MC42_RDBFL18   	.equ	0xf0063ac4	; Read Data and Bit Flip Register 18
MC42_RDBFL19   	.equ	0xf0063ac6	; Read Data and Bit Flip Register 19
MC42_RDBFL2    	.equ	0xf0063aa4	; Read Data and Bit Flip Register 2
MC42_RDBFL20   	.equ	0xf0063ac8	; Read Data and Bit Flip Register 20
MC42_RDBFL21   	.equ	0xf0063aca	; Read Data and Bit Flip Register 21
MC42_RDBFL22   	.equ	0xf0063acc	; Read Data and Bit Flip Register 22
MC42_RDBFL23   	.equ	0xf0063ace	; Read Data and Bit Flip Register 23
MC42_RDBFL24   	.equ	0xf0063ad0	; Read Data and Bit Flip Register 24
MC42_RDBFL25   	.equ	0xf0063ad2	; Read Data and Bit Flip Register 25
MC42_RDBFL26   	.equ	0xf0063ad4	; Read Data and Bit Flip Register 26
MC42_RDBFL27   	.equ	0xf0063ad6	; Read Data and Bit Flip Register 27
MC42_RDBFL28   	.equ	0xf0063ad8	; Read Data and Bit Flip Register 28
MC42_RDBFL29   	.equ	0xf0063ada	; Read Data and Bit Flip Register 29
MC42_RDBFL3    	.equ	0xf0063aa6	; Read Data and Bit Flip Register 3
MC42_RDBFL30   	.equ	0xf0063adc	; Read Data and Bit Flip Register 30
MC42_RDBFL31   	.equ	0xf0063ade	; Read Data and Bit Flip Register 31
MC42_RDBFL32   	.equ	0xf0063ae0	; Read Data and Bit Flip Register 32
MC42_RDBFL33   	.equ	0xf0063ae2	; Read Data and Bit Flip Register 33
MC42_RDBFL34   	.equ	0xf0063ae4	; Read Data and Bit Flip Register 34
MC42_RDBFL35   	.equ	0xf0063ae6	; Read Data and Bit Flip Register 35
MC42_RDBFL36   	.equ	0xf0063ae8	; Read Data and Bit Flip Register 36
MC42_RDBFL37   	.equ	0xf0063aea	; Read Data and Bit Flip Register 37
MC42_RDBFL38   	.equ	0xf0063aec	; Read Data and Bit Flip Register 38
MC42_RDBFL39   	.equ	0xf0063aee	; Read Data and Bit Flip Register 39
MC42_RDBFL4    	.equ	0xf0063aa8	; Read Data and Bit Flip Register 4
MC42_RDBFL5    	.equ	0xf0063aaa	; Read Data and Bit Flip Register 5
MC42_RDBFL6    	.equ	0xf0063aac	; Read Data and Bit Flip Register 6
MC42_RDBFL7    	.equ	0xf0063aae	; Read Data and Bit Flip Register 7
MC42_RDBFL8    	.equ	0xf0063ab0	; Read Data and Bit Flip Register 8
MC42_RDBFL9    	.equ	0xf0063ab2	; Read Data and Bit Flip Register 9
MC42_REVID     	.equ	0xf0063a0c	; Revision ID Register
MC43_CONFIG0   	.equ	0xf0063b00	; Configuration Register 0
MC43_CONFIG1   	.equ	0xf0063b02	; Configuration Register 1
MC43_ECCD      	.equ	0xf0063b10	; Memory ECC Detection Register
MC43_ECCS      	.equ	0xf0063b0e	; ECC Safety Register
MC43_ETRR0     	.equ	0xf0063b12	; Error Tracking Register 0
MC43_ETRR1     	.equ	0xf0063b14	; Error Tracking Register 1
MC43_ETRR2     	.equ	0xf0063b16	; Error Tracking Register 2
MC43_ETRR3     	.equ	0xf0063b18	; Error Tracking Register 3
MC43_ETRR4     	.equ	0xf0063b1a	; Error Tracking Register 4
MC43_MCONTROL  	.equ	0xf0063b04	; MBIST Control Register
MC43_MSTATUS   	.equ	0xf0063b06	; Status Register
MC43_RANGE     	.equ	0xf0063b08	; Range Register, single address mode
MC43_RDBFL0    	.equ	0xf0063ba0	; Read Data and Bit Flip Register 0
MC43_RDBFL1    	.equ	0xf0063ba2	; Read Data and Bit Flip Register 1
MC43_RDBFL10   	.equ	0xf0063bb4	; Read Data and Bit Flip Register 10
MC43_RDBFL11   	.equ	0xf0063bb6	; Read Data and Bit Flip Register 11
MC43_RDBFL12   	.equ	0xf0063bb8	; Read Data and Bit Flip Register 12
MC43_RDBFL13   	.equ	0xf0063bba	; Read Data and Bit Flip Register 13
MC43_RDBFL14   	.equ	0xf0063bbc	; Read Data and Bit Flip Register 14
MC43_RDBFL15   	.equ	0xf0063bbe	; Read Data and Bit Flip Register 15
MC43_RDBFL16   	.equ	0xf0063bc0	; Read Data and Bit Flip Register 16
MC43_RDBFL17   	.equ	0xf0063bc2	; Read Data and Bit Flip Register 17
MC43_RDBFL18   	.equ	0xf0063bc4	; Read Data and Bit Flip Register 18
MC43_RDBFL19   	.equ	0xf0063bc6	; Read Data and Bit Flip Register 19
MC43_RDBFL2    	.equ	0xf0063ba4	; Read Data and Bit Flip Register 2
MC43_RDBFL20   	.equ	0xf0063bc8	; Read Data and Bit Flip Register 20
MC43_RDBFL21   	.equ	0xf0063bca	; Read Data and Bit Flip Register 21
MC43_RDBFL22   	.equ	0xf0063bcc	; Read Data and Bit Flip Register 22
MC43_RDBFL23   	.equ	0xf0063bce	; Read Data and Bit Flip Register 23
MC43_RDBFL24   	.equ	0xf0063bd0	; Read Data and Bit Flip Register 24
MC43_RDBFL25   	.equ	0xf0063bd2	; Read Data and Bit Flip Register 25
MC43_RDBFL26   	.equ	0xf0063bd4	; Read Data and Bit Flip Register 26
MC43_RDBFL27   	.equ	0xf0063bd6	; Read Data and Bit Flip Register 27
MC43_RDBFL28   	.equ	0xf0063bd8	; Read Data and Bit Flip Register 28
MC43_RDBFL29   	.equ	0xf0063bda	; Read Data and Bit Flip Register 29
MC43_RDBFL3    	.equ	0xf0063ba6	; Read Data and Bit Flip Register 3
MC43_RDBFL30   	.equ	0xf0063bdc	; Read Data and Bit Flip Register 30
MC43_RDBFL31   	.equ	0xf0063bde	; Read Data and Bit Flip Register 31
MC43_RDBFL32   	.equ	0xf0063be0	; Read Data and Bit Flip Register 32
MC43_RDBFL33   	.equ	0xf0063be2	; Read Data and Bit Flip Register 33
MC43_RDBFL34   	.equ	0xf0063be4	; Read Data and Bit Flip Register 34
MC43_RDBFL35   	.equ	0xf0063be6	; Read Data and Bit Flip Register 35
MC43_RDBFL36   	.equ	0xf0063be8	; Read Data and Bit Flip Register 36
MC43_RDBFL37   	.equ	0xf0063bea	; Read Data and Bit Flip Register 37
MC43_RDBFL38   	.equ	0xf0063bec	; Read Data and Bit Flip Register 38
MC43_RDBFL39   	.equ	0xf0063bee	; Read Data and Bit Flip Register 39
MC43_RDBFL4    	.equ	0xf0063ba8	; Read Data and Bit Flip Register 4
MC43_RDBFL5    	.equ	0xf0063baa	; Read Data and Bit Flip Register 5
MC43_RDBFL6    	.equ	0xf0063bac	; Read Data and Bit Flip Register 6
MC43_RDBFL7    	.equ	0xf0063bae	; Read Data and Bit Flip Register 7
MC43_RDBFL8    	.equ	0xf0063bb0	; Read Data and Bit Flip Register 8
MC43_RDBFL9    	.equ	0xf0063bb2	; Read Data and Bit Flip Register 9
MC43_REVID     	.equ	0xf0063b0c	; Revision ID Register
MC44_CONFIG0   	.equ	0xf0063c00	; Configuration Register 0
MC44_CONFIG1   	.equ	0xf0063c02	; Configuration Register 1
MC44_ECCD      	.equ	0xf0063c10	; Memory ECC Detection Register
MC44_ECCS      	.equ	0xf0063c0e	; ECC Safety Register
MC44_ETRR0     	.equ	0xf0063c12	; Error Tracking Register 0
MC44_ETRR1     	.equ	0xf0063c14	; Error Tracking Register 1
MC44_ETRR2     	.equ	0xf0063c16	; Error Tracking Register 2
MC44_ETRR3     	.equ	0xf0063c18	; Error Tracking Register 3
MC44_ETRR4     	.equ	0xf0063c1a	; Error Tracking Register 4
MC44_MCONTROL  	.equ	0xf0063c04	; MBIST Control Register
MC44_MSTATUS   	.equ	0xf0063c06	; Status Register
MC44_RANGE     	.equ	0xf0063c08	; Range Register, single address mode
MC44_RDBFL0    	.equ	0xf0063ca0	; Read Data and Bit Flip Register 0
MC44_RDBFL1    	.equ	0xf0063ca2	; Read Data and Bit Flip Register 1
MC44_RDBFL10   	.equ	0xf0063cb4	; Read Data and Bit Flip Register 10
MC44_RDBFL11   	.equ	0xf0063cb6	; Read Data and Bit Flip Register 11
MC44_RDBFL12   	.equ	0xf0063cb8	; Read Data and Bit Flip Register 12
MC44_RDBFL13   	.equ	0xf0063cba	; Read Data and Bit Flip Register 13
MC44_RDBFL14   	.equ	0xf0063cbc	; Read Data and Bit Flip Register 14
MC44_RDBFL15   	.equ	0xf0063cbe	; Read Data and Bit Flip Register 15
MC44_RDBFL16   	.equ	0xf0063cc0	; Read Data and Bit Flip Register 16
MC44_RDBFL17   	.equ	0xf0063cc2	; Read Data and Bit Flip Register 17
MC44_RDBFL18   	.equ	0xf0063cc4	; Read Data and Bit Flip Register 18
MC44_RDBFL19   	.equ	0xf0063cc6	; Read Data and Bit Flip Register 19
MC44_RDBFL2    	.equ	0xf0063ca4	; Read Data and Bit Flip Register 2
MC44_RDBFL20   	.equ	0xf0063cc8	; Read Data and Bit Flip Register 20
MC44_RDBFL21   	.equ	0xf0063cca	; Read Data and Bit Flip Register 21
MC44_RDBFL22   	.equ	0xf0063ccc	; Read Data and Bit Flip Register 22
MC44_RDBFL23   	.equ	0xf0063cce	; Read Data and Bit Flip Register 23
MC44_RDBFL24   	.equ	0xf0063cd0	; Read Data and Bit Flip Register 24
MC44_RDBFL25   	.equ	0xf0063cd2	; Read Data and Bit Flip Register 25
MC44_RDBFL26   	.equ	0xf0063cd4	; Read Data and Bit Flip Register 26
MC44_RDBFL27   	.equ	0xf0063cd6	; Read Data and Bit Flip Register 27
MC44_RDBFL28   	.equ	0xf0063cd8	; Read Data and Bit Flip Register 28
MC44_RDBFL29   	.equ	0xf0063cda	; Read Data and Bit Flip Register 29
MC44_RDBFL3    	.equ	0xf0063ca6	; Read Data and Bit Flip Register 3
MC44_RDBFL30   	.equ	0xf0063cdc	; Read Data and Bit Flip Register 30
MC44_RDBFL31   	.equ	0xf0063cde	; Read Data and Bit Flip Register 31
MC44_RDBFL32   	.equ	0xf0063ce0	; Read Data and Bit Flip Register 32
MC44_RDBFL33   	.equ	0xf0063ce2	; Read Data and Bit Flip Register 33
MC44_RDBFL34   	.equ	0xf0063ce4	; Read Data and Bit Flip Register 34
MC44_RDBFL35   	.equ	0xf0063ce6	; Read Data and Bit Flip Register 35
MC44_RDBFL36   	.equ	0xf0063ce8	; Read Data and Bit Flip Register 36
MC44_RDBFL37   	.equ	0xf0063cea	; Read Data and Bit Flip Register 37
MC44_RDBFL38   	.equ	0xf0063cec	; Read Data and Bit Flip Register 38
MC44_RDBFL39   	.equ	0xf0063cee	; Read Data and Bit Flip Register 39
MC44_RDBFL4    	.equ	0xf0063ca8	; Read Data and Bit Flip Register 4
MC44_RDBFL5    	.equ	0xf0063caa	; Read Data and Bit Flip Register 5
MC44_RDBFL6    	.equ	0xf0063cac	; Read Data and Bit Flip Register 6
MC44_RDBFL7    	.equ	0xf0063cae	; Read Data and Bit Flip Register 7
MC44_RDBFL8    	.equ	0xf0063cb0	; Read Data and Bit Flip Register 8
MC44_RDBFL9    	.equ	0xf0063cb2	; Read Data and Bit Flip Register 9
MC44_REVID     	.equ	0xf0063c0c	; Revision ID Register
MC45_CONFIG0   	.equ	0xf0063d00	; Configuration Register 0
MC45_CONFIG1   	.equ	0xf0063d02	; Configuration Register 1
MC45_ECCD      	.equ	0xf0063d10	; Memory ECC Detection Register
MC45_ECCS      	.equ	0xf0063d0e	; ECC Safety Register
MC45_ETRR0     	.equ	0xf0063d12	; Error Tracking Register 0
MC45_ETRR1     	.equ	0xf0063d14	; Error Tracking Register 1
MC45_ETRR2     	.equ	0xf0063d16	; Error Tracking Register 2
MC45_ETRR3     	.equ	0xf0063d18	; Error Tracking Register 3
MC45_ETRR4     	.equ	0xf0063d1a	; Error Tracking Register 4
MC45_MCONTROL  	.equ	0xf0063d04	; MBIST Control Register
MC45_MSTATUS   	.equ	0xf0063d06	; Status Register
MC45_RANGE     	.equ	0xf0063d08	; Range Register, single address mode
MC45_RDBFL0    	.equ	0xf0063da0	; Read Data and Bit Flip Register 0
MC45_RDBFL1    	.equ	0xf0063da2	; Read Data and Bit Flip Register 1
MC45_RDBFL10   	.equ	0xf0063db4	; Read Data and Bit Flip Register 10
MC45_RDBFL11   	.equ	0xf0063db6	; Read Data and Bit Flip Register 11
MC45_RDBFL12   	.equ	0xf0063db8	; Read Data and Bit Flip Register 12
MC45_RDBFL13   	.equ	0xf0063dba	; Read Data and Bit Flip Register 13
MC45_RDBFL14   	.equ	0xf0063dbc	; Read Data and Bit Flip Register 14
MC45_RDBFL15   	.equ	0xf0063dbe	; Read Data and Bit Flip Register 15
MC45_RDBFL16   	.equ	0xf0063dc0	; Read Data and Bit Flip Register 16
MC45_RDBFL17   	.equ	0xf0063dc2	; Read Data and Bit Flip Register 17
MC45_RDBFL18   	.equ	0xf0063dc4	; Read Data and Bit Flip Register 18
MC45_RDBFL19   	.equ	0xf0063dc6	; Read Data and Bit Flip Register 19
MC45_RDBFL2    	.equ	0xf0063da4	; Read Data and Bit Flip Register 2
MC45_RDBFL20   	.equ	0xf0063dc8	; Read Data and Bit Flip Register 20
MC45_RDBFL21   	.equ	0xf0063dca	; Read Data and Bit Flip Register 21
MC45_RDBFL22   	.equ	0xf0063dcc	; Read Data and Bit Flip Register 22
MC45_RDBFL23   	.equ	0xf0063dce	; Read Data and Bit Flip Register 23
MC45_RDBFL24   	.equ	0xf0063dd0	; Read Data and Bit Flip Register 24
MC45_RDBFL25   	.equ	0xf0063dd2	; Read Data and Bit Flip Register 25
MC45_RDBFL26   	.equ	0xf0063dd4	; Read Data and Bit Flip Register 26
MC45_RDBFL27   	.equ	0xf0063dd6	; Read Data and Bit Flip Register 27
MC45_RDBFL28   	.equ	0xf0063dd8	; Read Data and Bit Flip Register 28
MC45_RDBFL29   	.equ	0xf0063dda	; Read Data and Bit Flip Register 29
MC45_RDBFL3    	.equ	0xf0063da6	; Read Data and Bit Flip Register 3
MC45_RDBFL30   	.equ	0xf0063ddc	; Read Data and Bit Flip Register 30
MC45_RDBFL31   	.equ	0xf0063dde	; Read Data and Bit Flip Register 31
MC45_RDBFL32   	.equ	0xf0063de0	; Read Data and Bit Flip Register 32
MC45_RDBFL33   	.equ	0xf0063de2	; Read Data and Bit Flip Register 33
MC45_RDBFL34   	.equ	0xf0063de4	; Read Data and Bit Flip Register 34
MC45_RDBFL35   	.equ	0xf0063de6	; Read Data and Bit Flip Register 35
MC45_RDBFL36   	.equ	0xf0063de8	; Read Data and Bit Flip Register 36
MC45_RDBFL37   	.equ	0xf0063dea	; Read Data and Bit Flip Register 37
MC45_RDBFL38   	.equ	0xf0063dec	; Read Data and Bit Flip Register 38
MC45_RDBFL39   	.equ	0xf0063dee	; Read Data and Bit Flip Register 39
MC45_RDBFL4    	.equ	0xf0063da8	; Read Data and Bit Flip Register 4
MC45_RDBFL5    	.equ	0xf0063daa	; Read Data and Bit Flip Register 5
MC45_RDBFL6    	.equ	0xf0063dac	; Read Data and Bit Flip Register 6
MC45_RDBFL7    	.equ	0xf0063dae	; Read Data and Bit Flip Register 7
MC45_RDBFL8    	.equ	0xf0063db0	; Read Data and Bit Flip Register 8
MC45_RDBFL9    	.equ	0xf0063db2	; Read Data and Bit Flip Register 9
MC45_REVID     	.equ	0xf0063d0c	; Revision ID Register
MC46_CONFIG0   	.equ	0xf0063e00	; Configuration Register 0
MC46_CONFIG1   	.equ	0xf0063e02	; Configuration Register 1
MC46_ECCD      	.equ	0xf0063e10	; Memory ECC Detection Register
MC46_ECCS      	.equ	0xf0063e0e	; ECC Safety Register
MC46_ETRR0     	.equ	0xf0063e12	; Error Tracking Register 0
MC46_ETRR1     	.equ	0xf0063e14	; Error Tracking Register 1
MC46_ETRR2     	.equ	0xf0063e16	; Error Tracking Register 2
MC46_ETRR3     	.equ	0xf0063e18	; Error Tracking Register 3
MC46_ETRR4     	.equ	0xf0063e1a	; Error Tracking Register 4
MC46_MCONTROL  	.equ	0xf0063e04	; MBIST Control Register
MC46_MSTATUS   	.equ	0xf0063e06	; Status Register
MC46_RANGE     	.equ	0xf0063e08	; Range Register, single address mode
MC46_RDBFL0    	.equ	0xf0063ea0	; Read Data and Bit Flip Register 0
MC46_RDBFL1    	.equ	0xf0063ea2	; Read Data and Bit Flip Register 1
MC46_RDBFL10   	.equ	0xf0063eb4	; Read Data and Bit Flip Register 10
MC46_RDBFL11   	.equ	0xf0063eb6	; Read Data and Bit Flip Register 11
MC46_RDBFL12   	.equ	0xf0063eb8	; Read Data and Bit Flip Register 12
MC46_RDBFL13   	.equ	0xf0063eba	; Read Data and Bit Flip Register 13
MC46_RDBFL14   	.equ	0xf0063ebc	; Read Data and Bit Flip Register 14
MC46_RDBFL15   	.equ	0xf0063ebe	; Read Data and Bit Flip Register 15
MC46_RDBFL16   	.equ	0xf0063ec0	; Read Data and Bit Flip Register 16
MC46_RDBFL17   	.equ	0xf0063ec2	; Read Data and Bit Flip Register 17
MC46_RDBFL18   	.equ	0xf0063ec4	; Read Data and Bit Flip Register 18
MC46_RDBFL19   	.equ	0xf0063ec6	; Read Data and Bit Flip Register 19
MC46_RDBFL2    	.equ	0xf0063ea4	; Read Data and Bit Flip Register 2
MC46_RDBFL20   	.equ	0xf0063ec8	; Read Data and Bit Flip Register 20
MC46_RDBFL21   	.equ	0xf0063eca	; Read Data and Bit Flip Register 21
MC46_RDBFL22   	.equ	0xf0063ecc	; Read Data and Bit Flip Register 22
MC46_RDBFL23   	.equ	0xf0063ece	; Read Data and Bit Flip Register 23
MC46_RDBFL24   	.equ	0xf0063ed0	; Read Data and Bit Flip Register 24
MC46_RDBFL25   	.equ	0xf0063ed2	; Read Data and Bit Flip Register 25
MC46_RDBFL26   	.equ	0xf0063ed4	; Read Data and Bit Flip Register 26
MC46_RDBFL27   	.equ	0xf0063ed6	; Read Data and Bit Flip Register 27
MC46_RDBFL28   	.equ	0xf0063ed8	; Read Data and Bit Flip Register 28
MC46_RDBFL29   	.equ	0xf0063eda	; Read Data and Bit Flip Register 29
MC46_RDBFL3    	.equ	0xf0063ea6	; Read Data and Bit Flip Register 3
MC46_RDBFL30   	.equ	0xf0063edc	; Read Data and Bit Flip Register 30
MC46_RDBFL31   	.equ	0xf0063ede	; Read Data and Bit Flip Register 31
MC46_RDBFL32   	.equ	0xf0063ee0	; Read Data and Bit Flip Register 32
MC46_RDBFL33   	.equ	0xf0063ee2	; Read Data and Bit Flip Register 33
MC46_RDBFL34   	.equ	0xf0063ee4	; Read Data and Bit Flip Register 34
MC46_RDBFL35   	.equ	0xf0063ee6	; Read Data and Bit Flip Register 35
MC46_RDBFL36   	.equ	0xf0063ee8	; Read Data and Bit Flip Register 36
MC46_RDBFL37   	.equ	0xf0063eea	; Read Data and Bit Flip Register 37
MC46_RDBFL38   	.equ	0xf0063eec	; Read Data and Bit Flip Register 38
MC46_RDBFL39   	.equ	0xf0063eee	; Read Data and Bit Flip Register 39
MC46_RDBFL4    	.equ	0xf0063ea8	; Read Data and Bit Flip Register 4
MC46_RDBFL5    	.equ	0xf0063eaa	; Read Data and Bit Flip Register 5
MC46_RDBFL6    	.equ	0xf0063eac	; Read Data and Bit Flip Register 6
MC46_RDBFL7    	.equ	0xf0063eae	; Read Data and Bit Flip Register 7
MC46_RDBFL8    	.equ	0xf0063eb0	; Read Data and Bit Flip Register 8
MC46_RDBFL9    	.equ	0xf0063eb2	; Read Data and Bit Flip Register 9
MC46_REVID     	.equ	0xf0063e0c	; Revision ID Register
MC47_CONFIG0   	.equ	0xf0063f00	; Configuration Register 0
MC47_CONFIG1   	.equ	0xf0063f02	; Configuration Register 1
MC47_ECCD      	.equ	0xf0063f10	; Memory ECC Detection Register
MC47_ECCS      	.equ	0xf0063f0e	; ECC Safety Register
MC47_ETRR0     	.equ	0xf0063f12	; Error Tracking Register 0
MC47_ETRR1     	.equ	0xf0063f14	; Error Tracking Register 1
MC47_ETRR2     	.equ	0xf0063f16	; Error Tracking Register 2
MC47_ETRR3     	.equ	0xf0063f18	; Error Tracking Register 3
MC47_ETRR4     	.equ	0xf0063f1a	; Error Tracking Register 4
MC47_MCONTROL  	.equ	0xf0063f04	; MBIST Control Register
MC47_MSTATUS   	.equ	0xf0063f06	; Status Register
MC47_RANGE     	.equ	0xf0063f08	; Range Register, single address mode
MC47_RDBFL0    	.equ	0xf0063fa0	; Read Data and Bit Flip Register 0
MC47_RDBFL1    	.equ	0xf0063fa2	; Read Data and Bit Flip Register 1
MC47_RDBFL10   	.equ	0xf0063fb4	; Read Data and Bit Flip Register 10
MC47_RDBFL11   	.equ	0xf0063fb6	; Read Data and Bit Flip Register 11
MC47_RDBFL12   	.equ	0xf0063fb8	; Read Data and Bit Flip Register 12
MC47_RDBFL13   	.equ	0xf0063fba	; Read Data and Bit Flip Register 13
MC47_RDBFL14   	.equ	0xf0063fbc	; Read Data and Bit Flip Register 14
MC47_RDBFL15   	.equ	0xf0063fbe	; Read Data and Bit Flip Register 15
MC47_RDBFL16   	.equ	0xf0063fc0	; Read Data and Bit Flip Register 16
MC47_RDBFL17   	.equ	0xf0063fc2	; Read Data and Bit Flip Register 17
MC47_RDBFL18   	.equ	0xf0063fc4	; Read Data and Bit Flip Register 18
MC47_RDBFL19   	.equ	0xf0063fc6	; Read Data and Bit Flip Register 19
MC47_RDBFL2    	.equ	0xf0063fa4	; Read Data and Bit Flip Register 2
MC47_RDBFL20   	.equ	0xf0063fc8	; Read Data and Bit Flip Register 20
MC47_RDBFL21   	.equ	0xf0063fca	; Read Data and Bit Flip Register 21
MC47_RDBFL22   	.equ	0xf0063fcc	; Read Data and Bit Flip Register 22
MC47_RDBFL23   	.equ	0xf0063fce	; Read Data and Bit Flip Register 23
MC47_RDBFL24   	.equ	0xf0063fd0	; Read Data and Bit Flip Register 24
MC47_RDBFL25   	.equ	0xf0063fd2	; Read Data and Bit Flip Register 25
MC47_RDBFL26   	.equ	0xf0063fd4	; Read Data and Bit Flip Register 26
MC47_RDBFL27   	.equ	0xf0063fd6	; Read Data and Bit Flip Register 27
MC47_RDBFL28   	.equ	0xf0063fd8	; Read Data and Bit Flip Register 28
MC47_RDBFL29   	.equ	0xf0063fda	; Read Data and Bit Flip Register 29
MC47_RDBFL3    	.equ	0xf0063fa6	; Read Data and Bit Flip Register 3
MC47_RDBFL30   	.equ	0xf0063fdc	; Read Data and Bit Flip Register 30
MC47_RDBFL31   	.equ	0xf0063fde	; Read Data and Bit Flip Register 31
MC47_RDBFL32   	.equ	0xf0063fe0	; Read Data and Bit Flip Register 32
MC47_RDBFL33   	.equ	0xf0063fe2	; Read Data and Bit Flip Register 33
MC47_RDBFL34   	.equ	0xf0063fe4	; Read Data and Bit Flip Register 34
MC47_RDBFL35   	.equ	0xf0063fe6	; Read Data and Bit Flip Register 35
MC47_RDBFL36   	.equ	0xf0063fe8	; Read Data and Bit Flip Register 36
MC47_RDBFL37   	.equ	0xf0063fea	; Read Data and Bit Flip Register 37
MC47_RDBFL38   	.equ	0xf0063fec	; Read Data and Bit Flip Register 38
MC47_RDBFL39   	.equ	0xf0063fee	; Read Data and Bit Flip Register 39
MC47_RDBFL4    	.equ	0xf0063fa8	; Read Data and Bit Flip Register 4
MC47_RDBFL5    	.equ	0xf0063faa	; Read Data and Bit Flip Register 5
MC47_RDBFL6    	.equ	0xf0063fac	; Read Data and Bit Flip Register 6
MC47_RDBFL7    	.equ	0xf0063fae	; Read Data and Bit Flip Register 7
MC47_RDBFL8    	.equ	0xf0063fb0	; Read Data and Bit Flip Register 8
MC47_RDBFL9    	.equ	0xf0063fb2	; Read Data and Bit Flip Register 9
MC47_REVID     	.equ	0xf0063f0c	; Revision ID Register
MC48_CONFIG0   	.equ	0xf0064000	; Configuration Register 0
MC48_CONFIG1   	.equ	0xf0064002	; Configuration Register 1
MC48_ECCD      	.equ	0xf0064010	; Memory ECC Detection Register
MC48_ECCS      	.equ	0xf006400e	; ECC Safety Register
MC48_ETRR0     	.equ	0xf0064012	; Error Tracking Register 0
MC48_ETRR1     	.equ	0xf0064014	; Error Tracking Register 1
MC48_ETRR2     	.equ	0xf0064016	; Error Tracking Register 2
MC48_ETRR3     	.equ	0xf0064018	; Error Tracking Register 3
MC48_ETRR4     	.equ	0xf006401a	; Error Tracking Register 4
MC48_MCONTROL  	.equ	0xf0064004	; MBIST Control Register
MC48_MSTATUS   	.equ	0xf0064006	; Status Register
MC48_RANGE     	.equ	0xf0064008	; Range Register, single address mode
MC48_RDBFL0    	.equ	0xf00640a0	; Read Data and Bit Flip Register 0
MC48_RDBFL1    	.equ	0xf00640a2	; Read Data and Bit Flip Register 1
MC48_RDBFL10   	.equ	0xf00640b4	; Read Data and Bit Flip Register 10
MC48_RDBFL11   	.equ	0xf00640b6	; Read Data and Bit Flip Register 11
MC48_RDBFL12   	.equ	0xf00640b8	; Read Data and Bit Flip Register 12
MC48_RDBFL13   	.equ	0xf00640ba	; Read Data and Bit Flip Register 13
MC48_RDBFL14   	.equ	0xf00640bc	; Read Data and Bit Flip Register 14
MC48_RDBFL15   	.equ	0xf00640be	; Read Data and Bit Flip Register 15
MC48_RDBFL16   	.equ	0xf00640c0	; Read Data and Bit Flip Register 16
MC48_RDBFL17   	.equ	0xf00640c2	; Read Data and Bit Flip Register 17
MC48_RDBFL18   	.equ	0xf00640c4	; Read Data and Bit Flip Register 18
MC48_RDBFL19   	.equ	0xf00640c6	; Read Data and Bit Flip Register 19
MC48_RDBFL2    	.equ	0xf00640a4	; Read Data and Bit Flip Register 2
MC48_RDBFL20   	.equ	0xf00640c8	; Read Data and Bit Flip Register 20
MC48_RDBFL21   	.equ	0xf00640ca	; Read Data and Bit Flip Register 21
MC48_RDBFL22   	.equ	0xf00640cc	; Read Data and Bit Flip Register 22
MC48_RDBFL23   	.equ	0xf00640ce	; Read Data and Bit Flip Register 23
MC48_RDBFL24   	.equ	0xf00640d0	; Read Data and Bit Flip Register 24
MC48_RDBFL25   	.equ	0xf00640d2	; Read Data and Bit Flip Register 25
MC48_RDBFL26   	.equ	0xf00640d4	; Read Data and Bit Flip Register 26
MC48_RDBFL27   	.equ	0xf00640d6	; Read Data and Bit Flip Register 27
MC48_RDBFL28   	.equ	0xf00640d8	; Read Data and Bit Flip Register 28
MC48_RDBFL29   	.equ	0xf00640da	; Read Data and Bit Flip Register 29
MC48_RDBFL3    	.equ	0xf00640a6	; Read Data and Bit Flip Register 3
MC48_RDBFL30   	.equ	0xf00640dc	; Read Data and Bit Flip Register 30
MC48_RDBFL31   	.equ	0xf00640de	; Read Data and Bit Flip Register 31
MC48_RDBFL32   	.equ	0xf00640e0	; Read Data and Bit Flip Register 32
MC48_RDBFL33   	.equ	0xf00640e2	; Read Data and Bit Flip Register 33
MC48_RDBFL34   	.equ	0xf00640e4	; Read Data and Bit Flip Register 34
MC48_RDBFL35   	.equ	0xf00640e6	; Read Data and Bit Flip Register 35
MC48_RDBFL36   	.equ	0xf00640e8	; Read Data and Bit Flip Register 36
MC48_RDBFL37   	.equ	0xf00640ea	; Read Data and Bit Flip Register 37
MC48_RDBFL38   	.equ	0xf00640ec	; Read Data and Bit Flip Register 38
MC48_RDBFL39   	.equ	0xf00640ee	; Read Data and Bit Flip Register 39
MC48_RDBFL4    	.equ	0xf00640a8	; Read Data and Bit Flip Register 4
MC48_RDBFL5    	.equ	0xf00640aa	; Read Data and Bit Flip Register 5
MC48_RDBFL6    	.equ	0xf00640ac	; Read Data and Bit Flip Register 6
MC48_RDBFL7    	.equ	0xf00640ae	; Read Data and Bit Flip Register 7
MC48_RDBFL8    	.equ	0xf00640b0	; Read Data and Bit Flip Register 8
MC48_RDBFL9    	.equ	0xf00640b2	; Read Data and Bit Flip Register 9
MC48_REVID     	.equ	0xf006400c	; Revision ID Register
MC49_CONFIG0   	.equ	0xf0064100	; Configuration Register 0
MC49_CONFIG1   	.equ	0xf0064102	; Configuration Register 1
MC49_ECCD      	.equ	0xf0064110	; Memory ECC Detection Register
MC49_ECCS      	.equ	0xf006410e	; ECC Safety Register
MC49_ETRR0     	.equ	0xf0064112	; Error Tracking Register 0
MC49_ETRR1     	.equ	0xf0064114	; Error Tracking Register 1
MC49_ETRR2     	.equ	0xf0064116	; Error Tracking Register 2
MC49_ETRR3     	.equ	0xf0064118	; Error Tracking Register 3
MC49_ETRR4     	.equ	0xf006411a	; Error Tracking Register 4
MC49_MCONTROL  	.equ	0xf0064104	; MBIST Control Register
MC49_MSTATUS   	.equ	0xf0064106	; Status Register
MC49_RANGE     	.equ	0xf0064108	; Range Register, single address mode
MC49_RDBFL0    	.equ	0xf00641a0	; Read Data and Bit Flip Register 0
MC49_RDBFL1    	.equ	0xf00641a2	; Read Data and Bit Flip Register 1
MC49_RDBFL10   	.equ	0xf00641b4	; Read Data and Bit Flip Register 10
MC49_RDBFL11   	.equ	0xf00641b6	; Read Data and Bit Flip Register 11
MC49_RDBFL12   	.equ	0xf00641b8	; Read Data and Bit Flip Register 12
MC49_RDBFL13   	.equ	0xf00641ba	; Read Data and Bit Flip Register 13
MC49_RDBFL14   	.equ	0xf00641bc	; Read Data and Bit Flip Register 14
MC49_RDBFL15   	.equ	0xf00641be	; Read Data and Bit Flip Register 15
MC49_RDBFL16   	.equ	0xf00641c0	; Read Data and Bit Flip Register 16
MC49_RDBFL17   	.equ	0xf00641c2	; Read Data and Bit Flip Register 17
MC49_RDBFL18   	.equ	0xf00641c4	; Read Data and Bit Flip Register 18
MC49_RDBFL19   	.equ	0xf00641c6	; Read Data and Bit Flip Register 19
MC49_RDBFL2    	.equ	0xf00641a4	; Read Data and Bit Flip Register 2
MC49_RDBFL20   	.equ	0xf00641c8	; Read Data and Bit Flip Register 20
MC49_RDBFL21   	.equ	0xf00641ca	; Read Data and Bit Flip Register 21
MC49_RDBFL22   	.equ	0xf00641cc	; Read Data and Bit Flip Register 22
MC49_RDBFL23   	.equ	0xf00641ce	; Read Data and Bit Flip Register 23
MC49_RDBFL24   	.equ	0xf00641d0	; Read Data and Bit Flip Register 24
MC49_RDBFL25   	.equ	0xf00641d2	; Read Data and Bit Flip Register 25
MC49_RDBFL26   	.equ	0xf00641d4	; Read Data and Bit Flip Register 26
MC49_RDBFL27   	.equ	0xf00641d6	; Read Data and Bit Flip Register 27
MC49_RDBFL28   	.equ	0xf00641d8	; Read Data and Bit Flip Register 28
MC49_RDBFL29   	.equ	0xf00641da	; Read Data and Bit Flip Register 29
MC49_RDBFL3    	.equ	0xf00641a6	; Read Data and Bit Flip Register 3
MC49_RDBFL30   	.equ	0xf00641dc	; Read Data and Bit Flip Register 30
MC49_RDBFL31   	.equ	0xf00641de	; Read Data and Bit Flip Register 31
MC49_RDBFL32   	.equ	0xf00641e0	; Read Data and Bit Flip Register 32
MC49_RDBFL33   	.equ	0xf00641e2	; Read Data and Bit Flip Register 33
MC49_RDBFL34   	.equ	0xf00641e4	; Read Data and Bit Flip Register 34
MC49_RDBFL35   	.equ	0xf00641e6	; Read Data and Bit Flip Register 35
MC49_RDBFL36   	.equ	0xf00641e8	; Read Data and Bit Flip Register 36
MC49_RDBFL37   	.equ	0xf00641ea	; Read Data and Bit Flip Register 37
MC49_RDBFL38   	.equ	0xf00641ec	; Read Data and Bit Flip Register 38
MC49_RDBFL39   	.equ	0xf00641ee	; Read Data and Bit Flip Register 39
MC49_RDBFL4    	.equ	0xf00641a8	; Read Data and Bit Flip Register 4
MC49_RDBFL5    	.equ	0xf00641aa	; Read Data and Bit Flip Register 5
MC49_RDBFL6    	.equ	0xf00641ac	; Read Data and Bit Flip Register 6
MC49_RDBFL7    	.equ	0xf00641ae	; Read Data and Bit Flip Register 7
MC49_RDBFL8    	.equ	0xf00641b0	; Read Data and Bit Flip Register 8
MC49_RDBFL9    	.equ	0xf00641b2	; Read Data and Bit Flip Register 9
MC49_REVID     	.equ	0xf006410c	; Revision ID Register
MC4_CONFIG0    	.equ	0xf0061400	; Configuration Register 0
MC4_CONFIG1    	.equ	0xf0061402	; Configuration Register 1
MC4_ECCD       	.equ	0xf0061410	; Memory ECC Detection Register
MC4_ECCS       	.equ	0xf006140e	; ECC Safety Register
MC4_ETRR0      	.equ	0xf0061412	; Error Tracking Register 0
MC4_ETRR1      	.equ	0xf0061414	; Error Tracking Register 1
MC4_ETRR2      	.equ	0xf0061416	; Error Tracking Register 2
MC4_ETRR3      	.equ	0xf0061418	; Error Tracking Register 3
MC4_ETRR4      	.equ	0xf006141a	; Error Tracking Register 4
MC4_MCONTROL   	.equ	0xf0061404	; MBIST Control Register
MC4_MSTATUS    	.equ	0xf0061406	; Status Register
MC4_RANGE      	.equ	0xf0061408	; Range Register, single address mode
MC4_RDBFL0     	.equ	0xf00614a0	; Read Data and Bit Flip Register 0
MC4_RDBFL1     	.equ	0xf00614a2	; Read Data and Bit Flip Register 1
MC4_RDBFL10    	.equ	0xf00614b4	; Read Data and Bit Flip Register 10
MC4_RDBFL11    	.equ	0xf00614b6	; Read Data and Bit Flip Register 11
MC4_RDBFL12    	.equ	0xf00614b8	; Read Data and Bit Flip Register 12
MC4_RDBFL13    	.equ	0xf00614ba	; Read Data and Bit Flip Register 13
MC4_RDBFL14    	.equ	0xf00614bc	; Read Data and Bit Flip Register 14
MC4_RDBFL15    	.equ	0xf00614be	; Read Data and Bit Flip Register 15
MC4_RDBFL16    	.equ	0xf00614c0	; Read Data and Bit Flip Register 16
MC4_RDBFL17    	.equ	0xf00614c2	; Read Data and Bit Flip Register 17
MC4_RDBFL18    	.equ	0xf00614c4	; Read Data and Bit Flip Register 18
MC4_RDBFL19    	.equ	0xf00614c6	; Read Data and Bit Flip Register 19
MC4_RDBFL2     	.equ	0xf00614a4	; Read Data and Bit Flip Register 2
MC4_RDBFL20    	.equ	0xf00614c8	; Read Data and Bit Flip Register 20
MC4_RDBFL21    	.equ	0xf00614ca	; Read Data and Bit Flip Register 21
MC4_RDBFL22    	.equ	0xf00614cc	; Read Data and Bit Flip Register 22
MC4_RDBFL23    	.equ	0xf00614ce	; Read Data and Bit Flip Register 23
MC4_RDBFL24    	.equ	0xf00614d0	; Read Data and Bit Flip Register 24
MC4_RDBFL25    	.equ	0xf00614d2	; Read Data and Bit Flip Register 25
MC4_RDBFL26    	.equ	0xf00614d4	; Read Data and Bit Flip Register 26
MC4_RDBFL27    	.equ	0xf00614d6	; Read Data and Bit Flip Register 27
MC4_RDBFL28    	.equ	0xf00614d8	; Read Data and Bit Flip Register 28
MC4_RDBFL29    	.equ	0xf00614da	; Read Data and Bit Flip Register 29
MC4_RDBFL3     	.equ	0xf00614a6	; Read Data and Bit Flip Register 3
MC4_RDBFL30    	.equ	0xf00614dc	; Read Data and Bit Flip Register 30
MC4_RDBFL31    	.equ	0xf00614de	; Read Data and Bit Flip Register 31
MC4_RDBFL32    	.equ	0xf00614e0	; Read Data and Bit Flip Register 32
MC4_RDBFL33    	.equ	0xf00614e2	; Read Data and Bit Flip Register 33
MC4_RDBFL34    	.equ	0xf00614e4	; Read Data and Bit Flip Register 34
MC4_RDBFL35    	.equ	0xf00614e6	; Read Data and Bit Flip Register 35
MC4_RDBFL36    	.equ	0xf00614e8	; Read Data and Bit Flip Register 36
MC4_RDBFL37    	.equ	0xf00614ea	; Read Data and Bit Flip Register 37
MC4_RDBFL38    	.equ	0xf00614ec	; Read Data and Bit Flip Register 38
MC4_RDBFL39    	.equ	0xf00614ee	; Read Data and Bit Flip Register 39
MC4_RDBFL4     	.equ	0xf00614a8	; Read Data and Bit Flip Register 4
MC4_RDBFL5     	.equ	0xf00614aa	; Read Data and Bit Flip Register 5
MC4_RDBFL6     	.equ	0xf00614ac	; Read Data and Bit Flip Register 6
MC4_RDBFL7     	.equ	0xf00614ae	; Read Data and Bit Flip Register 7
MC4_RDBFL8     	.equ	0xf00614b0	; Read Data and Bit Flip Register 8
MC4_RDBFL9     	.equ	0xf00614b2	; Read Data and Bit Flip Register 9
MC4_REVID      	.equ	0xf006140c	; Revision ID Register
MC50_CONFIG0   	.equ	0xf0064200	; Configuration Register 0
MC50_CONFIG1   	.equ	0xf0064202	; Configuration Register 1
MC50_ECCD      	.equ	0xf0064210	; Memory ECC Detection Register
MC50_ECCS      	.equ	0xf006420e	; ECC Safety Register
MC50_ETRR0     	.equ	0xf0064212	; Error Tracking Register 0
MC50_ETRR1     	.equ	0xf0064214	; Error Tracking Register 1
MC50_ETRR2     	.equ	0xf0064216	; Error Tracking Register 2
MC50_ETRR3     	.equ	0xf0064218	; Error Tracking Register 3
MC50_ETRR4     	.equ	0xf006421a	; Error Tracking Register 4
MC50_MCONTROL  	.equ	0xf0064204	; MBIST Control Register
MC50_MSTATUS   	.equ	0xf0064206	; Status Register
MC50_RANGE     	.equ	0xf0064208	; Range Register, single address mode
MC50_RDBFL0    	.equ	0xf00642a0	; Read Data and Bit Flip Register 0
MC50_RDBFL1    	.equ	0xf00642a2	; Read Data and Bit Flip Register 1
MC50_RDBFL10   	.equ	0xf00642b4	; Read Data and Bit Flip Register 10
MC50_RDBFL11   	.equ	0xf00642b6	; Read Data and Bit Flip Register 11
MC50_RDBFL12   	.equ	0xf00642b8	; Read Data and Bit Flip Register 12
MC50_RDBFL13   	.equ	0xf00642ba	; Read Data and Bit Flip Register 13
MC50_RDBFL14   	.equ	0xf00642bc	; Read Data and Bit Flip Register 14
MC50_RDBFL15   	.equ	0xf00642be	; Read Data and Bit Flip Register 15
MC50_RDBFL16   	.equ	0xf00642c0	; Read Data and Bit Flip Register 16
MC50_RDBFL17   	.equ	0xf00642c2	; Read Data and Bit Flip Register 17
MC50_RDBFL18   	.equ	0xf00642c4	; Read Data and Bit Flip Register 18
MC50_RDBFL19   	.equ	0xf00642c6	; Read Data and Bit Flip Register 19
MC50_RDBFL2    	.equ	0xf00642a4	; Read Data and Bit Flip Register 2
MC50_RDBFL20   	.equ	0xf00642c8	; Read Data and Bit Flip Register 20
MC50_RDBFL21   	.equ	0xf00642ca	; Read Data and Bit Flip Register 21
MC50_RDBFL22   	.equ	0xf00642cc	; Read Data and Bit Flip Register 22
MC50_RDBFL23   	.equ	0xf00642ce	; Read Data and Bit Flip Register 23
MC50_RDBFL24   	.equ	0xf00642d0	; Read Data and Bit Flip Register 24
MC50_RDBFL25   	.equ	0xf00642d2	; Read Data and Bit Flip Register 25
MC50_RDBFL26   	.equ	0xf00642d4	; Read Data and Bit Flip Register 26
MC50_RDBFL27   	.equ	0xf00642d6	; Read Data and Bit Flip Register 27
MC50_RDBFL28   	.equ	0xf00642d8	; Read Data and Bit Flip Register 28
MC50_RDBFL29   	.equ	0xf00642da	; Read Data and Bit Flip Register 29
MC50_RDBFL3    	.equ	0xf00642a6	; Read Data and Bit Flip Register 3
MC50_RDBFL30   	.equ	0xf00642dc	; Read Data and Bit Flip Register 30
MC50_RDBFL31   	.equ	0xf00642de	; Read Data and Bit Flip Register 31
MC50_RDBFL32   	.equ	0xf00642e0	; Read Data and Bit Flip Register 32
MC50_RDBFL33   	.equ	0xf00642e2	; Read Data and Bit Flip Register 33
MC50_RDBFL34   	.equ	0xf00642e4	; Read Data and Bit Flip Register 34
MC50_RDBFL35   	.equ	0xf00642e6	; Read Data and Bit Flip Register 35
MC50_RDBFL36   	.equ	0xf00642e8	; Read Data and Bit Flip Register 36
MC50_RDBFL37   	.equ	0xf00642ea	; Read Data and Bit Flip Register 37
MC50_RDBFL38   	.equ	0xf00642ec	; Read Data and Bit Flip Register 38
MC50_RDBFL39   	.equ	0xf00642ee	; Read Data and Bit Flip Register 39
MC50_RDBFL4    	.equ	0xf00642a8	; Read Data and Bit Flip Register 4
MC50_RDBFL5    	.equ	0xf00642aa	; Read Data and Bit Flip Register 5
MC50_RDBFL6    	.equ	0xf00642ac	; Read Data and Bit Flip Register 6
MC50_RDBFL7    	.equ	0xf00642ae	; Read Data and Bit Flip Register 7
MC50_RDBFL8    	.equ	0xf00642b0	; Read Data and Bit Flip Register 8
MC50_RDBFL9    	.equ	0xf00642b2	; Read Data and Bit Flip Register 9
MC50_REVID     	.equ	0xf006420c	; Revision ID Register
MC51_CONFIG0   	.equ	0xf0064300	; Configuration Register 0
MC51_CONFIG1   	.equ	0xf0064302	; Configuration Register 1
MC51_ECCD      	.equ	0xf0064310	; Memory ECC Detection Register
MC51_ECCS      	.equ	0xf006430e	; ECC Safety Register
MC51_ETRR0     	.equ	0xf0064312	; Error Tracking Register 0
MC51_ETRR1     	.equ	0xf0064314	; Error Tracking Register 1
MC51_ETRR2     	.equ	0xf0064316	; Error Tracking Register 2
MC51_ETRR3     	.equ	0xf0064318	; Error Tracking Register 3
MC51_ETRR4     	.equ	0xf006431a	; Error Tracking Register 4
MC51_MCONTROL  	.equ	0xf0064304	; MBIST Control Register
MC51_MSTATUS   	.equ	0xf0064306	; Status Register
MC51_RANGE     	.equ	0xf0064308	; Range Register, single address mode
MC51_RDBFL0    	.equ	0xf00643a0	; Read Data and Bit Flip Register 0
MC51_RDBFL1    	.equ	0xf00643a2	; Read Data and Bit Flip Register 1
MC51_RDBFL10   	.equ	0xf00643b4	; Read Data and Bit Flip Register 10
MC51_RDBFL11   	.equ	0xf00643b6	; Read Data and Bit Flip Register 11
MC51_RDBFL12   	.equ	0xf00643b8	; Read Data and Bit Flip Register 12
MC51_RDBFL13   	.equ	0xf00643ba	; Read Data and Bit Flip Register 13
MC51_RDBFL14   	.equ	0xf00643bc	; Read Data and Bit Flip Register 14
MC51_RDBFL15   	.equ	0xf00643be	; Read Data and Bit Flip Register 15
MC51_RDBFL16   	.equ	0xf00643c0	; Read Data and Bit Flip Register 16
MC51_RDBFL17   	.equ	0xf00643c2	; Read Data and Bit Flip Register 17
MC51_RDBFL18   	.equ	0xf00643c4	; Read Data and Bit Flip Register 18
MC51_RDBFL19   	.equ	0xf00643c6	; Read Data and Bit Flip Register 19
MC51_RDBFL2    	.equ	0xf00643a4	; Read Data and Bit Flip Register 2
MC51_RDBFL20   	.equ	0xf00643c8	; Read Data and Bit Flip Register 20
MC51_RDBFL21   	.equ	0xf00643ca	; Read Data and Bit Flip Register 21
MC51_RDBFL22   	.equ	0xf00643cc	; Read Data and Bit Flip Register 22
MC51_RDBFL23   	.equ	0xf00643ce	; Read Data and Bit Flip Register 23
MC51_RDBFL24   	.equ	0xf00643d0	; Read Data and Bit Flip Register 24
MC51_RDBFL25   	.equ	0xf00643d2	; Read Data and Bit Flip Register 25
MC51_RDBFL26   	.equ	0xf00643d4	; Read Data and Bit Flip Register 26
MC51_RDBFL27   	.equ	0xf00643d6	; Read Data and Bit Flip Register 27
MC51_RDBFL28   	.equ	0xf00643d8	; Read Data and Bit Flip Register 28
MC51_RDBFL29   	.equ	0xf00643da	; Read Data and Bit Flip Register 29
MC51_RDBFL3    	.equ	0xf00643a6	; Read Data and Bit Flip Register 3
MC51_RDBFL30   	.equ	0xf00643dc	; Read Data and Bit Flip Register 30
MC51_RDBFL31   	.equ	0xf00643de	; Read Data and Bit Flip Register 31
MC51_RDBFL32   	.equ	0xf00643e0	; Read Data and Bit Flip Register 32
MC51_RDBFL33   	.equ	0xf00643e2	; Read Data and Bit Flip Register 33
MC51_RDBFL34   	.equ	0xf00643e4	; Read Data and Bit Flip Register 34
MC51_RDBFL35   	.equ	0xf00643e6	; Read Data and Bit Flip Register 35
MC51_RDBFL36   	.equ	0xf00643e8	; Read Data and Bit Flip Register 36
MC51_RDBFL37   	.equ	0xf00643ea	; Read Data and Bit Flip Register 37
MC51_RDBFL38   	.equ	0xf00643ec	; Read Data and Bit Flip Register 38
MC51_RDBFL39   	.equ	0xf00643ee	; Read Data and Bit Flip Register 39
MC51_RDBFL4    	.equ	0xf00643a8	; Read Data and Bit Flip Register 4
MC51_RDBFL5    	.equ	0xf00643aa	; Read Data and Bit Flip Register 5
MC51_RDBFL6    	.equ	0xf00643ac	; Read Data and Bit Flip Register 6
MC51_RDBFL7    	.equ	0xf00643ae	; Read Data and Bit Flip Register 7
MC51_RDBFL8    	.equ	0xf00643b0	; Read Data and Bit Flip Register 8
MC51_RDBFL9    	.equ	0xf00643b2	; Read Data and Bit Flip Register 9
MC51_REVID     	.equ	0xf006430c	; Revision ID Register
MC52_CONFIG0   	.equ	0xf0064400	; Configuration Register 0
MC52_CONFIG1   	.equ	0xf0064402	; Configuration Register 1
MC52_ECCD      	.equ	0xf0064410	; Memory ECC Detection Register
MC52_ECCS      	.equ	0xf006440e	; ECC Safety Register
MC52_ETRR0     	.equ	0xf0064412	; Error Tracking Register 0
MC52_ETRR1     	.equ	0xf0064414	; Error Tracking Register 1
MC52_ETRR2     	.equ	0xf0064416	; Error Tracking Register 2
MC52_ETRR3     	.equ	0xf0064418	; Error Tracking Register 3
MC52_ETRR4     	.equ	0xf006441a	; Error Tracking Register 4
MC52_MCONTROL  	.equ	0xf0064404	; MBIST Control Register
MC52_MSTATUS   	.equ	0xf0064406	; Status Register
MC52_RANGE     	.equ	0xf0064408	; Range Register, single address mode
MC52_RDBFL0    	.equ	0xf00644a0	; Read Data and Bit Flip Register 0
MC52_RDBFL1    	.equ	0xf00644a2	; Read Data and Bit Flip Register 1
MC52_RDBFL10   	.equ	0xf00644b4	; Read Data and Bit Flip Register 10
MC52_RDBFL11   	.equ	0xf00644b6	; Read Data and Bit Flip Register 11
MC52_RDBFL12   	.equ	0xf00644b8	; Read Data and Bit Flip Register 12
MC52_RDBFL13   	.equ	0xf00644ba	; Read Data and Bit Flip Register 13
MC52_RDBFL14   	.equ	0xf00644bc	; Read Data and Bit Flip Register 14
MC52_RDBFL15   	.equ	0xf00644be	; Read Data and Bit Flip Register 15
MC52_RDBFL16   	.equ	0xf00644c0	; Read Data and Bit Flip Register 16
MC52_RDBFL17   	.equ	0xf00644c2	; Read Data and Bit Flip Register 17
MC52_RDBFL18   	.equ	0xf00644c4	; Read Data and Bit Flip Register 18
MC52_RDBFL19   	.equ	0xf00644c6	; Read Data and Bit Flip Register 19
MC52_RDBFL2    	.equ	0xf00644a4	; Read Data and Bit Flip Register 2
MC52_RDBFL20   	.equ	0xf00644c8	; Read Data and Bit Flip Register 20
MC52_RDBFL21   	.equ	0xf00644ca	; Read Data and Bit Flip Register 21
MC52_RDBFL22   	.equ	0xf00644cc	; Read Data and Bit Flip Register 22
MC52_RDBFL23   	.equ	0xf00644ce	; Read Data and Bit Flip Register 23
MC52_RDBFL24   	.equ	0xf00644d0	; Read Data and Bit Flip Register 24
MC52_RDBFL25   	.equ	0xf00644d2	; Read Data and Bit Flip Register 25
MC52_RDBFL26   	.equ	0xf00644d4	; Read Data and Bit Flip Register 26
MC52_RDBFL27   	.equ	0xf00644d6	; Read Data and Bit Flip Register 27
MC52_RDBFL28   	.equ	0xf00644d8	; Read Data and Bit Flip Register 28
MC52_RDBFL29   	.equ	0xf00644da	; Read Data and Bit Flip Register 29
MC52_RDBFL3    	.equ	0xf00644a6	; Read Data and Bit Flip Register 3
MC52_RDBFL30   	.equ	0xf00644dc	; Read Data and Bit Flip Register 30
MC52_RDBFL31   	.equ	0xf00644de	; Read Data and Bit Flip Register 31
MC52_RDBFL32   	.equ	0xf00644e0	; Read Data and Bit Flip Register 32
MC52_RDBFL33   	.equ	0xf00644e2	; Read Data and Bit Flip Register 33
MC52_RDBFL34   	.equ	0xf00644e4	; Read Data and Bit Flip Register 34
MC52_RDBFL35   	.equ	0xf00644e6	; Read Data and Bit Flip Register 35
MC52_RDBFL36   	.equ	0xf00644e8	; Read Data and Bit Flip Register 36
MC52_RDBFL37   	.equ	0xf00644ea	; Read Data and Bit Flip Register 37
MC52_RDBFL38   	.equ	0xf00644ec	; Read Data and Bit Flip Register 38
MC52_RDBFL39   	.equ	0xf00644ee	; Read Data and Bit Flip Register 39
MC52_RDBFL4    	.equ	0xf00644a8	; Read Data and Bit Flip Register 4
MC52_RDBFL5    	.equ	0xf00644aa	; Read Data and Bit Flip Register 5
MC52_RDBFL6    	.equ	0xf00644ac	; Read Data and Bit Flip Register 6
MC52_RDBFL7    	.equ	0xf00644ae	; Read Data and Bit Flip Register 7
MC52_RDBFL8    	.equ	0xf00644b0	; Read Data and Bit Flip Register 8
MC52_RDBFL9    	.equ	0xf00644b2	; Read Data and Bit Flip Register 9
MC52_REVID     	.equ	0xf006440c	; Revision ID Register
MC53_CONFIG0   	.equ	0xf0064500	; Configuration Register 0
MC53_CONFIG1   	.equ	0xf0064502	; Configuration Register 1
MC53_ECCD      	.equ	0xf0064510	; Memory ECC Detection Register
MC53_ECCS      	.equ	0xf006450e	; ECC Safety Register
MC53_ETRR0     	.equ	0xf0064512	; Error Tracking Register 0
MC53_ETRR1     	.equ	0xf0064514	; Error Tracking Register 1
MC53_ETRR2     	.equ	0xf0064516	; Error Tracking Register 2
MC53_ETRR3     	.equ	0xf0064518	; Error Tracking Register 3
MC53_ETRR4     	.equ	0xf006451a	; Error Tracking Register 4
MC53_MCONTROL  	.equ	0xf0064504	; MBIST Control Register
MC53_MSTATUS   	.equ	0xf0064506	; Status Register
MC53_RANGE     	.equ	0xf0064508	; Range Register, single address mode
MC53_RDBFL0    	.equ	0xf00645a0	; Read Data and Bit Flip Register 0
MC53_RDBFL1    	.equ	0xf00645a2	; Read Data and Bit Flip Register 1
MC53_RDBFL10   	.equ	0xf00645b4	; Read Data and Bit Flip Register 10
MC53_RDBFL11   	.equ	0xf00645b6	; Read Data and Bit Flip Register 11
MC53_RDBFL12   	.equ	0xf00645b8	; Read Data and Bit Flip Register 12
MC53_RDBFL13   	.equ	0xf00645ba	; Read Data and Bit Flip Register 13
MC53_RDBFL14   	.equ	0xf00645bc	; Read Data and Bit Flip Register 14
MC53_RDBFL15   	.equ	0xf00645be	; Read Data and Bit Flip Register 15
MC53_RDBFL16   	.equ	0xf00645c0	; Read Data and Bit Flip Register 16
MC53_RDBFL17   	.equ	0xf00645c2	; Read Data and Bit Flip Register 17
MC53_RDBFL18   	.equ	0xf00645c4	; Read Data and Bit Flip Register 18
MC53_RDBFL19   	.equ	0xf00645c6	; Read Data and Bit Flip Register 19
MC53_RDBFL2    	.equ	0xf00645a4	; Read Data and Bit Flip Register 2
MC53_RDBFL20   	.equ	0xf00645c8	; Read Data and Bit Flip Register 20
MC53_RDBFL21   	.equ	0xf00645ca	; Read Data and Bit Flip Register 21
MC53_RDBFL22   	.equ	0xf00645cc	; Read Data and Bit Flip Register 22
MC53_RDBFL23   	.equ	0xf00645ce	; Read Data and Bit Flip Register 23
MC53_RDBFL24   	.equ	0xf00645d0	; Read Data and Bit Flip Register 24
MC53_RDBFL25   	.equ	0xf00645d2	; Read Data and Bit Flip Register 25
MC53_RDBFL26   	.equ	0xf00645d4	; Read Data and Bit Flip Register 26
MC53_RDBFL27   	.equ	0xf00645d6	; Read Data and Bit Flip Register 27
MC53_RDBFL28   	.equ	0xf00645d8	; Read Data and Bit Flip Register 28
MC53_RDBFL29   	.equ	0xf00645da	; Read Data and Bit Flip Register 29
MC53_RDBFL3    	.equ	0xf00645a6	; Read Data and Bit Flip Register 3
MC53_RDBFL30   	.equ	0xf00645dc	; Read Data and Bit Flip Register 30
MC53_RDBFL31   	.equ	0xf00645de	; Read Data and Bit Flip Register 31
MC53_RDBFL32   	.equ	0xf00645e0	; Read Data and Bit Flip Register 32
MC53_RDBFL33   	.equ	0xf00645e2	; Read Data and Bit Flip Register 33
MC53_RDBFL34   	.equ	0xf00645e4	; Read Data and Bit Flip Register 34
MC53_RDBFL35   	.equ	0xf00645e6	; Read Data and Bit Flip Register 35
MC53_RDBFL36   	.equ	0xf00645e8	; Read Data and Bit Flip Register 36
MC53_RDBFL37   	.equ	0xf00645ea	; Read Data and Bit Flip Register 37
MC53_RDBFL38   	.equ	0xf00645ec	; Read Data and Bit Flip Register 38
MC53_RDBFL39   	.equ	0xf00645ee	; Read Data and Bit Flip Register 39
MC53_RDBFL4    	.equ	0xf00645a8	; Read Data and Bit Flip Register 4
MC53_RDBFL5    	.equ	0xf00645aa	; Read Data and Bit Flip Register 5
MC53_RDBFL6    	.equ	0xf00645ac	; Read Data and Bit Flip Register 6
MC53_RDBFL7    	.equ	0xf00645ae	; Read Data and Bit Flip Register 7
MC53_RDBFL8    	.equ	0xf00645b0	; Read Data and Bit Flip Register 8
MC53_RDBFL9    	.equ	0xf00645b2	; Read Data and Bit Flip Register 9
MC53_REVID     	.equ	0xf006450c	; Revision ID Register
MC54_CONFIG0   	.equ	0xf0064600	; Configuration Register 0
MC54_CONFIG1   	.equ	0xf0064602	; Configuration Register 1
MC54_ECCD      	.equ	0xf0064610	; Memory ECC Detection Register
MC54_ECCS      	.equ	0xf006460e	; ECC Safety Register
MC54_ETRR0     	.equ	0xf0064612	; Error Tracking Register 0
MC54_ETRR1     	.equ	0xf0064614	; Error Tracking Register 1
MC54_ETRR2     	.equ	0xf0064616	; Error Tracking Register 2
MC54_ETRR3     	.equ	0xf0064618	; Error Tracking Register 3
MC54_ETRR4     	.equ	0xf006461a	; Error Tracking Register 4
MC54_MCONTROL  	.equ	0xf0064604	; MBIST Control Register
MC54_MSTATUS   	.equ	0xf0064606	; Status Register
MC54_RANGE     	.equ	0xf0064608	; Range Register, single address mode
MC54_RDBFL0    	.equ	0xf00646a0	; Read Data and Bit Flip Register 0
MC54_RDBFL1    	.equ	0xf00646a2	; Read Data and Bit Flip Register 1
MC54_RDBFL10   	.equ	0xf00646b4	; Read Data and Bit Flip Register 10
MC54_RDBFL11   	.equ	0xf00646b6	; Read Data and Bit Flip Register 11
MC54_RDBFL12   	.equ	0xf00646b8	; Read Data and Bit Flip Register 12
MC54_RDBFL13   	.equ	0xf00646ba	; Read Data and Bit Flip Register 13
MC54_RDBFL14   	.equ	0xf00646bc	; Read Data and Bit Flip Register 14
MC54_RDBFL15   	.equ	0xf00646be	; Read Data and Bit Flip Register 15
MC54_RDBFL16   	.equ	0xf00646c0	; Read Data and Bit Flip Register 16
MC54_RDBFL17   	.equ	0xf00646c2	; Read Data and Bit Flip Register 17
MC54_RDBFL18   	.equ	0xf00646c4	; Read Data and Bit Flip Register 18
MC54_RDBFL19   	.equ	0xf00646c6	; Read Data and Bit Flip Register 19
MC54_RDBFL2    	.equ	0xf00646a4	; Read Data and Bit Flip Register 2
MC54_RDBFL20   	.equ	0xf00646c8	; Read Data and Bit Flip Register 20
MC54_RDBFL21   	.equ	0xf00646ca	; Read Data and Bit Flip Register 21
MC54_RDBFL22   	.equ	0xf00646cc	; Read Data and Bit Flip Register 22
MC54_RDBFL23   	.equ	0xf00646ce	; Read Data and Bit Flip Register 23
MC54_RDBFL24   	.equ	0xf00646d0	; Read Data and Bit Flip Register 24
MC54_RDBFL25   	.equ	0xf00646d2	; Read Data and Bit Flip Register 25
MC54_RDBFL26   	.equ	0xf00646d4	; Read Data and Bit Flip Register 26
MC54_RDBFL27   	.equ	0xf00646d6	; Read Data and Bit Flip Register 27
MC54_RDBFL28   	.equ	0xf00646d8	; Read Data and Bit Flip Register 28
MC54_RDBFL29   	.equ	0xf00646da	; Read Data and Bit Flip Register 29
MC54_RDBFL3    	.equ	0xf00646a6	; Read Data and Bit Flip Register 3
MC54_RDBFL30   	.equ	0xf00646dc	; Read Data and Bit Flip Register 30
MC54_RDBFL31   	.equ	0xf00646de	; Read Data and Bit Flip Register 31
MC54_RDBFL32   	.equ	0xf00646e0	; Read Data and Bit Flip Register 32
MC54_RDBFL33   	.equ	0xf00646e2	; Read Data and Bit Flip Register 33
MC54_RDBFL34   	.equ	0xf00646e4	; Read Data and Bit Flip Register 34
MC54_RDBFL35   	.equ	0xf00646e6	; Read Data and Bit Flip Register 35
MC54_RDBFL36   	.equ	0xf00646e8	; Read Data and Bit Flip Register 36
MC54_RDBFL37   	.equ	0xf00646ea	; Read Data and Bit Flip Register 37
MC54_RDBFL38   	.equ	0xf00646ec	; Read Data and Bit Flip Register 38
MC54_RDBFL39   	.equ	0xf00646ee	; Read Data and Bit Flip Register 39
MC54_RDBFL4    	.equ	0xf00646a8	; Read Data and Bit Flip Register 4
MC54_RDBFL5    	.equ	0xf00646aa	; Read Data and Bit Flip Register 5
MC54_RDBFL6    	.equ	0xf00646ac	; Read Data and Bit Flip Register 6
MC54_RDBFL7    	.equ	0xf00646ae	; Read Data and Bit Flip Register 7
MC54_RDBFL8    	.equ	0xf00646b0	; Read Data and Bit Flip Register 8
MC54_RDBFL9    	.equ	0xf00646b2	; Read Data and Bit Flip Register 9
MC54_REVID     	.equ	0xf006460c	; Revision ID Register
MC55_CONFIG0   	.equ	0xf0064700	; Configuration Register 0
MC55_CONFIG1   	.equ	0xf0064702	; Configuration Register 1
MC55_ECCD      	.equ	0xf0064710	; Memory ECC Detection Register
MC55_ECCS      	.equ	0xf006470e	; ECC Safety Register
MC55_ETRR0     	.equ	0xf0064712	; Error Tracking Register 0
MC55_ETRR1     	.equ	0xf0064714	; Error Tracking Register 1
MC55_ETRR2     	.equ	0xf0064716	; Error Tracking Register 2
MC55_ETRR3     	.equ	0xf0064718	; Error Tracking Register 3
MC55_ETRR4     	.equ	0xf006471a	; Error Tracking Register 4
MC55_MCONTROL  	.equ	0xf0064704	; MBIST Control Register
MC55_MSTATUS   	.equ	0xf0064706	; Status Register
MC55_RANGE     	.equ	0xf0064708	; Range Register, single address mode
MC55_RDBFL0    	.equ	0xf00647a0	; Read Data and Bit Flip Register 0
MC55_RDBFL1    	.equ	0xf00647a2	; Read Data and Bit Flip Register 1
MC55_RDBFL10   	.equ	0xf00647b4	; Read Data and Bit Flip Register 10
MC55_RDBFL11   	.equ	0xf00647b6	; Read Data and Bit Flip Register 11
MC55_RDBFL12   	.equ	0xf00647b8	; Read Data and Bit Flip Register 12
MC55_RDBFL13   	.equ	0xf00647ba	; Read Data and Bit Flip Register 13
MC55_RDBFL14   	.equ	0xf00647bc	; Read Data and Bit Flip Register 14
MC55_RDBFL15   	.equ	0xf00647be	; Read Data and Bit Flip Register 15
MC55_RDBFL16   	.equ	0xf00647c0	; Read Data and Bit Flip Register 16
MC55_RDBFL17   	.equ	0xf00647c2	; Read Data and Bit Flip Register 17
MC55_RDBFL18   	.equ	0xf00647c4	; Read Data and Bit Flip Register 18
MC55_RDBFL19   	.equ	0xf00647c6	; Read Data and Bit Flip Register 19
MC55_RDBFL2    	.equ	0xf00647a4	; Read Data and Bit Flip Register 2
MC55_RDBFL20   	.equ	0xf00647c8	; Read Data and Bit Flip Register 20
MC55_RDBFL21   	.equ	0xf00647ca	; Read Data and Bit Flip Register 21
MC55_RDBFL22   	.equ	0xf00647cc	; Read Data and Bit Flip Register 22
MC55_RDBFL23   	.equ	0xf00647ce	; Read Data and Bit Flip Register 23
MC55_RDBFL24   	.equ	0xf00647d0	; Read Data and Bit Flip Register 24
MC55_RDBFL25   	.equ	0xf00647d2	; Read Data and Bit Flip Register 25
MC55_RDBFL26   	.equ	0xf00647d4	; Read Data and Bit Flip Register 26
MC55_RDBFL27   	.equ	0xf00647d6	; Read Data and Bit Flip Register 27
MC55_RDBFL28   	.equ	0xf00647d8	; Read Data and Bit Flip Register 28
MC55_RDBFL29   	.equ	0xf00647da	; Read Data and Bit Flip Register 29
MC55_RDBFL3    	.equ	0xf00647a6	; Read Data and Bit Flip Register 3
MC55_RDBFL30   	.equ	0xf00647dc	; Read Data and Bit Flip Register 30
MC55_RDBFL31   	.equ	0xf00647de	; Read Data and Bit Flip Register 31
MC55_RDBFL32   	.equ	0xf00647e0	; Read Data and Bit Flip Register 32
MC55_RDBFL33   	.equ	0xf00647e2	; Read Data and Bit Flip Register 33
MC55_RDBFL34   	.equ	0xf00647e4	; Read Data and Bit Flip Register 34
MC55_RDBFL35   	.equ	0xf00647e6	; Read Data and Bit Flip Register 35
MC55_RDBFL36   	.equ	0xf00647e8	; Read Data and Bit Flip Register 36
MC55_RDBFL37   	.equ	0xf00647ea	; Read Data and Bit Flip Register 37
MC55_RDBFL38   	.equ	0xf00647ec	; Read Data and Bit Flip Register 38
MC55_RDBFL39   	.equ	0xf00647ee	; Read Data and Bit Flip Register 39
MC55_RDBFL4    	.equ	0xf00647a8	; Read Data and Bit Flip Register 4
MC55_RDBFL5    	.equ	0xf00647aa	; Read Data and Bit Flip Register 5
MC55_RDBFL6    	.equ	0xf00647ac	; Read Data and Bit Flip Register 6
MC55_RDBFL7    	.equ	0xf00647ae	; Read Data and Bit Flip Register 7
MC55_RDBFL8    	.equ	0xf00647b0	; Read Data and Bit Flip Register 8
MC55_RDBFL9    	.equ	0xf00647b2	; Read Data and Bit Flip Register 9
MC55_REVID     	.equ	0xf006470c	; Revision ID Register
MC56_CONFIG0   	.equ	0xf0064800	; Configuration Register 0
MC56_CONFIG1   	.equ	0xf0064802	; Configuration Register 1
MC56_ECCD      	.equ	0xf0064810	; Memory ECC Detection Register
MC56_ECCS      	.equ	0xf006480e	; ECC Safety Register
MC56_ETRR0     	.equ	0xf0064812	; Error Tracking Register 0
MC56_ETRR1     	.equ	0xf0064814	; Error Tracking Register 1
MC56_ETRR2     	.equ	0xf0064816	; Error Tracking Register 2
MC56_ETRR3     	.equ	0xf0064818	; Error Tracking Register 3
MC56_ETRR4     	.equ	0xf006481a	; Error Tracking Register 4
MC56_MCONTROL  	.equ	0xf0064804	; MBIST Control Register
MC56_MSTATUS   	.equ	0xf0064806	; Status Register
MC56_RANGE     	.equ	0xf0064808	; Range Register, single address mode
MC56_RDBFL0    	.equ	0xf00648a0	; Read Data and Bit Flip Register 0
MC56_RDBFL1    	.equ	0xf00648a2	; Read Data and Bit Flip Register 1
MC56_RDBFL10   	.equ	0xf00648b4	; Read Data and Bit Flip Register 10
MC56_RDBFL11   	.equ	0xf00648b6	; Read Data and Bit Flip Register 11
MC56_RDBFL12   	.equ	0xf00648b8	; Read Data and Bit Flip Register 12
MC56_RDBFL13   	.equ	0xf00648ba	; Read Data and Bit Flip Register 13
MC56_RDBFL14   	.equ	0xf00648bc	; Read Data and Bit Flip Register 14
MC56_RDBFL15   	.equ	0xf00648be	; Read Data and Bit Flip Register 15
MC56_RDBFL16   	.equ	0xf00648c0	; Read Data and Bit Flip Register 16
MC56_RDBFL17   	.equ	0xf00648c2	; Read Data and Bit Flip Register 17
MC56_RDBFL18   	.equ	0xf00648c4	; Read Data and Bit Flip Register 18
MC56_RDBFL19   	.equ	0xf00648c6	; Read Data and Bit Flip Register 19
MC56_RDBFL2    	.equ	0xf00648a4	; Read Data and Bit Flip Register 2
MC56_RDBFL20   	.equ	0xf00648c8	; Read Data and Bit Flip Register 20
MC56_RDBFL21   	.equ	0xf00648ca	; Read Data and Bit Flip Register 21
MC56_RDBFL22   	.equ	0xf00648cc	; Read Data and Bit Flip Register 22
MC56_RDBFL23   	.equ	0xf00648ce	; Read Data and Bit Flip Register 23
MC56_RDBFL24   	.equ	0xf00648d0	; Read Data and Bit Flip Register 24
MC56_RDBFL25   	.equ	0xf00648d2	; Read Data and Bit Flip Register 25
MC56_RDBFL26   	.equ	0xf00648d4	; Read Data and Bit Flip Register 26
MC56_RDBFL27   	.equ	0xf00648d6	; Read Data and Bit Flip Register 27
MC56_RDBFL28   	.equ	0xf00648d8	; Read Data and Bit Flip Register 28
MC56_RDBFL29   	.equ	0xf00648da	; Read Data and Bit Flip Register 29
MC56_RDBFL3    	.equ	0xf00648a6	; Read Data and Bit Flip Register 3
MC56_RDBFL30   	.equ	0xf00648dc	; Read Data and Bit Flip Register 30
MC56_RDBFL31   	.equ	0xf00648de	; Read Data and Bit Flip Register 31
MC56_RDBFL32   	.equ	0xf00648e0	; Read Data and Bit Flip Register 32
MC56_RDBFL33   	.equ	0xf00648e2	; Read Data and Bit Flip Register 33
MC56_RDBFL34   	.equ	0xf00648e4	; Read Data and Bit Flip Register 34
MC56_RDBFL35   	.equ	0xf00648e6	; Read Data and Bit Flip Register 35
MC56_RDBFL36   	.equ	0xf00648e8	; Read Data and Bit Flip Register 36
MC56_RDBFL37   	.equ	0xf00648ea	; Read Data and Bit Flip Register 37
MC56_RDBFL38   	.equ	0xf00648ec	; Read Data and Bit Flip Register 38
MC56_RDBFL39   	.equ	0xf00648ee	; Read Data and Bit Flip Register 39
MC56_RDBFL4    	.equ	0xf00648a8	; Read Data and Bit Flip Register 4
MC56_RDBFL5    	.equ	0xf00648aa	; Read Data and Bit Flip Register 5
MC56_RDBFL6    	.equ	0xf00648ac	; Read Data and Bit Flip Register 6
MC56_RDBFL7    	.equ	0xf00648ae	; Read Data and Bit Flip Register 7
MC56_RDBFL8    	.equ	0xf00648b0	; Read Data and Bit Flip Register 8
MC56_RDBFL9    	.equ	0xf00648b2	; Read Data and Bit Flip Register 9
MC56_REVID     	.equ	0xf006480c	; Revision ID Register
MC57_CONFIG0   	.equ	0xf0064900	; Configuration Register 0
MC57_CONFIG1   	.equ	0xf0064902	; Configuration Register 1
MC57_ECCD      	.equ	0xf0064910	; Memory ECC Detection Register
MC57_ECCS      	.equ	0xf006490e	; ECC Safety Register
MC57_ETRR0     	.equ	0xf0064912	; Error Tracking Register 0
MC57_ETRR1     	.equ	0xf0064914	; Error Tracking Register 1
MC57_ETRR2     	.equ	0xf0064916	; Error Tracking Register 2
MC57_ETRR3     	.equ	0xf0064918	; Error Tracking Register 3
MC57_ETRR4     	.equ	0xf006491a	; Error Tracking Register 4
MC57_MCONTROL  	.equ	0xf0064904	; MBIST Control Register
MC57_MSTATUS   	.equ	0xf0064906	; Status Register
MC57_RANGE     	.equ	0xf0064908	; Range Register, single address mode
MC57_RDBFL0    	.equ	0xf00649a0	; Read Data and Bit Flip Register 0
MC57_RDBFL1    	.equ	0xf00649a2	; Read Data and Bit Flip Register 1
MC57_RDBFL10   	.equ	0xf00649b4	; Read Data and Bit Flip Register 10
MC57_RDBFL11   	.equ	0xf00649b6	; Read Data and Bit Flip Register 11
MC57_RDBFL12   	.equ	0xf00649b8	; Read Data and Bit Flip Register 12
MC57_RDBFL13   	.equ	0xf00649ba	; Read Data and Bit Flip Register 13
MC57_RDBFL14   	.equ	0xf00649bc	; Read Data and Bit Flip Register 14
MC57_RDBFL15   	.equ	0xf00649be	; Read Data and Bit Flip Register 15
MC57_RDBFL16   	.equ	0xf00649c0	; Read Data and Bit Flip Register 16
MC57_RDBFL17   	.equ	0xf00649c2	; Read Data and Bit Flip Register 17
MC57_RDBFL18   	.equ	0xf00649c4	; Read Data and Bit Flip Register 18
MC57_RDBFL19   	.equ	0xf00649c6	; Read Data and Bit Flip Register 19
MC57_RDBFL2    	.equ	0xf00649a4	; Read Data and Bit Flip Register 2
MC57_RDBFL20   	.equ	0xf00649c8	; Read Data and Bit Flip Register 20
MC57_RDBFL21   	.equ	0xf00649ca	; Read Data and Bit Flip Register 21
MC57_RDBFL22   	.equ	0xf00649cc	; Read Data and Bit Flip Register 22
MC57_RDBFL23   	.equ	0xf00649ce	; Read Data and Bit Flip Register 23
MC57_RDBFL24   	.equ	0xf00649d0	; Read Data and Bit Flip Register 24
MC57_RDBFL25   	.equ	0xf00649d2	; Read Data and Bit Flip Register 25
MC57_RDBFL26   	.equ	0xf00649d4	; Read Data and Bit Flip Register 26
MC57_RDBFL27   	.equ	0xf00649d6	; Read Data and Bit Flip Register 27
MC57_RDBFL28   	.equ	0xf00649d8	; Read Data and Bit Flip Register 28
MC57_RDBFL29   	.equ	0xf00649da	; Read Data and Bit Flip Register 29
MC57_RDBFL3    	.equ	0xf00649a6	; Read Data and Bit Flip Register 3
MC57_RDBFL30   	.equ	0xf00649dc	; Read Data and Bit Flip Register 30
MC57_RDBFL31   	.equ	0xf00649de	; Read Data and Bit Flip Register 31
MC57_RDBFL32   	.equ	0xf00649e0	; Read Data and Bit Flip Register 32
MC57_RDBFL33   	.equ	0xf00649e2	; Read Data and Bit Flip Register 33
MC57_RDBFL34   	.equ	0xf00649e4	; Read Data and Bit Flip Register 34
MC57_RDBFL35   	.equ	0xf00649e6	; Read Data and Bit Flip Register 35
MC57_RDBFL36   	.equ	0xf00649e8	; Read Data and Bit Flip Register 36
MC57_RDBFL37   	.equ	0xf00649ea	; Read Data and Bit Flip Register 37
MC57_RDBFL38   	.equ	0xf00649ec	; Read Data and Bit Flip Register 38
MC57_RDBFL39   	.equ	0xf00649ee	; Read Data and Bit Flip Register 39
MC57_RDBFL4    	.equ	0xf00649a8	; Read Data and Bit Flip Register 4
MC57_RDBFL5    	.equ	0xf00649aa	; Read Data and Bit Flip Register 5
MC57_RDBFL6    	.equ	0xf00649ac	; Read Data and Bit Flip Register 6
MC57_RDBFL7    	.equ	0xf00649ae	; Read Data and Bit Flip Register 7
MC57_RDBFL8    	.equ	0xf00649b0	; Read Data and Bit Flip Register 8
MC57_RDBFL9    	.equ	0xf00649b2	; Read Data and Bit Flip Register 9
MC57_REVID     	.equ	0xf006490c	; Revision ID Register
MC58_CONFIG0   	.equ	0xf0064a00	; Configuration Register 0
MC58_CONFIG1   	.equ	0xf0064a02	; Configuration Register 1
MC58_ECCD      	.equ	0xf0064a10	; Memory ECC Detection Register
MC58_ECCS      	.equ	0xf0064a0e	; ECC Safety Register
MC58_ETRR0     	.equ	0xf0064a12	; Error Tracking Register 0
MC58_ETRR1     	.equ	0xf0064a14	; Error Tracking Register 1
MC58_ETRR2     	.equ	0xf0064a16	; Error Tracking Register 2
MC58_ETRR3     	.equ	0xf0064a18	; Error Tracking Register 3
MC58_ETRR4     	.equ	0xf0064a1a	; Error Tracking Register 4
MC58_MCONTROL  	.equ	0xf0064a04	; MBIST Control Register
MC58_MSTATUS   	.equ	0xf0064a06	; Status Register
MC58_RANGE     	.equ	0xf0064a08	; Range Register, single address mode
MC58_RDBFL0    	.equ	0xf0064aa0	; Read Data and Bit Flip Register 0
MC58_RDBFL1    	.equ	0xf0064aa2	; Read Data and Bit Flip Register 1
MC58_RDBFL10   	.equ	0xf0064ab4	; Read Data and Bit Flip Register 10
MC58_RDBFL11   	.equ	0xf0064ab6	; Read Data and Bit Flip Register 11
MC58_RDBFL12   	.equ	0xf0064ab8	; Read Data and Bit Flip Register 12
MC58_RDBFL13   	.equ	0xf0064aba	; Read Data and Bit Flip Register 13
MC58_RDBFL14   	.equ	0xf0064abc	; Read Data and Bit Flip Register 14
MC58_RDBFL15   	.equ	0xf0064abe	; Read Data and Bit Flip Register 15
MC58_RDBFL16   	.equ	0xf0064ac0	; Read Data and Bit Flip Register 16
MC58_RDBFL17   	.equ	0xf0064ac2	; Read Data and Bit Flip Register 17
MC58_RDBFL18   	.equ	0xf0064ac4	; Read Data and Bit Flip Register 18
MC58_RDBFL19   	.equ	0xf0064ac6	; Read Data and Bit Flip Register 19
MC58_RDBFL2    	.equ	0xf0064aa4	; Read Data and Bit Flip Register 2
MC58_RDBFL20   	.equ	0xf0064ac8	; Read Data and Bit Flip Register 20
MC58_RDBFL21   	.equ	0xf0064aca	; Read Data and Bit Flip Register 21
MC58_RDBFL22   	.equ	0xf0064acc	; Read Data and Bit Flip Register 22
MC58_RDBFL23   	.equ	0xf0064ace	; Read Data and Bit Flip Register 23
MC58_RDBFL24   	.equ	0xf0064ad0	; Read Data and Bit Flip Register 24
MC58_RDBFL25   	.equ	0xf0064ad2	; Read Data and Bit Flip Register 25
MC58_RDBFL26   	.equ	0xf0064ad4	; Read Data and Bit Flip Register 26
MC58_RDBFL27   	.equ	0xf0064ad6	; Read Data and Bit Flip Register 27
MC58_RDBFL28   	.equ	0xf0064ad8	; Read Data and Bit Flip Register 28
MC58_RDBFL29   	.equ	0xf0064ada	; Read Data and Bit Flip Register 29
MC58_RDBFL3    	.equ	0xf0064aa6	; Read Data and Bit Flip Register 3
MC58_RDBFL30   	.equ	0xf0064adc	; Read Data and Bit Flip Register 30
MC58_RDBFL31   	.equ	0xf0064ade	; Read Data and Bit Flip Register 31
MC58_RDBFL32   	.equ	0xf0064ae0	; Read Data and Bit Flip Register 32
MC58_RDBFL33   	.equ	0xf0064ae2	; Read Data and Bit Flip Register 33
MC58_RDBFL34   	.equ	0xf0064ae4	; Read Data and Bit Flip Register 34
MC58_RDBFL35   	.equ	0xf0064ae6	; Read Data and Bit Flip Register 35
MC58_RDBFL36   	.equ	0xf0064ae8	; Read Data and Bit Flip Register 36
MC58_RDBFL37   	.equ	0xf0064aea	; Read Data and Bit Flip Register 37
MC58_RDBFL38   	.equ	0xf0064aec	; Read Data and Bit Flip Register 38
MC58_RDBFL39   	.equ	0xf0064aee	; Read Data and Bit Flip Register 39
MC58_RDBFL4    	.equ	0xf0064aa8	; Read Data and Bit Flip Register 4
MC58_RDBFL5    	.equ	0xf0064aaa	; Read Data and Bit Flip Register 5
MC58_RDBFL6    	.equ	0xf0064aac	; Read Data and Bit Flip Register 6
MC58_RDBFL7    	.equ	0xf0064aae	; Read Data and Bit Flip Register 7
MC58_RDBFL8    	.equ	0xf0064ab0	; Read Data and Bit Flip Register 8
MC58_RDBFL9    	.equ	0xf0064ab2	; Read Data and Bit Flip Register 9
MC58_REVID     	.equ	0xf0064a0c	; Revision ID Register
MC59_CONFIG0   	.equ	0xf0064b00	; Configuration Register 0
MC59_CONFIG1   	.equ	0xf0064b02	; Configuration Register 1
MC59_ECCD      	.equ	0xf0064b10	; Memory ECC Detection Register
MC59_ECCS      	.equ	0xf0064b0e	; ECC Safety Register
MC59_ETRR0     	.equ	0xf0064b12	; Error Tracking Register 0
MC59_ETRR1     	.equ	0xf0064b14	; Error Tracking Register 1
MC59_ETRR2     	.equ	0xf0064b16	; Error Tracking Register 2
MC59_ETRR3     	.equ	0xf0064b18	; Error Tracking Register 3
MC59_ETRR4     	.equ	0xf0064b1a	; Error Tracking Register 4
MC59_MCONTROL  	.equ	0xf0064b04	; MBIST Control Register
MC59_MSTATUS   	.equ	0xf0064b06	; Status Register
MC59_RANGE     	.equ	0xf0064b08	; Range Register, single address mode
MC59_RDBFL0    	.equ	0xf0064ba0	; Read Data and Bit Flip Register 0
MC59_RDBFL1    	.equ	0xf0064ba2	; Read Data and Bit Flip Register 1
MC59_RDBFL10   	.equ	0xf0064bb4	; Read Data and Bit Flip Register 10
MC59_RDBFL11   	.equ	0xf0064bb6	; Read Data and Bit Flip Register 11
MC59_RDBFL12   	.equ	0xf0064bb8	; Read Data and Bit Flip Register 12
MC59_RDBFL13   	.equ	0xf0064bba	; Read Data and Bit Flip Register 13
MC59_RDBFL14   	.equ	0xf0064bbc	; Read Data and Bit Flip Register 14
MC59_RDBFL15   	.equ	0xf0064bbe	; Read Data and Bit Flip Register 15
MC59_RDBFL16   	.equ	0xf0064bc0	; Read Data and Bit Flip Register 16
MC59_RDBFL17   	.equ	0xf0064bc2	; Read Data and Bit Flip Register 17
MC59_RDBFL18   	.equ	0xf0064bc4	; Read Data and Bit Flip Register 18
MC59_RDBFL19   	.equ	0xf0064bc6	; Read Data and Bit Flip Register 19
MC59_RDBFL2    	.equ	0xf0064ba4	; Read Data and Bit Flip Register 2
MC59_RDBFL20   	.equ	0xf0064bc8	; Read Data and Bit Flip Register 20
MC59_RDBFL21   	.equ	0xf0064bca	; Read Data and Bit Flip Register 21
MC59_RDBFL22   	.equ	0xf0064bcc	; Read Data and Bit Flip Register 22
MC59_RDBFL23   	.equ	0xf0064bce	; Read Data and Bit Flip Register 23
MC59_RDBFL24   	.equ	0xf0064bd0	; Read Data and Bit Flip Register 24
MC59_RDBFL25   	.equ	0xf0064bd2	; Read Data and Bit Flip Register 25
MC59_RDBFL26   	.equ	0xf0064bd4	; Read Data and Bit Flip Register 26
MC59_RDBFL27   	.equ	0xf0064bd6	; Read Data and Bit Flip Register 27
MC59_RDBFL28   	.equ	0xf0064bd8	; Read Data and Bit Flip Register 28
MC59_RDBFL29   	.equ	0xf0064bda	; Read Data and Bit Flip Register 29
MC59_RDBFL3    	.equ	0xf0064ba6	; Read Data and Bit Flip Register 3
MC59_RDBFL30   	.equ	0xf0064bdc	; Read Data and Bit Flip Register 30
MC59_RDBFL31   	.equ	0xf0064bde	; Read Data and Bit Flip Register 31
MC59_RDBFL32   	.equ	0xf0064be0	; Read Data and Bit Flip Register 32
MC59_RDBFL33   	.equ	0xf0064be2	; Read Data and Bit Flip Register 33
MC59_RDBFL34   	.equ	0xf0064be4	; Read Data and Bit Flip Register 34
MC59_RDBFL35   	.equ	0xf0064be6	; Read Data and Bit Flip Register 35
MC59_RDBFL36   	.equ	0xf0064be8	; Read Data and Bit Flip Register 36
MC59_RDBFL37   	.equ	0xf0064bea	; Read Data and Bit Flip Register 37
MC59_RDBFL38   	.equ	0xf0064bec	; Read Data and Bit Flip Register 38
MC59_RDBFL39   	.equ	0xf0064bee	; Read Data and Bit Flip Register 39
MC59_RDBFL4    	.equ	0xf0064ba8	; Read Data and Bit Flip Register 4
MC59_RDBFL5    	.equ	0xf0064baa	; Read Data and Bit Flip Register 5
MC59_RDBFL6    	.equ	0xf0064bac	; Read Data and Bit Flip Register 6
MC59_RDBFL7    	.equ	0xf0064bae	; Read Data and Bit Flip Register 7
MC59_RDBFL8    	.equ	0xf0064bb0	; Read Data and Bit Flip Register 8
MC59_RDBFL9    	.equ	0xf0064bb2	; Read Data and Bit Flip Register 9
MC59_REVID     	.equ	0xf0064b0c	; Revision ID Register
MC5_CONFIG0    	.equ	0xf0061500	; Configuration Register 0
MC5_CONFIG1    	.equ	0xf0061502	; Configuration Register 1
MC5_ECCD       	.equ	0xf0061510	; Memory ECC Detection Register
MC5_ECCS       	.equ	0xf006150e	; ECC Safety Register
MC5_ETRR0      	.equ	0xf0061512	; Error Tracking Register 0
MC5_ETRR1      	.equ	0xf0061514	; Error Tracking Register 1
MC5_ETRR2      	.equ	0xf0061516	; Error Tracking Register 2
MC5_ETRR3      	.equ	0xf0061518	; Error Tracking Register 3
MC5_ETRR4      	.equ	0xf006151a	; Error Tracking Register 4
MC5_MCONTROL   	.equ	0xf0061504	; MBIST Control Register
MC5_MSTATUS    	.equ	0xf0061506	; Status Register
MC5_RANGE      	.equ	0xf0061508	; Range Register, single address mode
MC5_RDBFL0     	.equ	0xf00615a0	; Read Data and Bit Flip Register 0
MC5_RDBFL1     	.equ	0xf00615a2	; Read Data and Bit Flip Register 1
MC5_RDBFL10    	.equ	0xf00615b4	; Read Data and Bit Flip Register 10
MC5_RDBFL11    	.equ	0xf00615b6	; Read Data and Bit Flip Register 11
MC5_RDBFL12    	.equ	0xf00615b8	; Read Data and Bit Flip Register 12
MC5_RDBFL13    	.equ	0xf00615ba	; Read Data and Bit Flip Register 13
MC5_RDBFL14    	.equ	0xf00615bc	; Read Data and Bit Flip Register 14
MC5_RDBFL15    	.equ	0xf00615be	; Read Data and Bit Flip Register 15
MC5_RDBFL16    	.equ	0xf00615c0	; Read Data and Bit Flip Register 16
MC5_RDBFL17    	.equ	0xf00615c2	; Read Data and Bit Flip Register 17
MC5_RDBFL18    	.equ	0xf00615c4	; Read Data and Bit Flip Register 18
MC5_RDBFL19    	.equ	0xf00615c6	; Read Data and Bit Flip Register 19
MC5_RDBFL2     	.equ	0xf00615a4	; Read Data and Bit Flip Register 2
MC5_RDBFL20    	.equ	0xf00615c8	; Read Data and Bit Flip Register 20
MC5_RDBFL21    	.equ	0xf00615ca	; Read Data and Bit Flip Register 21
MC5_RDBFL22    	.equ	0xf00615cc	; Read Data and Bit Flip Register 22
MC5_RDBFL23    	.equ	0xf00615ce	; Read Data and Bit Flip Register 23
MC5_RDBFL24    	.equ	0xf00615d0	; Read Data and Bit Flip Register 24
MC5_RDBFL25    	.equ	0xf00615d2	; Read Data and Bit Flip Register 25
MC5_RDBFL26    	.equ	0xf00615d4	; Read Data and Bit Flip Register 26
MC5_RDBFL27    	.equ	0xf00615d6	; Read Data and Bit Flip Register 27
MC5_RDBFL28    	.equ	0xf00615d8	; Read Data and Bit Flip Register 28
MC5_RDBFL29    	.equ	0xf00615da	; Read Data and Bit Flip Register 29
MC5_RDBFL3     	.equ	0xf00615a6	; Read Data and Bit Flip Register 3
MC5_RDBFL30    	.equ	0xf00615dc	; Read Data and Bit Flip Register 30
MC5_RDBFL31    	.equ	0xf00615de	; Read Data and Bit Flip Register 31
MC5_RDBFL32    	.equ	0xf00615e0	; Read Data and Bit Flip Register 32
MC5_RDBFL33    	.equ	0xf00615e2	; Read Data and Bit Flip Register 33
MC5_RDBFL34    	.equ	0xf00615e4	; Read Data and Bit Flip Register 34
MC5_RDBFL35    	.equ	0xf00615e6	; Read Data and Bit Flip Register 35
MC5_RDBFL36    	.equ	0xf00615e8	; Read Data and Bit Flip Register 36
MC5_RDBFL37    	.equ	0xf00615ea	; Read Data and Bit Flip Register 37
MC5_RDBFL38    	.equ	0xf00615ec	; Read Data and Bit Flip Register 38
MC5_RDBFL39    	.equ	0xf00615ee	; Read Data and Bit Flip Register 39
MC5_RDBFL4     	.equ	0xf00615a8	; Read Data and Bit Flip Register 4
MC5_RDBFL5     	.equ	0xf00615aa	; Read Data and Bit Flip Register 5
MC5_RDBFL6     	.equ	0xf00615ac	; Read Data and Bit Flip Register 6
MC5_RDBFL7     	.equ	0xf00615ae	; Read Data and Bit Flip Register 7
MC5_RDBFL8     	.equ	0xf00615b0	; Read Data and Bit Flip Register 8
MC5_RDBFL9     	.equ	0xf00615b2	; Read Data and Bit Flip Register 9
MC5_REVID      	.equ	0xf006150c	; Revision ID Register
MC60_CONFIG0   	.equ	0xf0064c00	; Configuration Register 0
MC60_CONFIG1   	.equ	0xf0064c02	; Configuration Register 1
MC60_ECCD      	.equ	0xf0064c10	; Memory ECC Detection Register
MC60_ECCS      	.equ	0xf0064c0e	; ECC Safety Register
MC60_ETRR0     	.equ	0xf0064c12	; Error Tracking Register 0
MC60_ETRR1     	.equ	0xf0064c14	; Error Tracking Register 1
MC60_ETRR2     	.equ	0xf0064c16	; Error Tracking Register 2
MC60_ETRR3     	.equ	0xf0064c18	; Error Tracking Register 3
MC60_ETRR4     	.equ	0xf0064c1a	; Error Tracking Register 4
MC60_MCONTROL  	.equ	0xf0064c04	; MBIST Control Register
MC60_MSTATUS   	.equ	0xf0064c06	; Status Register
MC60_RANGE     	.equ	0xf0064c08	; Range Register, single address mode
MC60_RDBFL0    	.equ	0xf0064ca0	; Read Data and Bit Flip Register 0
MC60_RDBFL1    	.equ	0xf0064ca2	; Read Data and Bit Flip Register 1
MC60_RDBFL10   	.equ	0xf0064cb4	; Read Data and Bit Flip Register 10
MC60_RDBFL11   	.equ	0xf0064cb6	; Read Data and Bit Flip Register 11
MC60_RDBFL12   	.equ	0xf0064cb8	; Read Data and Bit Flip Register 12
MC60_RDBFL13   	.equ	0xf0064cba	; Read Data and Bit Flip Register 13
MC60_RDBFL14   	.equ	0xf0064cbc	; Read Data and Bit Flip Register 14
MC60_RDBFL15   	.equ	0xf0064cbe	; Read Data and Bit Flip Register 15
MC60_RDBFL16   	.equ	0xf0064cc0	; Read Data and Bit Flip Register 16
MC60_RDBFL17   	.equ	0xf0064cc2	; Read Data and Bit Flip Register 17
MC60_RDBFL18   	.equ	0xf0064cc4	; Read Data and Bit Flip Register 18
MC60_RDBFL19   	.equ	0xf0064cc6	; Read Data and Bit Flip Register 19
MC60_RDBFL2    	.equ	0xf0064ca4	; Read Data and Bit Flip Register 2
MC60_RDBFL20   	.equ	0xf0064cc8	; Read Data and Bit Flip Register 20
MC60_RDBFL21   	.equ	0xf0064cca	; Read Data and Bit Flip Register 21
MC60_RDBFL22   	.equ	0xf0064ccc	; Read Data and Bit Flip Register 22
MC60_RDBFL23   	.equ	0xf0064cce	; Read Data and Bit Flip Register 23
MC60_RDBFL24   	.equ	0xf0064cd0	; Read Data and Bit Flip Register 24
MC60_RDBFL25   	.equ	0xf0064cd2	; Read Data and Bit Flip Register 25
MC60_RDBFL26   	.equ	0xf0064cd4	; Read Data and Bit Flip Register 26
MC60_RDBFL27   	.equ	0xf0064cd6	; Read Data and Bit Flip Register 27
MC60_RDBFL28   	.equ	0xf0064cd8	; Read Data and Bit Flip Register 28
MC60_RDBFL29   	.equ	0xf0064cda	; Read Data and Bit Flip Register 29
MC60_RDBFL3    	.equ	0xf0064ca6	; Read Data and Bit Flip Register 3
MC60_RDBFL30   	.equ	0xf0064cdc	; Read Data and Bit Flip Register 30
MC60_RDBFL31   	.equ	0xf0064cde	; Read Data and Bit Flip Register 31
MC60_RDBFL32   	.equ	0xf0064ce0	; Read Data and Bit Flip Register 32
MC60_RDBFL33   	.equ	0xf0064ce2	; Read Data and Bit Flip Register 33
MC60_RDBFL34   	.equ	0xf0064ce4	; Read Data and Bit Flip Register 34
MC60_RDBFL35   	.equ	0xf0064ce6	; Read Data and Bit Flip Register 35
MC60_RDBFL36   	.equ	0xf0064ce8	; Read Data and Bit Flip Register 36
MC60_RDBFL37   	.equ	0xf0064cea	; Read Data and Bit Flip Register 37
MC60_RDBFL38   	.equ	0xf0064cec	; Read Data and Bit Flip Register 38
MC60_RDBFL39   	.equ	0xf0064cee	; Read Data and Bit Flip Register 39
MC60_RDBFL4    	.equ	0xf0064ca8	; Read Data and Bit Flip Register 4
MC60_RDBFL5    	.equ	0xf0064caa	; Read Data and Bit Flip Register 5
MC60_RDBFL6    	.equ	0xf0064cac	; Read Data and Bit Flip Register 6
MC60_RDBFL7    	.equ	0xf0064cae	; Read Data and Bit Flip Register 7
MC60_RDBFL8    	.equ	0xf0064cb0	; Read Data and Bit Flip Register 8
MC60_RDBFL9    	.equ	0xf0064cb2	; Read Data and Bit Flip Register 9
MC60_REVID     	.equ	0xf0064c0c	; Revision ID Register
MC61_CONFIG0   	.equ	0xf0064d00	; Configuration Register 0
MC61_CONFIG1   	.equ	0xf0064d02	; Configuration Register 1
MC61_ECCD      	.equ	0xf0064d10	; Memory ECC Detection Register
MC61_ECCS      	.equ	0xf0064d0e	; ECC Safety Register
MC61_ETRR0     	.equ	0xf0064d12	; Error Tracking Register 0
MC61_ETRR1     	.equ	0xf0064d14	; Error Tracking Register 1
MC61_ETRR2     	.equ	0xf0064d16	; Error Tracking Register 2
MC61_ETRR3     	.equ	0xf0064d18	; Error Tracking Register 3
MC61_ETRR4     	.equ	0xf0064d1a	; Error Tracking Register 4
MC61_MCONTROL  	.equ	0xf0064d04	; MBIST Control Register
MC61_MSTATUS   	.equ	0xf0064d06	; Status Register
MC61_RANGE     	.equ	0xf0064d08	; Range Register, single address mode
MC61_RDBFL0    	.equ	0xf0064da0	; Read Data and Bit Flip Register 0
MC61_RDBFL1    	.equ	0xf0064da2	; Read Data and Bit Flip Register 1
MC61_RDBFL10   	.equ	0xf0064db4	; Read Data and Bit Flip Register 10
MC61_RDBFL11   	.equ	0xf0064db6	; Read Data and Bit Flip Register 11
MC61_RDBFL12   	.equ	0xf0064db8	; Read Data and Bit Flip Register 12
MC61_RDBFL13   	.equ	0xf0064dba	; Read Data and Bit Flip Register 13
MC61_RDBFL14   	.equ	0xf0064dbc	; Read Data and Bit Flip Register 14
MC61_RDBFL15   	.equ	0xf0064dbe	; Read Data and Bit Flip Register 15
MC61_RDBFL16   	.equ	0xf0064dc0	; Read Data and Bit Flip Register 16
MC61_RDBFL17   	.equ	0xf0064dc2	; Read Data and Bit Flip Register 17
MC61_RDBFL18   	.equ	0xf0064dc4	; Read Data and Bit Flip Register 18
MC61_RDBFL19   	.equ	0xf0064dc6	; Read Data and Bit Flip Register 19
MC61_RDBFL2    	.equ	0xf0064da4	; Read Data and Bit Flip Register 2
MC61_RDBFL20   	.equ	0xf0064dc8	; Read Data and Bit Flip Register 20
MC61_RDBFL21   	.equ	0xf0064dca	; Read Data and Bit Flip Register 21
MC61_RDBFL22   	.equ	0xf0064dcc	; Read Data and Bit Flip Register 22
MC61_RDBFL23   	.equ	0xf0064dce	; Read Data and Bit Flip Register 23
MC61_RDBFL24   	.equ	0xf0064dd0	; Read Data and Bit Flip Register 24
MC61_RDBFL25   	.equ	0xf0064dd2	; Read Data and Bit Flip Register 25
MC61_RDBFL26   	.equ	0xf0064dd4	; Read Data and Bit Flip Register 26
MC61_RDBFL27   	.equ	0xf0064dd6	; Read Data and Bit Flip Register 27
MC61_RDBFL28   	.equ	0xf0064dd8	; Read Data and Bit Flip Register 28
MC61_RDBFL29   	.equ	0xf0064dda	; Read Data and Bit Flip Register 29
MC61_RDBFL3    	.equ	0xf0064da6	; Read Data and Bit Flip Register 3
MC61_RDBFL30   	.equ	0xf0064ddc	; Read Data and Bit Flip Register 30
MC61_RDBFL31   	.equ	0xf0064dde	; Read Data and Bit Flip Register 31
MC61_RDBFL32   	.equ	0xf0064de0	; Read Data and Bit Flip Register 32
MC61_RDBFL33   	.equ	0xf0064de2	; Read Data and Bit Flip Register 33
MC61_RDBFL34   	.equ	0xf0064de4	; Read Data and Bit Flip Register 34
MC61_RDBFL35   	.equ	0xf0064de6	; Read Data and Bit Flip Register 35
MC61_RDBFL36   	.equ	0xf0064de8	; Read Data and Bit Flip Register 36
MC61_RDBFL37   	.equ	0xf0064dea	; Read Data and Bit Flip Register 37
MC61_RDBFL38   	.equ	0xf0064dec	; Read Data and Bit Flip Register 38
MC61_RDBFL39   	.equ	0xf0064dee	; Read Data and Bit Flip Register 39
MC61_RDBFL4    	.equ	0xf0064da8	; Read Data and Bit Flip Register 4
MC61_RDBFL5    	.equ	0xf0064daa	; Read Data and Bit Flip Register 5
MC61_RDBFL6    	.equ	0xf0064dac	; Read Data and Bit Flip Register 6
MC61_RDBFL7    	.equ	0xf0064dae	; Read Data and Bit Flip Register 7
MC61_RDBFL8    	.equ	0xf0064db0	; Read Data and Bit Flip Register 8
MC61_RDBFL9    	.equ	0xf0064db2	; Read Data and Bit Flip Register 9
MC61_REVID     	.equ	0xf0064d0c	; Revision ID Register
MC62_CONFIG0   	.equ	0xf0064e00	; Configuration Register 0
MC62_CONFIG1   	.equ	0xf0064e02	; Configuration Register 1
MC62_ECCD      	.equ	0xf0064e10	; Memory ECC Detection Register
MC62_ECCS      	.equ	0xf0064e0e	; ECC Safety Register
MC62_ETRR0     	.equ	0xf0064e12	; Error Tracking Register 0
MC62_ETRR1     	.equ	0xf0064e14	; Error Tracking Register 1
MC62_ETRR2     	.equ	0xf0064e16	; Error Tracking Register 2
MC62_ETRR3     	.equ	0xf0064e18	; Error Tracking Register 3
MC62_ETRR4     	.equ	0xf0064e1a	; Error Tracking Register 4
MC62_MCONTROL  	.equ	0xf0064e04	; MBIST Control Register
MC62_MSTATUS   	.equ	0xf0064e06	; Status Register
MC62_RANGE     	.equ	0xf0064e08	; Range Register, single address mode
MC62_RDBFL0    	.equ	0xf0064ea0	; Read Data and Bit Flip Register 0
MC62_RDBFL1    	.equ	0xf0064ea2	; Read Data and Bit Flip Register 1
MC62_RDBFL10   	.equ	0xf0064eb4	; Read Data and Bit Flip Register 10
MC62_RDBFL11   	.equ	0xf0064eb6	; Read Data and Bit Flip Register 11
MC62_RDBFL12   	.equ	0xf0064eb8	; Read Data and Bit Flip Register 12
MC62_RDBFL13   	.equ	0xf0064eba	; Read Data and Bit Flip Register 13
MC62_RDBFL14   	.equ	0xf0064ebc	; Read Data and Bit Flip Register 14
MC62_RDBFL15   	.equ	0xf0064ebe	; Read Data and Bit Flip Register 15
MC62_RDBFL16   	.equ	0xf0064ec0	; Read Data and Bit Flip Register 16
MC62_RDBFL17   	.equ	0xf0064ec2	; Read Data and Bit Flip Register 17
MC62_RDBFL18   	.equ	0xf0064ec4	; Read Data and Bit Flip Register 18
MC62_RDBFL19   	.equ	0xf0064ec6	; Read Data and Bit Flip Register 19
MC62_RDBFL2    	.equ	0xf0064ea4	; Read Data and Bit Flip Register 2
MC62_RDBFL20   	.equ	0xf0064ec8	; Read Data and Bit Flip Register 20
MC62_RDBFL21   	.equ	0xf0064eca	; Read Data and Bit Flip Register 21
MC62_RDBFL22   	.equ	0xf0064ecc	; Read Data and Bit Flip Register 22
MC62_RDBFL23   	.equ	0xf0064ece	; Read Data and Bit Flip Register 23
MC62_RDBFL24   	.equ	0xf0064ed0	; Read Data and Bit Flip Register 24
MC62_RDBFL25   	.equ	0xf0064ed2	; Read Data and Bit Flip Register 25
MC62_RDBFL26   	.equ	0xf0064ed4	; Read Data and Bit Flip Register 26
MC62_RDBFL27   	.equ	0xf0064ed6	; Read Data and Bit Flip Register 27
MC62_RDBFL28   	.equ	0xf0064ed8	; Read Data and Bit Flip Register 28
MC62_RDBFL29   	.equ	0xf0064eda	; Read Data and Bit Flip Register 29
MC62_RDBFL3    	.equ	0xf0064ea6	; Read Data and Bit Flip Register 3
MC62_RDBFL30   	.equ	0xf0064edc	; Read Data and Bit Flip Register 30
MC62_RDBFL31   	.equ	0xf0064ede	; Read Data and Bit Flip Register 31
MC62_RDBFL32   	.equ	0xf0064ee0	; Read Data and Bit Flip Register 32
MC62_RDBFL33   	.equ	0xf0064ee2	; Read Data and Bit Flip Register 33
MC62_RDBFL34   	.equ	0xf0064ee4	; Read Data and Bit Flip Register 34
MC62_RDBFL35   	.equ	0xf0064ee6	; Read Data and Bit Flip Register 35
MC62_RDBFL36   	.equ	0xf0064ee8	; Read Data and Bit Flip Register 36
MC62_RDBFL37   	.equ	0xf0064eea	; Read Data and Bit Flip Register 37
MC62_RDBFL38   	.equ	0xf0064eec	; Read Data and Bit Flip Register 38
MC62_RDBFL39   	.equ	0xf0064eee	; Read Data and Bit Flip Register 39
MC62_RDBFL4    	.equ	0xf0064ea8	; Read Data and Bit Flip Register 4
MC62_RDBFL5    	.equ	0xf0064eaa	; Read Data and Bit Flip Register 5
MC62_RDBFL6    	.equ	0xf0064eac	; Read Data and Bit Flip Register 6
MC62_RDBFL7    	.equ	0xf0064eae	; Read Data and Bit Flip Register 7
MC62_RDBFL8    	.equ	0xf0064eb0	; Read Data and Bit Flip Register 8
MC62_RDBFL9    	.equ	0xf0064eb2	; Read Data and Bit Flip Register 9
MC62_REVID     	.equ	0xf0064e0c	; Revision ID Register
MC63_CONFIG0   	.equ	0xf0064f00	; Configuration Register 0
MC63_CONFIG1   	.equ	0xf0064f02	; Configuration Register 1
MC63_ECCD      	.equ	0xf0064f10	; Memory ECC Detection Register
MC63_ECCS      	.equ	0xf0064f0e	; ECC Safety Register
MC63_ETRR0     	.equ	0xf0064f12	; Error Tracking Register 0
MC63_ETRR1     	.equ	0xf0064f14	; Error Tracking Register 1
MC63_ETRR2     	.equ	0xf0064f16	; Error Tracking Register 2
MC63_ETRR3     	.equ	0xf0064f18	; Error Tracking Register 3
MC63_ETRR4     	.equ	0xf0064f1a	; Error Tracking Register 4
MC63_MCONTROL  	.equ	0xf0064f04	; MBIST Control Register
MC63_MSTATUS   	.equ	0xf0064f06	; Status Register
MC63_RANGE     	.equ	0xf0064f08	; Range Register, single address mode
MC63_RDBFL0    	.equ	0xf0064fa0	; Read Data and Bit Flip Register 0
MC63_RDBFL1    	.equ	0xf0064fa2	; Read Data and Bit Flip Register 1
MC63_RDBFL10   	.equ	0xf0064fb4	; Read Data and Bit Flip Register 10
MC63_RDBFL11   	.equ	0xf0064fb6	; Read Data and Bit Flip Register 11
MC63_RDBFL12   	.equ	0xf0064fb8	; Read Data and Bit Flip Register 12
MC63_RDBFL13   	.equ	0xf0064fba	; Read Data and Bit Flip Register 13
MC63_RDBFL14   	.equ	0xf0064fbc	; Read Data and Bit Flip Register 14
MC63_RDBFL15   	.equ	0xf0064fbe	; Read Data and Bit Flip Register 15
MC63_RDBFL16   	.equ	0xf0064fc0	; Read Data and Bit Flip Register 16
MC63_RDBFL17   	.equ	0xf0064fc2	; Read Data and Bit Flip Register 17
MC63_RDBFL18   	.equ	0xf0064fc4	; Read Data and Bit Flip Register 18
MC63_RDBFL19   	.equ	0xf0064fc6	; Read Data and Bit Flip Register 19
MC63_RDBFL2    	.equ	0xf0064fa4	; Read Data and Bit Flip Register 2
MC63_RDBFL20   	.equ	0xf0064fc8	; Read Data and Bit Flip Register 20
MC63_RDBFL21   	.equ	0xf0064fca	; Read Data and Bit Flip Register 21
MC63_RDBFL22   	.equ	0xf0064fcc	; Read Data and Bit Flip Register 22
MC63_RDBFL23   	.equ	0xf0064fce	; Read Data and Bit Flip Register 23
MC63_RDBFL24   	.equ	0xf0064fd0	; Read Data and Bit Flip Register 24
MC63_RDBFL25   	.equ	0xf0064fd2	; Read Data and Bit Flip Register 25
MC63_RDBFL26   	.equ	0xf0064fd4	; Read Data and Bit Flip Register 26
MC63_RDBFL27   	.equ	0xf0064fd6	; Read Data and Bit Flip Register 27
MC63_RDBFL28   	.equ	0xf0064fd8	; Read Data and Bit Flip Register 28
MC63_RDBFL29   	.equ	0xf0064fda	; Read Data and Bit Flip Register 29
MC63_RDBFL3    	.equ	0xf0064fa6	; Read Data and Bit Flip Register 3
MC63_RDBFL30   	.equ	0xf0064fdc	; Read Data and Bit Flip Register 30
MC63_RDBFL31   	.equ	0xf0064fde	; Read Data and Bit Flip Register 31
MC63_RDBFL32   	.equ	0xf0064fe0	; Read Data and Bit Flip Register 32
MC63_RDBFL33   	.equ	0xf0064fe2	; Read Data and Bit Flip Register 33
MC63_RDBFL34   	.equ	0xf0064fe4	; Read Data and Bit Flip Register 34
MC63_RDBFL35   	.equ	0xf0064fe6	; Read Data and Bit Flip Register 35
MC63_RDBFL36   	.equ	0xf0064fe8	; Read Data and Bit Flip Register 36
MC63_RDBFL37   	.equ	0xf0064fea	; Read Data and Bit Flip Register 37
MC63_RDBFL38   	.equ	0xf0064fec	; Read Data and Bit Flip Register 38
MC63_RDBFL39   	.equ	0xf0064fee	; Read Data and Bit Flip Register 39
MC63_RDBFL4    	.equ	0xf0064fa8	; Read Data and Bit Flip Register 4
MC63_RDBFL5    	.equ	0xf0064faa	; Read Data and Bit Flip Register 5
MC63_RDBFL6    	.equ	0xf0064fac	; Read Data and Bit Flip Register 6
MC63_RDBFL7    	.equ	0xf0064fae	; Read Data and Bit Flip Register 7
MC63_RDBFL8    	.equ	0xf0064fb0	; Read Data and Bit Flip Register 8
MC63_RDBFL9    	.equ	0xf0064fb2	; Read Data and Bit Flip Register 9
MC63_REVID     	.equ	0xf0064f0c	; Revision ID Register
MC64_CONFIG0   	.equ	0xf0065000	; Configuration Register 0
MC64_CONFIG1   	.equ	0xf0065002	; Configuration Register 1
MC64_ECCD      	.equ	0xf0065010	; Memory ECC Detection Register
MC64_ECCS      	.equ	0xf006500e	; ECC Safety Register
MC64_ETRR0     	.equ	0xf0065012	; Error Tracking Register 0
MC64_ETRR1     	.equ	0xf0065014	; Error Tracking Register 1
MC64_ETRR2     	.equ	0xf0065016	; Error Tracking Register 2
MC64_ETRR3     	.equ	0xf0065018	; Error Tracking Register 3
MC64_ETRR4     	.equ	0xf006501a	; Error Tracking Register 4
MC64_MCONTROL  	.equ	0xf0065004	; MBIST Control Register
MC64_MSTATUS   	.equ	0xf0065006	; Status Register
MC64_RANGE     	.equ	0xf0065008	; Range Register, single address mode
MC64_RDBFL0    	.equ	0xf00650a0	; Read Data and Bit Flip Register 0
MC64_RDBFL1    	.equ	0xf00650a2	; Read Data and Bit Flip Register 1
MC64_RDBFL10   	.equ	0xf00650b4	; Read Data and Bit Flip Register 10
MC64_RDBFL11   	.equ	0xf00650b6	; Read Data and Bit Flip Register 11
MC64_RDBFL12   	.equ	0xf00650b8	; Read Data and Bit Flip Register 12
MC64_RDBFL13   	.equ	0xf00650ba	; Read Data and Bit Flip Register 13
MC64_RDBFL14   	.equ	0xf00650bc	; Read Data and Bit Flip Register 14
MC64_RDBFL15   	.equ	0xf00650be	; Read Data and Bit Flip Register 15
MC64_RDBFL16   	.equ	0xf00650c0	; Read Data and Bit Flip Register 16
MC64_RDBFL17   	.equ	0xf00650c2	; Read Data and Bit Flip Register 17
MC64_RDBFL18   	.equ	0xf00650c4	; Read Data and Bit Flip Register 18
MC64_RDBFL19   	.equ	0xf00650c6	; Read Data and Bit Flip Register 19
MC64_RDBFL2    	.equ	0xf00650a4	; Read Data and Bit Flip Register 2
MC64_RDBFL20   	.equ	0xf00650c8	; Read Data and Bit Flip Register 20
MC64_RDBFL21   	.equ	0xf00650ca	; Read Data and Bit Flip Register 21
MC64_RDBFL22   	.equ	0xf00650cc	; Read Data and Bit Flip Register 22
MC64_RDBFL23   	.equ	0xf00650ce	; Read Data and Bit Flip Register 23
MC64_RDBFL24   	.equ	0xf00650d0	; Read Data and Bit Flip Register 24
MC64_RDBFL25   	.equ	0xf00650d2	; Read Data and Bit Flip Register 25
MC64_RDBFL26   	.equ	0xf00650d4	; Read Data and Bit Flip Register 26
MC64_RDBFL27   	.equ	0xf00650d6	; Read Data and Bit Flip Register 27
MC64_RDBFL28   	.equ	0xf00650d8	; Read Data and Bit Flip Register 28
MC64_RDBFL29   	.equ	0xf00650da	; Read Data and Bit Flip Register 29
MC64_RDBFL3    	.equ	0xf00650a6	; Read Data and Bit Flip Register 3
MC64_RDBFL30   	.equ	0xf00650dc	; Read Data and Bit Flip Register 30
MC64_RDBFL31   	.equ	0xf00650de	; Read Data and Bit Flip Register 31
MC64_RDBFL32   	.equ	0xf00650e0	; Read Data and Bit Flip Register 32
MC64_RDBFL33   	.equ	0xf00650e2	; Read Data and Bit Flip Register 33
MC64_RDBFL34   	.equ	0xf00650e4	; Read Data and Bit Flip Register 34
MC64_RDBFL35   	.equ	0xf00650e6	; Read Data and Bit Flip Register 35
MC64_RDBFL36   	.equ	0xf00650e8	; Read Data and Bit Flip Register 36
MC64_RDBFL37   	.equ	0xf00650ea	; Read Data and Bit Flip Register 37
MC64_RDBFL38   	.equ	0xf00650ec	; Read Data and Bit Flip Register 38
MC64_RDBFL39   	.equ	0xf00650ee	; Read Data and Bit Flip Register 39
MC64_RDBFL4    	.equ	0xf00650a8	; Read Data and Bit Flip Register 4
MC64_RDBFL5    	.equ	0xf00650aa	; Read Data and Bit Flip Register 5
MC64_RDBFL6    	.equ	0xf00650ac	; Read Data and Bit Flip Register 6
MC64_RDBFL7    	.equ	0xf00650ae	; Read Data and Bit Flip Register 7
MC64_RDBFL8    	.equ	0xf00650b0	; Read Data and Bit Flip Register 8
MC64_RDBFL9    	.equ	0xf00650b2	; Read Data and Bit Flip Register 9
MC64_REVID     	.equ	0xf006500c	; Revision ID Register
MC65_CONFIG0   	.equ	0xf0065100	; Configuration Register 0
MC65_CONFIG1   	.equ	0xf0065102	; Configuration Register 1
MC65_ECCD      	.equ	0xf0065110	; Memory ECC Detection Register
MC65_ECCS      	.equ	0xf006510e	; ECC Safety Register
MC65_ETRR0     	.equ	0xf0065112	; Error Tracking Register 0
MC65_ETRR1     	.equ	0xf0065114	; Error Tracking Register 1
MC65_ETRR2     	.equ	0xf0065116	; Error Tracking Register 2
MC65_ETRR3     	.equ	0xf0065118	; Error Tracking Register 3
MC65_ETRR4     	.equ	0xf006511a	; Error Tracking Register 4
MC65_MCONTROL  	.equ	0xf0065104	; MBIST Control Register
MC65_MSTATUS   	.equ	0xf0065106	; Status Register
MC65_RANGE     	.equ	0xf0065108	; Range Register, single address mode
MC65_RDBFL0    	.equ	0xf00651a0	; Read Data and Bit Flip Register 0
MC65_RDBFL1    	.equ	0xf00651a2	; Read Data and Bit Flip Register 1
MC65_RDBFL10   	.equ	0xf00651b4	; Read Data and Bit Flip Register 10
MC65_RDBFL11   	.equ	0xf00651b6	; Read Data and Bit Flip Register 11
MC65_RDBFL12   	.equ	0xf00651b8	; Read Data and Bit Flip Register 12
MC65_RDBFL13   	.equ	0xf00651ba	; Read Data and Bit Flip Register 13
MC65_RDBFL14   	.equ	0xf00651bc	; Read Data and Bit Flip Register 14
MC65_RDBFL15   	.equ	0xf00651be	; Read Data and Bit Flip Register 15
MC65_RDBFL16   	.equ	0xf00651c0	; Read Data and Bit Flip Register 16
MC65_RDBFL17   	.equ	0xf00651c2	; Read Data and Bit Flip Register 17
MC65_RDBFL18   	.equ	0xf00651c4	; Read Data and Bit Flip Register 18
MC65_RDBFL19   	.equ	0xf00651c6	; Read Data and Bit Flip Register 19
MC65_RDBFL2    	.equ	0xf00651a4	; Read Data and Bit Flip Register 2
MC65_RDBFL20   	.equ	0xf00651c8	; Read Data and Bit Flip Register 20
MC65_RDBFL21   	.equ	0xf00651ca	; Read Data and Bit Flip Register 21
MC65_RDBFL22   	.equ	0xf00651cc	; Read Data and Bit Flip Register 22
MC65_RDBFL23   	.equ	0xf00651ce	; Read Data and Bit Flip Register 23
MC65_RDBFL24   	.equ	0xf00651d0	; Read Data and Bit Flip Register 24
MC65_RDBFL25   	.equ	0xf00651d2	; Read Data and Bit Flip Register 25
MC65_RDBFL26   	.equ	0xf00651d4	; Read Data and Bit Flip Register 26
MC65_RDBFL27   	.equ	0xf00651d6	; Read Data and Bit Flip Register 27
MC65_RDBFL28   	.equ	0xf00651d8	; Read Data and Bit Flip Register 28
MC65_RDBFL29   	.equ	0xf00651da	; Read Data and Bit Flip Register 29
MC65_RDBFL3    	.equ	0xf00651a6	; Read Data and Bit Flip Register 3
MC65_RDBFL30   	.equ	0xf00651dc	; Read Data and Bit Flip Register 30
MC65_RDBFL31   	.equ	0xf00651de	; Read Data and Bit Flip Register 31
MC65_RDBFL32   	.equ	0xf00651e0	; Read Data and Bit Flip Register 32
MC65_RDBFL33   	.equ	0xf00651e2	; Read Data and Bit Flip Register 33
MC65_RDBFL34   	.equ	0xf00651e4	; Read Data and Bit Flip Register 34
MC65_RDBFL35   	.equ	0xf00651e6	; Read Data and Bit Flip Register 35
MC65_RDBFL36   	.equ	0xf00651e8	; Read Data and Bit Flip Register 36
MC65_RDBFL37   	.equ	0xf00651ea	; Read Data and Bit Flip Register 37
MC65_RDBFL38   	.equ	0xf00651ec	; Read Data and Bit Flip Register 38
MC65_RDBFL39   	.equ	0xf00651ee	; Read Data and Bit Flip Register 39
MC65_RDBFL4    	.equ	0xf00651a8	; Read Data and Bit Flip Register 4
MC65_RDBFL5    	.equ	0xf00651aa	; Read Data and Bit Flip Register 5
MC65_RDBFL6    	.equ	0xf00651ac	; Read Data and Bit Flip Register 6
MC65_RDBFL7    	.equ	0xf00651ae	; Read Data and Bit Flip Register 7
MC65_RDBFL8    	.equ	0xf00651b0	; Read Data and Bit Flip Register 8
MC65_RDBFL9    	.equ	0xf00651b2	; Read Data and Bit Flip Register 9
MC65_REVID     	.equ	0xf006510c	; Revision ID Register
MC66_CONFIG0   	.equ	0xf0065200	; Configuration Register 0
MC66_CONFIG1   	.equ	0xf0065202	; Configuration Register 1
MC66_ECCD      	.equ	0xf0065210	; Memory ECC Detection Register
MC66_ECCS      	.equ	0xf006520e	; ECC Safety Register
MC66_ETRR0     	.equ	0xf0065212	; Error Tracking Register 0
MC66_ETRR1     	.equ	0xf0065214	; Error Tracking Register 1
MC66_ETRR2     	.equ	0xf0065216	; Error Tracking Register 2
MC66_ETRR3     	.equ	0xf0065218	; Error Tracking Register 3
MC66_ETRR4     	.equ	0xf006521a	; Error Tracking Register 4
MC66_MCONTROL  	.equ	0xf0065204	; MBIST Control Register
MC66_MSTATUS   	.equ	0xf0065206	; Status Register
MC66_RANGE     	.equ	0xf0065208	; Range Register, single address mode
MC66_RDBFL0    	.equ	0xf00652a0	; Read Data and Bit Flip Register 0
MC66_RDBFL1    	.equ	0xf00652a2	; Read Data and Bit Flip Register 1
MC66_RDBFL10   	.equ	0xf00652b4	; Read Data and Bit Flip Register 10
MC66_RDBFL11   	.equ	0xf00652b6	; Read Data and Bit Flip Register 11
MC66_RDBFL12   	.equ	0xf00652b8	; Read Data and Bit Flip Register 12
MC66_RDBFL13   	.equ	0xf00652ba	; Read Data and Bit Flip Register 13
MC66_RDBFL14   	.equ	0xf00652bc	; Read Data and Bit Flip Register 14
MC66_RDBFL15   	.equ	0xf00652be	; Read Data and Bit Flip Register 15
MC66_RDBFL16   	.equ	0xf00652c0	; Read Data and Bit Flip Register 16
MC66_RDBFL17   	.equ	0xf00652c2	; Read Data and Bit Flip Register 17
MC66_RDBFL18   	.equ	0xf00652c4	; Read Data and Bit Flip Register 18
MC66_RDBFL19   	.equ	0xf00652c6	; Read Data and Bit Flip Register 19
MC66_RDBFL2    	.equ	0xf00652a4	; Read Data and Bit Flip Register 2
MC66_RDBFL20   	.equ	0xf00652c8	; Read Data and Bit Flip Register 20
MC66_RDBFL21   	.equ	0xf00652ca	; Read Data and Bit Flip Register 21
MC66_RDBFL22   	.equ	0xf00652cc	; Read Data and Bit Flip Register 22
MC66_RDBFL23   	.equ	0xf00652ce	; Read Data and Bit Flip Register 23
MC66_RDBFL24   	.equ	0xf00652d0	; Read Data and Bit Flip Register 24
MC66_RDBFL25   	.equ	0xf00652d2	; Read Data and Bit Flip Register 25
MC66_RDBFL26   	.equ	0xf00652d4	; Read Data and Bit Flip Register 26
MC66_RDBFL27   	.equ	0xf00652d6	; Read Data and Bit Flip Register 27
MC66_RDBFL28   	.equ	0xf00652d8	; Read Data and Bit Flip Register 28
MC66_RDBFL29   	.equ	0xf00652da	; Read Data and Bit Flip Register 29
MC66_RDBFL3    	.equ	0xf00652a6	; Read Data and Bit Flip Register 3
MC66_RDBFL30   	.equ	0xf00652dc	; Read Data and Bit Flip Register 30
MC66_RDBFL31   	.equ	0xf00652de	; Read Data and Bit Flip Register 31
MC66_RDBFL32   	.equ	0xf00652e0	; Read Data and Bit Flip Register 32
MC66_RDBFL33   	.equ	0xf00652e2	; Read Data and Bit Flip Register 33
MC66_RDBFL34   	.equ	0xf00652e4	; Read Data and Bit Flip Register 34
MC66_RDBFL35   	.equ	0xf00652e6	; Read Data and Bit Flip Register 35
MC66_RDBFL36   	.equ	0xf00652e8	; Read Data and Bit Flip Register 36
MC66_RDBFL37   	.equ	0xf00652ea	; Read Data and Bit Flip Register 37
MC66_RDBFL38   	.equ	0xf00652ec	; Read Data and Bit Flip Register 38
MC66_RDBFL39   	.equ	0xf00652ee	; Read Data and Bit Flip Register 39
MC66_RDBFL4    	.equ	0xf00652a8	; Read Data and Bit Flip Register 4
MC66_RDBFL5    	.equ	0xf00652aa	; Read Data and Bit Flip Register 5
MC66_RDBFL6    	.equ	0xf00652ac	; Read Data and Bit Flip Register 6
MC66_RDBFL7    	.equ	0xf00652ae	; Read Data and Bit Flip Register 7
MC66_RDBFL8    	.equ	0xf00652b0	; Read Data and Bit Flip Register 8
MC66_RDBFL9    	.equ	0xf00652b2	; Read Data and Bit Flip Register 9
MC66_REVID     	.equ	0xf006520c	; Revision ID Register
MC67_CONFIG0   	.equ	0xf0065300	; Configuration Register 0
MC67_CONFIG1   	.equ	0xf0065302	; Configuration Register 1
MC67_ECCD      	.equ	0xf0065310	; Memory ECC Detection Register
MC67_ECCS      	.equ	0xf006530e	; ECC Safety Register
MC67_ETRR0     	.equ	0xf0065312	; Error Tracking Register 0
MC67_ETRR1     	.equ	0xf0065314	; Error Tracking Register 1
MC67_ETRR2     	.equ	0xf0065316	; Error Tracking Register 2
MC67_ETRR3     	.equ	0xf0065318	; Error Tracking Register 3
MC67_ETRR4     	.equ	0xf006531a	; Error Tracking Register 4
MC67_MCONTROL  	.equ	0xf0065304	; MBIST Control Register
MC67_MSTATUS   	.equ	0xf0065306	; Status Register
MC67_RANGE     	.equ	0xf0065308	; Range Register, single address mode
MC67_RDBFL0    	.equ	0xf00653a0	; Read Data and Bit Flip Register 0
MC67_RDBFL1    	.equ	0xf00653a2	; Read Data and Bit Flip Register 1
MC67_RDBFL10   	.equ	0xf00653b4	; Read Data and Bit Flip Register 10
MC67_RDBFL11   	.equ	0xf00653b6	; Read Data and Bit Flip Register 11
MC67_RDBFL12   	.equ	0xf00653b8	; Read Data and Bit Flip Register 12
MC67_RDBFL13   	.equ	0xf00653ba	; Read Data and Bit Flip Register 13
MC67_RDBFL14   	.equ	0xf00653bc	; Read Data and Bit Flip Register 14
MC67_RDBFL15   	.equ	0xf00653be	; Read Data and Bit Flip Register 15
MC67_RDBFL16   	.equ	0xf00653c0	; Read Data and Bit Flip Register 16
MC67_RDBFL17   	.equ	0xf00653c2	; Read Data and Bit Flip Register 17
MC67_RDBFL18   	.equ	0xf00653c4	; Read Data and Bit Flip Register 18
MC67_RDBFL19   	.equ	0xf00653c6	; Read Data and Bit Flip Register 19
MC67_RDBFL2    	.equ	0xf00653a4	; Read Data and Bit Flip Register 2
MC67_RDBFL20   	.equ	0xf00653c8	; Read Data and Bit Flip Register 20
MC67_RDBFL21   	.equ	0xf00653ca	; Read Data and Bit Flip Register 21
MC67_RDBFL22   	.equ	0xf00653cc	; Read Data and Bit Flip Register 22
MC67_RDBFL23   	.equ	0xf00653ce	; Read Data and Bit Flip Register 23
MC67_RDBFL24   	.equ	0xf00653d0	; Read Data and Bit Flip Register 24
MC67_RDBFL25   	.equ	0xf00653d2	; Read Data and Bit Flip Register 25
MC67_RDBFL26   	.equ	0xf00653d4	; Read Data and Bit Flip Register 26
MC67_RDBFL27   	.equ	0xf00653d6	; Read Data and Bit Flip Register 27
MC67_RDBFL28   	.equ	0xf00653d8	; Read Data and Bit Flip Register 28
MC67_RDBFL29   	.equ	0xf00653da	; Read Data and Bit Flip Register 29
MC67_RDBFL3    	.equ	0xf00653a6	; Read Data and Bit Flip Register 3
MC67_RDBFL30   	.equ	0xf00653dc	; Read Data and Bit Flip Register 30
MC67_RDBFL31   	.equ	0xf00653de	; Read Data and Bit Flip Register 31
MC67_RDBFL32   	.equ	0xf00653e0	; Read Data and Bit Flip Register 32
MC67_RDBFL33   	.equ	0xf00653e2	; Read Data and Bit Flip Register 33
MC67_RDBFL34   	.equ	0xf00653e4	; Read Data and Bit Flip Register 34
MC67_RDBFL35   	.equ	0xf00653e6	; Read Data and Bit Flip Register 35
MC67_RDBFL36   	.equ	0xf00653e8	; Read Data and Bit Flip Register 36
MC67_RDBFL37   	.equ	0xf00653ea	; Read Data and Bit Flip Register 37
MC67_RDBFL38   	.equ	0xf00653ec	; Read Data and Bit Flip Register 38
MC67_RDBFL39   	.equ	0xf00653ee	; Read Data and Bit Flip Register 39
MC67_RDBFL4    	.equ	0xf00653a8	; Read Data and Bit Flip Register 4
MC67_RDBFL5    	.equ	0xf00653aa	; Read Data and Bit Flip Register 5
MC67_RDBFL6    	.equ	0xf00653ac	; Read Data and Bit Flip Register 6
MC67_RDBFL7    	.equ	0xf00653ae	; Read Data and Bit Flip Register 7
MC67_RDBFL8    	.equ	0xf00653b0	; Read Data and Bit Flip Register 8
MC67_RDBFL9    	.equ	0xf00653b2	; Read Data and Bit Flip Register 9
MC67_REVID     	.equ	0xf006530c	; Revision ID Register
MC68_CONFIG0   	.equ	0xf0065400	; Configuration Register 0
MC68_CONFIG1   	.equ	0xf0065402	; Configuration Register 1
MC68_ECCD      	.equ	0xf0065410	; Memory ECC Detection Register
MC68_ECCS      	.equ	0xf006540e	; ECC Safety Register
MC68_ETRR0     	.equ	0xf0065412	; Error Tracking Register 0
MC68_ETRR1     	.equ	0xf0065414	; Error Tracking Register 1
MC68_ETRR2     	.equ	0xf0065416	; Error Tracking Register 2
MC68_ETRR3     	.equ	0xf0065418	; Error Tracking Register 3
MC68_ETRR4     	.equ	0xf006541a	; Error Tracking Register 4
MC68_MCONTROL  	.equ	0xf0065404	; MBIST Control Register
MC68_MSTATUS   	.equ	0xf0065406	; Status Register
MC68_RANGE     	.equ	0xf0065408	; Range Register, single address mode
MC68_RDBFL0    	.equ	0xf00654a0	; Read Data and Bit Flip Register 0
MC68_RDBFL1    	.equ	0xf00654a2	; Read Data and Bit Flip Register 1
MC68_RDBFL10   	.equ	0xf00654b4	; Read Data and Bit Flip Register 10
MC68_RDBFL11   	.equ	0xf00654b6	; Read Data and Bit Flip Register 11
MC68_RDBFL12   	.equ	0xf00654b8	; Read Data and Bit Flip Register 12
MC68_RDBFL13   	.equ	0xf00654ba	; Read Data and Bit Flip Register 13
MC68_RDBFL14   	.equ	0xf00654bc	; Read Data and Bit Flip Register 14
MC68_RDBFL15   	.equ	0xf00654be	; Read Data and Bit Flip Register 15
MC68_RDBFL16   	.equ	0xf00654c0	; Read Data and Bit Flip Register 16
MC68_RDBFL17   	.equ	0xf00654c2	; Read Data and Bit Flip Register 17
MC68_RDBFL18   	.equ	0xf00654c4	; Read Data and Bit Flip Register 18
MC68_RDBFL19   	.equ	0xf00654c6	; Read Data and Bit Flip Register 19
MC68_RDBFL2    	.equ	0xf00654a4	; Read Data and Bit Flip Register 2
MC68_RDBFL20   	.equ	0xf00654c8	; Read Data and Bit Flip Register 20
MC68_RDBFL21   	.equ	0xf00654ca	; Read Data and Bit Flip Register 21
MC68_RDBFL22   	.equ	0xf00654cc	; Read Data and Bit Flip Register 22
MC68_RDBFL23   	.equ	0xf00654ce	; Read Data and Bit Flip Register 23
MC68_RDBFL24   	.equ	0xf00654d0	; Read Data and Bit Flip Register 24
MC68_RDBFL25   	.equ	0xf00654d2	; Read Data and Bit Flip Register 25
MC68_RDBFL26   	.equ	0xf00654d4	; Read Data and Bit Flip Register 26
MC68_RDBFL27   	.equ	0xf00654d6	; Read Data and Bit Flip Register 27
MC68_RDBFL28   	.equ	0xf00654d8	; Read Data and Bit Flip Register 28
MC68_RDBFL29   	.equ	0xf00654da	; Read Data and Bit Flip Register 29
MC68_RDBFL3    	.equ	0xf00654a6	; Read Data and Bit Flip Register 3
MC68_RDBFL30   	.equ	0xf00654dc	; Read Data and Bit Flip Register 30
MC68_RDBFL31   	.equ	0xf00654de	; Read Data and Bit Flip Register 31
MC68_RDBFL32   	.equ	0xf00654e0	; Read Data and Bit Flip Register 32
MC68_RDBFL33   	.equ	0xf00654e2	; Read Data and Bit Flip Register 33
MC68_RDBFL34   	.equ	0xf00654e4	; Read Data and Bit Flip Register 34
MC68_RDBFL35   	.equ	0xf00654e6	; Read Data and Bit Flip Register 35
MC68_RDBFL36   	.equ	0xf00654e8	; Read Data and Bit Flip Register 36
MC68_RDBFL37   	.equ	0xf00654ea	; Read Data and Bit Flip Register 37
MC68_RDBFL38   	.equ	0xf00654ec	; Read Data and Bit Flip Register 38
MC68_RDBFL39   	.equ	0xf00654ee	; Read Data and Bit Flip Register 39
MC68_RDBFL4    	.equ	0xf00654a8	; Read Data and Bit Flip Register 4
MC68_RDBFL5    	.equ	0xf00654aa	; Read Data and Bit Flip Register 5
MC68_RDBFL6    	.equ	0xf00654ac	; Read Data and Bit Flip Register 6
MC68_RDBFL7    	.equ	0xf00654ae	; Read Data and Bit Flip Register 7
MC68_RDBFL8    	.equ	0xf00654b0	; Read Data and Bit Flip Register 8
MC68_RDBFL9    	.equ	0xf00654b2	; Read Data and Bit Flip Register 9
MC68_REVID     	.equ	0xf006540c	; Revision ID Register
MC69_CONFIG0   	.equ	0xf0065500	; Configuration Register 0
MC69_CONFIG1   	.equ	0xf0065502	; Configuration Register 1
MC69_ECCD      	.equ	0xf0065510	; Memory ECC Detection Register
MC69_ECCS      	.equ	0xf006550e	; ECC Safety Register
MC69_ETRR0     	.equ	0xf0065512	; Error Tracking Register 0
MC69_ETRR1     	.equ	0xf0065514	; Error Tracking Register 1
MC69_ETRR2     	.equ	0xf0065516	; Error Tracking Register 2
MC69_ETRR3     	.equ	0xf0065518	; Error Tracking Register 3
MC69_ETRR4     	.equ	0xf006551a	; Error Tracking Register 4
MC69_MCONTROL  	.equ	0xf0065504	; MBIST Control Register
MC69_MSTATUS   	.equ	0xf0065506	; Status Register
MC69_RANGE     	.equ	0xf0065508	; Range Register, single address mode
MC69_RDBFL0    	.equ	0xf00655a0	; Read Data and Bit Flip Register 0
MC69_RDBFL1    	.equ	0xf00655a2	; Read Data and Bit Flip Register 1
MC69_RDBFL10   	.equ	0xf00655b4	; Read Data and Bit Flip Register 10
MC69_RDBFL11   	.equ	0xf00655b6	; Read Data and Bit Flip Register 11
MC69_RDBFL12   	.equ	0xf00655b8	; Read Data and Bit Flip Register 12
MC69_RDBFL13   	.equ	0xf00655ba	; Read Data and Bit Flip Register 13
MC69_RDBFL14   	.equ	0xf00655bc	; Read Data and Bit Flip Register 14
MC69_RDBFL15   	.equ	0xf00655be	; Read Data and Bit Flip Register 15
MC69_RDBFL16   	.equ	0xf00655c0	; Read Data and Bit Flip Register 16
MC69_RDBFL17   	.equ	0xf00655c2	; Read Data and Bit Flip Register 17
MC69_RDBFL18   	.equ	0xf00655c4	; Read Data and Bit Flip Register 18
MC69_RDBFL19   	.equ	0xf00655c6	; Read Data and Bit Flip Register 19
MC69_RDBFL2    	.equ	0xf00655a4	; Read Data and Bit Flip Register 2
MC69_RDBFL20   	.equ	0xf00655c8	; Read Data and Bit Flip Register 20
MC69_RDBFL21   	.equ	0xf00655ca	; Read Data and Bit Flip Register 21
MC69_RDBFL22   	.equ	0xf00655cc	; Read Data and Bit Flip Register 22
MC69_RDBFL23   	.equ	0xf00655ce	; Read Data and Bit Flip Register 23
MC69_RDBFL24   	.equ	0xf00655d0	; Read Data and Bit Flip Register 24
MC69_RDBFL25   	.equ	0xf00655d2	; Read Data and Bit Flip Register 25
MC69_RDBFL26   	.equ	0xf00655d4	; Read Data and Bit Flip Register 26
MC69_RDBFL27   	.equ	0xf00655d6	; Read Data and Bit Flip Register 27
MC69_RDBFL28   	.equ	0xf00655d8	; Read Data and Bit Flip Register 28
MC69_RDBFL29   	.equ	0xf00655da	; Read Data and Bit Flip Register 29
MC69_RDBFL3    	.equ	0xf00655a6	; Read Data and Bit Flip Register 3
MC69_RDBFL30   	.equ	0xf00655dc	; Read Data and Bit Flip Register 30
MC69_RDBFL31   	.equ	0xf00655de	; Read Data and Bit Flip Register 31
MC69_RDBFL32   	.equ	0xf00655e0	; Read Data and Bit Flip Register 32
MC69_RDBFL33   	.equ	0xf00655e2	; Read Data and Bit Flip Register 33
MC69_RDBFL34   	.equ	0xf00655e4	; Read Data and Bit Flip Register 34
MC69_RDBFL35   	.equ	0xf00655e6	; Read Data and Bit Flip Register 35
MC69_RDBFL36   	.equ	0xf00655e8	; Read Data and Bit Flip Register 36
MC69_RDBFL37   	.equ	0xf00655ea	; Read Data and Bit Flip Register 37
MC69_RDBFL38   	.equ	0xf00655ec	; Read Data and Bit Flip Register 38
MC69_RDBFL39   	.equ	0xf00655ee	; Read Data and Bit Flip Register 39
MC69_RDBFL4    	.equ	0xf00655a8	; Read Data and Bit Flip Register 4
MC69_RDBFL5    	.equ	0xf00655aa	; Read Data and Bit Flip Register 5
MC69_RDBFL6    	.equ	0xf00655ac	; Read Data and Bit Flip Register 6
MC69_RDBFL7    	.equ	0xf00655ae	; Read Data and Bit Flip Register 7
MC69_RDBFL8    	.equ	0xf00655b0	; Read Data and Bit Flip Register 8
MC69_RDBFL9    	.equ	0xf00655b2	; Read Data and Bit Flip Register 9
MC69_REVID     	.equ	0xf006550c	; Revision ID Register
MC6_CONFIG0    	.equ	0xf0061600	; Configuration Register 0
MC6_CONFIG1    	.equ	0xf0061602	; Configuration Register 1
MC6_ECCD       	.equ	0xf0061610	; Memory ECC Detection Register
MC6_ECCS       	.equ	0xf006160e	; ECC Safety Register
MC6_ETRR0      	.equ	0xf0061612	; Error Tracking Register 0
MC6_ETRR1      	.equ	0xf0061614	; Error Tracking Register 1
MC6_ETRR2      	.equ	0xf0061616	; Error Tracking Register 2
MC6_ETRR3      	.equ	0xf0061618	; Error Tracking Register 3
MC6_ETRR4      	.equ	0xf006161a	; Error Tracking Register 4
MC6_MCONTROL   	.equ	0xf0061604	; MBIST Control Register
MC6_MSTATUS    	.equ	0xf0061606	; Status Register
MC6_RANGE      	.equ	0xf0061608	; Range Register, single address mode
MC6_RDBFL0     	.equ	0xf00616a0	; Read Data and Bit Flip Register 0
MC6_RDBFL1     	.equ	0xf00616a2	; Read Data and Bit Flip Register 1
MC6_RDBFL10    	.equ	0xf00616b4	; Read Data and Bit Flip Register 10
MC6_RDBFL11    	.equ	0xf00616b6	; Read Data and Bit Flip Register 11
MC6_RDBFL12    	.equ	0xf00616b8	; Read Data and Bit Flip Register 12
MC6_RDBFL13    	.equ	0xf00616ba	; Read Data and Bit Flip Register 13
MC6_RDBFL14    	.equ	0xf00616bc	; Read Data and Bit Flip Register 14
MC6_RDBFL15    	.equ	0xf00616be	; Read Data and Bit Flip Register 15
MC6_RDBFL16    	.equ	0xf00616c0	; Read Data and Bit Flip Register 16
MC6_RDBFL17    	.equ	0xf00616c2	; Read Data and Bit Flip Register 17
MC6_RDBFL18    	.equ	0xf00616c4	; Read Data and Bit Flip Register 18
MC6_RDBFL19    	.equ	0xf00616c6	; Read Data and Bit Flip Register 19
MC6_RDBFL2     	.equ	0xf00616a4	; Read Data and Bit Flip Register 2
MC6_RDBFL20    	.equ	0xf00616c8	; Read Data and Bit Flip Register 20
MC6_RDBFL21    	.equ	0xf00616ca	; Read Data and Bit Flip Register 21
MC6_RDBFL22    	.equ	0xf00616cc	; Read Data and Bit Flip Register 22
MC6_RDBFL23    	.equ	0xf00616ce	; Read Data and Bit Flip Register 23
MC6_RDBFL24    	.equ	0xf00616d0	; Read Data and Bit Flip Register 24
MC6_RDBFL25    	.equ	0xf00616d2	; Read Data and Bit Flip Register 25
MC6_RDBFL26    	.equ	0xf00616d4	; Read Data and Bit Flip Register 26
MC6_RDBFL27    	.equ	0xf00616d6	; Read Data and Bit Flip Register 27
MC6_RDBFL28    	.equ	0xf00616d8	; Read Data and Bit Flip Register 28
MC6_RDBFL29    	.equ	0xf00616da	; Read Data and Bit Flip Register 29
MC6_RDBFL3     	.equ	0xf00616a6	; Read Data and Bit Flip Register 3
MC6_RDBFL30    	.equ	0xf00616dc	; Read Data and Bit Flip Register 30
MC6_RDBFL31    	.equ	0xf00616de	; Read Data and Bit Flip Register 31
MC6_RDBFL32    	.equ	0xf00616e0	; Read Data and Bit Flip Register 32
MC6_RDBFL33    	.equ	0xf00616e2	; Read Data and Bit Flip Register 33
MC6_RDBFL34    	.equ	0xf00616e4	; Read Data and Bit Flip Register 34
MC6_RDBFL35    	.equ	0xf00616e6	; Read Data and Bit Flip Register 35
MC6_RDBFL36    	.equ	0xf00616e8	; Read Data and Bit Flip Register 36
MC6_RDBFL37    	.equ	0xf00616ea	; Read Data and Bit Flip Register 37
MC6_RDBFL38    	.equ	0xf00616ec	; Read Data and Bit Flip Register 38
MC6_RDBFL39    	.equ	0xf00616ee	; Read Data and Bit Flip Register 39
MC6_RDBFL4     	.equ	0xf00616a8	; Read Data and Bit Flip Register 4
MC6_RDBFL5     	.equ	0xf00616aa	; Read Data and Bit Flip Register 5
MC6_RDBFL6     	.equ	0xf00616ac	; Read Data and Bit Flip Register 6
MC6_RDBFL7     	.equ	0xf00616ae	; Read Data and Bit Flip Register 7
MC6_RDBFL8     	.equ	0xf00616b0	; Read Data and Bit Flip Register 8
MC6_RDBFL9     	.equ	0xf00616b2	; Read Data and Bit Flip Register 9
MC6_REVID      	.equ	0xf006160c	; Revision ID Register
MC70_CONFIG0   	.equ	0xf0065600	; Configuration Register 0
MC70_CONFIG1   	.equ	0xf0065602	; Configuration Register 1
MC70_ECCD      	.equ	0xf0065610	; Memory ECC Detection Register
MC70_ECCS      	.equ	0xf006560e	; ECC Safety Register
MC70_ETRR0     	.equ	0xf0065612	; Error Tracking Register 0
MC70_ETRR1     	.equ	0xf0065614	; Error Tracking Register 1
MC70_ETRR2     	.equ	0xf0065616	; Error Tracking Register 2
MC70_ETRR3     	.equ	0xf0065618	; Error Tracking Register 3
MC70_ETRR4     	.equ	0xf006561a	; Error Tracking Register 4
MC70_MCONTROL  	.equ	0xf0065604	; MBIST Control Register
MC70_MSTATUS   	.equ	0xf0065606	; Status Register
MC70_RANGE     	.equ	0xf0065608	; Range Register, single address mode
MC70_RDBFL0    	.equ	0xf00656a0	; Read Data and Bit Flip Register 0
MC70_RDBFL1    	.equ	0xf00656a2	; Read Data and Bit Flip Register 1
MC70_RDBFL10   	.equ	0xf00656b4	; Read Data and Bit Flip Register 10
MC70_RDBFL11   	.equ	0xf00656b6	; Read Data and Bit Flip Register 11
MC70_RDBFL12   	.equ	0xf00656b8	; Read Data and Bit Flip Register 12
MC70_RDBFL13   	.equ	0xf00656ba	; Read Data and Bit Flip Register 13
MC70_RDBFL14   	.equ	0xf00656bc	; Read Data and Bit Flip Register 14
MC70_RDBFL15   	.equ	0xf00656be	; Read Data and Bit Flip Register 15
MC70_RDBFL16   	.equ	0xf00656c0	; Read Data and Bit Flip Register 16
MC70_RDBFL17   	.equ	0xf00656c2	; Read Data and Bit Flip Register 17
MC70_RDBFL18   	.equ	0xf00656c4	; Read Data and Bit Flip Register 18
MC70_RDBFL19   	.equ	0xf00656c6	; Read Data and Bit Flip Register 19
MC70_RDBFL2    	.equ	0xf00656a4	; Read Data and Bit Flip Register 2
MC70_RDBFL20   	.equ	0xf00656c8	; Read Data and Bit Flip Register 20
MC70_RDBFL21   	.equ	0xf00656ca	; Read Data and Bit Flip Register 21
MC70_RDBFL22   	.equ	0xf00656cc	; Read Data and Bit Flip Register 22
MC70_RDBFL23   	.equ	0xf00656ce	; Read Data and Bit Flip Register 23
MC70_RDBFL24   	.equ	0xf00656d0	; Read Data and Bit Flip Register 24
MC70_RDBFL25   	.equ	0xf00656d2	; Read Data and Bit Flip Register 25
MC70_RDBFL26   	.equ	0xf00656d4	; Read Data and Bit Flip Register 26
MC70_RDBFL27   	.equ	0xf00656d6	; Read Data and Bit Flip Register 27
MC70_RDBFL28   	.equ	0xf00656d8	; Read Data and Bit Flip Register 28
MC70_RDBFL29   	.equ	0xf00656da	; Read Data and Bit Flip Register 29
MC70_RDBFL3    	.equ	0xf00656a6	; Read Data and Bit Flip Register 3
MC70_RDBFL30   	.equ	0xf00656dc	; Read Data and Bit Flip Register 30
MC70_RDBFL31   	.equ	0xf00656de	; Read Data and Bit Flip Register 31
MC70_RDBFL32   	.equ	0xf00656e0	; Read Data and Bit Flip Register 32
MC70_RDBFL33   	.equ	0xf00656e2	; Read Data and Bit Flip Register 33
MC70_RDBFL34   	.equ	0xf00656e4	; Read Data and Bit Flip Register 34
MC70_RDBFL35   	.equ	0xf00656e6	; Read Data and Bit Flip Register 35
MC70_RDBFL36   	.equ	0xf00656e8	; Read Data and Bit Flip Register 36
MC70_RDBFL37   	.equ	0xf00656ea	; Read Data and Bit Flip Register 37
MC70_RDBFL38   	.equ	0xf00656ec	; Read Data and Bit Flip Register 38
MC70_RDBFL39   	.equ	0xf00656ee	; Read Data and Bit Flip Register 39
MC70_RDBFL4    	.equ	0xf00656a8	; Read Data and Bit Flip Register 4
MC70_RDBFL5    	.equ	0xf00656aa	; Read Data and Bit Flip Register 5
MC70_RDBFL6    	.equ	0xf00656ac	; Read Data and Bit Flip Register 6
MC70_RDBFL7    	.equ	0xf00656ae	; Read Data and Bit Flip Register 7
MC70_RDBFL8    	.equ	0xf00656b0	; Read Data and Bit Flip Register 8
MC70_RDBFL9    	.equ	0xf00656b2	; Read Data and Bit Flip Register 9
MC70_REVID     	.equ	0xf006560c	; Revision ID Register
MC71_CONFIG0   	.equ	0xf0065700	; Configuration Register 0
MC71_CONFIG1   	.equ	0xf0065702	; Configuration Register 1
MC71_ECCD      	.equ	0xf0065710	; Memory ECC Detection Register
MC71_ECCS      	.equ	0xf006570e	; ECC Safety Register
MC71_ETRR0     	.equ	0xf0065712	; Error Tracking Register 0
MC71_ETRR1     	.equ	0xf0065714	; Error Tracking Register 1
MC71_ETRR2     	.equ	0xf0065716	; Error Tracking Register 2
MC71_ETRR3     	.equ	0xf0065718	; Error Tracking Register 3
MC71_ETRR4     	.equ	0xf006571a	; Error Tracking Register 4
MC71_MCONTROL  	.equ	0xf0065704	; MBIST Control Register
MC71_MSTATUS   	.equ	0xf0065706	; Status Register
MC71_RANGE     	.equ	0xf0065708	; Range Register, single address mode
MC71_RDBFL0    	.equ	0xf00657a0	; Read Data and Bit Flip Register 0
MC71_RDBFL1    	.equ	0xf00657a2	; Read Data and Bit Flip Register 1
MC71_RDBFL10   	.equ	0xf00657b4	; Read Data and Bit Flip Register 10
MC71_RDBFL11   	.equ	0xf00657b6	; Read Data and Bit Flip Register 11
MC71_RDBFL12   	.equ	0xf00657b8	; Read Data and Bit Flip Register 12
MC71_RDBFL13   	.equ	0xf00657ba	; Read Data and Bit Flip Register 13
MC71_RDBFL14   	.equ	0xf00657bc	; Read Data and Bit Flip Register 14
MC71_RDBFL15   	.equ	0xf00657be	; Read Data and Bit Flip Register 15
MC71_RDBFL16   	.equ	0xf00657c0	; Read Data and Bit Flip Register 16
MC71_RDBFL17   	.equ	0xf00657c2	; Read Data and Bit Flip Register 17
MC71_RDBFL18   	.equ	0xf00657c4	; Read Data and Bit Flip Register 18
MC71_RDBFL19   	.equ	0xf00657c6	; Read Data and Bit Flip Register 19
MC71_RDBFL2    	.equ	0xf00657a4	; Read Data and Bit Flip Register 2
MC71_RDBFL20   	.equ	0xf00657c8	; Read Data and Bit Flip Register 20
MC71_RDBFL21   	.equ	0xf00657ca	; Read Data and Bit Flip Register 21
MC71_RDBFL22   	.equ	0xf00657cc	; Read Data and Bit Flip Register 22
MC71_RDBFL23   	.equ	0xf00657ce	; Read Data and Bit Flip Register 23
MC71_RDBFL24   	.equ	0xf00657d0	; Read Data and Bit Flip Register 24
MC71_RDBFL25   	.equ	0xf00657d2	; Read Data and Bit Flip Register 25
MC71_RDBFL26   	.equ	0xf00657d4	; Read Data and Bit Flip Register 26
MC71_RDBFL27   	.equ	0xf00657d6	; Read Data and Bit Flip Register 27
MC71_RDBFL28   	.equ	0xf00657d8	; Read Data and Bit Flip Register 28
MC71_RDBFL29   	.equ	0xf00657da	; Read Data and Bit Flip Register 29
MC71_RDBFL3    	.equ	0xf00657a6	; Read Data and Bit Flip Register 3
MC71_RDBFL30   	.equ	0xf00657dc	; Read Data and Bit Flip Register 30
MC71_RDBFL31   	.equ	0xf00657de	; Read Data and Bit Flip Register 31
MC71_RDBFL32   	.equ	0xf00657e0	; Read Data and Bit Flip Register 32
MC71_RDBFL33   	.equ	0xf00657e2	; Read Data and Bit Flip Register 33
MC71_RDBFL34   	.equ	0xf00657e4	; Read Data and Bit Flip Register 34
MC71_RDBFL35   	.equ	0xf00657e6	; Read Data and Bit Flip Register 35
MC71_RDBFL36   	.equ	0xf00657e8	; Read Data and Bit Flip Register 36
MC71_RDBFL37   	.equ	0xf00657ea	; Read Data and Bit Flip Register 37
MC71_RDBFL38   	.equ	0xf00657ec	; Read Data and Bit Flip Register 38
MC71_RDBFL39   	.equ	0xf00657ee	; Read Data and Bit Flip Register 39
MC71_RDBFL4    	.equ	0xf00657a8	; Read Data and Bit Flip Register 4
MC71_RDBFL5    	.equ	0xf00657aa	; Read Data and Bit Flip Register 5
MC71_RDBFL6    	.equ	0xf00657ac	; Read Data and Bit Flip Register 6
MC71_RDBFL7    	.equ	0xf00657ae	; Read Data and Bit Flip Register 7
MC71_RDBFL8    	.equ	0xf00657b0	; Read Data and Bit Flip Register 8
MC71_RDBFL9    	.equ	0xf00657b2	; Read Data and Bit Flip Register 9
MC71_REVID     	.equ	0xf006570c	; Revision ID Register
MC72_CONFIG0   	.equ	0xf0065800	; Configuration Register 0
MC72_CONFIG1   	.equ	0xf0065802	; Configuration Register 1
MC72_ECCD      	.equ	0xf0065810	; Memory ECC Detection Register
MC72_ECCS      	.equ	0xf006580e	; ECC Safety Register
MC72_ETRR0     	.equ	0xf0065812	; Error Tracking Register 0
MC72_ETRR1     	.equ	0xf0065814	; Error Tracking Register 1
MC72_ETRR2     	.equ	0xf0065816	; Error Tracking Register 2
MC72_ETRR3     	.equ	0xf0065818	; Error Tracking Register 3
MC72_ETRR4     	.equ	0xf006581a	; Error Tracking Register 4
MC72_MCONTROL  	.equ	0xf0065804	; MBIST Control Register
MC72_MSTATUS   	.equ	0xf0065806	; Status Register
MC72_RANGE     	.equ	0xf0065808	; Range Register, single address mode
MC72_RDBFL0    	.equ	0xf00658a0	; Read Data and Bit Flip Register 0
MC72_RDBFL1    	.equ	0xf00658a2	; Read Data and Bit Flip Register 1
MC72_RDBFL10   	.equ	0xf00658b4	; Read Data and Bit Flip Register 10
MC72_RDBFL11   	.equ	0xf00658b6	; Read Data and Bit Flip Register 11
MC72_RDBFL12   	.equ	0xf00658b8	; Read Data and Bit Flip Register 12
MC72_RDBFL13   	.equ	0xf00658ba	; Read Data and Bit Flip Register 13
MC72_RDBFL14   	.equ	0xf00658bc	; Read Data and Bit Flip Register 14
MC72_RDBFL15   	.equ	0xf00658be	; Read Data and Bit Flip Register 15
MC72_RDBFL16   	.equ	0xf00658c0	; Read Data and Bit Flip Register 16
MC72_RDBFL17   	.equ	0xf00658c2	; Read Data and Bit Flip Register 17
MC72_RDBFL18   	.equ	0xf00658c4	; Read Data and Bit Flip Register 18
MC72_RDBFL19   	.equ	0xf00658c6	; Read Data and Bit Flip Register 19
MC72_RDBFL2    	.equ	0xf00658a4	; Read Data and Bit Flip Register 2
MC72_RDBFL20   	.equ	0xf00658c8	; Read Data and Bit Flip Register 20
MC72_RDBFL21   	.equ	0xf00658ca	; Read Data and Bit Flip Register 21
MC72_RDBFL22   	.equ	0xf00658cc	; Read Data and Bit Flip Register 22
MC72_RDBFL23   	.equ	0xf00658ce	; Read Data and Bit Flip Register 23
MC72_RDBFL24   	.equ	0xf00658d0	; Read Data and Bit Flip Register 24
MC72_RDBFL25   	.equ	0xf00658d2	; Read Data and Bit Flip Register 25
MC72_RDBFL26   	.equ	0xf00658d4	; Read Data and Bit Flip Register 26
MC72_RDBFL27   	.equ	0xf00658d6	; Read Data and Bit Flip Register 27
MC72_RDBFL28   	.equ	0xf00658d8	; Read Data and Bit Flip Register 28
MC72_RDBFL29   	.equ	0xf00658da	; Read Data and Bit Flip Register 29
MC72_RDBFL3    	.equ	0xf00658a6	; Read Data and Bit Flip Register 3
MC72_RDBFL30   	.equ	0xf00658dc	; Read Data and Bit Flip Register 30
MC72_RDBFL31   	.equ	0xf00658de	; Read Data and Bit Flip Register 31
MC72_RDBFL32   	.equ	0xf00658e0	; Read Data and Bit Flip Register 32
MC72_RDBFL33   	.equ	0xf00658e2	; Read Data and Bit Flip Register 33
MC72_RDBFL34   	.equ	0xf00658e4	; Read Data and Bit Flip Register 34
MC72_RDBFL35   	.equ	0xf00658e6	; Read Data and Bit Flip Register 35
MC72_RDBFL36   	.equ	0xf00658e8	; Read Data and Bit Flip Register 36
MC72_RDBFL37   	.equ	0xf00658ea	; Read Data and Bit Flip Register 37
MC72_RDBFL38   	.equ	0xf00658ec	; Read Data and Bit Flip Register 38
MC72_RDBFL39   	.equ	0xf00658ee	; Read Data and Bit Flip Register 39
MC72_RDBFL4    	.equ	0xf00658a8	; Read Data and Bit Flip Register 4
MC72_RDBFL5    	.equ	0xf00658aa	; Read Data and Bit Flip Register 5
MC72_RDBFL6    	.equ	0xf00658ac	; Read Data and Bit Flip Register 6
MC72_RDBFL7    	.equ	0xf00658ae	; Read Data and Bit Flip Register 7
MC72_RDBFL8    	.equ	0xf00658b0	; Read Data and Bit Flip Register 8
MC72_RDBFL9    	.equ	0xf00658b2	; Read Data and Bit Flip Register 9
MC72_REVID     	.equ	0xf006580c	; Revision ID Register
MC73_CONFIG0   	.equ	0xf0065900	; Configuration Register 0
MC73_CONFIG1   	.equ	0xf0065902	; Configuration Register 1
MC73_ECCD      	.equ	0xf0065910	; Memory ECC Detection Register
MC73_ECCS      	.equ	0xf006590e	; ECC Safety Register
MC73_ETRR0     	.equ	0xf0065912	; Error Tracking Register 0
MC73_ETRR1     	.equ	0xf0065914	; Error Tracking Register 1
MC73_ETRR2     	.equ	0xf0065916	; Error Tracking Register 2
MC73_ETRR3     	.equ	0xf0065918	; Error Tracking Register 3
MC73_ETRR4     	.equ	0xf006591a	; Error Tracking Register 4
MC73_MCONTROL  	.equ	0xf0065904	; MBIST Control Register
MC73_MSTATUS   	.equ	0xf0065906	; Status Register
MC73_RANGE     	.equ	0xf0065908	; Range Register, single address mode
MC73_RDBFL0    	.equ	0xf00659a0	; Read Data and Bit Flip Register 0
MC73_RDBFL1    	.equ	0xf00659a2	; Read Data and Bit Flip Register 1
MC73_RDBFL10   	.equ	0xf00659b4	; Read Data and Bit Flip Register 10
MC73_RDBFL11   	.equ	0xf00659b6	; Read Data and Bit Flip Register 11
MC73_RDBFL12   	.equ	0xf00659b8	; Read Data and Bit Flip Register 12
MC73_RDBFL13   	.equ	0xf00659ba	; Read Data and Bit Flip Register 13
MC73_RDBFL14   	.equ	0xf00659bc	; Read Data and Bit Flip Register 14
MC73_RDBFL15   	.equ	0xf00659be	; Read Data and Bit Flip Register 15
MC73_RDBFL16   	.equ	0xf00659c0	; Read Data and Bit Flip Register 16
MC73_RDBFL17   	.equ	0xf00659c2	; Read Data and Bit Flip Register 17
MC73_RDBFL18   	.equ	0xf00659c4	; Read Data and Bit Flip Register 18
MC73_RDBFL19   	.equ	0xf00659c6	; Read Data and Bit Flip Register 19
MC73_RDBFL2    	.equ	0xf00659a4	; Read Data and Bit Flip Register 2
MC73_RDBFL20   	.equ	0xf00659c8	; Read Data and Bit Flip Register 20
MC73_RDBFL21   	.equ	0xf00659ca	; Read Data and Bit Flip Register 21
MC73_RDBFL22   	.equ	0xf00659cc	; Read Data and Bit Flip Register 22
MC73_RDBFL23   	.equ	0xf00659ce	; Read Data and Bit Flip Register 23
MC73_RDBFL24   	.equ	0xf00659d0	; Read Data and Bit Flip Register 24
MC73_RDBFL25   	.equ	0xf00659d2	; Read Data and Bit Flip Register 25
MC73_RDBFL26   	.equ	0xf00659d4	; Read Data and Bit Flip Register 26
MC73_RDBFL27   	.equ	0xf00659d6	; Read Data and Bit Flip Register 27
MC73_RDBFL28   	.equ	0xf00659d8	; Read Data and Bit Flip Register 28
MC73_RDBFL29   	.equ	0xf00659da	; Read Data and Bit Flip Register 29
MC73_RDBFL3    	.equ	0xf00659a6	; Read Data and Bit Flip Register 3
MC73_RDBFL30   	.equ	0xf00659dc	; Read Data and Bit Flip Register 30
MC73_RDBFL31   	.equ	0xf00659de	; Read Data and Bit Flip Register 31
MC73_RDBFL32   	.equ	0xf00659e0	; Read Data and Bit Flip Register 32
MC73_RDBFL33   	.equ	0xf00659e2	; Read Data and Bit Flip Register 33
MC73_RDBFL34   	.equ	0xf00659e4	; Read Data and Bit Flip Register 34
MC73_RDBFL35   	.equ	0xf00659e6	; Read Data and Bit Flip Register 35
MC73_RDBFL36   	.equ	0xf00659e8	; Read Data and Bit Flip Register 36
MC73_RDBFL37   	.equ	0xf00659ea	; Read Data and Bit Flip Register 37
MC73_RDBFL38   	.equ	0xf00659ec	; Read Data and Bit Flip Register 38
MC73_RDBFL39   	.equ	0xf00659ee	; Read Data and Bit Flip Register 39
MC73_RDBFL4    	.equ	0xf00659a8	; Read Data and Bit Flip Register 4
MC73_RDBFL5    	.equ	0xf00659aa	; Read Data and Bit Flip Register 5
MC73_RDBFL6    	.equ	0xf00659ac	; Read Data and Bit Flip Register 6
MC73_RDBFL7    	.equ	0xf00659ae	; Read Data and Bit Flip Register 7
MC73_RDBFL8    	.equ	0xf00659b0	; Read Data and Bit Flip Register 8
MC73_RDBFL9    	.equ	0xf00659b2	; Read Data and Bit Flip Register 9
MC73_REVID     	.equ	0xf006590c	; Revision ID Register
MC74_CONFIG0   	.equ	0xf0065a00	; Configuration Register 0
MC74_CONFIG1   	.equ	0xf0065a02	; Configuration Register 1
MC74_ECCD      	.equ	0xf0065a10	; Memory ECC Detection Register
MC74_ECCS      	.equ	0xf0065a0e	; ECC Safety Register
MC74_ETRR0     	.equ	0xf0065a12	; Error Tracking Register 0
MC74_ETRR1     	.equ	0xf0065a14	; Error Tracking Register 1
MC74_ETRR2     	.equ	0xf0065a16	; Error Tracking Register 2
MC74_ETRR3     	.equ	0xf0065a18	; Error Tracking Register 3
MC74_ETRR4     	.equ	0xf0065a1a	; Error Tracking Register 4
MC74_MCONTROL  	.equ	0xf0065a04	; MBIST Control Register
MC74_MSTATUS   	.equ	0xf0065a06	; Status Register
MC74_RANGE     	.equ	0xf0065a08	; Range Register, single address mode
MC74_RDBFL0    	.equ	0xf0065aa0	; Read Data and Bit Flip Register 0
MC74_RDBFL1    	.equ	0xf0065aa2	; Read Data and Bit Flip Register 1
MC74_RDBFL10   	.equ	0xf0065ab4	; Read Data and Bit Flip Register 10
MC74_RDBFL11   	.equ	0xf0065ab6	; Read Data and Bit Flip Register 11
MC74_RDBFL12   	.equ	0xf0065ab8	; Read Data and Bit Flip Register 12
MC74_RDBFL13   	.equ	0xf0065aba	; Read Data and Bit Flip Register 13
MC74_RDBFL14   	.equ	0xf0065abc	; Read Data and Bit Flip Register 14
MC74_RDBFL15   	.equ	0xf0065abe	; Read Data and Bit Flip Register 15
MC74_RDBFL16   	.equ	0xf0065ac0	; Read Data and Bit Flip Register 16
MC74_RDBFL17   	.equ	0xf0065ac2	; Read Data and Bit Flip Register 17
MC74_RDBFL18   	.equ	0xf0065ac4	; Read Data and Bit Flip Register 18
MC74_RDBFL19   	.equ	0xf0065ac6	; Read Data and Bit Flip Register 19
MC74_RDBFL2    	.equ	0xf0065aa4	; Read Data and Bit Flip Register 2
MC74_RDBFL20   	.equ	0xf0065ac8	; Read Data and Bit Flip Register 20
MC74_RDBFL21   	.equ	0xf0065aca	; Read Data and Bit Flip Register 21
MC74_RDBFL22   	.equ	0xf0065acc	; Read Data and Bit Flip Register 22
MC74_RDBFL23   	.equ	0xf0065ace	; Read Data and Bit Flip Register 23
MC74_RDBFL24   	.equ	0xf0065ad0	; Read Data and Bit Flip Register 24
MC74_RDBFL25   	.equ	0xf0065ad2	; Read Data and Bit Flip Register 25
MC74_RDBFL26   	.equ	0xf0065ad4	; Read Data and Bit Flip Register 26
MC74_RDBFL27   	.equ	0xf0065ad6	; Read Data and Bit Flip Register 27
MC74_RDBFL28   	.equ	0xf0065ad8	; Read Data and Bit Flip Register 28
MC74_RDBFL29   	.equ	0xf0065ada	; Read Data and Bit Flip Register 29
MC74_RDBFL3    	.equ	0xf0065aa6	; Read Data and Bit Flip Register 3
MC74_RDBFL30   	.equ	0xf0065adc	; Read Data and Bit Flip Register 30
MC74_RDBFL31   	.equ	0xf0065ade	; Read Data and Bit Flip Register 31
MC74_RDBFL32   	.equ	0xf0065ae0	; Read Data and Bit Flip Register 32
MC74_RDBFL33   	.equ	0xf0065ae2	; Read Data and Bit Flip Register 33
MC74_RDBFL34   	.equ	0xf0065ae4	; Read Data and Bit Flip Register 34
MC74_RDBFL35   	.equ	0xf0065ae6	; Read Data and Bit Flip Register 35
MC74_RDBFL36   	.equ	0xf0065ae8	; Read Data and Bit Flip Register 36
MC74_RDBFL37   	.equ	0xf0065aea	; Read Data and Bit Flip Register 37
MC74_RDBFL38   	.equ	0xf0065aec	; Read Data and Bit Flip Register 38
MC74_RDBFL39   	.equ	0xf0065aee	; Read Data and Bit Flip Register 39
MC74_RDBFL4    	.equ	0xf0065aa8	; Read Data and Bit Flip Register 4
MC74_RDBFL5    	.equ	0xf0065aaa	; Read Data and Bit Flip Register 5
MC74_RDBFL6    	.equ	0xf0065aac	; Read Data and Bit Flip Register 6
MC74_RDBFL7    	.equ	0xf0065aae	; Read Data and Bit Flip Register 7
MC74_RDBFL8    	.equ	0xf0065ab0	; Read Data and Bit Flip Register 8
MC74_RDBFL9    	.equ	0xf0065ab2	; Read Data and Bit Flip Register 9
MC74_REVID     	.equ	0xf0065a0c	; Revision ID Register
MC75_CONFIG0   	.equ	0xf0065b00	; Configuration Register 0
MC75_CONFIG1   	.equ	0xf0065b02	; Configuration Register 1
MC75_ECCD      	.equ	0xf0065b10	; Memory ECC Detection Register
MC75_ECCS      	.equ	0xf0065b0e	; ECC Safety Register
MC75_ETRR0     	.equ	0xf0065b12	; Error Tracking Register 0
MC75_ETRR1     	.equ	0xf0065b14	; Error Tracking Register 1
MC75_ETRR2     	.equ	0xf0065b16	; Error Tracking Register 2
MC75_ETRR3     	.equ	0xf0065b18	; Error Tracking Register 3
MC75_ETRR4     	.equ	0xf0065b1a	; Error Tracking Register 4
MC75_MCONTROL  	.equ	0xf0065b04	; MBIST Control Register
MC75_MSTATUS   	.equ	0xf0065b06	; Status Register
MC75_RANGE     	.equ	0xf0065b08	; Range Register, single address mode
MC75_RDBFL0    	.equ	0xf0065ba0	; Read Data and Bit Flip Register 0
MC75_RDBFL1    	.equ	0xf0065ba2	; Read Data and Bit Flip Register 1
MC75_RDBFL10   	.equ	0xf0065bb4	; Read Data and Bit Flip Register 10
MC75_RDBFL11   	.equ	0xf0065bb6	; Read Data and Bit Flip Register 11
MC75_RDBFL12   	.equ	0xf0065bb8	; Read Data and Bit Flip Register 12
MC75_RDBFL13   	.equ	0xf0065bba	; Read Data and Bit Flip Register 13
MC75_RDBFL14   	.equ	0xf0065bbc	; Read Data and Bit Flip Register 14
MC75_RDBFL15   	.equ	0xf0065bbe	; Read Data and Bit Flip Register 15
MC75_RDBFL16   	.equ	0xf0065bc0	; Read Data and Bit Flip Register 16
MC75_RDBFL17   	.equ	0xf0065bc2	; Read Data and Bit Flip Register 17
MC75_RDBFL18   	.equ	0xf0065bc4	; Read Data and Bit Flip Register 18
MC75_RDBFL19   	.equ	0xf0065bc6	; Read Data and Bit Flip Register 19
MC75_RDBFL2    	.equ	0xf0065ba4	; Read Data and Bit Flip Register 2
MC75_RDBFL20   	.equ	0xf0065bc8	; Read Data and Bit Flip Register 20
MC75_RDBFL21   	.equ	0xf0065bca	; Read Data and Bit Flip Register 21
MC75_RDBFL22   	.equ	0xf0065bcc	; Read Data and Bit Flip Register 22
MC75_RDBFL23   	.equ	0xf0065bce	; Read Data and Bit Flip Register 23
MC75_RDBFL24   	.equ	0xf0065bd0	; Read Data and Bit Flip Register 24
MC75_RDBFL25   	.equ	0xf0065bd2	; Read Data and Bit Flip Register 25
MC75_RDBFL26   	.equ	0xf0065bd4	; Read Data and Bit Flip Register 26
MC75_RDBFL27   	.equ	0xf0065bd6	; Read Data and Bit Flip Register 27
MC75_RDBFL28   	.equ	0xf0065bd8	; Read Data and Bit Flip Register 28
MC75_RDBFL29   	.equ	0xf0065bda	; Read Data and Bit Flip Register 29
MC75_RDBFL3    	.equ	0xf0065ba6	; Read Data and Bit Flip Register 3
MC75_RDBFL30   	.equ	0xf0065bdc	; Read Data and Bit Flip Register 30
MC75_RDBFL31   	.equ	0xf0065bde	; Read Data and Bit Flip Register 31
MC75_RDBFL32   	.equ	0xf0065be0	; Read Data and Bit Flip Register 32
MC75_RDBFL33   	.equ	0xf0065be2	; Read Data and Bit Flip Register 33
MC75_RDBFL34   	.equ	0xf0065be4	; Read Data and Bit Flip Register 34
MC75_RDBFL35   	.equ	0xf0065be6	; Read Data and Bit Flip Register 35
MC75_RDBFL36   	.equ	0xf0065be8	; Read Data and Bit Flip Register 36
MC75_RDBFL37   	.equ	0xf0065bea	; Read Data and Bit Flip Register 37
MC75_RDBFL38   	.equ	0xf0065bec	; Read Data and Bit Flip Register 38
MC75_RDBFL39   	.equ	0xf0065bee	; Read Data and Bit Flip Register 39
MC75_RDBFL4    	.equ	0xf0065ba8	; Read Data and Bit Flip Register 4
MC75_RDBFL5    	.equ	0xf0065baa	; Read Data and Bit Flip Register 5
MC75_RDBFL6    	.equ	0xf0065bac	; Read Data and Bit Flip Register 6
MC75_RDBFL7    	.equ	0xf0065bae	; Read Data and Bit Flip Register 7
MC75_RDBFL8    	.equ	0xf0065bb0	; Read Data and Bit Flip Register 8
MC75_RDBFL9    	.equ	0xf0065bb2	; Read Data and Bit Flip Register 9
MC75_REVID     	.equ	0xf0065b0c	; Revision ID Register
MC76_CONFIG0   	.equ	0xf0065c00	; Configuration Register 0
MC76_CONFIG1   	.equ	0xf0065c02	; Configuration Register 1
MC76_ECCD      	.equ	0xf0065c10	; Memory ECC Detection Register
MC76_ECCS      	.equ	0xf0065c0e	; ECC Safety Register
MC76_ETRR0     	.equ	0xf0065c12	; Error Tracking Register 0
MC76_ETRR1     	.equ	0xf0065c14	; Error Tracking Register 1
MC76_ETRR2     	.equ	0xf0065c16	; Error Tracking Register 2
MC76_ETRR3     	.equ	0xf0065c18	; Error Tracking Register 3
MC76_ETRR4     	.equ	0xf0065c1a	; Error Tracking Register 4
MC76_MCONTROL  	.equ	0xf0065c04	; MBIST Control Register
MC76_MSTATUS   	.equ	0xf0065c06	; Status Register
MC76_RANGE     	.equ	0xf0065c08	; Range Register, single address mode
MC76_RDBFL0    	.equ	0xf0065ca0	; Read Data and Bit Flip Register 0
MC76_RDBFL1    	.equ	0xf0065ca2	; Read Data and Bit Flip Register 1
MC76_RDBFL10   	.equ	0xf0065cb4	; Read Data and Bit Flip Register 10
MC76_RDBFL11   	.equ	0xf0065cb6	; Read Data and Bit Flip Register 11
MC76_RDBFL12   	.equ	0xf0065cb8	; Read Data and Bit Flip Register 12
MC76_RDBFL13   	.equ	0xf0065cba	; Read Data and Bit Flip Register 13
MC76_RDBFL14   	.equ	0xf0065cbc	; Read Data and Bit Flip Register 14
MC76_RDBFL15   	.equ	0xf0065cbe	; Read Data and Bit Flip Register 15
MC76_RDBFL16   	.equ	0xf0065cc0	; Read Data and Bit Flip Register 16
MC76_RDBFL17   	.equ	0xf0065cc2	; Read Data and Bit Flip Register 17
MC76_RDBFL18   	.equ	0xf0065cc4	; Read Data and Bit Flip Register 18
MC76_RDBFL19   	.equ	0xf0065cc6	; Read Data and Bit Flip Register 19
MC76_RDBFL2    	.equ	0xf0065ca4	; Read Data and Bit Flip Register 2
MC76_RDBFL20   	.equ	0xf0065cc8	; Read Data and Bit Flip Register 20
MC76_RDBFL21   	.equ	0xf0065cca	; Read Data and Bit Flip Register 21
MC76_RDBFL22   	.equ	0xf0065ccc	; Read Data and Bit Flip Register 22
MC76_RDBFL23   	.equ	0xf0065cce	; Read Data and Bit Flip Register 23
MC76_RDBFL24   	.equ	0xf0065cd0	; Read Data and Bit Flip Register 24
MC76_RDBFL25   	.equ	0xf0065cd2	; Read Data and Bit Flip Register 25
MC76_RDBFL26   	.equ	0xf0065cd4	; Read Data and Bit Flip Register 26
MC76_RDBFL27   	.equ	0xf0065cd6	; Read Data and Bit Flip Register 27
MC76_RDBFL28   	.equ	0xf0065cd8	; Read Data and Bit Flip Register 28
MC76_RDBFL29   	.equ	0xf0065cda	; Read Data and Bit Flip Register 29
MC76_RDBFL3    	.equ	0xf0065ca6	; Read Data and Bit Flip Register 3
MC76_RDBFL30   	.equ	0xf0065cdc	; Read Data and Bit Flip Register 30
MC76_RDBFL31   	.equ	0xf0065cde	; Read Data and Bit Flip Register 31
MC76_RDBFL32   	.equ	0xf0065ce0	; Read Data and Bit Flip Register 32
MC76_RDBFL33   	.equ	0xf0065ce2	; Read Data and Bit Flip Register 33
MC76_RDBFL34   	.equ	0xf0065ce4	; Read Data and Bit Flip Register 34
MC76_RDBFL35   	.equ	0xf0065ce6	; Read Data and Bit Flip Register 35
MC76_RDBFL36   	.equ	0xf0065ce8	; Read Data and Bit Flip Register 36
MC76_RDBFL37   	.equ	0xf0065cea	; Read Data and Bit Flip Register 37
MC76_RDBFL38   	.equ	0xf0065cec	; Read Data and Bit Flip Register 38
MC76_RDBFL39   	.equ	0xf0065cee	; Read Data and Bit Flip Register 39
MC76_RDBFL4    	.equ	0xf0065ca8	; Read Data and Bit Flip Register 4
MC76_RDBFL5    	.equ	0xf0065caa	; Read Data and Bit Flip Register 5
MC76_RDBFL6    	.equ	0xf0065cac	; Read Data and Bit Flip Register 6
MC76_RDBFL7    	.equ	0xf0065cae	; Read Data and Bit Flip Register 7
MC76_RDBFL8    	.equ	0xf0065cb0	; Read Data and Bit Flip Register 8
MC76_RDBFL9    	.equ	0xf0065cb2	; Read Data and Bit Flip Register 9
MC76_REVID     	.equ	0xf0065c0c	; Revision ID Register
MC77_CONFIG0   	.equ	0xf0065d00	; Configuration Register 0
MC77_CONFIG1   	.equ	0xf0065d02	; Configuration Register 1
MC77_ECCD      	.equ	0xf0065d10	; Memory ECC Detection Register
MC77_ECCS      	.equ	0xf0065d0e	; ECC Safety Register
MC77_ETRR0     	.equ	0xf0065d12	; Error Tracking Register 0
MC77_ETRR1     	.equ	0xf0065d14	; Error Tracking Register 1
MC77_ETRR2     	.equ	0xf0065d16	; Error Tracking Register 2
MC77_ETRR3     	.equ	0xf0065d18	; Error Tracking Register 3
MC77_ETRR4     	.equ	0xf0065d1a	; Error Tracking Register 4
MC77_MCONTROL  	.equ	0xf0065d04	; MBIST Control Register
MC77_MSTATUS   	.equ	0xf0065d06	; Status Register
MC77_RANGE     	.equ	0xf0065d08	; Range Register, single address mode
MC77_RDBFL0    	.equ	0xf0065da0	; Read Data and Bit Flip Register 0
MC77_RDBFL1    	.equ	0xf0065da2	; Read Data and Bit Flip Register 1
MC77_RDBFL10   	.equ	0xf0065db4	; Read Data and Bit Flip Register 10
MC77_RDBFL11   	.equ	0xf0065db6	; Read Data and Bit Flip Register 11
MC77_RDBFL12   	.equ	0xf0065db8	; Read Data and Bit Flip Register 12
MC77_RDBFL13   	.equ	0xf0065dba	; Read Data and Bit Flip Register 13
MC77_RDBFL14   	.equ	0xf0065dbc	; Read Data and Bit Flip Register 14
MC77_RDBFL15   	.equ	0xf0065dbe	; Read Data and Bit Flip Register 15
MC77_RDBFL16   	.equ	0xf0065dc0	; Read Data and Bit Flip Register 16
MC77_RDBFL17   	.equ	0xf0065dc2	; Read Data and Bit Flip Register 17
MC77_RDBFL18   	.equ	0xf0065dc4	; Read Data and Bit Flip Register 18
MC77_RDBFL19   	.equ	0xf0065dc6	; Read Data and Bit Flip Register 19
MC77_RDBFL2    	.equ	0xf0065da4	; Read Data and Bit Flip Register 2
MC77_RDBFL20   	.equ	0xf0065dc8	; Read Data and Bit Flip Register 20
MC77_RDBFL21   	.equ	0xf0065dca	; Read Data and Bit Flip Register 21
MC77_RDBFL22   	.equ	0xf0065dcc	; Read Data and Bit Flip Register 22
MC77_RDBFL23   	.equ	0xf0065dce	; Read Data and Bit Flip Register 23
MC77_RDBFL24   	.equ	0xf0065dd0	; Read Data and Bit Flip Register 24
MC77_RDBFL25   	.equ	0xf0065dd2	; Read Data and Bit Flip Register 25
MC77_RDBFL26   	.equ	0xf0065dd4	; Read Data and Bit Flip Register 26
MC77_RDBFL27   	.equ	0xf0065dd6	; Read Data and Bit Flip Register 27
MC77_RDBFL28   	.equ	0xf0065dd8	; Read Data and Bit Flip Register 28
MC77_RDBFL29   	.equ	0xf0065dda	; Read Data and Bit Flip Register 29
MC77_RDBFL3    	.equ	0xf0065da6	; Read Data and Bit Flip Register 3
MC77_RDBFL30   	.equ	0xf0065ddc	; Read Data and Bit Flip Register 30
MC77_RDBFL31   	.equ	0xf0065dde	; Read Data and Bit Flip Register 31
MC77_RDBFL32   	.equ	0xf0065de0	; Read Data and Bit Flip Register 32
MC77_RDBFL33   	.equ	0xf0065de2	; Read Data and Bit Flip Register 33
MC77_RDBFL34   	.equ	0xf0065de4	; Read Data and Bit Flip Register 34
MC77_RDBFL35   	.equ	0xf0065de6	; Read Data and Bit Flip Register 35
MC77_RDBFL36   	.equ	0xf0065de8	; Read Data and Bit Flip Register 36
MC77_RDBFL37   	.equ	0xf0065dea	; Read Data and Bit Flip Register 37
MC77_RDBFL38   	.equ	0xf0065dec	; Read Data and Bit Flip Register 38
MC77_RDBFL39   	.equ	0xf0065dee	; Read Data and Bit Flip Register 39
MC77_RDBFL4    	.equ	0xf0065da8	; Read Data and Bit Flip Register 4
MC77_RDBFL5    	.equ	0xf0065daa	; Read Data and Bit Flip Register 5
MC77_RDBFL6    	.equ	0xf0065dac	; Read Data and Bit Flip Register 6
MC77_RDBFL7    	.equ	0xf0065dae	; Read Data and Bit Flip Register 7
MC77_RDBFL8    	.equ	0xf0065db0	; Read Data and Bit Flip Register 8
MC77_RDBFL9    	.equ	0xf0065db2	; Read Data and Bit Flip Register 9
MC77_REVID     	.equ	0xf0065d0c	; Revision ID Register
MC78_CONFIG0   	.equ	0xf0065e00	; Configuration Register 0
MC78_CONFIG1   	.equ	0xf0065e02	; Configuration Register 1
MC78_ECCD      	.equ	0xf0065e10	; Memory ECC Detection Register
MC78_ECCS      	.equ	0xf0065e0e	; ECC Safety Register
MC78_ETRR0     	.equ	0xf0065e12	; Error Tracking Register 0
MC78_ETRR1     	.equ	0xf0065e14	; Error Tracking Register 1
MC78_ETRR2     	.equ	0xf0065e16	; Error Tracking Register 2
MC78_ETRR3     	.equ	0xf0065e18	; Error Tracking Register 3
MC78_ETRR4     	.equ	0xf0065e1a	; Error Tracking Register 4
MC78_MCONTROL  	.equ	0xf0065e04	; MBIST Control Register
MC78_MSTATUS   	.equ	0xf0065e06	; Status Register
MC78_RANGE     	.equ	0xf0065e08	; Range Register, single address mode
MC78_RDBFL0    	.equ	0xf0065ea0	; Read Data and Bit Flip Register 0
MC78_RDBFL1    	.equ	0xf0065ea2	; Read Data and Bit Flip Register 1
MC78_RDBFL10   	.equ	0xf0065eb4	; Read Data and Bit Flip Register 10
MC78_RDBFL11   	.equ	0xf0065eb6	; Read Data and Bit Flip Register 11
MC78_RDBFL12   	.equ	0xf0065eb8	; Read Data and Bit Flip Register 12
MC78_RDBFL13   	.equ	0xf0065eba	; Read Data and Bit Flip Register 13
MC78_RDBFL14   	.equ	0xf0065ebc	; Read Data and Bit Flip Register 14
MC78_RDBFL15   	.equ	0xf0065ebe	; Read Data and Bit Flip Register 15
MC78_RDBFL16   	.equ	0xf0065ec0	; Read Data and Bit Flip Register 16
MC78_RDBFL17   	.equ	0xf0065ec2	; Read Data and Bit Flip Register 17
MC78_RDBFL18   	.equ	0xf0065ec4	; Read Data and Bit Flip Register 18
MC78_RDBFL19   	.equ	0xf0065ec6	; Read Data and Bit Flip Register 19
MC78_RDBFL2    	.equ	0xf0065ea4	; Read Data and Bit Flip Register 2
MC78_RDBFL20   	.equ	0xf0065ec8	; Read Data and Bit Flip Register 20
MC78_RDBFL21   	.equ	0xf0065eca	; Read Data and Bit Flip Register 21
MC78_RDBFL22   	.equ	0xf0065ecc	; Read Data and Bit Flip Register 22
MC78_RDBFL23   	.equ	0xf0065ece	; Read Data and Bit Flip Register 23
MC78_RDBFL24   	.equ	0xf0065ed0	; Read Data and Bit Flip Register 24
MC78_RDBFL25   	.equ	0xf0065ed2	; Read Data and Bit Flip Register 25
MC78_RDBFL26   	.equ	0xf0065ed4	; Read Data and Bit Flip Register 26
MC78_RDBFL27   	.equ	0xf0065ed6	; Read Data and Bit Flip Register 27
MC78_RDBFL28   	.equ	0xf0065ed8	; Read Data and Bit Flip Register 28
MC78_RDBFL29   	.equ	0xf0065eda	; Read Data and Bit Flip Register 29
MC78_RDBFL3    	.equ	0xf0065ea6	; Read Data and Bit Flip Register 3
MC78_RDBFL30   	.equ	0xf0065edc	; Read Data and Bit Flip Register 30
MC78_RDBFL31   	.equ	0xf0065ede	; Read Data and Bit Flip Register 31
MC78_RDBFL32   	.equ	0xf0065ee0	; Read Data and Bit Flip Register 32
MC78_RDBFL33   	.equ	0xf0065ee2	; Read Data and Bit Flip Register 33
MC78_RDBFL34   	.equ	0xf0065ee4	; Read Data and Bit Flip Register 34
MC78_RDBFL35   	.equ	0xf0065ee6	; Read Data and Bit Flip Register 35
MC78_RDBFL36   	.equ	0xf0065ee8	; Read Data and Bit Flip Register 36
MC78_RDBFL37   	.equ	0xf0065eea	; Read Data and Bit Flip Register 37
MC78_RDBFL38   	.equ	0xf0065eec	; Read Data and Bit Flip Register 38
MC78_RDBFL39   	.equ	0xf0065eee	; Read Data and Bit Flip Register 39
MC78_RDBFL4    	.equ	0xf0065ea8	; Read Data and Bit Flip Register 4
MC78_RDBFL5    	.equ	0xf0065eaa	; Read Data and Bit Flip Register 5
MC78_RDBFL6    	.equ	0xf0065eac	; Read Data and Bit Flip Register 6
MC78_RDBFL7    	.equ	0xf0065eae	; Read Data and Bit Flip Register 7
MC78_RDBFL8    	.equ	0xf0065eb0	; Read Data and Bit Flip Register 8
MC78_RDBFL9    	.equ	0xf0065eb2	; Read Data and Bit Flip Register 9
MC78_REVID     	.equ	0xf0065e0c	; Revision ID Register
MC79_CONFIG0   	.equ	0xf0065f00	; Configuration Register 0
MC79_CONFIG1   	.equ	0xf0065f02	; Configuration Register 1
MC79_ECCD      	.equ	0xf0065f10	; Memory ECC Detection Register
MC79_ECCS      	.equ	0xf0065f0e	; ECC Safety Register
MC79_ETRR0     	.equ	0xf0065f12	; Error Tracking Register 0
MC79_ETRR1     	.equ	0xf0065f14	; Error Tracking Register 1
MC79_ETRR2     	.equ	0xf0065f16	; Error Tracking Register 2
MC79_ETRR3     	.equ	0xf0065f18	; Error Tracking Register 3
MC79_ETRR4     	.equ	0xf0065f1a	; Error Tracking Register 4
MC79_MCONTROL  	.equ	0xf0065f04	; MBIST Control Register
MC79_MSTATUS   	.equ	0xf0065f06	; Status Register
MC79_RANGE     	.equ	0xf0065f08	; Range Register, single address mode
MC79_RDBFL0    	.equ	0xf0065fa0	; Read Data and Bit Flip Register 0
MC79_RDBFL1    	.equ	0xf0065fa2	; Read Data and Bit Flip Register 1
MC79_RDBFL10   	.equ	0xf0065fb4	; Read Data and Bit Flip Register 10
MC79_RDBFL11   	.equ	0xf0065fb6	; Read Data and Bit Flip Register 11
MC79_RDBFL12   	.equ	0xf0065fb8	; Read Data and Bit Flip Register 12
MC79_RDBFL13   	.equ	0xf0065fba	; Read Data and Bit Flip Register 13
MC79_RDBFL14   	.equ	0xf0065fbc	; Read Data and Bit Flip Register 14
MC79_RDBFL15   	.equ	0xf0065fbe	; Read Data and Bit Flip Register 15
MC79_RDBFL16   	.equ	0xf0065fc0	; Read Data and Bit Flip Register 16
MC79_RDBFL17   	.equ	0xf0065fc2	; Read Data and Bit Flip Register 17
MC79_RDBFL18   	.equ	0xf0065fc4	; Read Data and Bit Flip Register 18
MC79_RDBFL19   	.equ	0xf0065fc6	; Read Data and Bit Flip Register 19
MC79_RDBFL2    	.equ	0xf0065fa4	; Read Data and Bit Flip Register 2
MC79_RDBFL20   	.equ	0xf0065fc8	; Read Data and Bit Flip Register 20
MC79_RDBFL21   	.equ	0xf0065fca	; Read Data and Bit Flip Register 21
MC79_RDBFL22   	.equ	0xf0065fcc	; Read Data and Bit Flip Register 22
MC79_RDBFL23   	.equ	0xf0065fce	; Read Data and Bit Flip Register 23
MC79_RDBFL24   	.equ	0xf0065fd0	; Read Data and Bit Flip Register 24
MC79_RDBFL25   	.equ	0xf0065fd2	; Read Data and Bit Flip Register 25
MC79_RDBFL26   	.equ	0xf0065fd4	; Read Data and Bit Flip Register 26
MC79_RDBFL27   	.equ	0xf0065fd6	; Read Data and Bit Flip Register 27
MC79_RDBFL28   	.equ	0xf0065fd8	; Read Data and Bit Flip Register 28
MC79_RDBFL29   	.equ	0xf0065fda	; Read Data and Bit Flip Register 29
MC79_RDBFL3    	.equ	0xf0065fa6	; Read Data and Bit Flip Register 3
MC79_RDBFL30   	.equ	0xf0065fdc	; Read Data and Bit Flip Register 30
MC79_RDBFL31   	.equ	0xf0065fde	; Read Data and Bit Flip Register 31
MC79_RDBFL32   	.equ	0xf0065fe0	; Read Data and Bit Flip Register 32
MC79_RDBFL33   	.equ	0xf0065fe2	; Read Data and Bit Flip Register 33
MC79_RDBFL34   	.equ	0xf0065fe4	; Read Data and Bit Flip Register 34
MC79_RDBFL35   	.equ	0xf0065fe6	; Read Data and Bit Flip Register 35
MC79_RDBFL36   	.equ	0xf0065fe8	; Read Data and Bit Flip Register 36
MC79_RDBFL37   	.equ	0xf0065fea	; Read Data and Bit Flip Register 37
MC79_RDBFL38   	.equ	0xf0065fec	; Read Data and Bit Flip Register 38
MC79_RDBFL39   	.equ	0xf0065fee	; Read Data and Bit Flip Register 39
MC79_RDBFL4    	.equ	0xf0065fa8	; Read Data and Bit Flip Register 4
MC79_RDBFL5    	.equ	0xf0065faa	; Read Data and Bit Flip Register 5
MC79_RDBFL6    	.equ	0xf0065fac	; Read Data and Bit Flip Register 6
MC79_RDBFL7    	.equ	0xf0065fae	; Read Data and Bit Flip Register 7
MC79_RDBFL8    	.equ	0xf0065fb0	; Read Data and Bit Flip Register 8
MC79_RDBFL9    	.equ	0xf0065fb2	; Read Data and Bit Flip Register 9
MC79_REVID     	.equ	0xf0065f0c	; Revision ID Register
MC7_CONFIG0    	.equ	0xf0061700	; Configuration Register 0
MC7_CONFIG1    	.equ	0xf0061702	; Configuration Register 1
MC7_ECCD       	.equ	0xf0061710	; Memory ECC Detection Register
MC7_ECCS       	.equ	0xf006170e	; ECC Safety Register
MC7_ETRR0      	.equ	0xf0061712	; Error Tracking Register 0
MC7_ETRR1      	.equ	0xf0061714	; Error Tracking Register 1
MC7_ETRR2      	.equ	0xf0061716	; Error Tracking Register 2
MC7_ETRR3      	.equ	0xf0061718	; Error Tracking Register 3
MC7_ETRR4      	.equ	0xf006171a	; Error Tracking Register 4
MC7_MCONTROL   	.equ	0xf0061704	; MBIST Control Register
MC7_MSTATUS    	.equ	0xf0061706	; Status Register
MC7_RANGE      	.equ	0xf0061708	; Range Register, single address mode
MC7_RDBFL0     	.equ	0xf00617a0	; Read Data and Bit Flip Register 0
MC7_RDBFL1     	.equ	0xf00617a2	; Read Data and Bit Flip Register 1
MC7_RDBFL10    	.equ	0xf00617b4	; Read Data and Bit Flip Register 10
MC7_RDBFL11    	.equ	0xf00617b6	; Read Data and Bit Flip Register 11
MC7_RDBFL12    	.equ	0xf00617b8	; Read Data and Bit Flip Register 12
MC7_RDBFL13    	.equ	0xf00617ba	; Read Data and Bit Flip Register 13
MC7_RDBFL14    	.equ	0xf00617bc	; Read Data and Bit Flip Register 14
MC7_RDBFL15    	.equ	0xf00617be	; Read Data and Bit Flip Register 15
MC7_RDBFL16    	.equ	0xf00617c0	; Read Data and Bit Flip Register 16
MC7_RDBFL17    	.equ	0xf00617c2	; Read Data and Bit Flip Register 17
MC7_RDBFL18    	.equ	0xf00617c4	; Read Data and Bit Flip Register 18
MC7_RDBFL19    	.equ	0xf00617c6	; Read Data and Bit Flip Register 19
MC7_RDBFL2     	.equ	0xf00617a4	; Read Data and Bit Flip Register 2
MC7_RDBFL20    	.equ	0xf00617c8	; Read Data and Bit Flip Register 20
MC7_RDBFL21    	.equ	0xf00617ca	; Read Data and Bit Flip Register 21
MC7_RDBFL22    	.equ	0xf00617cc	; Read Data and Bit Flip Register 22
MC7_RDBFL23    	.equ	0xf00617ce	; Read Data and Bit Flip Register 23
MC7_RDBFL24    	.equ	0xf00617d0	; Read Data and Bit Flip Register 24
MC7_RDBFL25    	.equ	0xf00617d2	; Read Data and Bit Flip Register 25
MC7_RDBFL26    	.equ	0xf00617d4	; Read Data and Bit Flip Register 26
MC7_RDBFL27    	.equ	0xf00617d6	; Read Data and Bit Flip Register 27
MC7_RDBFL28    	.equ	0xf00617d8	; Read Data and Bit Flip Register 28
MC7_RDBFL29    	.equ	0xf00617da	; Read Data and Bit Flip Register 29
MC7_RDBFL3     	.equ	0xf00617a6	; Read Data and Bit Flip Register 3
MC7_RDBFL30    	.equ	0xf00617dc	; Read Data and Bit Flip Register 30
MC7_RDBFL31    	.equ	0xf00617de	; Read Data and Bit Flip Register 31
MC7_RDBFL32    	.equ	0xf00617e0	; Read Data and Bit Flip Register 32
MC7_RDBFL33    	.equ	0xf00617e2	; Read Data and Bit Flip Register 33
MC7_RDBFL34    	.equ	0xf00617e4	; Read Data and Bit Flip Register 34
MC7_RDBFL35    	.equ	0xf00617e6	; Read Data and Bit Flip Register 35
MC7_RDBFL36    	.equ	0xf00617e8	; Read Data and Bit Flip Register 36
MC7_RDBFL37    	.equ	0xf00617ea	; Read Data and Bit Flip Register 37
MC7_RDBFL38    	.equ	0xf00617ec	; Read Data and Bit Flip Register 38
MC7_RDBFL39    	.equ	0xf00617ee	; Read Data and Bit Flip Register 39
MC7_RDBFL4     	.equ	0xf00617a8	; Read Data and Bit Flip Register 4
MC7_RDBFL5     	.equ	0xf00617aa	; Read Data and Bit Flip Register 5
MC7_RDBFL6     	.equ	0xf00617ac	; Read Data and Bit Flip Register 6
MC7_RDBFL7     	.equ	0xf00617ae	; Read Data and Bit Flip Register 7
MC7_RDBFL8     	.equ	0xf00617b0	; Read Data and Bit Flip Register 8
MC7_RDBFL9     	.equ	0xf00617b2	; Read Data and Bit Flip Register 9
MC7_REVID      	.equ	0xf006170c	; Revision ID Register
MC80_CONFIG0   	.equ	0xf0066000	; Configuration Register 0
MC80_CONFIG1   	.equ	0xf0066002	; Configuration Register 1
MC80_ECCD      	.equ	0xf0066010	; Memory ECC Detection Register
MC80_ECCS      	.equ	0xf006600e	; ECC Safety Register
MC80_ETRR0     	.equ	0xf0066012	; Error Tracking Register 0
MC80_ETRR1     	.equ	0xf0066014	; Error Tracking Register 1
MC80_ETRR2     	.equ	0xf0066016	; Error Tracking Register 2
MC80_ETRR3     	.equ	0xf0066018	; Error Tracking Register 3
MC80_ETRR4     	.equ	0xf006601a	; Error Tracking Register 4
MC80_MCONTROL  	.equ	0xf0066004	; MBIST Control Register
MC80_MSTATUS   	.equ	0xf0066006	; Status Register
MC80_RANGE     	.equ	0xf0066008	; Range Register, single address mode
MC80_RDBFL0    	.equ	0xf00660a0	; Read Data and Bit Flip Register 0
MC80_RDBFL1    	.equ	0xf00660a2	; Read Data and Bit Flip Register 1
MC80_RDBFL10   	.equ	0xf00660b4	; Read Data and Bit Flip Register 10
MC80_RDBFL11   	.equ	0xf00660b6	; Read Data and Bit Flip Register 11
MC80_RDBFL12   	.equ	0xf00660b8	; Read Data and Bit Flip Register 12
MC80_RDBFL13   	.equ	0xf00660ba	; Read Data and Bit Flip Register 13
MC80_RDBFL14   	.equ	0xf00660bc	; Read Data and Bit Flip Register 14
MC80_RDBFL15   	.equ	0xf00660be	; Read Data and Bit Flip Register 15
MC80_RDBFL16   	.equ	0xf00660c0	; Read Data and Bit Flip Register 16
MC80_RDBFL17   	.equ	0xf00660c2	; Read Data and Bit Flip Register 17
MC80_RDBFL18   	.equ	0xf00660c4	; Read Data and Bit Flip Register 18
MC80_RDBFL19   	.equ	0xf00660c6	; Read Data and Bit Flip Register 19
MC80_RDBFL2    	.equ	0xf00660a4	; Read Data and Bit Flip Register 2
MC80_RDBFL20   	.equ	0xf00660c8	; Read Data and Bit Flip Register 20
MC80_RDBFL21   	.equ	0xf00660ca	; Read Data and Bit Flip Register 21
MC80_RDBFL22   	.equ	0xf00660cc	; Read Data and Bit Flip Register 22
MC80_RDBFL23   	.equ	0xf00660ce	; Read Data and Bit Flip Register 23
MC80_RDBFL24   	.equ	0xf00660d0	; Read Data and Bit Flip Register 24
MC80_RDBFL25   	.equ	0xf00660d2	; Read Data and Bit Flip Register 25
MC80_RDBFL26   	.equ	0xf00660d4	; Read Data and Bit Flip Register 26
MC80_RDBFL27   	.equ	0xf00660d6	; Read Data and Bit Flip Register 27
MC80_RDBFL28   	.equ	0xf00660d8	; Read Data and Bit Flip Register 28
MC80_RDBFL29   	.equ	0xf00660da	; Read Data and Bit Flip Register 29
MC80_RDBFL3    	.equ	0xf00660a6	; Read Data and Bit Flip Register 3
MC80_RDBFL30   	.equ	0xf00660dc	; Read Data and Bit Flip Register 30
MC80_RDBFL31   	.equ	0xf00660de	; Read Data and Bit Flip Register 31
MC80_RDBFL32   	.equ	0xf00660e0	; Read Data and Bit Flip Register 32
MC80_RDBFL33   	.equ	0xf00660e2	; Read Data and Bit Flip Register 33
MC80_RDBFL34   	.equ	0xf00660e4	; Read Data and Bit Flip Register 34
MC80_RDBFL35   	.equ	0xf00660e6	; Read Data and Bit Flip Register 35
MC80_RDBFL36   	.equ	0xf00660e8	; Read Data and Bit Flip Register 36
MC80_RDBFL37   	.equ	0xf00660ea	; Read Data and Bit Flip Register 37
MC80_RDBFL38   	.equ	0xf00660ec	; Read Data and Bit Flip Register 38
MC80_RDBFL39   	.equ	0xf00660ee	; Read Data and Bit Flip Register 39
MC80_RDBFL4    	.equ	0xf00660a8	; Read Data and Bit Flip Register 4
MC80_RDBFL5    	.equ	0xf00660aa	; Read Data and Bit Flip Register 5
MC80_RDBFL6    	.equ	0xf00660ac	; Read Data and Bit Flip Register 6
MC80_RDBFL7    	.equ	0xf00660ae	; Read Data and Bit Flip Register 7
MC80_RDBFL8    	.equ	0xf00660b0	; Read Data and Bit Flip Register 8
MC80_RDBFL9    	.equ	0xf00660b2	; Read Data and Bit Flip Register 9
MC80_REVID     	.equ	0xf006600c	; Revision ID Register
MC81_CONFIG0   	.equ	0xf0066100	; Configuration Register 0
MC81_CONFIG1   	.equ	0xf0066102	; Configuration Register 1
MC81_ECCD      	.equ	0xf0066110	; Memory ECC Detection Register
MC81_ECCS      	.equ	0xf006610e	; ECC Safety Register
MC81_ETRR0     	.equ	0xf0066112	; Error Tracking Register 0
MC81_ETRR1     	.equ	0xf0066114	; Error Tracking Register 1
MC81_ETRR2     	.equ	0xf0066116	; Error Tracking Register 2
MC81_ETRR3     	.equ	0xf0066118	; Error Tracking Register 3
MC81_ETRR4     	.equ	0xf006611a	; Error Tracking Register 4
MC81_MCONTROL  	.equ	0xf0066104	; MBIST Control Register
MC81_MSTATUS   	.equ	0xf0066106	; Status Register
MC81_RANGE     	.equ	0xf0066108	; Range Register, single address mode
MC81_RDBFL0    	.equ	0xf00661a0	; Read Data and Bit Flip Register 0
MC81_RDBFL1    	.equ	0xf00661a2	; Read Data and Bit Flip Register 1
MC81_RDBFL10   	.equ	0xf00661b4	; Read Data and Bit Flip Register 10
MC81_RDBFL11   	.equ	0xf00661b6	; Read Data and Bit Flip Register 11
MC81_RDBFL12   	.equ	0xf00661b8	; Read Data and Bit Flip Register 12
MC81_RDBFL13   	.equ	0xf00661ba	; Read Data and Bit Flip Register 13
MC81_RDBFL14   	.equ	0xf00661bc	; Read Data and Bit Flip Register 14
MC81_RDBFL15   	.equ	0xf00661be	; Read Data and Bit Flip Register 15
MC81_RDBFL16   	.equ	0xf00661c0	; Read Data and Bit Flip Register 16
MC81_RDBFL17   	.equ	0xf00661c2	; Read Data and Bit Flip Register 17
MC81_RDBFL18   	.equ	0xf00661c4	; Read Data and Bit Flip Register 18
MC81_RDBFL19   	.equ	0xf00661c6	; Read Data and Bit Flip Register 19
MC81_RDBFL2    	.equ	0xf00661a4	; Read Data and Bit Flip Register 2
MC81_RDBFL20   	.equ	0xf00661c8	; Read Data and Bit Flip Register 20
MC81_RDBFL21   	.equ	0xf00661ca	; Read Data and Bit Flip Register 21
MC81_RDBFL22   	.equ	0xf00661cc	; Read Data and Bit Flip Register 22
MC81_RDBFL23   	.equ	0xf00661ce	; Read Data and Bit Flip Register 23
MC81_RDBFL24   	.equ	0xf00661d0	; Read Data and Bit Flip Register 24
MC81_RDBFL25   	.equ	0xf00661d2	; Read Data and Bit Flip Register 25
MC81_RDBFL26   	.equ	0xf00661d4	; Read Data and Bit Flip Register 26
MC81_RDBFL27   	.equ	0xf00661d6	; Read Data and Bit Flip Register 27
MC81_RDBFL28   	.equ	0xf00661d8	; Read Data and Bit Flip Register 28
MC81_RDBFL29   	.equ	0xf00661da	; Read Data and Bit Flip Register 29
MC81_RDBFL3    	.equ	0xf00661a6	; Read Data and Bit Flip Register 3
MC81_RDBFL30   	.equ	0xf00661dc	; Read Data and Bit Flip Register 30
MC81_RDBFL31   	.equ	0xf00661de	; Read Data and Bit Flip Register 31
MC81_RDBFL32   	.equ	0xf00661e0	; Read Data and Bit Flip Register 32
MC81_RDBFL33   	.equ	0xf00661e2	; Read Data and Bit Flip Register 33
MC81_RDBFL34   	.equ	0xf00661e4	; Read Data and Bit Flip Register 34
MC81_RDBFL35   	.equ	0xf00661e6	; Read Data and Bit Flip Register 35
MC81_RDBFL36   	.equ	0xf00661e8	; Read Data and Bit Flip Register 36
MC81_RDBFL37   	.equ	0xf00661ea	; Read Data and Bit Flip Register 37
MC81_RDBFL38   	.equ	0xf00661ec	; Read Data and Bit Flip Register 38
MC81_RDBFL39   	.equ	0xf00661ee	; Read Data and Bit Flip Register 39
MC81_RDBFL4    	.equ	0xf00661a8	; Read Data and Bit Flip Register 4
MC81_RDBFL5    	.equ	0xf00661aa	; Read Data and Bit Flip Register 5
MC81_RDBFL6    	.equ	0xf00661ac	; Read Data and Bit Flip Register 6
MC81_RDBFL7    	.equ	0xf00661ae	; Read Data and Bit Flip Register 7
MC81_RDBFL8    	.equ	0xf00661b0	; Read Data and Bit Flip Register 8
MC81_RDBFL9    	.equ	0xf00661b2	; Read Data and Bit Flip Register 9
MC81_REVID     	.equ	0xf006610c	; Revision ID Register
MC82_CONFIG0   	.equ	0xf0066200	; Configuration Register 0
MC82_CONFIG1   	.equ	0xf0066202	; Configuration Register 1
MC82_ECCD      	.equ	0xf0066210	; Memory ECC Detection Register
MC82_ECCS      	.equ	0xf006620e	; ECC Safety Register
MC82_ETRR0     	.equ	0xf0066212	; Error Tracking Register 0
MC82_ETRR1     	.equ	0xf0066214	; Error Tracking Register 1
MC82_ETRR2     	.equ	0xf0066216	; Error Tracking Register 2
MC82_ETRR3     	.equ	0xf0066218	; Error Tracking Register 3
MC82_ETRR4     	.equ	0xf006621a	; Error Tracking Register 4
MC82_MCONTROL  	.equ	0xf0066204	; MBIST Control Register
MC82_MSTATUS   	.equ	0xf0066206	; Status Register
MC82_RANGE     	.equ	0xf0066208	; Range Register, single address mode
MC82_RDBFL0    	.equ	0xf00662a0	; Read Data and Bit Flip Register 0
MC82_RDBFL1    	.equ	0xf00662a2	; Read Data and Bit Flip Register 1
MC82_RDBFL10   	.equ	0xf00662b4	; Read Data and Bit Flip Register 10
MC82_RDBFL11   	.equ	0xf00662b6	; Read Data and Bit Flip Register 11
MC82_RDBFL12   	.equ	0xf00662b8	; Read Data and Bit Flip Register 12
MC82_RDBFL13   	.equ	0xf00662ba	; Read Data and Bit Flip Register 13
MC82_RDBFL14   	.equ	0xf00662bc	; Read Data and Bit Flip Register 14
MC82_RDBFL15   	.equ	0xf00662be	; Read Data and Bit Flip Register 15
MC82_RDBFL16   	.equ	0xf00662c0	; Read Data and Bit Flip Register 16
MC82_RDBFL17   	.equ	0xf00662c2	; Read Data and Bit Flip Register 17
MC82_RDBFL18   	.equ	0xf00662c4	; Read Data and Bit Flip Register 18
MC82_RDBFL19   	.equ	0xf00662c6	; Read Data and Bit Flip Register 19
MC82_RDBFL2    	.equ	0xf00662a4	; Read Data and Bit Flip Register 2
MC82_RDBFL20   	.equ	0xf00662c8	; Read Data and Bit Flip Register 20
MC82_RDBFL21   	.equ	0xf00662ca	; Read Data and Bit Flip Register 21
MC82_RDBFL22   	.equ	0xf00662cc	; Read Data and Bit Flip Register 22
MC82_RDBFL23   	.equ	0xf00662ce	; Read Data and Bit Flip Register 23
MC82_RDBFL24   	.equ	0xf00662d0	; Read Data and Bit Flip Register 24
MC82_RDBFL25   	.equ	0xf00662d2	; Read Data and Bit Flip Register 25
MC82_RDBFL26   	.equ	0xf00662d4	; Read Data and Bit Flip Register 26
MC82_RDBFL27   	.equ	0xf00662d6	; Read Data and Bit Flip Register 27
MC82_RDBFL28   	.equ	0xf00662d8	; Read Data and Bit Flip Register 28
MC82_RDBFL29   	.equ	0xf00662da	; Read Data and Bit Flip Register 29
MC82_RDBFL3    	.equ	0xf00662a6	; Read Data and Bit Flip Register 3
MC82_RDBFL30   	.equ	0xf00662dc	; Read Data and Bit Flip Register 30
MC82_RDBFL31   	.equ	0xf00662de	; Read Data and Bit Flip Register 31
MC82_RDBFL32   	.equ	0xf00662e0	; Read Data and Bit Flip Register 32
MC82_RDBFL33   	.equ	0xf00662e2	; Read Data and Bit Flip Register 33
MC82_RDBFL34   	.equ	0xf00662e4	; Read Data and Bit Flip Register 34
MC82_RDBFL35   	.equ	0xf00662e6	; Read Data and Bit Flip Register 35
MC82_RDBFL36   	.equ	0xf00662e8	; Read Data and Bit Flip Register 36
MC82_RDBFL37   	.equ	0xf00662ea	; Read Data and Bit Flip Register 37
MC82_RDBFL38   	.equ	0xf00662ec	; Read Data and Bit Flip Register 38
MC82_RDBFL39   	.equ	0xf00662ee	; Read Data and Bit Flip Register 39
MC82_RDBFL4    	.equ	0xf00662a8	; Read Data and Bit Flip Register 4
MC82_RDBFL5    	.equ	0xf00662aa	; Read Data and Bit Flip Register 5
MC82_RDBFL6    	.equ	0xf00662ac	; Read Data and Bit Flip Register 6
MC82_RDBFL7    	.equ	0xf00662ae	; Read Data and Bit Flip Register 7
MC82_RDBFL8    	.equ	0xf00662b0	; Read Data and Bit Flip Register 8
MC82_RDBFL9    	.equ	0xf00662b2	; Read Data and Bit Flip Register 9
MC82_REVID     	.equ	0xf006620c	; Revision ID Register
MC83_CONFIG0   	.equ	0xf0066300	; Configuration Register 0
MC83_CONFIG1   	.equ	0xf0066302	; Configuration Register 1
MC83_ECCD      	.equ	0xf0066310	; Memory ECC Detection Register
MC83_ECCS      	.equ	0xf006630e	; ECC Safety Register
MC83_ETRR0     	.equ	0xf0066312	; Error Tracking Register 0
MC83_ETRR1     	.equ	0xf0066314	; Error Tracking Register 1
MC83_ETRR2     	.equ	0xf0066316	; Error Tracking Register 2
MC83_ETRR3     	.equ	0xf0066318	; Error Tracking Register 3
MC83_ETRR4     	.equ	0xf006631a	; Error Tracking Register 4
MC83_MCONTROL  	.equ	0xf0066304	; MBIST Control Register
MC83_MSTATUS   	.equ	0xf0066306	; Status Register
MC83_RANGE     	.equ	0xf0066308	; Range Register, single address mode
MC83_RDBFL0    	.equ	0xf00663a0	; Read Data and Bit Flip Register 0
MC83_RDBFL1    	.equ	0xf00663a2	; Read Data and Bit Flip Register 1
MC83_RDBFL10   	.equ	0xf00663b4	; Read Data and Bit Flip Register 10
MC83_RDBFL11   	.equ	0xf00663b6	; Read Data and Bit Flip Register 11
MC83_RDBFL12   	.equ	0xf00663b8	; Read Data and Bit Flip Register 12
MC83_RDBFL13   	.equ	0xf00663ba	; Read Data and Bit Flip Register 13
MC83_RDBFL14   	.equ	0xf00663bc	; Read Data and Bit Flip Register 14
MC83_RDBFL15   	.equ	0xf00663be	; Read Data and Bit Flip Register 15
MC83_RDBFL16   	.equ	0xf00663c0	; Read Data and Bit Flip Register 16
MC83_RDBFL17   	.equ	0xf00663c2	; Read Data and Bit Flip Register 17
MC83_RDBFL18   	.equ	0xf00663c4	; Read Data and Bit Flip Register 18
MC83_RDBFL19   	.equ	0xf00663c6	; Read Data and Bit Flip Register 19
MC83_RDBFL2    	.equ	0xf00663a4	; Read Data and Bit Flip Register 2
MC83_RDBFL20   	.equ	0xf00663c8	; Read Data and Bit Flip Register 20
MC83_RDBFL21   	.equ	0xf00663ca	; Read Data and Bit Flip Register 21
MC83_RDBFL22   	.equ	0xf00663cc	; Read Data and Bit Flip Register 22
MC83_RDBFL23   	.equ	0xf00663ce	; Read Data and Bit Flip Register 23
MC83_RDBFL24   	.equ	0xf00663d0	; Read Data and Bit Flip Register 24
MC83_RDBFL25   	.equ	0xf00663d2	; Read Data and Bit Flip Register 25
MC83_RDBFL26   	.equ	0xf00663d4	; Read Data and Bit Flip Register 26
MC83_RDBFL27   	.equ	0xf00663d6	; Read Data and Bit Flip Register 27
MC83_RDBFL28   	.equ	0xf00663d8	; Read Data and Bit Flip Register 28
MC83_RDBFL29   	.equ	0xf00663da	; Read Data and Bit Flip Register 29
MC83_RDBFL3    	.equ	0xf00663a6	; Read Data and Bit Flip Register 3
MC83_RDBFL30   	.equ	0xf00663dc	; Read Data and Bit Flip Register 30
MC83_RDBFL31   	.equ	0xf00663de	; Read Data and Bit Flip Register 31
MC83_RDBFL32   	.equ	0xf00663e0	; Read Data and Bit Flip Register 32
MC83_RDBFL33   	.equ	0xf00663e2	; Read Data and Bit Flip Register 33
MC83_RDBFL34   	.equ	0xf00663e4	; Read Data and Bit Flip Register 34
MC83_RDBFL35   	.equ	0xf00663e6	; Read Data and Bit Flip Register 35
MC83_RDBFL36   	.equ	0xf00663e8	; Read Data and Bit Flip Register 36
MC83_RDBFL37   	.equ	0xf00663ea	; Read Data and Bit Flip Register 37
MC83_RDBFL38   	.equ	0xf00663ec	; Read Data and Bit Flip Register 38
MC83_RDBFL39   	.equ	0xf00663ee	; Read Data and Bit Flip Register 39
MC83_RDBFL4    	.equ	0xf00663a8	; Read Data and Bit Flip Register 4
MC83_RDBFL5    	.equ	0xf00663aa	; Read Data and Bit Flip Register 5
MC83_RDBFL6    	.equ	0xf00663ac	; Read Data and Bit Flip Register 6
MC83_RDBFL7    	.equ	0xf00663ae	; Read Data and Bit Flip Register 7
MC83_RDBFL8    	.equ	0xf00663b0	; Read Data and Bit Flip Register 8
MC83_RDBFL9    	.equ	0xf00663b2	; Read Data and Bit Flip Register 9
MC83_REVID     	.equ	0xf006630c	; Revision ID Register
MC84_CONFIG0   	.equ	0xf0066400	; Configuration Register 0
MC84_CONFIG1   	.equ	0xf0066402	; Configuration Register 1
MC84_ECCD      	.equ	0xf0066410	; Memory ECC Detection Register
MC84_ECCS      	.equ	0xf006640e	; ECC Safety Register
MC84_ETRR0     	.equ	0xf0066412	; Error Tracking Register 0
MC84_ETRR1     	.equ	0xf0066414	; Error Tracking Register 1
MC84_ETRR2     	.equ	0xf0066416	; Error Tracking Register 2
MC84_ETRR3     	.equ	0xf0066418	; Error Tracking Register 3
MC84_ETRR4     	.equ	0xf006641a	; Error Tracking Register 4
MC84_MCONTROL  	.equ	0xf0066404	; MBIST Control Register
MC84_MSTATUS   	.equ	0xf0066406	; Status Register
MC84_RANGE     	.equ	0xf0066408	; Range Register, single address mode
MC84_RDBFL0    	.equ	0xf00664a0	; Read Data and Bit Flip Register 0
MC84_RDBFL1    	.equ	0xf00664a2	; Read Data and Bit Flip Register 1
MC84_RDBFL10   	.equ	0xf00664b4	; Read Data and Bit Flip Register 10
MC84_RDBFL11   	.equ	0xf00664b6	; Read Data and Bit Flip Register 11
MC84_RDBFL12   	.equ	0xf00664b8	; Read Data and Bit Flip Register 12
MC84_RDBFL13   	.equ	0xf00664ba	; Read Data and Bit Flip Register 13
MC84_RDBFL14   	.equ	0xf00664bc	; Read Data and Bit Flip Register 14
MC84_RDBFL15   	.equ	0xf00664be	; Read Data and Bit Flip Register 15
MC84_RDBFL16   	.equ	0xf00664c0	; Read Data and Bit Flip Register 16
MC84_RDBFL17   	.equ	0xf00664c2	; Read Data and Bit Flip Register 17
MC84_RDBFL18   	.equ	0xf00664c4	; Read Data and Bit Flip Register 18
MC84_RDBFL19   	.equ	0xf00664c6	; Read Data and Bit Flip Register 19
MC84_RDBFL2    	.equ	0xf00664a4	; Read Data and Bit Flip Register 2
MC84_RDBFL20   	.equ	0xf00664c8	; Read Data and Bit Flip Register 20
MC84_RDBFL21   	.equ	0xf00664ca	; Read Data and Bit Flip Register 21
MC84_RDBFL22   	.equ	0xf00664cc	; Read Data and Bit Flip Register 22
MC84_RDBFL23   	.equ	0xf00664ce	; Read Data and Bit Flip Register 23
MC84_RDBFL24   	.equ	0xf00664d0	; Read Data and Bit Flip Register 24
MC84_RDBFL25   	.equ	0xf00664d2	; Read Data and Bit Flip Register 25
MC84_RDBFL26   	.equ	0xf00664d4	; Read Data and Bit Flip Register 26
MC84_RDBFL27   	.equ	0xf00664d6	; Read Data and Bit Flip Register 27
MC84_RDBFL28   	.equ	0xf00664d8	; Read Data and Bit Flip Register 28
MC84_RDBFL29   	.equ	0xf00664da	; Read Data and Bit Flip Register 29
MC84_RDBFL3    	.equ	0xf00664a6	; Read Data and Bit Flip Register 3
MC84_RDBFL30   	.equ	0xf00664dc	; Read Data and Bit Flip Register 30
MC84_RDBFL31   	.equ	0xf00664de	; Read Data and Bit Flip Register 31
MC84_RDBFL32   	.equ	0xf00664e0	; Read Data and Bit Flip Register 32
MC84_RDBFL33   	.equ	0xf00664e2	; Read Data and Bit Flip Register 33
MC84_RDBFL34   	.equ	0xf00664e4	; Read Data and Bit Flip Register 34
MC84_RDBFL35   	.equ	0xf00664e6	; Read Data and Bit Flip Register 35
MC84_RDBFL36   	.equ	0xf00664e8	; Read Data and Bit Flip Register 36
MC84_RDBFL37   	.equ	0xf00664ea	; Read Data and Bit Flip Register 37
MC84_RDBFL38   	.equ	0xf00664ec	; Read Data and Bit Flip Register 38
MC84_RDBFL39   	.equ	0xf00664ee	; Read Data and Bit Flip Register 39
MC84_RDBFL4    	.equ	0xf00664a8	; Read Data and Bit Flip Register 4
MC84_RDBFL5    	.equ	0xf00664aa	; Read Data and Bit Flip Register 5
MC84_RDBFL6    	.equ	0xf00664ac	; Read Data and Bit Flip Register 6
MC84_RDBFL7    	.equ	0xf00664ae	; Read Data and Bit Flip Register 7
MC84_RDBFL8    	.equ	0xf00664b0	; Read Data and Bit Flip Register 8
MC84_RDBFL9    	.equ	0xf00664b2	; Read Data and Bit Flip Register 9
MC84_REVID     	.equ	0xf006640c	; Revision ID Register
MC85_CONFIG0   	.equ	0xf0066500	; Configuration Register 0
MC85_CONFIG1   	.equ	0xf0066502	; Configuration Register 1
MC85_ECCD      	.equ	0xf0066510	; Memory ECC Detection Register
MC85_ECCS      	.equ	0xf006650e	; ECC Safety Register
MC85_ETRR0     	.equ	0xf0066512	; Error Tracking Register 0
MC85_ETRR1     	.equ	0xf0066514	; Error Tracking Register 1
MC85_ETRR2     	.equ	0xf0066516	; Error Tracking Register 2
MC85_ETRR3     	.equ	0xf0066518	; Error Tracking Register 3
MC85_ETRR4     	.equ	0xf006651a	; Error Tracking Register 4
MC85_MCONTROL  	.equ	0xf0066504	; MBIST Control Register
MC85_MSTATUS   	.equ	0xf0066506	; Status Register
MC85_RANGE     	.equ	0xf0066508	; Range Register, single address mode
MC85_RDBFL0    	.equ	0xf00665a0	; Read Data and Bit Flip Register 0
MC85_RDBFL1    	.equ	0xf00665a2	; Read Data and Bit Flip Register 1
MC85_RDBFL10   	.equ	0xf00665b4	; Read Data and Bit Flip Register 10
MC85_RDBFL11   	.equ	0xf00665b6	; Read Data and Bit Flip Register 11
MC85_RDBFL12   	.equ	0xf00665b8	; Read Data and Bit Flip Register 12
MC85_RDBFL13   	.equ	0xf00665ba	; Read Data and Bit Flip Register 13
MC85_RDBFL14   	.equ	0xf00665bc	; Read Data and Bit Flip Register 14
MC85_RDBFL15   	.equ	0xf00665be	; Read Data and Bit Flip Register 15
MC85_RDBFL16   	.equ	0xf00665c0	; Read Data and Bit Flip Register 16
MC85_RDBFL17   	.equ	0xf00665c2	; Read Data and Bit Flip Register 17
MC85_RDBFL18   	.equ	0xf00665c4	; Read Data and Bit Flip Register 18
MC85_RDBFL19   	.equ	0xf00665c6	; Read Data and Bit Flip Register 19
MC85_RDBFL2    	.equ	0xf00665a4	; Read Data and Bit Flip Register 2
MC85_RDBFL20   	.equ	0xf00665c8	; Read Data and Bit Flip Register 20
MC85_RDBFL21   	.equ	0xf00665ca	; Read Data and Bit Flip Register 21
MC85_RDBFL22   	.equ	0xf00665cc	; Read Data and Bit Flip Register 22
MC85_RDBFL23   	.equ	0xf00665ce	; Read Data and Bit Flip Register 23
MC85_RDBFL24   	.equ	0xf00665d0	; Read Data and Bit Flip Register 24
MC85_RDBFL25   	.equ	0xf00665d2	; Read Data and Bit Flip Register 25
MC85_RDBFL26   	.equ	0xf00665d4	; Read Data and Bit Flip Register 26
MC85_RDBFL27   	.equ	0xf00665d6	; Read Data and Bit Flip Register 27
MC85_RDBFL28   	.equ	0xf00665d8	; Read Data and Bit Flip Register 28
MC85_RDBFL29   	.equ	0xf00665da	; Read Data and Bit Flip Register 29
MC85_RDBFL3    	.equ	0xf00665a6	; Read Data and Bit Flip Register 3
MC85_RDBFL30   	.equ	0xf00665dc	; Read Data and Bit Flip Register 30
MC85_RDBFL31   	.equ	0xf00665de	; Read Data and Bit Flip Register 31
MC85_RDBFL32   	.equ	0xf00665e0	; Read Data and Bit Flip Register 32
MC85_RDBFL33   	.equ	0xf00665e2	; Read Data and Bit Flip Register 33
MC85_RDBFL34   	.equ	0xf00665e4	; Read Data and Bit Flip Register 34
MC85_RDBFL35   	.equ	0xf00665e6	; Read Data and Bit Flip Register 35
MC85_RDBFL36   	.equ	0xf00665e8	; Read Data and Bit Flip Register 36
MC85_RDBFL37   	.equ	0xf00665ea	; Read Data and Bit Flip Register 37
MC85_RDBFL38   	.equ	0xf00665ec	; Read Data and Bit Flip Register 38
MC85_RDBFL39   	.equ	0xf00665ee	; Read Data and Bit Flip Register 39
MC85_RDBFL4    	.equ	0xf00665a8	; Read Data and Bit Flip Register 4
MC85_RDBFL5    	.equ	0xf00665aa	; Read Data and Bit Flip Register 5
MC85_RDBFL6    	.equ	0xf00665ac	; Read Data and Bit Flip Register 6
MC85_RDBFL7    	.equ	0xf00665ae	; Read Data and Bit Flip Register 7
MC85_RDBFL8    	.equ	0xf00665b0	; Read Data and Bit Flip Register 8
MC85_RDBFL9    	.equ	0xf00665b2	; Read Data and Bit Flip Register 9
MC85_REVID     	.equ	0xf006650c	; Revision ID Register
MC86_CONFIG0   	.equ	0xf0066600	; Configuration Register 0
MC86_CONFIG1   	.equ	0xf0066602	; Configuration Register 1
MC86_ECCD      	.equ	0xf0066610	; Memory ECC Detection Register
MC86_ECCS      	.equ	0xf006660e	; ECC Safety Register
MC86_ETRR0     	.equ	0xf0066612	; Error Tracking Register 0
MC86_ETRR1     	.equ	0xf0066614	; Error Tracking Register 1
MC86_ETRR2     	.equ	0xf0066616	; Error Tracking Register 2
MC86_ETRR3     	.equ	0xf0066618	; Error Tracking Register 3
MC86_ETRR4     	.equ	0xf006661a	; Error Tracking Register 4
MC86_MCONTROL  	.equ	0xf0066604	; MBIST Control Register
MC86_MSTATUS   	.equ	0xf0066606	; Status Register
MC86_RANGE     	.equ	0xf0066608	; Range Register, single address mode
MC86_RDBFL0    	.equ	0xf00666a0	; Read Data and Bit Flip Register 0
MC86_RDBFL1    	.equ	0xf00666a2	; Read Data and Bit Flip Register 1
MC86_RDBFL10   	.equ	0xf00666b4	; Read Data and Bit Flip Register 10
MC86_RDBFL11   	.equ	0xf00666b6	; Read Data and Bit Flip Register 11
MC86_RDBFL12   	.equ	0xf00666b8	; Read Data and Bit Flip Register 12
MC86_RDBFL13   	.equ	0xf00666ba	; Read Data and Bit Flip Register 13
MC86_RDBFL14   	.equ	0xf00666bc	; Read Data and Bit Flip Register 14
MC86_RDBFL15   	.equ	0xf00666be	; Read Data and Bit Flip Register 15
MC86_RDBFL16   	.equ	0xf00666c0	; Read Data and Bit Flip Register 16
MC86_RDBFL17   	.equ	0xf00666c2	; Read Data and Bit Flip Register 17
MC86_RDBFL18   	.equ	0xf00666c4	; Read Data and Bit Flip Register 18
MC86_RDBFL19   	.equ	0xf00666c6	; Read Data and Bit Flip Register 19
MC86_RDBFL2    	.equ	0xf00666a4	; Read Data and Bit Flip Register 2
MC86_RDBFL20   	.equ	0xf00666c8	; Read Data and Bit Flip Register 20
MC86_RDBFL21   	.equ	0xf00666ca	; Read Data and Bit Flip Register 21
MC86_RDBFL22   	.equ	0xf00666cc	; Read Data and Bit Flip Register 22
MC86_RDBFL23   	.equ	0xf00666ce	; Read Data and Bit Flip Register 23
MC86_RDBFL24   	.equ	0xf00666d0	; Read Data and Bit Flip Register 24
MC86_RDBFL25   	.equ	0xf00666d2	; Read Data and Bit Flip Register 25
MC86_RDBFL26   	.equ	0xf00666d4	; Read Data and Bit Flip Register 26
MC86_RDBFL27   	.equ	0xf00666d6	; Read Data and Bit Flip Register 27
MC86_RDBFL28   	.equ	0xf00666d8	; Read Data and Bit Flip Register 28
MC86_RDBFL29   	.equ	0xf00666da	; Read Data and Bit Flip Register 29
MC86_RDBFL3    	.equ	0xf00666a6	; Read Data and Bit Flip Register 3
MC86_RDBFL30   	.equ	0xf00666dc	; Read Data and Bit Flip Register 30
MC86_RDBFL31   	.equ	0xf00666de	; Read Data and Bit Flip Register 31
MC86_RDBFL32   	.equ	0xf00666e0	; Read Data and Bit Flip Register 32
MC86_RDBFL33   	.equ	0xf00666e2	; Read Data and Bit Flip Register 33
MC86_RDBFL34   	.equ	0xf00666e4	; Read Data and Bit Flip Register 34
MC86_RDBFL35   	.equ	0xf00666e6	; Read Data and Bit Flip Register 35
MC86_RDBFL36   	.equ	0xf00666e8	; Read Data and Bit Flip Register 36
MC86_RDBFL37   	.equ	0xf00666ea	; Read Data and Bit Flip Register 37
MC86_RDBFL38   	.equ	0xf00666ec	; Read Data and Bit Flip Register 38
MC86_RDBFL39   	.equ	0xf00666ee	; Read Data and Bit Flip Register 39
MC86_RDBFL4    	.equ	0xf00666a8	; Read Data and Bit Flip Register 4
MC86_RDBFL5    	.equ	0xf00666aa	; Read Data and Bit Flip Register 5
MC86_RDBFL6    	.equ	0xf00666ac	; Read Data and Bit Flip Register 6
MC86_RDBFL7    	.equ	0xf00666ae	; Read Data and Bit Flip Register 7
MC86_RDBFL8    	.equ	0xf00666b0	; Read Data and Bit Flip Register 8
MC86_RDBFL9    	.equ	0xf00666b2	; Read Data and Bit Flip Register 9
MC86_REVID     	.equ	0xf006660c	; Revision ID Register
MC87_CONFIG0   	.equ	0xf0066700	; Configuration Register 0
MC87_CONFIG1   	.equ	0xf0066702	; Configuration Register 1
MC87_ECCD      	.equ	0xf0066710	; Memory ECC Detection Register
MC87_ECCS      	.equ	0xf006670e	; ECC Safety Register
MC87_ETRR0     	.equ	0xf0066712	; Error Tracking Register 0
MC87_ETRR1     	.equ	0xf0066714	; Error Tracking Register 1
MC87_ETRR2     	.equ	0xf0066716	; Error Tracking Register 2
MC87_ETRR3     	.equ	0xf0066718	; Error Tracking Register 3
MC87_ETRR4     	.equ	0xf006671a	; Error Tracking Register 4
MC87_MCONTROL  	.equ	0xf0066704	; MBIST Control Register
MC87_MSTATUS   	.equ	0xf0066706	; Status Register
MC87_RANGE     	.equ	0xf0066708	; Range Register, single address mode
MC87_RDBFL0    	.equ	0xf00667a0	; Read Data and Bit Flip Register 0
MC87_RDBFL1    	.equ	0xf00667a2	; Read Data and Bit Flip Register 1
MC87_RDBFL10   	.equ	0xf00667b4	; Read Data and Bit Flip Register 10
MC87_RDBFL11   	.equ	0xf00667b6	; Read Data and Bit Flip Register 11
MC87_RDBFL12   	.equ	0xf00667b8	; Read Data and Bit Flip Register 12
MC87_RDBFL13   	.equ	0xf00667ba	; Read Data and Bit Flip Register 13
MC87_RDBFL14   	.equ	0xf00667bc	; Read Data and Bit Flip Register 14
MC87_RDBFL15   	.equ	0xf00667be	; Read Data and Bit Flip Register 15
MC87_RDBFL16   	.equ	0xf00667c0	; Read Data and Bit Flip Register 16
MC87_RDBFL17   	.equ	0xf00667c2	; Read Data and Bit Flip Register 17
MC87_RDBFL18   	.equ	0xf00667c4	; Read Data and Bit Flip Register 18
MC87_RDBFL19   	.equ	0xf00667c6	; Read Data and Bit Flip Register 19
MC87_RDBFL2    	.equ	0xf00667a4	; Read Data and Bit Flip Register 2
MC87_RDBFL20   	.equ	0xf00667c8	; Read Data and Bit Flip Register 20
MC87_RDBFL21   	.equ	0xf00667ca	; Read Data and Bit Flip Register 21
MC87_RDBFL22   	.equ	0xf00667cc	; Read Data and Bit Flip Register 22
MC87_RDBFL23   	.equ	0xf00667ce	; Read Data and Bit Flip Register 23
MC87_RDBFL24   	.equ	0xf00667d0	; Read Data and Bit Flip Register 24
MC87_RDBFL25   	.equ	0xf00667d2	; Read Data and Bit Flip Register 25
MC87_RDBFL26   	.equ	0xf00667d4	; Read Data and Bit Flip Register 26
MC87_RDBFL27   	.equ	0xf00667d6	; Read Data and Bit Flip Register 27
MC87_RDBFL28   	.equ	0xf00667d8	; Read Data and Bit Flip Register 28
MC87_RDBFL29   	.equ	0xf00667da	; Read Data and Bit Flip Register 29
MC87_RDBFL3    	.equ	0xf00667a6	; Read Data and Bit Flip Register 3
MC87_RDBFL30   	.equ	0xf00667dc	; Read Data and Bit Flip Register 30
MC87_RDBFL31   	.equ	0xf00667de	; Read Data and Bit Flip Register 31
MC87_RDBFL32   	.equ	0xf00667e0	; Read Data and Bit Flip Register 32
MC87_RDBFL33   	.equ	0xf00667e2	; Read Data and Bit Flip Register 33
MC87_RDBFL34   	.equ	0xf00667e4	; Read Data and Bit Flip Register 34
MC87_RDBFL35   	.equ	0xf00667e6	; Read Data and Bit Flip Register 35
MC87_RDBFL36   	.equ	0xf00667e8	; Read Data and Bit Flip Register 36
MC87_RDBFL37   	.equ	0xf00667ea	; Read Data and Bit Flip Register 37
MC87_RDBFL38   	.equ	0xf00667ec	; Read Data and Bit Flip Register 38
MC87_RDBFL39   	.equ	0xf00667ee	; Read Data and Bit Flip Register 39
MC87_RDBFL4    	.equ	0xf00667a8	; Read Data and Bit Flip Register 4
MC87_RDBFL5    	.equ	0xf00667aa	; Read Data and Bit Flip Register 5
MC87_RDBFL6    	.equ	0xf00667ac	; Read Data and Bit Flip Register 6
MC87_RDBFL7    	.equ	0xf00667ae	; Read Data and Bit Flip Register 7
MC87_RDBFL8    	.equ	0xf00667b0	; Read Data and Bit Flip Register 8
MC87_RDBFL9    	.equ	0xf00667b2	; Read Data and Bit Flip Register 9
MC87_REVID     	.equ	0xf006670c	; Revision ID Register
MC8_CONFIG0    	.equ	0xf0061800	; Configuration Register 0
MC8_CONFIG1    	.equ	0xf0061802	; Configuration Register 1
MC8_ECCD       	.equ	0xf0061810	; Memory ECC Detection Register
MC8_ECCS       	.equ	0xf006180e	; ECC Safety Register
MC8_ETRR0      	.equ	0xf0061812	; Error Tracking Register 0
MC8_ETRR1      	.equ	0xf0061814	; Error Tracking Register 1
MC8_ETRR2      	.equ	0xf0061816	; Error Tracking Register 2
MC8_ETRR3      	.equ	0xf0061818	; Error Tracking Register 3
MC8_ETRR4      	.equ	0xf006181a	; Error Tracking Register 4
MC8_MCONTROL   	.equ	0xf0061804	; MBIST Control Register
MC8_MSTATUS    	.equ	0xf0061806	; Status Register
MC8_RANGE      	.equ	0xf0061808	; Range Register, single address mode
MC8_RDBFL0     	.equ	0xf00618a0	; Read Data and Bit Flip Register 0
MC8_RDBFL1     	.equ	0xf00618a2	; Read Data and Bit Flip Register 1
MC8_RDBFL10    	.equ	0xf00618b4	; Read Data and Bit Flip Register 10
MC8_RDBFL11    	.equ	0xf00618b6	; Read Data and Bit Flip Register 11
MC8_RDBFL12    	.equ	0xf00618b8	; Read Data and Bit Flip Register 12
MC8_RDBFL13    	.equ	0xf00618ba	; Read Data and Bit Flip Register 13
MC8_RDBFL14    	.equ	0xf00618bc	; Read Data and Bit Flip Register 14
MC8_RDBFL15    	.equ	0xf00618be	; Read Data and Bit Flip Register 15
MC8_RDBFL16    	.equ	0xf00618c0	; Read Data and Bit Flip Register 16
MC8_RDBFL17    	.equ	0xf00618c2	; Read Data and Bit Flip Register 17
MC8_RDBFL18    	.equ	0xf00618c4	; Read Data and Bit Flip Register 18
MC8_RDBFL19    	.equ	0xf00618c6	; Read Data and Bit Flip Register 19
MC8_RDBFL2     	.equ	0xf00618a4	; Read Data and Bit Flip Register 2
MC8_RDBFL20    	.equ	0xf00618c8	; Read Data and Bit Flip Register 20
MC8_RDBFL21    	.equ	0xf00618ca	; Read Data and Bit Flip Register 21
MC8_RDBFL22    	.equ	0xf00618cc	; Read Data and Bit Flip Register 22
MC8_RDBFL23    	.equ	0xf00618ce	; Read Data and Bit Flip Register 23
MC8_RDBFL24    	.equ	0xf00618d0	; Read Data and Bit Flip Register 24
MC8_RDBFL25    	.equ	0xf00618d2	; Read Data and Bit Flip Register 25
MC8_RDBFL26    	.equ	0xf00618d4	; Read Data and Bit Flip Register 26
MC8_RDBFL27    	.equ	0xf00618d6	; Read Data and Bit Flip Register 27
MC8_RDBFL28    	.equ	0xf00618d8	; Read Data and Bit Flip Register 28
MC8_RDBFL29    	.equ	0xf00618da	; Read Data and Bit Flip Register 29
MC8_RDBFL3     	.equ	0xf00618a6	; Read Data and Bit Flip Register 3
MC8_RDBFL30    	.equ	0xf00618dc	; Read Data and Bit Flip Register 30
MC8_RDBFL31    	.equ	0xf00618de	; Read Data and Bit Flip Register 31
MC8_RDBFL32    	.equ	0xf00618e0	; Read Data and Bit Flip Register 32
MC8_RDBFL33    	.equ	0xf00618e2	; Read Data and Bit Flip Register 33
MC8_RDBFL34    	.equ	0xf00618e4	; Read Data and Bit Flip Register 34
MC8_RDBFL35    	.equ	0xf00618e6	; Read Data and Bit Flip Register 35
MC8_RDBFL36    	.equ	0xf00618e8	; Read Data and Bit Flip Register 36
MC8_RDBFL37    	.equ	0xf00618ea	; Read Data and Bit Flip Register 37
MC8_RDBFL38    	.equ	0xf00618ec	; Read Data and Bit Flip Register 38
MC8_RDBFL39    	.equ	0xf00618ee	; Read Data and Bit Flip Register 39
MC8_RDBFL4     	.equ	0xf00618a8	; Read Data and Bit Flip Register 4
MC8_RDBFL5     	.equ	0xf00618aa	; Read Data and Bit Flip Register 5
MC8_RDBFL6     	.equ	0xf00618ac	; Read Data and Bit Flip Register 6
MC8_RDBFL7     	.equ	0xf00618ae	; Read Data and Bit Flip Register 7
MC8_RDBFL8     	.equ	0xf00618b0	; Read Data and Bit Flip Register 8
MC8_RDBFL9     	.equ	0xf00618b2	; Read Data and Bit Flip Register 9
MC8_REVID      	.equ	0xf006180c	; Revision ID Register
MC9_CONFIG0    	.equ	0xf0061900	; Configuration Register 0
MC9_CONFIG1    	.equ	0xf0061902	; Configuration Register 1
MC9_ECCD       	.equ	0xf0061910	; Memory ECC Detection Register
MC9_ECCS       	.equ	0xf006190e	; ECC Safety Register
MC9_ETRR0      	.equ	0xf0061912	; Error Tracking Register 0
MC9_ETRR1      	.equ	0xf0061914	; Error Tracking Register 1
MC9_ETRR2      	.equ	0xf0061916	; Error Tracking Register 2
MC9_ETRR3      	.equ	0xf0061918	; Error Tracking Register 3
MC9_ETRR4      	.equ	0xf006191a	; Error Tracking Register 4
MC9_MCONTROL   	.equ	0xf0061904	; MBIST Control Register
MC9_MSTATUS    	.equ	0xf0061906	; Status Register
MC9_RANGE      	.equ	0xf0061908	; Range Register, single address mode
MC9_RDBFL0     	.equ	0xf00619a0	; Read Data and Bit Flip Register 0
MC9_RDBFL1     	.equ	0xf00619a2	; Read Data and Bit Flip Register 1
MC9_RDBFL10    	.equ	0xf00619b4	; Read Data and Bit Flip Register 10
MC9_RDBFL11    	.equ	0xf00619b6	; Read Data and Bit Flip Register 11
MC9_RDBFL12    	.equ	0xf00619b8	; Read Data and Bit Flip Register 12
MC9_RDBFL13    	.equ	0xf00619ba	; Read Data and Bit Flip Register 13
MC9_RDBFL14    	.equ	0xf00619bc	; Read Data and Bit Flip Register 14
MC9_RDBFL15    	.equ	0xf00619be	; Read Data and Bit Flip Register 15
MC9_RDBFL16    	.equ	0xf00619c0	; Read Data and Bit Flip Register 16
MC9_RDBFL17    	.equ	0xf00619c2	; Read Data and Bit Flip Register 17
MC9_RDBFL18    	.equ	0xf00619c4	; Read Data and Bit Flip Register 18
MC9_RDBFL19    	.equ	0xf00619c6	; Read Data and Bit Flip Register 19
MC9_RDBFL2     	.equ	0xf00619a4	; Read Data and Bit Flip Register 2
MC9_RDBFL20    	.equ	0xf00619c8	; Read Data and Bit Flip Register 20
MC9_RDBFL21    	.equ	0xf00619ca	; Read Data and Bit Flip Register 21
MC9_RDBFL22    	.equ	0xf00619cc	; Read Data and Bit Flip Register 22
MC9_RDBFL23    	.equ	0xf00619ce	; Read Data and Bit Flip Register 23
MC9_RDBFL24    	.equ	0xf00619d0	; Read Data and Bit Flip Register 24
MC9_RDBFL25    	.equ	0xf00619d2	; Read Data and Bit Flip Register 25
MC9_RDBFL26    	.equ	0xf00619d4	; Read Data and Bit Flip Register 26
MC9_RDBFL27    	.equ	0xf00619d6	; Read Data and Bit Flip Register 27
MC9_RDBFL28    	.equ	0xf00619d8	; Read Data and Bit Flip Register 28
MC9_RDBFL29    	.equ	0xf00619da	; Read Data and Bit Flip Register 29
MC9_RDBFL3     	.equ	0xf00619a6	; Read Data and Bit Flip Register 3
MC9_RDBFL30    	.equ	0xf00619dc	; Read Data and Bit Flip Register 30
MC9_RDBFL31    	.equ	0xf00619de	; Read Data and Bit Flip Register 31
MC9_RDBFL32    	.equ	0xf00619e0	; Read Data and Bit Flip Register 32
MC9_RDBFL33    	.equ	0xf00619e2	; Read Data and Bit Flip Register 33
MC9_RDBFL34    	.equ	0xf00619e4	; Read Data and Bit Flip Register 34
MC9_RDBFL35    	.equ	0xf00619e6	; Read Data and Bit Flip Register 35
MC9_RDBFL36    	.equ	0xf00619e8	; Read Data and Bit Flip Register 36
MC9_RDBFL37    	.equ	0xf00619ea	; Read Data and Bit Flip Register 37
MC9_RDBFL38    	.equ	0xf00619ec	; Read Data and Bit Flip Register 38
MC9_RDBFL39    	.equ	0xf00619ee	; Read Data and Bit Flip Register 39
MC9_RDBFL4     	.equ	0xf00619a8	; Read Data and Bit Flip Register 4
MC9_RDBFL5     	.equ	0xf00619aa	; Read Data and Bit Flip Register 5
MC9_RDBFL6     	.equ	0xf00619ac	; Read Data and Bit Flip Register 6
MC9_RDBFL7     	.equ	0xf00619ae	; Read Data and Bit Flip Register 7
MC9_RDBFL8     	.equ	0xf00619b0	; Read Data and Bit Flip Register 8
MC9_RDBFL9     	.equ	0xf00619b2	; Read Data and Bit Flip Register 9
MC9_REVID      	.equ	0xf006190c	; Revision ID Register
MTU_ACCEN0     	.equ	0xf00600fc	; Access Enable Register 0
MTU_ACCEN1     	.equ	0xf00600f8	; Access Enable Register 1
MTU_CLC        	.equ	0xf0060000	; Identification Register
MTU_ID         	.equ	0xf0060008	; Identification Register
MTU_MEMMAP     	.equ	0xf006001c	; Memory Mapping Enable Register
MTU_MEMSTAT0   	.equ	0xf0060038	; Memory Status Register 0
MTU_MEMSTAT1   	.equ	0xf006003c	; Memory Status Register 1
MTU_MEMSTAT2   	.equ	0xf0060040	; Memory Status Register 2
MTU_MEMTEST0   	.equ	0xf0060010	; Memory MBISTEnable Register 0
MTU_MEMTEST1   	.equ	0xf0060014	; Memory MBISTEnable Register 1
MTU_MEMTEST2   	.equ	0xf0060018	; Memory MBISTEnable Register 2
MTU_RES0       	.equ	0xf0060020	; Reserved Register
MTU_RES1       	.equ	0xf0060024	; Reserved Register
MTU_RES2       	.equ	0xf0060030	; Reserved Register
MTU_RES3       	.equ	0xf0060034	; Reserved Register
SMU_ACCEN0     	.equ	0xf0036ffc	; SMU Access Enable Register 0
SMU_ACCEN1     	.equ	0xf0036ff8	; SMU Access Enable Register 1
SMU_AD0        	.equ	0xf0036a00	; Alarm Status Register
SMU_AD1        	.equ	0xf0036a04	; Alarm Status Register
SMU_AD2        	.equ	0xf0036a08	; Alarm Status Register
SMU_AD3        	.equ	0xf0036a0c	; Alarm Status Register
SMU_AD4        	.equ	0xf0036a10	; Alarm Status Register
SMU_AD5        	.equ	0xf0036a14	; Alarm Status Register
SMU_AD6        	.equ	0xf0036a18	; Alarm Status Register
SMU_AFCNT      	.equ	0xf0036840	; Alarm and Fault Counter
SMU_AG0        	.equ	0xf00369c0	; Alarm Status Register
SMU_AG0CF0     	.equ	0xf0036900	; Alarm Configuration Register
SMU_AG0CF1     	.equ	0xf0036904	; Alarm Configuration Register
SMU_AG0CF2     	.equ	0xf0036908	; Alarm Configuration Register
SMU_AG0FSP     	.equ	0xf0036980	; FSP Configuration Register
SMU_AG1        	.equ	0xf00369c4	; Alarm Status Register
SMU_AG1CF0     	.equ	0xf003690c	; Alarm Configuration Register
SMU_AG1CF1     	.equ	0xf0036910	; Alarm Configuration Register
SMU_AG1CF2     	.equ	0xf0036914	; Alarm Configuration Register
SMU_AG1FSP     	.equ	0xf0036984	; FSP Configuration Register
SMU_AG2        	.equ	0xf00369c8	; Alarm Status Register
SMU_AG2CF0     	.equ	0xf0036918	; Alarm Configuration Register
SMU_AG2CF1     	.equ	0xf003691c	; Alarm Configuration Register
SMU_AG2CF2     	.equ	0xf0036920	; Alarm Configuration Register
SMU_AG2FSP     	.equ	0xf0036988	; FSP Configuration Register
SMU_AG3        	.equ	0xf00369cc	; Alarm Status Register
SMU_AG3CF0     	.equ	0xf0036924	; Alarm Configuration Register
SMU_AG3CF1     	.equ	0xf0036928	; Alarm Configuration Register
SMU_AG3CF2     	.equ	0xf003692c	; Alarm Configuration Register
SMU_AG3FSP     	.equ	0xf003698c	; FSP Configuration Register
SMU_AG4        	.equ	0xf00369d0	; Alarm Status Register
SMU_AG4CF0     	.equ	0xf0036930	; Alarm Configuration Register
SMU_AG4CF1     	.equ	0xf0036934	; Alarm Configuration Register
SMU_AG4CF2     	.equ	0xf0036938	; Alarm Configuration Register
SMU_AG4FSP     	.equ	0xf0036990	; FSP Configuration Register
SMU_AG5        	.equ	0xf00369d4	; Alarm Status Register
SMU_AG5CF0     	.equ	0xf003693c	; Alarm Configuration Register
SMU_AG5CF1     	.equ	0xf0036940	; Alarm Configuration Register
SMU_AG5CF2     	.equ	0xf0036944	; Alarm Configuration Register
SMU_AG5FSP     	.equ	0xf0036994	; FSP Configuration Register
SMU_AG6        	.equ	0xf00369d8	; Alarm Status Register
SMU_AG6CF0     	.equ	0xf0036948	; Alarm Configuration Register
SMU_AG6CF1     	.equ	0xf003694c	; Alarm Configuration Register
SMU_AG6CF2     	.equ	0xf0036950	; Alarm Configuration Register
SMU_AG6FSP     	.equ	0xf0036998	; FSP Configuration Register
SMU_AGC        	.equ	0xf003682c	; Alarm Global Configuration
SMU_CLC        	.equ	0xf0036800	; Clock Control Register
SMU_CMD        	.equ	0xf0036820	; Command Register
SMU_DBG        	.equ	0xf0036838	; Debug Register
SMU_FSP        	.equ	0xf0036828	; Fault Signaling Protocol
SMU_ID         	.equ	0xf0036808	; Module Identification Register
SMU_KEYS       	.equ	0xf0036834	; Key Register
SMU_KRST0      	.equ	0xf0036ff4	; SMU Reset Register 0
SMU_KRST1      	.equ	0xf0036ff0	; SMU Reset Register 1
SMU_KRSTCLR    	.equ	0xf0036fec	; SMU Reset Status Clear Register
SMU_OCS        	.equ	0xf0036fe8	; OCDS Control and Status
SMU_PCTL       	.equ	0xf003683c	; Port Control
SMU_RMCTL      	.equ	0xf0036b00	; Register Monitor Control
SMU_RMEF       	.equ	0xf0036b04	; Register Monitor Error Flags
SMU_RMSTS      	.equ	0xf0036b08	; Register Monitor Self Test Status
SMU_RTAC0      	.equ	0xf0036860	; Recovery Timer Alarm Configuration
SMU_RTAC1      	.equ	0xf0036864	; Recovery Timer Alarm Configuration
SMU_RTC        	.equ	0xf0036830	; Fault Signaling Protocol
SMU_STS        	.equ	0xf0036824	; Status Register
FLASH0_ACCEN0  	.equ	0xf80023fc	; Access Enable Register 0
FLASH0_ACCEN1  	.equ	0xf80023f8	; Access Enable Register 1
FLASH0_CBABCFG0	.equ	0xf80020b4	; CBAB Configuration Port 0
FLASH0_CBABCFG1	.equ	0xf80020c0	; CBAB Configuration Port 1
FLASH0_CBABCFG2	.equ	0xf80020cc	; CBAB Configuration Port 2
FLASH0_CBABCFG3	.equ	0xf80020d8	; CBAB Configuration Port 3
FLASH0_CBABSTAT0	.equ	0xf80020b8	; CBAB Status Port 0
FLASH0_CBABSTAT1	.equ	0xf80020c4	; CBAB Status Port 1
FLASH0_CBABSTAT2	.equ	0xf80020d0	; CBAB Status Port 2
FLASH0_CBABSTAT3	.equ	0xf80020dc	; CBAB Status Port 3
FLASH0_CBABTOP0	.equ	0xf80020bc	; CBAB FIFO TOP Entry Port 0
FLASH0_CBABTOP1	.equ	0xf80020c8	; CBAB FIFO TOP Entry Port 1
FLASH0_CBABTOP2	.equ	0xf80020d4	; CBAB FIFO TOP Entry Port 2
FLASH0_CBABTOP3	.equ	0xf80020e0	; CBAB FIFO TOP Entry Port 3
FLASH0_COMM0   	.equ	0xf8001000	; FSI Communication Register 0
FLASH0_COMM1   	.equ	0xf8001004	; FSI Communication Register 1
FLASH0_COMM2   	.equ	0xf8001008	; FSI Communication Register 2
FLASH0_ECCRD   	.equ	0xf80020a4	; ECC Read Register DF
FLASH0_ECCRP0  	.equ	0xf8002094	; ECC Read Register PF0
FLASH0_ECCRP1  	.equ	0xf8002098	; ECC Read Register PF1
FLASH0_ECCRP2  	.equ	0xf800209c	; ECC Read Register PF2
FLASH0_ECCRP3  	.equ	0xf80020a0	; ECC Read Register PF3
FLASH0_ECCW    	.equ	0xf8002090	; ECC Write Register
FLASH0_FCON    	.equ	0xf8002014	; Flash Configuration Register
FLASH0_FPRO    	.equ	0xf800201c	; Flash Protection Control and Status Register
FLASH0_FSR     	.equ	0xf8002010	; Flash Status Register
FLASH0_HSMFCON 	.equ	0xf8002204	; HSM Flash Configuration Register
FLASH0_HSMFSR  	.equ	0xf8002200	; Flash Status Register
FLASH0_HSMMARD 	.equ	0xf8002208	; Margin Control Register HSM DFlash
FLASH0_HSMRRAD 	.equ	0xf8002218	; HSM Requested Read Address Register
FLASH0_HSMRRCT 	.equ	0xf800220c	; Requested Read Control Register HSM
FLASH0_HSMRRD0 	.equ	0xf8002210	; HSM Requested Read Data Register 0
FLASH0_HSMRRD1 	.equ	0xf8002214	; HSM Requested Read Data Register 1
FLASH0_ID      	.equ	0xf8002008	; Flash Module Identification Register
FLASH0_MARD    	.equ	0xf80020ac	; Margin Control Register DFlash
FLASH0_MARP    	.equ	0xf80020a8	; Margin Control Register PFlash
FLASH0_PROCOND 	.equ	0xf8002030	; DFlash Protection Configuration
FLASH0_PROCONDBG	.equ	0xf8002058	; Debug Interface Protection Configuration
FLASH0_PROCONHSM	.equ	0xf800205c	; HSM Interface Configuration
FLASH0_PROCONHSMCOTP	.equ	0xf8002034	; HSM Code Flash OTP Protection Configuration
FLASH0_PROCONOTP0	.equ	0xf8002038	; OTP Protection Configuration PF0
FLASH0_PROCONOTP1	.equ	0xf800203c	; OTP Protection Configuration PF1
FLASH0_PROCONOTP2	.equ	0xf8002040	; OTP Protection Configuration PF2
FLASH0_PROCONOTP3	.equ	0xf8002044	; OTP Protection Configuration PF3
FLASH0_PROCONP0	.equ	0xf8002020	; PFlash Protection Configuration PF0
FLASH0_PROCONP1	.equ	0xf8002024	; PFlash Protection Configuration PF1
FLASH0_PROCONP2	.equ	0xf8002028	; PFlash Protection Configuration PF2
FLASH0_PROCONP3	.equ	0xf800202c	; PFlash Protection Configuration PF3
FLASH0_PROCONWOP0	.equ	0xf8002048	; Write-Once Protection Configuration PF0
FLASH0_PROCONWOP1	.equ	0xf800204c	; Write-Once Protection Configuration PF1
FLASH0_PROCONWOP2	.equ	0xf8002050	; Write-Once Protection Configuration PF2
FLASH0_PROCONWOP3	.equ	0xf8002054	; Write-Once Protection Configuration PF3
FLASH0_RDBCFG00	.equ	0xf8002060	; Read Buffer Port 0 Cfg 0
FLASH0_RDBCFG01	.equ	0xf8002064	; Read Buffer Port 0 Cfg 1
FLASH0_RDBCFG02	.equ	0xf8002068	; Read Buffer Port 0 Cfg 2
FLASH0_RDBCFG10	.equ	0xf800206c	; Read Buffer Port 1 Cfg 0
FLASH0_RDBCFG11	.equ	0xf8002070	; Read Buffer Port 1 Cfg 1
FLASH0_RDBCFG12	.equ	0xf8002074	; Read Buffer Port 1 Cfg 2
FLASH0_RDBCFG20	.equ	0xf8002078	; Read Buffer Port 2 Cfg 0
FLASH0_RDBCFG21	.equ	0xf800207c	; Read Buffer Port 2 Cfg 1
FLASH0_RDBCFG22	.equ	0xf8002080	; Read Buffer Port 2 Cfg 2
FLASH0_RDBCFG30	.equ	0xf8002084	; Read Buffer Port 3 Cfg 0
FLASH0_RDBCFG31	.equ	0xf8002088	; Read Buffer Port 3 Cfg 1
FLASH0_RDBCFG32	.equ	0xf800208c	; Read Buffer Port 3 Cfg 2
FLASH0_RRAD    	.equ	0xf800214c	; Requested Read Address Register
FLASH0_RRCT    	.equ	0xf8002140	; Requested Read Control Register
FLASH0_RRD0    	.equ	0xf8002144	; Requested Read Data Register 0
FLASH0_RRD1    	.equ	0xf8002148	; Requested Read Data Register 1
FLASH0_UBABCFG0	.equ	0xf80020e4	; UBAB Configuration Port 0
FLASH0_UBABCFG1	.equ	0xf80020f0	; UBAB Configuration Port 1
FLASH0_UBABCFG2	.equ	0xf80020fc	; UBAB Configuration Port 2
FLASH0_UBABCFG3	.equ	0xf8002108	; UBAB Configuration Port 3
FLASH0_UBABSTAT0	.equ	0xf80020e8	; UBAB Status Port 0
FLASH0_UBABSTAT1	.equ	0xf80020f4	; UBAB Status Port 1
FLASH0_UBABSTAT2	.equ	0xf8002100	; UBAB Status Port 2
FLASH0_UBABSTAT3	.equ	0xf800210c	; UBAB Status Port 3
FLASH0_UBABTOP0	.equ	0xf80020ec	; UBAB FIFO TOP Entry Port 0
FLASH0_UBABTOP1	.equ	0xf80020f8	; UBAB FIFO TOP Entry Port 1
FLASH0_UBABTOP2	.equ	0xf8002104	; UBAB FIFO TOP Entry Port 2
FLASH0_UBABTOP3	.equ	0xf8002110	; UBAB FIFO TOP Entry Port 3
PMU0_ID        	.equ	0xf8000508	; PMU0 Identification Register
LMU_ACCEN0     	.equ	0xf8700810	; LMU Access Enable Register 0
LMU_ACCEN1     	.equ	0xf8700814	; LMU Access Enable Register 1
LMU_BUFCON0    	.equ	0xf8700830	; LMU Buffer Control Register
LMU_BUFCON1    	.equ	0xf8700834	; LMU Buffer Control Register
LMU_BUFCON2    	.equ	0xf8700838	; LMU Buffer Control Register
LMU_CLC        	.equ	0xf8700800	; LMU Clock Control Register
LMU_MEMCON     	.equ	0xf8700820	; LMU Memory Control Register
LMU_MODID      	.equ	0xf8700808	; LMU Module ID Register
LMU_RGNACCENA0 	.equ	0xf8700858	; LMU Region Access Enable Register 0
LMU_RGNACCENA1 	.equ	0xf8700868	; LMU Region Access Enable Register 0
LMU_RGNACCENA2 	.equ	0xf8700878	; LMU Region Access Enable Register 0
LMU_RGNACCENA3 	.equ	0xf8700888	; LMU Region Access Enable Register 0
LMU_RGNACCENA4 	.equ	0xf8700898	; LMU Region Access Enable Register 0
LMU_RGNACCENA5 	.equ	0xf87008a8	; LMU Region Access Enable Register 0
LMU_RGNACCENA6 	.equ	0xf87008b8	; LMU Region Access Enable Register 0
LMU_RGNACCENA7 	.equ	0xf87008c8	; LMU Region Access Enable Register 0
LMU_RGNACCENB0 	.equ	0xf870085c	; LMU Region Access Enable Register 1
LMU_RGNACCENB1 	.equ	0xf870086c	; LMU Region Access Enable Register 1
LMU_RGNACCENB2 	.equ	0xf870087c	; LMU Region Access Enable Register 1
LMU_RGNACCENB3 	.equ	0xf870088c	; LMU Region Access Enable Register 1
LMU_RGNACCENB4 	.equ	0xf870089c	; LMU Region Access Enable Register 1
LMU_RGNACCENB5 	.equ	0xf87008ac	; LMU Region Access Enable Register 1
LMU_RGNACCENB6 	.equ	0xf87008bc	; LMU Region Access Enable Register 1
LMU_RGNACCENB7 	.equ	0xf87008cc	; LMU Region Access Enable Register 1
LMU_RGNLA0     	.equ	0xf8700850	; LMU Region Lower Address Register
LMU_RGNLA1     	.equ	0xf8700860	; LMU Region Lower Address Register
LMU_RGNLA2     	.equ	0xf8700870	; LMU Region Lower Address Register
LMU_RGNLA3     	.equ	0xf8700880	; LMU Region Lower Address Register
LMU_RGNLA4     	.equ	0xf8700890	; LMU Region Lower Address Register
LMU_RGNLA5     	.equ	0xf87008a0	; LMU Region Lower Address Register
LMU_RGNLA6     	.equ	0xf87008b0	; LMU Region Lower Address Register
LMU_RGNLA7     	.equ	0xf87008c0	; LMU Region Lower Address Register
LMU_RGNUA0     	.equ	0xf8700854	; LMU Region Upper Address Register
LMU_RGNUA1     	.equ	0xf8700864	; LMU Region Upper Address Register
LMU_RGNUA2     	.equ	0xf8700874	; LMU Region Upper Address Register
LMU_RGNUA3     	.equ	0xf8700884	; LMU Region Upper Address Register
LMU_RGNUA4     	.equ	0xf8700894	; LMU Region Upper Address Register
LMU_RGNUA5     	.equ	0xf87008a4	; LMU Region Upper Address Register
LMU_RGNUA6     	.equ	0xf87008b4	; LMU Region Upper Address Register
LMU_RGNUA7     	.equ	0xf87008c4	; LMU Region Upper Address Register
OVC0_OMASK0    	.equ	0xf880fb18	; Overlay Mask Register 0
OVC0_OMASK1    	.equ	0xf880fb24	; Overlay Mask Register 1
OVC0_OMASK10   	.equ	0xf880fb90	; Overlay Mask Register 10
OVC0_OMASK11   	.equ	0xf880fb9c	; Overlay Mask Register 11
OVC0_OMASK12   	.equ	0xf880fba8	; Overlay Mask Register 12
OVC0_OMASK13   	.equ	0xf880fbb4	; Overlay Mask Register 13
OVC0_OMASK14   	.equ	0xf880fbc0	; Overlay Mask Register 14
OVC0_OMASK15   	.equ	0xf880fbcc	; Overlay Mask Register 15
OVC0_OMASK16   	.equ	0xf880fbd8	; Overlay Mask Register 16
OVC0_OMASK17   	.equ	0xf880fbe4	; Overlay Mask Register 17
OVC0_OMASK18   	.equ	0xf880fbf0	; Overlay Mask Register 18
OVC0_OMASK19   	.equ	0xf880fbfc	; Overlay Mask Register 19
OVC0_OMASK2    	.equ	0xf880fb30	; Overlay Mask Register 2
OVC0_OMASK20   	.equ	0xf880fc08	; Overlay Mask Register 20
OVC0_OMASK21   	.equ	0xf880fc14	; Overlay Mask Register 21
OVC0_OMASK22   	.equ	0xf880fc20	; Overlay Mask Register 22
OVC0_OMASK23   	.equ	0xf880fc2c	; Overlay Mask Register 23
OVC0_OMASK24   	.equ	0xf880fc38	; Overlay Mask Register 24
OVC0_OMASK25   	.equ	0xf880fc44	; Overlay Mask Register 25
OVC0_OMASK26   	.equ	0xf880fc50	; Overlay Mask Register 26
OVC0_OMASK27   	.equ	0xf880fc5c	; Overlay Mask Register 27
OVC0_OMASK28   	.equ	0xf880fc68	; Overlay Mask Register 28
OVC0_OMASK29   	.equ	0xf880fc74	; Overlay Mask Register 29
OVC0_OMASK3    	.equ	0xf880fb3c	; Overlay Mask Register 3
OVC0_OMASK30   	.equ	0xf880fc80	; Overlay Mask Register 30
OVC0_OMASK31   	.equ	0xf880fc8c	; Overlay Mask Register 31
OVC0_OMASK4    	.equ	0xf880fb48	; Overlay Mask Register 4
OVC0_OMASK5    	.equ	0xf880fb54	; Overlay Mask Register 5
OVC0_OMASK6    	.equ	0xf880fb60	; Overlay Mask Register 6
OVC0_OMASK7    	.equ	0xf880fb6c	; Overlay Mask Register 7
OVC0_OMASK8    	.equ	0xf880fb78	; Overlay Mask Register 8
OVC0_OMASK9    	.equ	0xf880fb84	; Overlay Mask Register 9
OVC0_OSEL      	.equ	0xf880fb00	; Overlay Range Select Register
OVC0_OTAR0     	.equ	0xf880fb14	; Overlay Target Address Register 0
OVC0_OTAR1     	.equ	0xf880fb20	; Overlay Target Address Register 1
OVC0_OTAR10    	.equ	0xf880fb8c	; Overlay Target Address Register 10
OVC0_OTAR11    	.equ	0xf880fb98	; Overlay Target Address Register 11
OVC0_OTAR12    	.equ	0xf880fba4	; Overlay Target Address Register 12
OVC0_OTAR13    	.equ	0xf880fbb0	; Overlay Target Address Register 13
OVC0_OTAR14    	.equ	0xf880fbbc	; Overlay Target Address Register 14
OVC0_OTAR15    	.equ	0xf880fbc8	; Overlay Target Address Register 15
OVC0_OTAR16    	.equ	0xf880fbd4	; Overlay Target Address Register 16
OVC0_OTAR17    	.equ	0xf880fbe0	; Overlay Target Address Register 17
OVC0_OTAR18    	.equ	0xf880fbec	; Overlay Target Address Register 18
OVC0_OTAR19    	.equ	0xf880fbf8	; Overlay Target Address Register 19
OVC0_OTAR2     	.equ	0xf880fb2c	; Overlay Target Address Register 2
OVC0_OTAR20    	.equ	0xf880fc04	; Overlay Target Address Register 20
OVC0_OTAR21    	.equ	0xf880fc10	; Overlay Target Address Register 21
OVC0_OTAR22    	.equ	0xf880fc1c	; Overlay Target Address Register 22
OVC0_OTAR23    	.equ	0xf880fc28	; Overlay Target Address Register 23
OVC0_OTAR24    	.equ	0xf880fc34	; Overlay Target Address Register 24
OVC0_OTAR25    	.equ	0xf880fc40	; Overlay Target Address Register 25
OVC0_OTAR26    	.equ	0xf880fc4c	; Overlay Target Address Register 26
OVC0_OTAR27    	.equ	0xf880fc58	; Overlay Target Address Register 27
OVC0_OTAR28    	.equ	0xf880fc64	; Overlay Target Address Register 28
OVC0_OTAR29    	.equ	0xf880fc70	; Overlay Target Address Register 29
OVC0_OTAR3     	.equ	0xf880fb38	; Overlay Target Address Register 3
OVC0_OTAR30    	.equ	0xf880fc7c	; Overlay Target Address Register 30
OVC0_OTAR31    	.equ	0xf880fc88	; Overlay Target Address Register 31
OVC0_OTAR4     	.equ	0xf880fb44	; Overlay Target Address Register 4
OVC0_OTAR5     	.equ	0xf880fb50	; Overlay Target Address Register 5
OVC0_OTAR6     	.equ	0xf880fb5c	; Overlay Target Address Register 6
OVC0_OTAR7     	.equ	0xf880fb68	; Overlay Target Address Register 7
OVC0_OTAR8     	.equ	0xf880fb74	; Overlay Target Address Register 8
OVC0_OTAR9     	.equ	0xf880fb80	; Overlay Target Address Register 9
OVC0_RABR0     	.equ	0xf880fb10	; Redirected Address Base Register 0
OVC0_RABR1     	.equ	0xf880fb1c	; Redirected Address Base Register 1
OVC0_RABR10    	.equ	0xf880fb88	; Redirected Address Base Register 10
OVC0_RABR11    	.equ	0xf880fb94	; Redirected Address Base Register 11
OVC0_RABR12    	.equ	0xf880fba0	; Redirected Address Base Register 12
OVC0_RABR13    	.equ	0xf880fbac	; Redirected Address Base Register 13
OVC0_RABR14    	.equ	0xf880fbb8	; Redirected Address Base Register 14
OVC0_RABR15    	.equ	0xf880fbc4	; Redirected Address Base Register 15
OVC0_RABR16    	.equ	0xf880fbd0	; Redirected Address Base Register 16
OVC0_RABR17    	.equ	0xf880fbdc	; Redirected Address Base Register 17
OVC0_RABR18    	.equ	0xf880fbe8	; Redirected Address Base Register 18
OVC0_RABR19    	.equ	0xf880fbf4	; Redirected Address Base Register 19
OVC0_RABR2     	.equ	0xf880fb28	; Redirected Address Base Register 2
OVC0_RABR20    	.equ	0xf880fc00	; Redirected Address Base Register 20
OVC0_RABR21    	.equ	0xf880fc0c	; Redirected Address Base Register 21
OVC0_RABR22    	.equ	0xf880fc18	; Redirected Address Base Register 22
OVC0_RABR23    	.equ	0xf880fc24	; Redirected Address Base Register 23
OVC0_RABR24    	.equ	0xf880fc30	; Redirected Address Base Register 24
OVC0_RABR25    	.equ	0xf880fc3c	; Redirected Address Base Register 25
OVC0_RABR26    	.equ	0xf880fc48	; Redirected Address Base Register 26
OVC0_RABR27    	.equ	0xf880fc54	; Redirected Address Base Register 27
OVC0_RABR28    	.equ	0xf880fc60	; Redirected Address Base Register 28
OVC0_RABR29    	.equ	0xf880fc6c	; Redirected Address Base Register 29
OVC0_RABR3     	.equ	0xf880fb34	; Redirected Address Base Register 3
OVC0_RABR30    	.equ	0xf880fc78	; Redirected Address Base Register 30
OVC0_RABR31    	.equ	0xf880fc84	; Redirected Address Base Register 31
OVC0_RABR4     	.equ	0xf880fb40	; Redirected Address Base Register 4
OVC0_RABR5     	.equ	0xf880fb4c	; Redirected Address Base Register 5
OVC0_RABR6     	.equ	0xf880fb58	; Redirected Address Base Register 6
OVC0_RABR7     	.equ	0xf880fb64	; Redirected Address Base Register 7
OVC0_RABR8     	.equ	0xf880fb70	; Redirected Address Base Register 8
OVC0_RABR9     	.equ	0xf880fb7c	; Redirected Address Base Register 9
OVC1_OMASK0    	.equ	0xf882fb18	; Overlay Mask Register 0
OVC1_OMASK1    	.equ	0xf882fb24	; Overlay Mask Register 1
OVC1_OMASK10   	.equ	0xf882fb90	; Overlay Mask Register 10
OVC1_OMASK11   	.equ	0xf882fb9c	; Overlay Mask Register 11
OVC1_OMASK12   	.equ	0xf882fba8	; Overlay Mask Register 12
OVC1_OMASK13   	.equ	0xf882fbb4	; Overlay Mask Register 13
OVC1_OMASK14   	.equ	0xf882fbc0	; Overlay Mask Register 14
OVC1_OMASK15   	.equ	0xf882fbcc	; Overlay Mask Register 15
OVC1_OMASK16   	.equ	0xf882fbd8	; Overlay Mask Register 16
OVC1_OMASK17   	.equ	0xf882fbe4	; Overlay Mask Register 17
OVC1_OMASK18   	.equ	0xf882fbf0	; Overlay Mask Register 18
OVC1_OMASK19   	.equ	0xf882fbfc	; Overlay Mask Register 19
OVC1_OMASK2    	.equ	0xf882fb30	; Overlay Mask Register 2
OVC1_OMASK20   	.equ	0xf882fc08	; Overlay Mask Register 20
OVC1_OMASK21   	.equ	0xf882fc14	; Overlay Mask Register 21
OVC1_OMASK22   	.equ	0xf882fc20	; Overlay Mask Register 22
OVC1_OMASK23   	.equ	0xf882fc2c	; Overlay Mask Register 23
OVC1_OMASK24   	.equ	0xf882fc38	; Overlay Mask Register 24
OVC1_OMASK25   	.equ	0xf882fc44	; Overlay Mask Register 25
OVC1_OMASK26   	.equ	0xf882fc50	; Overlay Mask Register 26
OVC1_OMASK27   	.equ	0xf882fc5c	; Overlay Mask Register 27
OVC1_OMASK28   	.equ	0xf882fc68	; Overlay Mask Register 28
OVC1_OMASK29   	.equ	0xf882fc74	; Overlay Mask Register 29
OVC1_OMASK3    	.equ	0xf882fb3c	; Overlay Mask Register 3
OVC1_OMASK30   	.equ	0xf882fc80	; Overlay Mask Register 30
OVC1_OMASK31   	.equ	0xf882fc8c	; Overlay Mask Register 31
OVC1_OMASK4    	.equ	0xf882fb48	; Overlay Mask Register 4
OVC1_OMASK5    	.equ	0xf882fb54	; Overlay Mask Register 5
OVC1_OMASK6    	.equ	0xf882fb60	; Overlay Mask Register 6
OVC1_OMASK7    	.equ	0xf882fb6c	; Overlay Mask Register 7
OVC1_OMASK8    	.equ	0xf882fb78	; Overlay Mask Register 8
OVC1_OMASK9    	.equ	0xf882fb84	; Overlay Mask Register 9
OVC1_OSEL      	.equ	0xf882fb00	; Overlay Range Select Register
OVC1_OTAR0     	.equ	0xf882fb14	; Overlay Target Address Register 0
OVC1_OTAR1     	.equ	0xf882fb20	; Overlay Target Address Register 1
OVC1_OTAR10    	.equ	0xf882fb8c	; Overlay Target Address Register 10
OVC1_OTAR11    	.equ	0xf882fb98	; Overlay Target Address Register 11
OVC1_OTAR12    	.equ	0xf882fba4	; Overlay Target Address Register 12
OVC1_OTAR13    	.equ	0xf882fbb0	; Overlay Target Address Register 13
OVC1_OTAR14    	.equ	0xf882fbbc	; Overlay Target Address Register 14
OVC1_OTAR15    	.equ	0xf882fbc8	; Overlay Target Address Register 15
OVC1_OTAR16    	.equ	0xf882fbd4	; Overlay Target Address Register 16
OVC1_OTAR17    	.equ	0xf882fbe0	; Overlay Target Address Register 17
OVC1_OTAR18    	.equ	0xf882fbec	; Overlay Target Address Register 18
OVC1_OTAR19    	.equ	0xf882fbf8	; Overlay Target Address Register 19
OVC1_OTAR2     	.equ	0xf882fb2c	; Overlay Target Address Register 2
OVC1_OTAR20    	.equ	0xf882fc04	; Overlay Target Address Register 20
OVC1_OTAR21    	.equ	0xf882fc10	; Overlay Target Address Register 21
OVC1_OTAR22    	.equ	0xf882fc1c	; Overlay Target Address Register 22
OVC1_OTAR23    	.equ	0xf882fc28	; Overlay Target Address Register 23
OVC1_OTAR24    	.equ	0xf882fc34	; Overlay Target Address Register 24
OVC1_OTAR25    	.equ	0xf882fc40	; Overlay Target Address Register 25
OVC1_OTAR26    	.equ	0xf882fc4c	; Overlay Target Address Register 26
OVC1_OTAR27    	.equ	0xf882fc58	; Overlay Target Address Register 27
OVC1_OTAR28    	.equ	0xf882fc64	; Overlay Target Address Register 28
OVC1_OTAR29    	.equ	0xf882fc70	; Overlay Target Address Register 29
OVC1_OTAR3     	.equ	0xf882fb38	; Overlay Target Address Register 3
OVC1_OTAR30    	.equ	0xf882fc7c	; Overlay Target Address Register 30
OVC1_OTAR31    	.equ	0xf882fc88	; Overlay Target Address Register 31
OVC1_OTAR4     	.equ	0xf882fb44	; Overlay Target Address Register 4
OVC1_OTAR5     	.equ	0xf882fb50	; Overlay Target Address Register 5
OVC1_OTAR6     	.equ	0xf882fb5c	; Overlay Target Address Register 6
OVC1_OTAR7     	.equ	0xf882fb68	; Overlay Target Address Register 7
OVC1_OTAR8     	.equ	0xf882fb74	; Overlay Target Address Register 8
OVC1_OTAR9     	.equ	0xf882fb80	; Overlay Target Address Register 9
OVC1_RABR0     	.equ	0xf882fb10	; Redirected Address Base Register 0
OVC1_RABR1     	.equ	0xf882fb1c	; Redirected Address Base Register 1
OVC1_RABR10    	.equ	0xf882fb88	; Redirected Address Base Register 10
OVC1_RABR11    	.equ	0xf882fb94	; Redirected Address Base Register 11
OVC1_RABR12    	.equ	0xf882fba0	; Redirected Address Base Register 12
OVC1_RABR13    	.equ	0xf882fbac	; Redirected Address Base Register 13
OVC1_RABR14    	.equ	0xf882fbb8	; Redirected Address Base Register 14
OVC1_RABR15    	.equ	0xf882fbc4	; Redirected Address Base Register 15
OVC1_RABR16    	.equ	0xf882fbd0	; Redirected Address Base Register 16
OVC1_RABR17    	.equ	0xf882fbdc	; Redirected Address Base Register 17
OVC1_RABR18    	.equ	0xf882fbe8	; Redirected Address Base Register 18
OVC1_RABR19    	.equ	0xf882fbf4	; Redirected Address Base Register 19
OVC1_RABR2     	.equ	0xf882fb28	; Redirected Address Base Register 2
OVC1_RABR20    	.equ	0xf882fc00	; Redirected Address Base Register 20
OVC1_RABR21    	.equ	0xf882fc0c	; Redirected Address Base Register 21
OVC1_RABR22    	.equ	0xf882fc18	; Redirected Address Base Register 22
OVC1_RABR23    	.equ	0xf882fc24	; Redirected Address Base Register 23
OVC1_RABR24    	.equ	0xf882fc30	; Redirected Address Base Register 24
OVC1_RABR25    	.equ	0xf882fc3c	; Redirected Address Base Register 25
OVC1_RABR26    	.equ	0xf882fc48	; Redirected Address Base Register 26
OVC1_RABR27    	.equ	0xf882fc54	; Redirected Address Base Register 27
OVC1_RABR28    	.equ	0xf882fc60	; Redirected Address Base Register 28
OVC1_RABR29    	.equ	0xf882fc6c	; Redirected Address Base Register 29
OVC1_RABR3     	.equ	0xf882fb34	; Redirected Address Base Register 3
OVC1_RABR30    	.equ	0xf882fc78	; Redirected Address Base Register 30
OVC1_RABR31    	.equ	0xf882fc84	; Redirected Address Base Register 31
OVC1_RABR4     	.equ	0xf882fb40	; Redirected Address Base Register 4
OVC1_RABR5     	.equ	0xf882fb4c	; Redirected Address Base Register 5
OVC1_RABR6     	.equ	0xf882fb58	; Redirected Address Base Register 6
OVC1_RABR7     	.equ	0xf882fb64	; Redirected Address Base Register 7
OVC1_RABR8     	.equ	0xf882fb70	; Redirected Address Base Register 8
OVC1_RABR9     	.equ	0xf882fb7c	; Redirected Address Base Register 9
OVC2_OMASK0    	.equ	0xf884fb18	; Overlay Mask Register 0
OVC2_OMASK1    	.equ	0xf884fb24	; Overlay Mask Register 1
OVC2_OMASK10   	.equ	0xf884fb90	; Overlay Mask Register 10
OVC2_OMASK11   	.equ	0xf884fb9c	; Overlay Mask Register 11
OVC2_OMASK12   	.equ	0xf884fba8	; Overlay Mask Register 12
OVC2_OMASK13   	.equ	0xf884fbb4	; Overlay Mask Register 13
OVC2_OMASK14   	.equ	0xf884fbc0	; Overlay Mask Register 14
OVC2_OMASK15   	.equ	0xf884fbcc	; Overlay Mask Register 15
OVC2_OMASK16   	.equ	0xf884fbd8	; Overlay Mask Register 16
OVC2_OMASK17   	.equ	0xf884fbe4	; Overlay Mask Register 17
OVC2_OMASK18   	.equ	0xf884fbf0	; Overlay Mask Register 18
OVC2_OMASK19   	.equ	0xf884fbfc	; Overlay Mask Register 19
OVC2_OMASK2    	.equ	0xf884fb30	; Overlay Mask Register 2
OVC2_OMASK20   	.equ	0xf884fc08	; Overlay Mask Register 20
OVC2_OMASK21   	.equ	0xf884fc14	; Overlay Mask Register 21
OVC2_OMASK22   	.equ	0xf884fc20	; Overlay Mask Register 22
OVC2_OMASK23   	.equ	0xf884fc2c	; Overlay Mask Register 23
OVC2_OMASK24   	.equ	0xf884fc38	; Overlay Mask Register 24
OVC2_OMASK25   	.equ	0xf884fc44	; Overlay Mask Register 25
OVC2_OMASK26   	.equ	0xf884fc50	; Overlay Mask Register 26
OVC2_OMASK27   	.equ	0xf884fc5c	; Overlay Mask Register 27
OVC2_OMASK28   	.equ	0xf884fc68	; Overlay Mask Register 28
OVC2_OMASK29   	.equ	0xf884fc74	; Overlay Mask Register 29
OVC2_OMASK3    	.equ	0xf884fb3c	; Overlay Mask Register 3
OVC2_OMASK30   	.equ	0xf884fc80	; Overlay Mask Register 30
OVC2_OMASK31   	.equ	0xf884fc8c	; Overlay Mask Register 31
OVC2_OMASK4    	.equ	0xf884fb48	; Overlay Mask Register 4
OVC2_OMASK5    	.equ	0xf884fb54	; Overlay Mask Register 5
OVC2_OMASK6    	.equ	0xf884fb60	; Overlay Mask Register 6
OVC2_OMASK7    	.equ	0xf884fb6c	; Overlay Mask Register 7
OVC2_OMASK8    	.equ	0xf884fb78	; Overlay Mask Register 8
OVC2_OMASK9    	.equ	0xf884fb84	; Overlay Mask Register 9
OVC2_OSEL      	.equ	0xf884fb00	; Overlay Range Select Register
OVC2_OTAR0     	.equ	0xf884fb14	; Overlay Target Address Register 0
OVC2_OTAR1     	.equ	0xf884fb20	; Overlay Target Address Register 1
OVC2_OTAR10    	.equ	0xf884fb8c	; Overlay Target Address Register 10
OVC2_OTAR11    	.equ	0xf884fb98	; Overlay Target Address Register 11
OVC2_OTAR12    	.equ	0xf884fba4	; Overlay Target Address Register 12
OVC2_OTAR13    	.equ	0xf884fbb0	; Overlay Target Address Register 13
OVC2_OTAR14    	.equ	0xf884fbbc	; Overlay Target Address Register 14
OVC2_OTAR15    	.equ	0xf884fbc8	; Overlay Target Address Register 15
OVC2_OTAR16    	.equ	0xf884fbd4	; Overlay Target Address Register 16
OVC2_OTAR17    	.equ	0xf884fbe0	; Overlay Target Address Register 17
OVC2_OTAR18    	.equ	0xf884fbec	; Overlay Target Address Register 18
OVC2_OTAR19    	.equ	0xf884fbf8	; Overlay Target Address Register 19
OVC2_OTAR2     	.equ	0xf884fb2c	; Overlay Target Address Register 2
OVC2_OTAR20    	.equ	0xf884fc04	; Overlay Target Address Register 20
OVC2_OTAR21    	.equ	0xf884fc10	; Overlay Target Address Register 21
OVC2_OTAR22    	.equ	0xf884fc1c	; Overlay Target Address Register 22
OVC2_OTAR23    	.equ	0xf884fc28	; Overlay Target Address Register 23
OVC2_OTAR24    	.equ	0xf884fc34	; Overlay Target Address Register 24
OVC2_OTAR25    	.equ	0xf884fc40	; Overlay Target Address Register 25
OVC2_OTAR26    	.equ	0xf884fc4c	; Overlay Target Address Register 26
OVC2_OTAR27    	.equ	0xf884fc58	; Overlay Target Address Register 27
OVC2_OTAR28    	.equ	0xf884fc64	; Overlay Target Address Register 28
OVC2_OTAR29    	.equ	0xf884fc70	; Overlay Target Address Register 29
OVC2_OTAR3     	.equ	0xf884fb38	; Overlay Target Address Register 3
OVC2_OTAR30    	.equ	0xf884fc7c	; Overlay Target Address Register 30
OVC2_OTAR31    	.equ	0xf884fc88	; Overlay Target Address Register 31
OVC2_OTAR4     	.equ	0xf884fb44	; Overlay Target Address Register 4
OVC2_OTAR5     	.equ	0xf884fb50	; Overlay Target Address Register 5
OVC2_OTAR6     	.equ	0xf884fb5c	; Overlay Target Address Register 6
OVC2_OTAR7     	.equ	0xf884fb68	; Overlay Target Address Register 7
OVC2_OTAR8     	.equ	0xf884fb74	; Overlay Target Address Register 8
OVC2_OTAR9     	.equ	0xf884fb80	; Overlay Target Address Register 9
OVC2_RABR0     	.equ	0xf884fb10	; Redirected Address Base Register 0
OVC2_RABR1     	.equ	0xf884fb1c	; Redirected Address Base Register 1
OVC2_RABR10    	.equ	0xf884fb88	; Redirected Address Base Register 10
OVC2_RABR11    	.equ	0xf884fb94	; Redirected Address Base Register 11
OVC2_RABR12    	.equ	0xf884fba0	; Redirected Address Base Register 12
OVC2_RABR13    	.equ	0xf884fbac	; Redirected Address Base Register 13
OVC2_RABR14    	.equ	0xf884fbb8	; Redirected Address Base Register 14
OVC2_RABR15    	.equ	0xf884fbc4	; Redirected Address Base Register 15
OVC2_RABR16    	.equ	0xf884fbd0	; Redirected Address Base Register 16
OVC2_RABR17    	.equ	0xf884fbdc	; Redirected Address Base Register 17
OVC2_RABR18    	.equ	0xf884fbe8	; Redirected Address Base Register 18
OVC2_RABR19    	.equ	0xf884fbf4	; Redirected Address Base Register 19
OVC2_RABR2     	.equ	0xf884fb28	; Redirected Address Base Register 2
OVC2_RABR20    	.equ	0xf884fc00	; Redirected Address Base Register 20
OVC2_RABR21    	.equ	0xf884fc0c	; Redirected Address Base Register 21
OVC2_RABR22    	.equ	0xf884fc18	; Redirected Address Base Register 22
OVC2_RABR23    	.equ	0xf884fc24	; Redirected Address Base Register 23
OVC2_RABR24    	.equ	0xf884fc30	; Redirected Address Base Register 24
OVC2_RABR25    	.equ	0xf884fc3c	; Redirected Address Base Register 25
OVC2_RABR26    	.equ	0xf884fc48	; Redirected Address Base Register 26
OVC2_RABR27    	.equ	0xf884fc54	; Redirected Address Base Register 27
OVC2_RABR28    	.equ	0xf884fc60	; Redirected Address Base Register 28
OVC2_RABR29    	.equ	0xf884fc6c	; Redirected Address Base Register 29
OVC2_RABR3     	.equ	0xf884fb34	; Redirected Address Base Register 3
OVC2_RABR30    	.equ	0xf884fc78	; Redirected Address Base Register 30
OVC2_RABR31    	.equ	0xf884fc84	; Redirected Address Base Register 31
OVC2_RABR4     	.equ	0xf884fb40	; Redirected Address Base Register 4
OVC2_RABR5     	.equ	0xf884fb4c	; Redirected Address Base Register 5
OVC2_RABR6     	.equ	0xf884fb58	; Redirected Address Base Register 6
OVC2_RABR7     	.equ	0xf884fb64	; Redirected Address Base Register 7
OVC2_RABR8     	.equ	0xf884fb70	; Redirected Address Base Register 8
OVC2_RABR9     	.equ	0xf884fb7c	; Redirected Address Base Register 9
P00_ACCEN0     	.equ	0xf003a0fc	; Port 00 Access Enable Register 0
P00_ACCEN1     	.equ	0xf003a0f8	; Port 00 Access Enable Register 1
P00_ESR        	.equ	0xf003a050	; Port 00 Emergency Stop Register
P00_ID         	.equ	0xf003a008	; Identification Register
P00_IN         	.equ	0xf003a024	; Port 00 Input Register
P00_IOCR0      	.equ	0xf003a010	; Port 00 Input/Output Control Register 0
P00_IOCR12     	.equ	0xf003a01c	; Port 00 Input/Output Control Register 12
P00_IOCR4      	.equ	0xf003a014	; Port 00 Input/Output Control Register 4
P00_IOCR8      	.equ	0xf003a018	; Port 00 Input/Output Control Register 8
P00_OMCR       	.equ	0xf003a094	; Port 00 Output Modification Clear Register
P00_OMCR0      	.equ	0xf003a080	; Port 00 Output Modification Clear Register 0
P00_OMCR12     	.equ	0xf003a08c	; Port 00 Output Modification Clear Register 12
P00_OMCR4      	.equ	0xf003a084	; Port 00 Output Modification Clear Register 4
P00_OMCR8      	.equ	0xf003a088	; Port 00 Output Modification Clear Register 8
P00_OMR        	.equ	0xf003a004	; Port 00 Output Modification Register
P00_OMSR       	.equ	0xf003a090	; Port 00 Output Modification Set Register
P00_OMSR0      	.equ	0xf003a070	; Port 00 Output Modification Set Register 0
P00_OMSR12     	.equ	0xf003a07c	; Port 00 Output Modification Set Register 8
P00_OMSR4      	.equ	0xf003a074	; Port 00 Output Modification Set Register 4
P00_OMSR8      	.equ	0xf003a078	; Port 00 Output Modification Set Register 8
P00_OUT        	.equ	0xf003a000	; Port 00 Output Register
P00_PCSR       	.equ	0xf003a064	; Port 00 Pin Controller Select Register
P00_PDR0       	.equ	0xf003a040	; Port 00 Pad Driver Mode 0 Register
P00_PDR1       	.equ	0xf003a044	; Port 00 Pad Driver Mode 1 Register
P01_ACCEN0     	.equ	0xf003a1fc	; Port 01 Access Enable Register 0
P01_ACCEN1     	.equ	0xf003a1f8	; Port 01 Access Enable Register 1
P01_ESR        	.equ	0xf003a150	; Port 01 Emergency Stop Register
P01_ID         	.equ	0xf003a108	; Identification Register
P01_IN         	.equ	0xf003a124	; Port 01 Input Register
P01_IOCR0      	.equ	0xf003a110	; Port 01 Input/Output Control Register 0
P01_IOCR12     	.equ	0xf003a11c	; Port 01 Input/Output Control Register 12
P01_IOCR4      	.equ	0xf003a114	; Port 01 Input/Output Control Register 4
P01_IOCR8      	.equ	0xf003a118	; Port 01 Input/Output Control Register 8
P01_OMCR       	.equ	0xf003a194	; Port 01 Output Modification Clear Register
P01_OMCR0      	.equ	0xf003a180	; Port 01 Output Modification Clear Register 0
P01_OMCR12     	.equ	0xf003a18c	; Port 01 Output Modification Clear Register 12
P01_OMCR4      	.equ	0xf003a184	; Port 01 Output Modification Clear Register 4
P01_OMCR8      	.equ	0xf003a188	; Port 01 Output Modification Clear Register 8
P01_OMR        	.equ	0xf003a104	; Port 01 Output Modification Register
P01_OMSR       	.equ	0xf003a190	; Port 01 Output Modification Set Register
P01_OMSR0      	.equ	0xf003a170	; Port 01 Output Modification Set Register 0
P01_OMSR12     	.equ	0xf003a17c	; Port 01 Output Modification Set Register 8
P01_OMSR4      	.equ	0xf003a174	; Port 01 Output Modification Set Register 4
P01_OMSR8      	.equ	0xf003a178	; Port 01 Output Modification Set Register 8
P01_OUT        	.equ	0xf003a100	; Port 01 Output Register
P01_PDR0       	.equ	0xf003a140	; Port 01 Pad Driver Mode 0 Register
P01_PDR1       	.equ	0xf003a144	; Port 01 Pad Driver Mode 1 Register
P02_ACCEN0     	.equ	0xf003a2fc	; Port 02 Access Enable Register 0
P02_ACCEN1     	.equ	0xf003a2f8	; Port 02 Access Enable Register 1
P02_ESR        	.equ	0xf003a250	; Port 02 Emergency Stop Register
P02_ID         	.equ	0xf003a208	; Identification Register
P02_IN         	.equ	0xf003a224	; Port 02 Input Register
P02_IOCR0      	.equ	0xf003a210	; Port 02 Input/Output Control Register 0
P02_IOCR12     	.equ	0xf003a21c	; Port 02 Input/Output Control Register 12
P02_IOCR4      	.equ	0xf003a214	; Port 02 Input/Output Control Register 4
P02_IOCR8      	.equ	0xf003a218	; Port 02 Input/Output Control Register 8
P02_OMCR       	.equ	0xf003a294	; Port 02 Output Modification Clear Register
P02_OMCR0      	.equ	0xf003a280	; Port 02 Output Modification Clear Register 0
P02_OMCR12     	.equ	0xf003a28c	; Port 02 Output Modification Clear Register 12
P02_OMCR4      	.equ	0xf003a284	; Port 02 Output Modification Clear Register 4
P02_OMCR8      	.equ	0xf003a288	; Port 02 Output Modification Clear Register 8
P02_OMR        	.equ	0xf003a204	; Port 02 Output Modification Register
P02_OMSR       	.equ	0xf003a290	; Port 02 Output Modification Set Register
P02_OMSR0      	.equ	0xf003a270	; Port 02 Output Modification Set Register 0
P02_OMSR12     	.equ	0xf003a27c	; Port 02 Output Modification Set Register 8
P02_OMSR4      	.equ	0xf003a274	; Port 02 Output Modification Set Register 4
P02_OMSR8      	.equ	0xf003a278	; Port 02 Output Modification Set Register 8
P02_OUT        	.equ	0xf003a200	; Port 02 Output Register
P02_PDR0       	.equ	0xf003a240	; Port 02 Pad Driver Mode 0 Register
P02_PDR1       	.equ	0xf003a244	; Port 02 Pad Driver Mode 1 Register
P10_ACCEN0     	.equ	0xf003b0fc	; Port 10 Access Enable Register 0
P10_ACCEN1     	.equ	0xf003b0f8	; Port 10 Access Enable Register 1
P10_ESR        	.equ	0xf003b050	; Port 10 Emergency Stop Register
P10_ID         	.equ	0xf003b008	; Identification Register
P10_IN         	.equ	0xf003b024	; Port 10 Input Register
P10_IOCR0      	.equ	0xf003b010	; Port 10 Input/Output Control Register 0
P10_IOCR12     	.equ	0xf003b01c	; Port 10 Input/Output Control Register 12
P10_IOCR4      	.equ	0xf003b014	; Port 10 Input/Output Control Register 4
P10_IOCR8      	.equ	0xf003b018	; Port 10 Input/Output Control Register 8
P10_OMCR       	.equ	0xf003b094	; Port 10 Output Modification Clear Register
P10_OMCR0      	.equ	0xf003b080	; Port 10 Output Modification Clear Register 0
P10_OMCR12     	.equ	0xf003b08c	; Port 10 Output Modification Clear Register 12
P10_OMCR4      	.equ	0xf003b084	; Port 10 Output Modification Clear Register 4
P10_OMCR8      	.equ	0xf003b088	; Port 10 Output Modification Clear Register 8
P10_OMR        	.equ	0xf003b004	; Port 10 Output Modification Register
P10_OMSR       	.equ	0xf003b090	; Port 10 Output Modification Set Register
P10_OMSR0      	.equ	0xf003b070	; Port 10 Output Modification Set Register 0
P10_OMSR12     	.equ	0xf003b07c	; Port 10 Output Modification Set Register 12
P10_OMSR4      	.equ	0xf003b074	; Port 10 Output Modification Set Register 4
P10_OMSR8      	.equ	0xf003b078	; Port 10 Output Modification Set Register 8
P10_OUT        	.equ	0xf003b000	; Port 10 Output Register
P10_PDR0       	.equ	0xf003b040	; Port 10 Pad Driver Mode 0 Register
P10_PDR1       	.equ	0xf003b044	; Port 10 Pad Driver Mode 1 Register
P11_ACCEN0     	.equ	0xf003b1fc	; Port 11 Access Enable Register 0
P11_ACCEN1     	.equ	0xf003b1f8	; Port 11 Access Enable Register 1
P11_ESR        	.equ	0xf003b150	; Port 11 Emergency Stop Register
P11_ID         	.equ	0xf003b108	; Identification Register
P11_IN         	.equ	0xf003b124	; Port 11 Input Register
P11_IOCR0      	.equ	0xf003b110	; Port 11 Input/Output Control Register 0
P11_IOCR12     	.equ	0xf003b11c	; Port 11 Input/Output Control Register 12
P11_IOCR4      	.equ	0xf003b114	; Port 11 Input/Output Control Register 4
P11_IOCR8      	.equ	0xf003b118	; Port 11 Input/Output Control Register 8
P11_OMCR       	.equ	0xf003b194	; Port 11 Output Modification Clear Register
P11_OMCR0      	.equ	0xf003b180	; Port 11 Output Modification Clear Register 0
P11_OMCR12     	.equ	0xf003b18c	; Port 11 Output Modification Clear Register 12
P11_OMCR4      	.equ	0xf003b184	; Port 11 Output Modification Clear Register 4
P11_OMCR8      	.equ	0xf003b188	; Port 11 Output Modification Clear Register 8
P11_OMR        	.equ	0xf003b104	; Port 11 Output Modification Register
P11_OMSR       	.equ	0xf003b190	; Port 11 Output Modification Set Register
P11_OMSR0      	.equ	0xf003b170	; Port 11 Output Modification Set Register 0
P11_OMSR12     	.equ	0xf003b17c	; Port 11 Output Modification Set Register 12
P11_OMSR4      	.equ	0xf003b174	; Port 11 Output Modification Set Register 4
P11_OMSR8      	.equ	0xf003b178	; Port 11 Output Modification Set Register 8
P11_OUT        	.equ	0xf003b100	; Port 11 Output Register
P11_PCSR       	.equ	0xf003b164	; Port 11 Pin Controller Select Register
P11_PDR0       	.equ	0xf003b140	; Port 11 Pad Driver Mode 0 Register
P11_PDR1       	.equ	0xf003b144	; Port 11 Pad Driver Mode 1 Register
P12_ACCEN0     	.equ	0xf003b2fc	; Port 12 Access Enable Register 0
P12_ACCEN1     	.equ	0xf003b2f8	; Port 12 Access Enable Register 1
P12_ESR        	.equ	0xf003b250	; Port 12 Emergency Stop Register
P12_ID         	.equ	0xf003b208	; Identification Register
P12_IN         	.equ	0xf003b224	; Port 12 Input Register
P12_IOCR0      	.equ	0xf003b210	; Port 12 Input/Output Control Register 0
P12_OMCR       	.equ	0xf003b294	; Port 12 Output Modification Clear Register
P12_OMCR0      	.equ	0xf003b280	; Port 12 Output Modification Clear Register 0
P12_OMR        	.equ	0xf003b204	; Port 12 Output Modification Register
P12_OMSR       	.equ	0xf003b290	; Port 12 Output Modification Set Register
P12_OMSR0      	.equ	0xf003b270	; Port 12 Output Modification Set Register 0
P12_OUT        	.equ	0xf003b200	; Port 12 Output Register
P12_PDR0       	.equ	0xf003b240	; Port 12 Pad Driver Mode 0 Register
P13_ACCEN0     	.equ	0xf003b3fc	; Port 13 Access Enable Register 0
P13_ACCEN1     	.equ	0xf003b3f8	; Port 13 Access Enable Register 1
P13_ESR        	.equ	0xf003b350	; Port 13 Emergency Stop Register
P13_ID         	.equ	0xf003b308	; Identification Register
P13_IN         	.equ	0xf003b324	; Port 13 Input Register
P13_IOCR0      	.equ	0xf003b310	; Port 13 Input/Output Control Register 0
P13_IOCR12     	.equ	0xf003b31c	; Port 13 Input/Output Control Register 12
P13_IOCR4      	.equ	0xf003b314	; Port 13 Input/Output Control Register 4
P13_IOCR8      	.equ	0xf003b318	; Port 13 Input/Output Control Register 8
P13_LPCR0      	.equ	0xf003b3a0	; Port 13 LVDS Pad Control Register 0
P13_LPCR1      	.equ	0xf003b3a4	; Port 13 LVDS Pad Control Register 1
P13_LPCR2      	.equ	0xf003b3a8	; Port 13 LVDS Pad Control Register 2
P13_LPCR3      	.equ	0xf003b3ac	; Port 13 LVDS Pad Control Register 3
P13_OMCR       	.equ	0xf003b394	; Port 13 Output Modification Clear Register
P13_OMCR0      	.equ	0xf003b380	; Port 13 Output Modification Clear Register 0
P13_OMCR12     	.equ	0xf003b38c	; Port 13 Output Modification Clear Register 12
P13_OMCR4      	.equ	0xf003b384	; Port 13 Output Modification Clear Register 4
P13_OMCR8      	.equ	0xf003b388	; Port 13 Output Modification Clear Register 8
P13_OMR        	.equ	0xf003b304	; Port 13 Output Modification Register
P13_OMSR       	.equ	0xf003b390	; Port 13 Output Modification Set Register
P13_OMSR0      	.equ	0xf003b370	; Port 13 Output Modification Set Register 0
P13_OMSR12     	.equ	0xf003b37c	; Port 13 Output Modification Set Register 12
P13_OMSR4      	.equ	0xf003b374	; Port 13 Output Modification Set Register 4
P13_OMSR8      	.equ	0xf003b378	; Port 13 Output Modification Set Register 8
P13_OUT        	.equ	0xf003b300	; Port 13 Output Register
P13_PDR0       	.equ	0xf003b340	; Port 13 Pad Driver Mode 0 Register
P13_PDR1       	.equ	0xf003b344	; Port 13 Pad Driver Mode 1 Register
P14_ACCEN0     	.equ	0xf003b4fc	; Port 14 Access Enable Register 0
P14_ACCEN1     	.equ	0xf003b4f8	; Port 14 Access Enable Register 1
P14_ESR        	.equ	0xf003b450	; Port 14 Emergency Stop Register
P14_ID         	.equ	0xf003b408	; Identification Register
P14_IN         	.equ	0xf003b424	; Port 14 Input Register
P14_IOCR0      	.equ	0xf003b410	; Port 14 Input/Output Control Register 0
P14_IOCR12     	.equ	0xf003b41c	; Port 14 Input/Output Control Register 12
P14_IOCR4      	.equ	0xf003b414	; Port 14 Input/Output Control Register 4
P14_IOCR8      	.equ	0xf003b418	; Port 14 Input/Output Control Register 8
P14_OMCR       	.equ	0xf003b494	; Port 14 Output Modification Clear Register
P14_OMCR0      	.equ	0xf003b480	; Port 14 Output Modification Clear Register 0
P14_OMCR12     	.equ	0xf003b48c	; Port 14 Output Modification Clear Register 12
P14_OMCR4      	.equ	0xf003b484	; Port 14 Output Modification Clear Register 4
P14_OMCR8      	.equ	0xf003b488	; Port 14 Output Modification Clear Register 8
P14_OMR        	.equ	0xf003b404	; Port 14 Output Modification Register
P14_OMSR       	.equ	0xf003b490	; Port 14 Output Modification Set Register
P14_OMSR0      	.equ	0xf003b470	; Port 14 Output Modification Set Register 0
P14_OMSR12     	.equ	0xf003b47c	; Port 14 Output Modification Set Register 12
P14_OMSR4      	.equ	0xf003b474	; Port 14 Output Modification Set Register 4
P14_OMSR8      	.equ	0xf003b478	; Port 14 Output Modification Set Register 8
P14_OUT        	.equ	0xf003b400	; Port 14 Output Register
P14_PDR0       	.equ	0xf003b440	; Port 14 Pad Driver Mode 0 Register
P14_PDR1       	.equ	0xf003b444	; Port 14 Pad Driver Mode 1 Register
P15_ACCEN0     	.equ	0xf003b5fc	; Port 15 Access Enable Register 0
P15_ACCEN1     	.equ	0xf003b5f8	; Port 15 Access Enable Register 1
P15_ESR        	.equ	0xf003b550	; Port 15 Emergency Stop Register
P15_ID         	.equ	0xf003b508	; Identification Register
P15_IN         	.equ	0xf003b524	; Port 15 Input Register
P15_IOCR0      	.equ	0xf003b510	; Port 15 Input/Output Control Register 0
P15_IOCR12     	.equ	0xf003b51c	; Port 15 Input/Output Control Register 12
P15_IOCR4      	.equ	0xf003b514	; Port 15 Input/Output Control Register 4
P15_IOCR8      	.equ	0xf003b518	; Port 15 Input/Output Control Register 8
P15_OMCR       	.equ	0xf003b594	; Port 15 Output Modification Clear Register
P15_OMCR0      	.equ	0xf003b580	; Port 15 Output Modification Clear Register 0
P15_OMCR12     	.equ	0xf003b58c	; Port 15 Output Modification Clear Register 12
P15_OMCR4      	.equ	0xf003b584	; Port 15 Output Modification Clear Register 4
P15_OMCR8      	.equ	0xf003b588	; Port 15 Output Modification Clear Register 8
P15_OMR        	.equ	0xf003b504	; Port 15 Output Modification Register
P15_OMSR       	.equ	0xf003b590	; Port 15 Output Modification Set Register
P15_OMSR0      	.equ	0xf003b570	; Port 15 Output Modification Set Register 0
P15_OMSR12     	.equ	0xf003b57c	; Port 15 Output Modification Set Register 12
P15_OMSR4      	.equ	0xf003b574	; Port 15 Output Modification Set Register 4
P15_OMSR8      	.equ	0xf003b578	; Port 15 Output Modification Set Register 8
P15_OUT        	.equ	0xf003b500	; Port 15 Output Register
P15_PDR0       	.equ	0xf003b540	; Port 15 Pad Driver Mode 0 Register
P15_PDR1       	.equ	0xf003b544	; Port 15 Pad Driver Mode 1 Register
P20_ACCEN0     	.equ	0xf003c0fc	; Port 20 Access Enable Register 0
P20_ACCEN1     	.equ	0xf003c0f8	; Port 20 Access Enable Register 1
P20_ESR        	.equ	0xf003c050	; Port 20 Emergency Stop Register
P20_ID         	.equ	0xf003c008	; Identification Register
P20_IN         	.equ	0xf003c024	; Port 20 Input Register
P20_IOCR0      	.equ	0xf003c010	; Port 20 Input/Output Control Register 0
P20_IOCR12     	.equ	0xf003c01c	; Port 20 Input/Output Control Register 12
P20_IOCR4      	.equ	0xf003c014	; Port 20 Input/Output Control Register 4
P20_IOCR8      	.equ	0xf003c018	; Port 20 Input/Output Control Register 8
P20_OMCR       	.equ	0xf003c094	; Port 20 Output Modification Clear Register
P20_OMCR0      	.equ	0xf003c080	; Port 20 Output Modification Clear Register 0
P20_OMCR12     	.equ	0xf003c08c	; Port 20 Output Modification Clear Register 12
P20_OMCR4      	.equ	0xf003c084	; Port 20 Output Modification Clear Register 4
P20_OMCR8      	.equ	0xf003c088	; Port 20 Output Modification Clear Register 8
P20_OMR        	.equ	0xf003c004	; Port 20 Output Modification Register
P20_OMSR       	.equ	0xf003c090	; Port 20 Output Modification Set Register
P20_OMSR0      	.equ	0xf003c070	; Port 20 Output Modification Set Register 0
P20_OMSR12     	.equ	0xf003c07c	; Port 20 Output Modification Set Register 12
P20_OMSR4      	.equ	0xf003c074	; Port 20 Output Modification Set Register 4
P20_OMSR8      	.equ	0xf003c078	; Port 20 Output Modification Set Register 8
P20_OUT        	.equ	0xf003c000	; Port 20 Output Register
P20_PDR0       	.equ	0xf003c040	; Port 20 Pad Driver Mode 0 Register
P20_PDR1       	.equ	0xf003c044	; Port 20 Pad Driver Mode 1 Register
P21_ACCEN0     	.equ	0xf003c1fc	; Port 21 Access Enable Register 0
P21_ACCEN1     	.equ	0xf003c1f8	; Port 21 Access Enable Register 1
P21_ESR        	.equ	0xf003c150	; Port 21 Emergency Stop Register
P21_ID         	.equ	0xf003c108	; Identification Register
P21_IN         	.equ	0xf003c124	; Port 21 Input Register
P21_IOCR0      	.equ	0xf003c110	; Port 21 Input/Output Control Register 0
P21_IOCR4      	.equ	0xf003c114	; Port 21 Input/Output Control Register 4
P21_LPCR0      	.equ	0xf003c1a0	; Port 21 LVDS Pad Control Register 0
P21_LPCR1      	.equ	0xf003c1a4	; Port 21 LVDS Pad Control Register 1
P21_LPCR2      	.equ	0xf003c1a8	; Port 21 LVDS Pad Control Register 2
P21_OMCR       	.equ	0xf003c194	; Port 21 Output Modification Clear Register
P21_OMCR0      	.equ	0xf003c180	; Port 21 Output Modification Clear Register 0
P21_OMCR4      	.equ	0xf003c184	; Port 21 Output Modification Clear Register 4
P21_OMR        	.equ	0xf003c104	; Port 21 Output Modification Register
P21_OMSR       	.equ	0xf003c190	; Port 21 Output Modification Set Register
P21_OMSR0      	.equ	0xf003c170	; Port 21 Output Modification Set Register 0
P21_OMSR4      	.equ	0xf003c174	; Port 21 Output Modification Set Register 4
P21_OUT        	.equ	0xf003c100	; Port 21 Output Register
P21_PDR0       	.equ	0xf003c140	; Port 21 Pad Driver Mode 0 Register
P22_ACCEN0     	.equ	0xf003c2fc	; Port 22 Access Enable Register 0
P22_ACCEN1     	.equ	0xf003c2f8	; Port 22 Access Enable Register 1
P22_ESR        	.equ	0xf003c250	; Port 22 Emergency Stop Register
P22_ID         	.equ	0xf003c208	; Identification Register
P22_IN         	.equ	0xf003c224	; Port 22 Input Register
P22_IOCR0      	.equ	0xf003c210	; Port 22 Input/Output Control Register 0
P22_IOCR4      	.equ	0xf003c214	; Port 22 Input/Output Control Register 4
P22_IOCR8      	.equ	0xf003c218	; Port 22 Input/Output Control Register 8
P22_LPCR0      	.equ	0xf003c2a0	; Port 22 LVDS Pad Control Register 0
P22_LPCR1      	.equ	0xf003c2a4	; Port 22 LVDS Pad Control Register 1
P22_OMCR       	.equ	0xf003c294	; Port 22 Output Modification Clear Register
P22_OMCR0      	.equ	0xf003c280	; Port 22 Output Modification Clear Register 0
P22_OMCR4      	.equ	0xf003c284	; Port 22 Output Modification Clear Register 4
P22_OMCR8      	.equ	0xf003c288	; Port 22 Output Modification Clear Register 8
P22_OMR        	.equ	0xf003c204	; Port 22 Output Modification Register
P22_OMSR       	.equ	0xf003c290	; Port 22 Output Modification Set Register
P22_OMSR0      	.equ	0xf003c270	; Port 22 Output Modification Set Register 0
P22_OMSR4      	.equ	0xf003c274	; Port 22 Output Modification Set Register 4
P22_OMSR8      	.equ	0xf003c278	; Port 22 Output Modification Set Register 8
P22_OUT        	.equ	0xf003c200	; Port 22 Output Register
P22_PDR0       	.equ	0xf003c240	; Port 22 Pad Driver Mode 0 Register
P22_PDR1       	.equ	0xf003c244	; Port 22 Pad Driver Mode 1 Register
P23_ACCEN0     	.equ	0xf003c3fc	; Port 23 Access Enable Register 0
P23_ACCEN1     	.equ	0xf003c3f8	; Port 23 Access Enable Register 1
P23_ESR        	.equ	0xf003c350	; Port 23 Emergency Stop Register
P23_ID         	.equ	0xf003c308	; Identification Register
P23_IN         	.equ	0xf003c324	; Port 23 Input Register
P23_IOCR0      	.equ	0xf003c310	; Port 23 Input/Output Control Register 0
P23_IOCR4      	.equ	0xf003c314	; Port 23 Input/Output Control Register 4
P23_OMCR       	.equ	0xf003c394	; Port 23 Output Modification Clear Register
P23_OMCR0      	.equ	0xf003c380	; Port 23 Output Modification Clear Register 0
P23_OMCR4      	.equ	0xf003c384	; Port 23 Output Modification Clear Register 4
P23_OMR        	.equ	0xf003c304	; Port 23 Output Modification Register
P23_OMSR       	.equ	0xf003c390	; Port 23 Output Modification Set Register
P23_OMSR0      	.equ	0xf003c370	; Port 23 Output Modification Set Register 0
P23_OMSR4      	.equ	0xf003c374	; Port 23 Output Modification Set Register 4
P23_OUT        	.equ	0xf003c300	; Port 23 Output Register
P23_PDR0       	.equ	0xf003c340	; Port 23 Pad Driver Mode 0 Register
P24_ACCEN0     	.equ	0xf003c4fc	; Port 24 Access Enable Register 0
P24_ACCEN1     	.equ	0xf003c4f8	; Port 24 Access Enable Register 1
P24_ESR        	.equ	0xf003c450	; Port 24 Emergency Stop Register
P24_ID         	.equ	0xf003c408	; Identification Register
P24_IN         	.equ	0xf003c424	; Port 24 Input Register
P24_IOCR0      	.equ	0xf003c410	; Port 24 Input/Output Control Register 0
P24_IOCR12     	.equ	0xf003c41c	; Port 24 Input/Output Control Register 12
P24_IOCR4      	.equ	0xf003c414	; Port 24 Input/Output Control Register 4
P24_IOCR8      	.equ	0xf003c418	; Port 24 Input/Output Control Register 8
P24_OMCR       	.equ	0xf003c494	; Port 24 Output Modification Clear Register
P24_OMCR0      	.equ	0xf003c480	; Port 24 Output Modification Clear Register 0
P24_OMCR12     	.equ	0xf003c48c	; Port 24 Output Modification Clear Register 12
P24_OMCR4      	.equ	0xf003c484	; Port 24 Output Modification Clear Register 4
P24_OMCR8      	.equ	0xf003c488	; Port 24 Output Modification Clear Register 8
P24_OMR        	.equ	0xf003c404	; Port 24 Output Modification Register
P24_OMSR       	.equ	0xf003c490	; Port 24 Output Modification Set Register
P24_OMSR0      	.equ	0xf003c470	; Port 24 Output Modification Set Register 0
P24_OMSR12     	.equ	0xf003c47c	; Port 24 Output Modification Set Register 8
P24_OMSR4      	.equ	0xf003c474	; Port 24 Output Modification Set Register 4
P24_OMSR8      	.equ	0xf003c478	; Port 24 Output Modification Set Register 8
P24_OUT        	.equ	0xf003c400	; Port 24 Output Register
P24_PDR0       	.equ	0xf003c440	; Port 24 Pad Driver Mode 0 Register
P24_PDR1       	.equ	0xf003c444	; Port 24 Pad Driver Mode 1 Register
P25_ACCEN0     	.equ	0xf003c5fc	; Port 25 Access Enable Register 0
P25_ACCEN1     	.equ	0xf003c5f8	; Port 25 Access Enable Register 1
P25_ESR        	.equ	0xf003c550	; Port 25 Emergency Stop Register
P25_ID         	.equ	0xf003c508	; Identification Register
P25_IN         	.equ	0xf003c524	; Port 25 Input Register
P25_IOCR0      	.equ	0xf003c510	; Port 25 Input/Output Control Register 0
P25_IOCR12     	.equ	0xf003c51c	; Port 25 Input/Output Control Register 12
P25_IOCR4      	.equ	0xf003c514	; Port 25 Input/Output Control Register 4
P25_IOCR8      	.equ	0xf003c518	; Port 25 Input/Output Control Register 8
P25_OMCR       	.equ	0xf003c594	; Port 25 Output Modification Clear Register
P25_OMCR0      	.equ	0xf003c580	; Port 25 Output Modification Clear Register 0
P25_OMCR12     	.equ	0xf003c58c	; Port 25 Output Modification Clear Register 12
P25_OMCR4      	.equ	0xf003c584	; Port 25 Output Modification Clear Register 4
P25_OMCR8      	.equ	0xf003c588	; Port 25 Output Modification Clear Register 8
P25_OMR        	.equ	0xf003c504	; Port 25 Output Modification Register
P25_OMSR       	.equ	0xf003c590	; Port 25 Output Modification Set Register
P25_OMSR0      	.equ	0xf003c570	; Port 25 Output Modification Set Register 0
P25_OMSR12     	.equ	0xf003c57c	; Port 25 Output Modification Set Register 8
P25_OMSR4      	.equ	0xf003c574	; Port 25 Output Modification Set Register 4
P25_OMSR8      	.equ	0xf003c578	; Port 25 Output Modification Set Register 8
P25_OUT        	.equ	0xf003c500	; Port 25 Output Register
P25_PDR0       	.equ	0xf003c540	; Port 25 Pad Driver Mode 0 Register
P25_PDR1       	.equ	0xf003c544	; Port 25 Pad Driver Mode 1 Register
P26_ACCEN0     	.equ	0xf003c6fc	; Port 26 Access Enable Register 0
P26_ACCEN1     	.equ	0xf003c6f8	; Port 26 Access Enable Register 1
P26_ESR        	.equ	0xf003c650	; Port 26 Emergency Stop Register
P26_ID         	.equ	0xf003c608	; Identification Register
P26_IN         	.equ	0xf003c624	; Port 26 Input Register
P26_IOCR0      	.equ	0xf003c610	; Port 26 Input/Output Control Register 0
P26_OMCR       	.equ	0xf003c694	; Port 26 Output Modification Clear Register
P26_OMCR0      	.equ	0xf003c680	; Port 26 Output Modification Clear Register 0
P26_OMR        	.equ	0xf003c604	; Port 26 Output Modification Register
P26_OMSR       	.equ	0xf003c690	; Port 26 Output Modification Set Register
P26_OMSR0      	.equ	0xf003c670	; Port 26 Output Modification Set Register 0
P26_OUT        	.equ	0xf003c600	; Port 26 Output Register
P26_PDR0       	.equ	0xf003c640	; Port 26 Pad Driver Mode 0 Register
P30_ACCEN0     	.equ	0xf003d0fc	; Port 30 Access Enable Register 0
P30_ACCEN1     	.equ	0xf003d0f8	; Port 30 Access Enable Register 1
P30_ESR        	.equ	0xf003d050	; Port 30 Emergency Stop Register
P30_ID         	.equ	0xf003d008	; Identification Register
P30_IN         	.equ	0xf003d024	; Port 30 Input Register
P30_IOCR0      	.equ	0xf003d010	; Port 30 Input/Output Control Register 0
P30_IOCR12     	.equ	0xf003d01c	; Port 30 Input/Output Control Register 12
P30_IOCR4      	.equ	0xf003d014	; Port 30 Input/Output Control Register 4
P30_IOCR8      	.equ	0xf003d018	; Port 30 Input/Output Control Register 8
P30_OMCR       	.equ	0xf003d094	; Port 30 Output Modification Clear Register
P30_OMCR0      	.equ	0xf003d080	; Port 30 Output Modification Clear Register 0
P30_OMCR12     	.equ	0xf003d08c	; Port 30 Output Modification Clear Register 12
P30_OMCR4      	.equ	0xf003d084	; Port 30 Output Modification Clear Register 4
P30_OMCR8      	.equ	0xf003d088	; Port 30 Output Modification Clear Register 8
P30_OMR        	.equ	0xf003d004	; Port 30 Output Modification Register
P30_OMSR       	.equ	0xf003d090	; Port 30 Output Modification Set Register
P30_OMSR0      	.equ	0xf003d070	; Port 30 Output Modification Set Register 0
P30_OMSR12     	.equ	0xf003d07c	; Port 30 Output Modification Set Register 8
P30_OMSR4      	.equ	0xf003d074	; Port 30 Output Modification Set Register 4
P30_OMSR8      	.equ	0xf003d078	; Port 30 Output Modification Set Register 8
P30_OUT        	.equ	0xf003d000	; Port 30 Output Register
P30_PDR0       	.equ	0xf003d040	; Port 30 Pad Driver Mode 0 Register
P30_PDR1       	.equ	0xf003d044	; Port 30 Pad Driver Mode 1 Register
P31_ACCEN0     	.equ	0xf003d1fc	; Port 31 Access Enable Register 0
P31_ACCEN1     	.equ	0xf003d1f8	; Port 31 Access Enable Register 1
P31_ESR        	.equ	0xf003d150	; Port 31 Emergency Stop Register
P31_ID         	.equ	0xf003d108	; Identification Register
P31_IN         	.equ	0xf003d124	; Port 31 Input Register
P31_IOCR0      	.equ	0xf003d110	; Port 31 Input/Output Control Register 0
P31_IOCR12     	.equ	0xf003d11c	; Port 31 Input/Output Control Register 12
P31_IOCR4      	.equ	0xf003d114	; Port 31 Input/Output Control Register 4
P31_IOCR8      	.equ	0xf003d118	; Port 31 Input/Output Control Register 8
P31_OMCR       	.equ	0xf003d194	; Port 31 Output Modification Clear Register
P31_OMCR0      	.equ	0xf003d180	; Port 31 Output Modification Clear Register 0
P31_OMCR12     	.equ	0xf003d18c	; Port 31 Output Modification Clear Register 12
P31_OMCR4      	.equ	0xf003d184	; Port 31 Output Modification Clear Register 4
P31_OMCR8      	.equ	0xf003d188	; Port 31 Output Modification Clear Register 8
P31_OMR        	.equ	0xf003d104	; Port 31 Output Modification Register
P31_OMSR       	.equ	0xf003d190	; Port 31 Output Modification Set Register
P31_OMSR0      	.equ	0xf003d170	; Port 31 Output Modification Set Register 0
P31_OMSR12     	.equ	0xf003d17c	; Port 31 Output Modification Set Register 8
P31_OMSR4      	.equ	0xf003d174	; Port 31 Output Modification Set Register 4
P31_OMSR8      	.equ	0xf003d178	; Port 31 Output Modification Set Register 8
P31_OUT        	.equ	0xf003d100	; Port 31 Output Register
P31_PDR0       	.equ	0xf003d140	; Port 31 Pad Driver Mode 0 Register
P31_PDR1       	.equ	0xf003d144	; Port 31 Pad Driver Mode 1 Register
P32_ACCEN0     	.equ	0xf003d2fc	; Port 32 Access Enable Register 0
P32_ACCEN1     	.equ	0xf003d2f8	; Port 32 Access Enable Register 1
P32_ESR        	.equ	0xf003d250	; Port 32 Emergency Stop Register
P32_ID         	.equ	0xf003d208	; Identification Register
P32_IN         	.equ	0xf003d224	; Port 32 Input Register
P32_IOCR0      	.equ	0xf003d210	; Port 32 Input/Output Control Register 0
P32_IOCR4      	.equ	0xf003d214	; Port 32 Input/Output Control Register 4
P32_OMCR       	.equ	0xf003d294	; Port 32 Output Modification Clear Register
P32_OMCR0      	.equ	0xf003d280	; Port 32 Output Modification Clear Register 0
P32_OMCR4      	.equ	0xf003d284	; Port 32 Output Modification Clear Register 4
P32_OMR        	.equ	0xf003d204	; Port 32 Output Modification Register
P32_OMSR       	.equ	0xf003d290	; Port 32 Output Modification Set Register
P32_OMSR0      	.equ	0xf003d270	; Port 32 Output Modification Set Register 0
P32_OMSR4      	.equ	0xf003d274	; Port 32 Output Modification Set Register 4
P32_OUT        	.equ	0xf003d200	; Port 32 Output Register
P32_PDR0       	.equ	0xf003d240	; Port 32 Pad Driver Mode 0 Register
P33_ACCEN0     	.equ	0xf003d3fc	; Port 33 Access Enable Register 0
P33_ACCEN1     	.equ	0xf003d3f8	; Port 33 Access Enable Register 1
P33_ESR        	.equ	0xf003d350	; Port 33 Emergency Stop Register
P33_ID         	.equ	0xf003d308	; Identification Register
P33_IN         	.equ	0xf003d324	; Port 33 Input Register
P33_IOCR0      	.equ	0xf003d310	; Port 33 Input/Output Control Register 0
P33_IOCR12     	.equ	0xf003d31c	; Port 33 Input/Output Control Register 12
P33_IOCR4      	.equ	0xf003d314	; Port 33 Input/Output Control Register 4
P33_IOCR8      	.equ	0xf003d318	; Port 33 Input/Output Control Register 8
P33_OMCR       	.equ	0xf003d394	; Port 33 Output Modification Clear Register
P33_OMCR0      	.equ	0xf003d380	; Port 33 Output Modification Clear Register 0
P33_OMCR12     	.equ	0xf003d38c	; Port 33 Output Modification Clear Register 12
P33_OMCR4      	.equ	0xf003d384	; Port 33 Output Modification Clear Register 4
P33_OMCR8      	.equ	0xf003d388	; Port 33 Output Modification Clear Register 8
P33_OMR        	.equ	0xf003d304	; Port 33 Output Modification Register
P33_OMSR       	.equ	0xf003d390	; Port 33 Output Modification Set Register
P33_OMSR0      	.equ	0xf003d370	; Port 33 Output Modification Set Register 0
P33_OMSR12     	.equ	0xf003d37c	; Port 33 Output Modification Set Register 12
P33_OMSR4      	.equ	0xf003d374	; Port 33 Output Modification Set Register 4
P33_OMSR8      	.equ	0xf003d378	; Port 33 Output Modification Set Register 8
P33_OUT        	.equ	0xf003d300	; Port 33 Output Register
P33_PDR0       	.equ	0xf003d340	; Port 33 Pad Driver Mode 0 Register
P33_PDR1       	.equ	0xf003d344	; Port 33 Pad Driver Mode 1 Register
P34_ACCEN0     	.equ	0xf003d4fc	; Port 34 Access Enable Register 0
P34_ACCEN1     	.equ	0xf003d4f8	; Port 34 Access Enable Register 1
P34_ESR        	.equ	0xf003d450	; Port 34 Emergency Stop Register
P34_ID         	.equ	0xf003d408	; Identification Register
P34_IN         	.equ	0xf003d424	; Port 34 Input Register
P34_IOCR0      	.equ	0xf003d410	; Port 34 Input/Output Control Register 0
P34_IOCR4      	.equ	0xf003d414	; Port 34 Input/Output Control Register 4
P34_OMCR       	.equ	0xf003d494	; Port 34 Output Modification Clear Register
P34_OMCR0      	.equ	0xf003d480	; Port 34 Output Modification Clear Register 0
P34_OMCR4      	.equ	0xf003d484	; Port 34 Output Modification Clear Register 4
P34_OMR        	.equ	0xf003d404	; Port 34 Output Modification Register
P34_OMSR       	.equ	0xf003d490	; Port 34 Output Modification Set Register
P34_OMSR0      	.equ	0xf003d470	; Port 34 Output Modification Set Register 0
P34_OMSR4      	.equ	0xf003d474	; Port 34 Output Modification Set Register 4
P34_OUT        	.equ	0xf003d400	; Port 34 Output Register
P34_PDR0       	.equ	0xf003d440	; Port 34 Pad Driver Mode 0 Register
P40_ACCEN0     	.equ	0xf003e0fc	; Port 40 Access Enable Register 0
P40_ACCEN1     	.equ	0xf003e0f8	; Port 40 Access Enable Register 1
P40_ID         	.equ	0xf003e008	; Identification Register
P40_IN         	.equ	0xf003e024	; Port 40 Input Register
P40_IOCR0      	.equ	0xf003e010	; Port 40 Input/Output Control Register 0
P40_IOCR12     	.equ	0xf003e01c	; Port 40 Input/Output Control Register 12
P40_IOCR4      	.equ	0xf003e014	; Port 40 Input/Output Control Register 4
P40_IOCR8      	.equ	0xf003e018	; Port 40 Input/Output Control Register 8
P40_PCSR       	.equ	0xf003e064	; Port 40 Pin Controller Select Register
P40_PDISC      	.equ	0xf003e060	; Port 40 Pin Function Decision Control Register
DMA_ACCEN00    	.equ	0xf0010040	; DMA Hardware Resource 0 Access Enable Register 0
DMA_ACCEN01    	.equ	0xf0010044	; DMA Hardware Resource 0 Access Enable Register 1
DMA_ACCEN10    	.equ	0xf0010048	; DMA Hardware Resource 1 Access Enable Register 0
DMA_ACCEN11    	.equ	0xf001004c	; DMA Hardware Resource 1 Access Enable Register 1
DMA_ACCEN20    	.equ	0xf0010050	; DMA Hardware Resource 2 Access Enable Register 0
DMA_ACCEN21    	.equ	0xf0010054	; DMA Hardware Resource 2 Access Enable Register 1
DMA_ACCEN30    	.equ	0xf0010058	; DMA Hardware Resource 3 Access Enable Register 0
DMA_ACCEN31    	.equ	0xf001005c	; DMA Hardware Resource 3 Access Enable Register 1
DMA_ADICR000   	.equ	0xf0012010	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR001   	.equ	0xf0012030	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR002   	.equ	0xf0012050	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR003   	.equ	0xf0012070	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR004   	.equ	0xf0012090	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR005   	.equ	0xf00120b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR006   	.equ	0xf00120d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR007   	.equ	0xf00120f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR008   	.equ	0xf0012110	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR009   	.equ	0xf0012130	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR010   	.equ	0xf0012150	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR011   	.equ	0xf0012170	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR012   	.equ	0xf0012190	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR013   	.equ	0xf00121b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR014   	.equ	0xf00121d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR015   	.equ	0xf00121f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR016   	.equ	0xf0012210	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR017   	.equ	0xf0012230	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR018   	.equ	0xf0012250	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR019   	.equ	0xf0012270	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR020   	.equ	0xf0012290	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR021   	.equ	0xf00122b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR022   	.equ	0xf00122d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR023   	.equ	0xf00122f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR024   	.equ	0xf0012310	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR025   	.equ	0xf0012330	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR026   	.equ	0xf0012350	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR027   	.equ	0xf0012370	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR028   	.equ	0xf0012390	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR029   	.equ	0xf00123b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR030   	.equ	0xf00123d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR031   	.equ	0xf00123f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR032   	.equ	0xf0012410	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR033   	.equ	0xf0012430	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR034   	.equ	0xf0012450	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR035   	.equ	0xf0012470	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR036   	.equ	0xf0012490	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR037   	.equ	0xf00124b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR038   	.equ	0xf00124d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR039   	.equ	0xf00124f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR040   	.equ	0xf0012510	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR041   	.equ	0xf0012530	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR042   	.equ	0xf0012550	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR043   	.equ	0xf0012570	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR044   	.equ	0xf0012590	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR045   	.equ	0xf00125b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR046   	.equ	0xf00125d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR047   	.equ	0xf00125f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR048   	.equ	0xf0012610	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR049   	.equ	0xf0012630	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR050   	.equ	0xf0012650	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR051   	.equ	0xf0012670	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR052   	.equ	0xf0012690	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR053   	.equ	0xf00126b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR054   	.equ	0xf00126d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR055   	.equ	0xf00126f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR056   	.equ	0xf0012710	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR057   	.equ	0xf0012730	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR058   	.equ	0xf0012750	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR059   	.equ	0xf0012770	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR060   	.equ	0xf0012790	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR061   	.equ	0xf00127b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR062   	.equ	0xf00127d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR063   	.equ	0xf00127f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR064   	.equ	0xf0012810	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR065   	.equ	0xf0012830	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR066   	.equ	0xf0012850	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR067   	.equ	0xf0012870	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR068   	.equ	0xf0012890	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR069   	.equ	0xf00128b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR070   	.equ	0xf00128d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR071   	.equ	0xf00128f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR072   	.equ	0xf0012910	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR073   	.equ	0xf0012930	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR074   	.equ	0xf0012950	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR075   	.equ	0xf0012970	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR076   	.equ	0xf0012990	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR077   	.equ	0xf00129b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR078   	.equ	0xf00129d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR079   	.equ	0xf00129f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR080   	.equ	0xf0012a10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR081   	.equ	0xf0012a30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR082   	.equ	0xf0012a50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR083   	.equ	0xf0012a70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR084   	.equ	0xf0012a90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR085   	.equ	0xf0012ab0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR086   	.equ	0xf0012ad0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR087   	.equ	0xf0012af0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR088   	.equ	0xf0012b10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR089   	.equ	0xf0012b30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR090   	.equ	0xf0012b50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR091   	.equ	0xf0012b70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR092   	.equ	0xf0012b90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR093   	.equ	0xf0012bb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR094   	.equ	0xf0012bd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR095   	.equ	0xf0012bf0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR096   	.equ	0xf0012c10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR097   	.equ	0xf0012c30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR098   	.equ	0xf0012c50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR099   	.equ	0xf0012c70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR100   	.equ	0xf0012c90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR101   	.equ	0xf0012cb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR102   	.equ	0xf0012cd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR103   	.equ	0xf0012cf0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR104   	.equ	0xf0012d10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR105   	.equ	0xf0012d30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR106   	.equ	0xf0012d50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR107   	.equ	0xf0012d70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR108   	.equ	0xf0012d90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR109   	.equ	0xf0012db0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR110   	.equ	0xf0012dd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR111   	.equ	0xf0012df0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR112   	.equ	0xf0012e10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR113   	.equ	0xf0012e30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR114   	.equ	0xf0012e50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR115   	.equ	0xf0012e70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR116   	.equ	0xf0012e90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR117   	.equ	0xf0012eb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR118   	.equ	0xf0012ed0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR119   	.equ	0xf0012ef0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR120   	.equ	0xf0012f10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR121   	.equ	0xf0012f30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR122   	.equ	0xf0012f50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR123   	.equ	0xf0012f70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR124   	.equ	0xf0012f90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR125   	.equ	0xf0012fb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR126   	.equ	0xf0012fd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR127   	.equ	0xf0012ff0	; DMA Channel Address and Interrupt Control Register x
DMA_CHCFGR000  	.equ	0xf0012014	; DMA Channel Configuration Register 000
DMA_CHCFGR001  	.equ	0xf0012034	; DMA Channel Configuration Register 001
DMA_CHCFGR002  	.equ	0xf0012054	; DMA Channel Configuration Register 002
DMA_CHCFGR003  	.equ	0xf0012074	; DMA Channel Configuration Register 003
DMA_CHCFGR004  	.equ	0xf0012094	; DMA Channel Configuration Register 004
DMA_CHCFGR005  	.equ	0xf00120b4	; DMA Channel Configuration Register 005
DMA_CHCFGR006  	.equ	0xf00120d4	; DMA Channel Configuration Register 006
DMA_CHCFGR007  	.equ	0xf00120f4	; DMA Channel Configuration Register 007
DMA_CHCFGR008  	.equ	0xf0012114	; DMA Channel Configuration Register 008
DMA_CHCFGR009  	.equ	0xf0012134	; DMA Channel Configuration Register 009
DMA_CHCFGR010  	.equ	0xf0012154	; DMA Channel Configuration Register 010
DMA_CHCFGR011  	.equ	0xf0012174	; DMA Channel Configuration Register 011
DMA_CHCFGR012  	.equ	0xf0012194	; DMA Channel Configuration Register 012
DMA_CHCFGR013  	.equ	0xf00121b4	; DMA Channel Configuration Register 013
DMA_CHCFGR014  	.equ	0xf00121d4	; DMA Channel Configuration Register 014
DMA_CHCFGR015  	.equ	0xf00121f4	; DMA Channel Configuration Register 015
DMA_CHCFGR016  	.equ	0xf0012214	; DMA Channel Configuration Register 016
DMA_CHCFGR017  	.equ	0xf0012234	; DMA Channel Configuration Register 017
DMA_CHCFGR018  	.equ	0xf0012254	; DMA Channel Configuration Register 018
DMA_CHCFGR019  	.equ	0xf0012274	; DMA Channel Configuration Register 019
DMA_CHCFGR020  	.equ	0xf0012294	; DMA Channel Configuration Register 020
DMA_CHCFGR021  	.equ	0xf00122b4	; DMA Channel Configuration Register 021
DMA_CHCFGR022  	.equ	0xf00122d4	; DMA Channel Configuration Register 022
DMA_CHCFGR023  	.equ	0xf00122f4	; DMA Channel Configuration Register 023
DMA_CHCFGR024  	.equ	0xf0012314	; DMA Channel Configuration Register 024
DMA_CHCFGR025  	.equ	0xf0012334	; DMA Channel Configuration Register 025
DMA_CHCFGR026  	.equ	0xf0012354	; DMA Channel Configuration Register 026
DMA_CHCFGR027  	.equ	0xf0012374	; DMA Channel Configuration Register 027
DMA_CHCFGR028  	.equ	0xf0012394	; DMA Channel Configuration Register 028
DMA_CHCFGR029  	.equ	0xf00123b4	; DMA Channel Configuration Register 029
DMA_CHCFGR030  	.equ	0xf00123d4	; DMA Channel Configuration Register 030
DMA_CHCFGR031  	.equ	0xf00123f4	; DMA Channel Configuration Register 031
DMA_CHCFGR032  	.equ	0xf0012414	; DMA Channel Configuration Register 032
DMA_CHCFGR033  	.equ	0xf0012434	; DMA Channel Configuration Register 033
DMA_CHCFGR034  	.equ	0xf0012454	; DMA Channel Configuration Register 034
DMA_CHCFGR035  	.equ	0xf0012474	; DMA Channel Configuration Register 035
DMA_CHCFGR036  	.equ	0xf0012494	; DMA Channel Configuration Register 036
DMA_CHCFGR037  	.equ	0xf00124b4	; DMA Channel Configuration Register 037
DMA_CHCFGR038  	.equ	0xf00124d4	; DMA Channel Configuration Register 038
DMA_CHCFGR039  	.equ	0xf00124f4	; DMA Channel Configuration Register 039
DMA_CHCFGR040  	.equ	0xf0012514	; DMA Channel Configuration Register 040
DMA_CHCFGR041  	.equ	0xf0012534	; DMA Channel Configuration Register 041
DMA_CHCFGR042  	.equ	0xf0012554	; DMA Channel Configuration Register 042
DMA_CHCFGR043  	.equ	0xf0012574	; DMA Channel Configuration Register 043
DMA_CHCFGR044  	.equ	0xf0012594	; DMA Channel Configuration Register 044
DMA_CHCFGR045  	.equ	0xf00125b4	; DMA Channel Configuration Register 045
DMA_CHCFGR046  	.equ	0xf00125d4	; DMA Channel Configuration Register 046
DMA_CHCFGR047  	.equ	0xf00125f4	; DMA Channel Configuration Register 047
DMA_CHCFGR048  	.equ	0xf0012614	; DMA Channel Configuration Register 048
DMA_CHCFGR049  	.equ	0xf0012634	; DMA Channel Configuration Register 049
DMA_CHCFGR050  	.equ	0xf0012654	; DMA Channel Configuration Register 050
DMA_CHCFGR051  	.equ	0xf0012674	; DMA Channel Configuration Register 051
DMA_CHCFGR052  	.equ	0xf0012694	; DMA Channel Configuration Register 052
DMA_CHCFGR053  	.equ	0xf00126b4	; DMA Channel Configuration Register 053
DMA_CHCFGR054  	.equ	0xf00126d4	; DMA Channel Configuration Register 054
DMA_CHCFGR055  	.equ	0xf00126f4	; DMA Channel Configuration Register 055
DMA_CHCFGR056  	.equ	0xf0012714	; DMA Channel Configuration Register 056
DMA_CHCFGR057  	.equ	0xf0012734	; DMA Channel Configuration Register 057
DMA_CHCFGR058  	.equ	0xf0012754	; DMA Channel Configuration Register 058
DMA_CHCFGR059  	.equ	0xf0012774	; DMA Channel Configuration Register 059
DMA_CHCFGR060  	.equ	0xf0012794	; DMA Channel Configuration Register 060
DMA_CHCFGR061  	.equ	0xf00127b4	; DMA Channel Configuration Register 061
DMA_CHCFGR062  	.equ	0xf00127d4	; DMA Channel Configuration Register 062
DMA_CHCFGR063  	.equ	0xf00127f4	; DMA Channel Configuration Register 063
DMA_CHCFGR064  	.equ	0xf0012814	; DMA Channel Configuration Register 064
DMA_CHCFGR065  	.equ	0xf0012834	; DMA Channel Configuration Register 065
DMA_CHCFGR066  	.equ	0xf0012854	; DMA Channel Configuration Register 066
DMA_CHCFGR067  	.equ	0xf0012874	; DMA Channel Configuration Register 067
DMA_CHCFGR068  	.equ	0xf0012894	; DMA Channel Configuration Register 068
DMA_CHCFGR069  	.equ	0xf00128b4	; DMA Channel Configuration Register 069
DMA_CHCFGR070  	.equ	0xf00128d4	; DMA Channel Configuration Register 070
DMA_CHCFGR071  	.equ	0xf00128f4	; DMA Channel Configuration Register 071
DMA_CHCFGR072  	.equ	0xf0012914	; DMA Channel Configuration Register 072
DMA_CHCFGR073  	.equ	0xf0012934	; DMA Channel Configuration Register 073
DMA_CHCFGR074  	.equ	0xf0012954	; DMA Channel Configuration Register 074
DMA_CHCFGR075  	.equ	0xf0012974	; DMA Channel Configuration Register 075
DMA_CHCFGR076  	.equ	0xf0012994	; DMA Channel Configuration Register 076
DMA_CHCFGR077  	.equ	0xf00129b4	; DMA Channel Configuration Register 077
DMA_CHCFGR078  	.equ	0xf00129d4	; DMA Channel Configuration Register 078
DMA_CHCFGR079  	.equ	0xf00129f4	; DMA Channel Configuration Register 079
DMA_CHCFGR080  	.equ	0xf0012a14	; DMA Channel Configuration Register 080
DMA_CHCFGR081  	.equ	0xf0012a34	; DMA Channel Configuration Register 081
DMA_CHCFGR082  	.equ	0xf0012a54	; DMA Channel Configuration Register 082
DMA_CHCFGR083  	.equ	0xf0012a74	; DMA Channel Configuration Register 083
DMA_CHCFGR084  	.equ	0xf0012a94	; DMA Channel Configuration Register 084
DMA_CHCFGR085  	.equ	0xf0012ab4	; DMA Channel Configuration Register 085
DMA_CHCFGR086  	.equ	0xf0012ad4	; DMA Channel Configuration Register 086
DMA_CHCFGR087  	.equ	0xf0012af4	; DMA Channel Configuration Register 087
DMA_CHCFGR088  	.equ	0xf0012b14	; DMA Channel Configuration Register 088
DMA_CHCFGR089  	.equ	0xf0012b34	; DMA Channel Configuration Register 089
DMA_CHCFGR090  	.equ	0xf0012b54	; DMA Channel Configuration Register 090
DMA_CHCFGR091  	.equ	0xf0012b74	; DMA Channel Configuration Register 091
DMA_CHCFGR092  	.equ	0xf0012b94	; DMA Channel Configuration Register 092
DMA_CHCFGR093  	.equ	0xf0012bb4	; DMA Channel Configuration Register 093
DMA_CHCFGR094  	.equ	0xf0012bd4	; DMA Channel Configuration Register 094
DMA_CHCFGR095  	.equ	0xf0012bf4	; DMA Channel Configuration Register 095
DMA_CHCFGR096  	.equ	0xf0012c14	; DMA Channel Configuration Register 096
DMA_CHCFGR097  	.equ	0xf0012c34	; DMA Channel Configuration Register 097
DMA_CHCFGR098  	.equ	0xf0012c54	; DMA Channel Configuration Register 098
DMA_CHCFGR099  	.equ	0xf0012c74	; DMA Channel Configuration Register 099
DMA_CHCFGR100  	.equ	0xf0012c94	; DMA Channel Configuration Register 100
DMA_CHCFGR101  	.equ	0xf0012cb4	; DMA Channel Configuration Register 101
DMA_CHCFGR102  	.equ	0xf0012cd4	; DMA Channel Configuration Register 102
DMA_CHCFGR103  	.equ	0xf0012cf4	; DMA Channel Configuration Register 103
DMA_CHCFGR104  	.equ	0xf0012d14	; DMA Channel Configuration Register 104
DMA_CHCFGR105  	.equ	0xf0012d34	; DMA Channel Configuration Register 105
DMA_CHCFGR106  	.equ	0xf0012d54	; DMA Channel Configuration Register 106
DMA_CHCFGR107  	.equ	0xf0012d74	; DMA Channel Configuration Register 107
DMA_CHCFGR108  	.equ	0xf0012d94	; DMA Channel Configuration Register 108
DMA_CHCFGR109  	.equ	0xf0012db4	; DMA Channel Configuration Register 109
DMA_CHCFGR110  	.equ	0xf0012dd4	; DMA Channel Configuration Register 110
DMA_CHCFGR111  	.equ	0xf0012df4	; DMA Channel Configuration Register 111
DMA_CHCFGR112  	.equ	0xf0012e14	; DMA Channel Configuration Register 112
DMA_CHCFGR113  	.equ	0xf0012e34	; DMA Channel Configuration Register 113
DMA_CHCFGR114  	.equ	0xf0012e54	; DMA Channel Configuration Register 114
DMA_CHCFGR115  	.equ	0xf0012e74	; DMA Channel Configuration Register 115
DMA_CHCFGR116  	.equ	0xf0012e94	; DMA Channel Configuration Register 116
DMA_CHCFGR117  	.equ	0xf0012eb4	; DMA Channel Configuration Register 117
DMA_CHCFGR118  	.equ	0xf0012ed4	; DMA Channel Configuration Register 118
DMA_CHCFGR119  	.equ	0xf0012ef4	; DMA Channel Configuration Register 119
DMA_CHCFGR120  	.equ	0xf0012f14	; DMA Channel Configuration Register 120
DMA_CHCFGR121  	.equ	0xf0012f34	; DMA Channel Configuration Register 121
DMA_CHCFGR122  	.equ	0xf0012f54	; DMA Channel Configuration Register 122
DMA_CHCFGR123  	.equ	0xf0012f74	; DMA Channel Configuration Register 123
DMA_CHCFGR124  	.equ	0xf0012f94	; DMA Channel Configuration Register 124
DMA_CHCFGR125  	.equ	0xf0012fb4	; DMA Channel Configuration Register 125
DMA_CHCFGR126  	.equ	0xf0012fd4	; DMA Channel Configuration Register 126
DMA_CHCFGR127  	.equ	0xf0012ff4	; DMA Channel Configuration Register 127
DMA_CHCSR000   	.equ	0xf001201c	; DMARAM Channel Control and Status Register 000
DMA_CHCSR001   	.equ	0xf001203c	; DMARAM Channel Control and Status Register 001
DMA_CHCSR002   	.equ	0xf001205c	; DMARAM Channel Control and Status Register 002
DMA_CHCSR003   	.equ	0xf001207c	; DMARAM Channel Control and Status Register 003
DMA_CHCSR004   	.equ	0xf001209c	; DMARAM Channel Control and Status Register 004
DMA_CHCSR005   	.equ	0xf00120bc	; DMARAM Channel Control and Status Register 005
DMA_CHCSR006   	.equ	0xf00120dc	; DMARAM Channel Control and Status Register 006
DMA_CHCSR007   	.equ	0xf00120fc	; DMARAM Channel Control and Status Register 007
DMA_CHCSR008   	.equ	0xf001211c	; DMARAM Channel Control and Status Register 008
DMA_CHCSR009   	.equ	0xf001213c	; DMARAM Channel Control and Status Register 009
DMA_CHCSR010   	.equ	0xf001215c	; DMARAM Channel Control and Status Register 010
DMA_CHCSR011   	.equ	0xf001217c	; DMARAM Channel Control and Status Register 011
DMA_CHCSR012   	.equ	0xf001219c	; DMARAM Channel Control and Status Register 012
DMA_CHCSR013   	.equ	0xf00121bc	; DMARAM Channel Control and Status Register 013
DMA_CHCSR014   	.equ	0xf00121dc	; DMARAM Channel Control and Status Register 014
DMA_CHCSR015   	.equ	0xf00121fc	; DMARAM Channel Control and Status Register 015
DMA_CHCSR016   	.equ	0xf001221c	; DMARAM Channel Control and Status Register 016
DMA_CHCSR017   	.equ	0xf001223c	; DMARAM Channel Control and Status Register 017
DMA_CHCSR018   	.equ	0xf001225c	; DMARAM Channel Control and Status Register 018
DMA_CHCSR019   	.equ	0xf001227c	; DMARAM Channel Control and Status Register 019
DMA_CHCSR020   	.equ	0xf001229c	; DMARAM Channel Control and Status Register 020
DMA_CHCSR021   	.equ	0xf00122bc	; DMARAM Channel Control and Status Register 021
DMA_CHCSR022   	.equ	0xf00122dc	; DMARAM Channel Control and Status Register 022
DMA_CHCSR023   	.equ	0xf00122fc	; DMARAM Channel Control and Status Register 023
DMA_CHCSR024   	.equ	0xf001231c	; DMARAM Channel Control and Status Register 024
DMA_CHCSR025   	.equ	0xf001233c	; DMARAM Channel Control and Status Register 025
DMA_CHCSR026   	.equ	0xf001235c	; DMARAM Channel Control and Status Register 026
DMA_CHCSR027   	.equ	0xf001237c	; DMARAM Channel Control and Status Register 027
DMA_CHCSR028   	.equ	0xf001239c	; DMARAM Channel Control and Status Register 028
DMA_CHCSR029   	.equ	0xf00123bc	; DMARAM Channel Control and Status Register 029
DMA_CHCSR030   	.equ	0xf00123dc	; DMARAM Channel Control and Status Register 030
DMA_CHCSR031   	.equ	0xf00123fc	; DMARAM Channel Control and Status Register 031
DMA_CHCSR032   	.equ	0xf001241c	; DMARAM Channel Control and Status Register 032
DMA_CHCSR033   	.equ	0xf001243c	; DMARAM Channel Control and Status Register 033
DMA_CHCSR034   	.equ	0xf001245c	; DMARAM Channel Control and Status Register 034
DMA_CHCSR035   	.equ	0xf001247c	; DMARAM Channel Control and Status Register 035
DMA_CHCSR036   	.equ	0xf001249c	; DMARAM Channel Control and Status Register 036
DMA_CHCSR037   	.equ	0xf00124bc	; DMARAM Channel Control and Status Register 037
DMA_CHCSR038   	.equ	0xf00124dc	; DMARAM Channel Control and Status Register 038
DMA_CHCSR039   	.equ	0xf00124fc	; DMARAM Channel Control and Status Register 039
DMA_CHCSR040   	.equ	0xf001251c	; DMARAM Channel Control and Status Register 040
DMA_CHCSR041   	.equ	0xf001253c	; DMARAM Channel Control and Status Register 041
DMA_CHCSR042   	.equ	0xf001255c	; DMARAM Channel Control and Status Register 042
DMA_CHCSR043   	.equ	0xf001257c	; DMARAM Channel Control and Status Register 043
DMA_CHCSR044   	.equ	0xf001259c	; DMARAM Channel Control and Status Register 044
DMA_CHCSR045   	.equ	0xf00125bc	; DMARAM Channel Control and Status Register 045
DMA_CHCSR046   	.equ	0xf00125dc	; DMARAM Channel Control and Status Register 046
DMA_CHCSR047   	.equ	0xf00125fc	; DMARAM Channel Control and Status Register 047
DMA_CHCSR048   	.equ	0xf001261c	; DMARAM Channel Control and Status Register 048
DMA_CHCSR049   	.equ	0xf001263c	; DMARAM Channel Control and Status Register 049
DMA_CHCSR050   	.equ	0xf001265c	; DMARAM Channel Control and Status Register 050
DMA_CHCSR051   	.equ	0xf001267c	; DMARAM Channel Control and Status Register 051
DMA_CHCSR052   	.equ	0xf001269c	; DMARAM Channel Control and Status Register 052
DMA_CHCSR053   	.equ	0xf00126bc	; DMARAM Channel Control and Status Register 053
DMA_CHCSR054   	.equ	0xf00126dc	; DMARAM Channel Control and Status Register 054
DMA_CHCSR055   	.equ	0xf00126fc	; DMARAM Channel Control and Status Register 055
DMA_CHCSR056   	.equ	0xf001271c	; DMARAM Channel Control and Status Register 056
DMA_CHCSR057   	.equ	0xf001273c	; DMARAM Channel Control and Status Register 057
DMA_CHCSR058   	.equ	0xf001275c	; DMARAM Channel Control and Status Register 058
DMA_CHCSR059   	.equ	0xf001277c	; DMARAM Channel Control and Status Register 059
DMA_CHCSR060   	.equ	0xf001279c	; DMARAM Channel Control and Status Register 060
DMA_CHCSR061   	.equ	0xf00127bc	; DMARAM Channel Control and Status Register 061
DMA_CHCSR062   	.equ	0xf00127dc	; DMARAM Channel Control and Status Register 062
DMA_CHCSR063   	.equ	0xf00127fc	; DMARAM Channel Control and Status Register 063
DMA_CHCSR064   	.equ	0xf001281c	; DMARAM Channel Control and Status Register 064
DMA_CHCSR065   	.equ	0xf001283c	; DMARAM Channel Control and Status Register 065
DMA_CHCSR066   	.equ	0xf001285c	; DMARAM Channel Control and Status Register 066
DMA_CHCSR067   	.equ	0xf001287c	; DMARAM Channel Control and Status Register 067
DMA_CHCSR068   	.equ	0xf001289c	; DMARAM Channel Control and Status Register 068
DMA_CHCSR069   	.equ	0xf00128bc	; DMARAM Channel Control and Status Register 069
DMA_CHCSR070   	.equ	0xf00128dc	; DMARAM Channel Control and Status Register 070
DMA_CHCSR071   	.equ	0xf00128fc	; DMARAM Channel Control and Status Register 071
DMA_CHCSR072   	.equ	0xf001291c	; DMARAM Channel Control and Status Register 072
DMA_CHCSR073   	.equ	0xf001293c	; DMARAM Channel Control and Status Register 073
DMA_CHCSR074   	.equ	0xf001295c	; DMARAM Channel Control and Status Register 074
DMA_CHCSR075   	.equ	0xf001297c	; DMARAM Channel Control and Status Register 075
DMA_CHCSR076   	.equ	0xf001299c	; DMARAM Channel Control and Status Register 076
DMA_CHCSR077   	.equ	0xf00129bc	; DMARAM Channel Control and Status Register 077
DMA_CHCSR078   	.equ	0xf00129dc	; DMARAM Channel Control and Status Register 078
DMA_CHCSR079   	.equ	0xf00129fc	; DMARAM Channel Control and Status Register 079
DMA_CHCSR080   	.equ	0xf0012a1c	; DMARAM Channel Control and Status Register 080
DMA_CHCSR081   	.equ	0xf0012a3c	; DMARAM Channel Control and Status Register 081
DMA_CHCSR082   	.equ	0xf0012a5c	; DMARAM Channel Control and Status Register 082
DMA_CHCSR083   	.equ	0xf0012a7c	; DMARAM Channel Control and Status Register 083
DMA_CHCSR084   	.equ	0xf0012a9c	; DMARAM Channel Control and Status Register 084
DMA_CHCSR085   	.equ	0xf0012abc	; DMARAM Channel Control and Status Register 085
DMA_CHCSR086   	.equ	0xf0012adc	; DMARAM Channel Control and Status Register 086
DMA_CHCSR087   	.equ	0xf0012afc	; DMARAM Channel Control and Status Register 087
DMA_CHCSR088   	.equ	0xf0012b1c	; DMARAM Channel Control and Status Register 088
DMA_CHCSR089   	.equ	0xf0012b3c	; DMARAM Channel Control and Status Register 089
DMA_CHCSR090   	.equ	0xf0012b5c	; DMARAM Channel Control and Status Register 090
DMA_CHCSR091   	.equ	0xf0012b7c	; DMARAM Channel Control and Status Register 091
DMA_CHCSR092   	.equ	0xf0012b9c	; DMARAM Channel Control and Status Register 092
DMA_CHCSR093   	.equ	0xf0012bbc	; DMARAM Channel Control and Status Register 093
DMA_CHCSR094   	.equ	0xf0012bdc	; DMARAM Channel Control and Status Register 094
DMA_CHCSR095   	.equ	0xf0012bfc	; DMARAM Channel Control and Status Register 095
DMA_CHCSR096   	.equ	0xf0012c1c	; DMARAM Channel Control and Status Register 096
DMA_CHCSR097   	.equ	0xf0012c3c	; DMARAM Channel Control and Status Register 097
DMA_CHCSR098   	.equ	0xf0012c5c	; DMARAM Channel Control and Status Register 098
DMA_CHCSR099   	.equ	0xf0012c7c	; DMARAM Channel Control and Status Register 099
DMA_CHCSR100   	.equ	0xf0012c9c	; DMARAM Channel Control and Status Register 100
DMA_CHCSR101   	.equ	0xf0012cbc	; DMARAM Channel Control and Status Register 101
DMA_CHCSR102   	.equ	0xf0012cdc	; DMARAM Channel Control and Status Register 102
DMA_CHCSR103   	.equ	0xf0012cfc	; DMARAM Channel Control and Status Register 103
DMA_CHCSR104   	.equ	0xf0012d1c	; DMARAM Channel Control and Status Register 104
DMA_CHCSR105   	.equ	0xf0012d3c	; DMARAM Channel Control and Status Register 105
DMA_CHCSR106   	.equ	0xf0012d5c	; DMARAM Channel Control and Status Register 106
DMA_CHCSR107   	.equ	0xf0012d7c	; DMARAM Channel Control and Status Register 107
DMA_CHCSR108   	.equ	0xf0012d9c	; DMARAM Channel Control and Status Register 108
DMA_CHCSR109   	.equ	0xf0012dbc	; DMARAM Channel Control and Status Register 109
DMA_CHCSR110   	.equ	0xf0012ddc	; DMARAM Channel Control and Status Register 110
DMA_CHCSR111   	.equ	0xf0012dfc	; DMARAM Channel Control and Status Register 111
DMA_CHCSR112   	.equ	0xf0012e1c	; DMARAM Channel Control and Status Register 112
DMA_CHCSR113   	.equ	0xf0012e3c	; DMARAM Channel Control and Status Register 113
DMA_CHCSR114   	.equ	0xf0012e5c	; DMARAM Channel Control and Status Register 114
DMA_CHCSR115   	.equ	0xf0012e7c	; DMARAM Channel Control and Status Register 115
DMA_CHCSR116   	.equ	0xf0012e9c	; DMARAM Channel Control and Status Register 116
DMA_CHCSR117   	.equ	0xf0012ebc	; DMARAM Channel Control and Status Register 117
DMA_CHCSR118   	.equ	0xf0012edc	; DMARAM Channel Control and Status Register 118
DMA_CHCSR119   	.equ	0xf0012efc	; DMARAM Channel Control and Status Register 119
DMA_CHCSR120   	.equ	0xf0012f1c	; DMARAM Channel Control and Status Register 120
DMA_CHCSR121   	.equ	0xf0012f3c	; DMARAM Channel Control and Status Register 121
DMA_CHCSR122   	.equ	0xf0012f5c	; DMARAM Channel Control and Status Register 122
DMA_CHCSR123   	.equ	0xf0012f7c	; DMARAM Channel Control and Status Register 123
DMA_CHCSR124   	.equ	0xf0012f9c	; DMARAM Channel Control and Status Register 124
DMA_CHCSR125   	.equ	0xf0012fbc	; DMARAM Channel Control and Status Register 125
DMA_CHCSR126   	.equ	0xf0012fdc	; DMARAM Channel Control and Status Register 126
DMA_CHCSR127   	.equ	0xf0012ffc	; DMARAM Channel Control and Status Register 127
DMA_CLC        	.equ	0xf0010000	; DMA Clock Control Register
DMA_CLRE0      	.equ	0xf0010128	; DMA Clear Error Register 0
DMA_CLRE1      	.equ	0xf0011128	; DMA Clear Error Register 1
DMA_DADR000    	.equ	0xf001200c	; DMA Channel Destination Address Register x
DMA_DADR001    	.equ	0xf001202c	; DMA Channel Destination Address Register x
DMA_DADR002    	.equ	0xf001204c	; DMA Channel Destination Address Register x
DMA_DADR003    	.equ	0xf001206c	; DMA Channel Destination Address Register x
DMA_DADR004    	.equ	0xf001208c	; DMA Channel Destination Address Register x
DMA_DADR005    	.equ	0xf00120ac	; DMA Channel Destination Address Register x
DMA_DADR006    	.equ	0xf00120cc	; DMA Channel Destination Address Register x
DMA_DADR007    	.equ	0xf00120ec	; DMA Channel Destination Address Register x
DMA_DADR008    	.equ	0xf001210c	; DMA Channel Destination Address Register x
DMA_DADR009    	.equ	0xf001212c	; DMA Channel Destination Address Register x
DMA_DADR010    	.equ	0xf001214c	; DMA Channel Destination Address Register x
DMA_DADR011    	.equ	0xf001216c	; DMA Channel Destination Address Register x
DMA_DADR012    	.equ	0xf001218c	; DMA Channel Destination Address Register x
DMA_DADR013    	.equ	0xf00121ac	; DMA Channel Destination Address Register x
DMA_DADR014    	.equ	0xf00121cc	; DMA Channel Destination Address Register x
DMA_DADR015    	.equ	0xf00121ec	; DMA Channel Destination Address Register x
DMA_DADR016    	.equ	0xf001220c	; DMA Channel Destination Address Register x
DMA_DADR017    	.equ	0xf001222c	; DMA Channel Destination Address Register x
DMA_DADR018    	.equ	0xf001224c	; DMA Channel Destination Address Register x
DMA_DADR019    	.equ	0xf001226c	; DMA Channel Destination Address Register x
DMA_DADR020    	.equ	0xf001228c	; DMA Channel Destination Address Register x
DMA_DADR021    	.equ	0xf00122ac	; DMA Channel Destination Address Register x
DMA_DADR022    	.equ	0xf00122cc	; DMA Channel Destination Address Register x
DMA_DADR023    	.equ	0xf00122ec	; DMA Channel Destination Address Register x
DMA_DADR024    	.equ	0xf001230c	; DMA Channel Destination Address Register x
DMA_DADR025    	.equ	0xf001232c	; DMA Channel Destination Address Register x
DMA_DADR026    	.equ	0xf001234c	; DMA Channel Destination Address Register x
DMA_DADR027    	.equ	0xf001236c	; DMA Channel Destination Address Register x
DMA_DADR028    	.equ	0xf001238c	; DMA Channel Destination Address Register x
DMA_DADR029    	.equ	0xf00123ac	; DMA Channel Destination Address Register x
DMA_DADR030    	.equ	0xf00123cc	; DMA Channel Destination Address Register x
DMA_DADR031    	.equ	0xf00123ec	; DMA Channel Destination Address Register x
DMA_DADR032    	.equ	0xf001240c	; DMA Channel Destination Address Register x
DMA_DADR033    	.equ	0xf001242c	; DMA Channel Destination Address Register x
DMA_DADR034    	.equ	0xf001244c	; DMA Channel Destination Address Register x
DMA_DADR035    	.equ	0xf001246c	; DMA Channel Destination Address Register x
DMA_DADR036    	.equ	0xf001248c	; DMA Channel Destination Address Register x
DMA_DADR037    	.equ	0xf00124ac	; DMA Channel Destination Address Register x
DMA_DADR038    	.equ	0xf00124cc	; DMA Channel Destination Address Register x
DMA_DADR039    	.equ	0xf00124ec	; DMA Channel Destination Address Register x
DMA_DADR040    	.equ	0xf001250c	; DMA Channel Destination Address Register x
DMA_DADR041    	.equ	0xf001252c	; DMA Channel Destination Address Register x
DMA_DADR042    	.equ	0xf001254c	; DMA Channel Destination Address Register x
DMA_DADR043    	.equ	0xf001256c	; DMA Channel Destination Address Register x
DMA_DADR044    	.equ	0xf001258c	; DMA Channel Destination Address Register x
DMA_DADR045    	.equ	0xf00125ac	; DMA Channel Destination Address Register x
DMA_DADR046    	.equ	0xf00125cc	; DMA Channel Destination Address Register x
DMA_DADR047    	.equ	0xf00125ec	; DMA Channel Destination Address Register x
DMA_DADR048    	.equ	0xf001260c	; DMA Channel Destination Address Register x
DMA_DADR049    	.equ	0xf001262c	; DMA Channel Destination Address Register x
DMA_DADR050    	.equ	0xf001264c	; DMA Channel Destination Address Register x
DMA_DADR051    	.equ	0xf001266c	; DMA Channel Destination Address Register x
DMA_DADR052    	.equ	0xf001268c	; DMA Channel Destination Address Register x
DMA_DADR053    	.equ	0xf00126ac	; DMA Channel Destination Address Register x
DMA_DADR054    	.equ	0xf00126cc	; DMA Channel Destination Address Register x
DMA_DADR055    	.equ	0xf00126ec	; DMA Channel Destination Address Register x
DMA_DADR056    	.equ	0xf001270c	; DMA Channel Destination Address Register x
DMA_DADR057    	.equ	0xf001272c	; DMA Channel Destination Address Register x
DMA_DADR058    	.equ	0xf001274c	; DMA Channel Destination Address Register x
DMA_DADR059    	.equ	0xf001276c	; DMA Channel Destination Address Register x
DMA_DADR060    	.equ	0xf001278c	; DMA Channel Destination Address Register x
DMA_DADR061    	.equ	0xf00127ac	; DMA Channel Destination Address Register x
DMA_DADR062    	.equ	0xf00127cc	; DMA Channel Destination Address Register x
DMA_DADR063    	.equ	0xf00127ec	; DMA Channel Destination Address Register x
DMA_DADR064    	.equ	0xf001280c	; DMA Channel Destination Address Register x
DMA_DADR065    	.equ	0xf001282c	; DMA Channel Destination Address Register x
DMA_DADR066    	.equ	0xf001284c	; DMA Channel Destination Address Register x
DMA_DADR067    	.equ	0xf001286c	; DMA Channel Destination Address Register x
DMA_DADR068    	.equ	0xf001288c	; DMA Channel Destination Address Register x
DMA_DADR069    	.equ	0xf00128ac	; DMA Channel Destination Address Register x
DMA_DADR070    	.equ	0xf00128cc	; DMA Channel Destination Address Register x
DMA_DADR071    	.equ	0xf00128ec	; DMA Channel Destination Address Register x
DMA_DADR072    	.equ	0xf001290c	; DMA Channel Destination Address Register x
DMA_DADR073    	.equ	0xf001292c	; DMA Channel Destination Address Register x
DMA_DADR074    	.equ	0xf001294c	; DMA Channel Destination Address Register x
DMA_DADR075    	.equ	0xf001296c	; DMA Channel Destination Address Register x
DMA_DADR076    	.equ	0xf001298c	; DMA Channel Destination Address Register x
DMA_DADR077    	.equ	0xf00129ac	; DMA Channel Destination Address Register x
DMA_DADR078    	.equ	0xf00129cc	; DMA Channel Destination Address Register x
DMA_DADR079    	.equ	0xf00129ec	; DMA Channel Destination Address Register x
DMA_DADR080    	.equ	0xf0012a0c	; DMA Channel Destination Address Register x
DMA_DADR081    	.equ	0xf0012a2c	; DMA Channel Destination Address Register x
DMA_DADR082    	.equ	0xf0012a4c	; DMA Channel Destination Address Register x
DMA_DADR083    	.equ	0xf0012a6c	; DMA Channel Destination Address Register x
DMA_DADR084    	.equ	0xf0012a8c	; DMA Channel Destination Address Register x
DMA_DADR085    	.equ	0xf0012aac	; DMA Channel Destination Address Register x
DMA_DADR086    	.equ	0xf0012acc	; DMA Channel Destination Address Register x
DMA_DADR087    	.equ	0xf0012aec	; DMA Channel Destination Address Register x
DMA_DADR088    	.equ	0xf0012b0c	; DMA Channel Destination Address Register x
DMA_DADR089    	.equ	0xf0012b2c	; DMA Channel Destination Address Register x
DMA_DADR090    	.equ	0xf0012b4c	; DMA Channel Destination Address Register x
DMA_DADR091    	.equ	0xf0012b6c	; DMA Channel Destination Address Register x
DMA_DADR092    	.equ	0xf0012b8c	; DMA Channel Destination Address Register x
DMA_DADR093    	.equ	0xf0012bac	; DMA Channel Destination Address Register x
DMA_DADR094    	.equ	0xf0012bcc	; DMA Channel Destination Address Register x
DMA_DADR095    	.equ	0xf0012bec	; DMA Channel Destination Address Register x
DMA_DADR096    	.equ	0xf0012c0c	; DMA Channel Destination Address Register x
DMA_DADR097    	.equ	0xf0012c2c	; DMA Channel Destination Address Register x
DMA_DADR098    	.equ	0xf0012c4c	; DMA Channel Destination Address Register x
DMA_DADR099    	.equ	0xf0012c6c	; DMA Channel Destination Address Register x
DMA_DADR100    	.equ	0xf0012c8c	; DMA Channel Destination Address Register x
DMA_DADR101    	.equ	0xf0012cac	; DMA Channel Destination Address Register x
DMA_DADR102    	.equ	0xf0012ccc	; DMA Channel Destination Address Register x
DMA_DADR103    	.equ	0xf0012cec	; DMA Channel Destination Address Register x
DMA_DADR104    	.equ	0xf0012d0c	; DMA Channel Destination Address Register x
DMA_DADR105    	.equ	0xf0012d2c	; DMA Channel Destination Address Register x
DMA_DADR106    	.equ	0xf0012d4c	; DMA Channel Destination Address Register x
DMA_DADR107    	.equ	0xf0012d6c	; DMA Channel Destination Address Register x
DMA_DADR108    	.equ	0xf0012d8c	; DMA Channel Destination Address Register x
DMA_DADR109    	.equ	0xf0012dac	; DMA Channel Destination Address Register x
DMA_DADR110    	.equ	0xf0012dcc	; DMA Channel Destination Address Register x
DMA_DADR111    	.equ	0xf0012dec	; DMA Channel Destination Address Register x
DMA_DADR112    	.equ	0xf0012e0c	; DMA Channel Destination Address Register x
DMA_DADR113    	.equ	0xf0012e2c	; DMA Channel Destination Address Register x
DMA_DADR114    	.equ	0xf0012e4c	; DMA Channel Destination Address Register x
DMA_DADR115    	.equ	0xf0012e6c	; DMA Channel Destination Address Register x
DMA_DADR116    	.equ	0xf0012e8c	; DMA Channel Destination Address Register x
DMA_DADR117    	.equ	0xf0012eac	; DMA Channel Destination Address Register x
DMA_DADR118    	.equ	0xf0012ecc	; DMA Channel Destination Address Register x
DMA_DADR119    	.equ	0xf0012eec	; DMA Channel Destination Address Register x
DMA_DADR120    	.equ	0xf0012f0c	; DMA Channel Destination Address Register x
DMA_DADR121    	.equ	0xf0012f2c	; DMA Channel Destination Address Register x
DMA_DADR122    	.equ	0xf0012f4c	; DMA Channel Destination Address Register x
DMA_DADR123    	.equ	0xf0012f6c	; DMA Channel Destination Address Register x
DMA_DADR124    	.equ	0xf0012f8c	; DMA Channel Destination Address Register x
DMA_DADR125    	.equ	0xf0012fac	; DMA Channel Destination Address Register x
DMA_DADR126    	.equ	0xf0012fcc	; DMA Channel Destination Address Register x
DMA_DADR127    	.equ	0xf0012fec	; DMA Channel Destination Address Register x
DMA_EER0       	.equ	0xf0010120	; DMA Enable Error Register 0
DMA_EER1       	.equ	0xf0011120	; DMA Enable Error Register 1
DMA_ERRINTR    	.equ	0xf0011204	; DMA Error Interrupt Set Register
DMA_ERRSR0     	.equ	0xf0010124	; DMA Error Status Register 0
DMA_ERRSR1     	.equ	0xf0011124	; DMA Error Status Register 1
DMA_HRR000     	.equ	0xf0011800	; DMA Channel Hardware Resource Register 000
DMA_HRR001     	.equ	0xf0011804	; DMA Channel Hardware Resource Register 001
DMA_HRR002     	.equ	0xf0011808	; DMA Channel Hardware Resource Register 002
DMA_HRR003     	.equ	0xf001180c	; DMA Channel Hardware Resource Register 003
DMA_HRR004     	.equ	0xf0011810	; DMA Channel Hardware Resource Register 004
DMA_HRR005     	.equ	0xf0011814	; DMA Channel Hardware Resource Register 005
DMA_HRR006     	.equ	0xf0011818	; DMA Channel Hardware Resource Register 006
DMA_HRR007     	.equ	0xf001181c	; DMA Channel Hardware Resource Register 007
DMA_HRR008     	.equ	0xf0011820	; DMA Channel Hardware Resource Register 008
DMA_HRR009     	.equ	0xf0011824	; DMA Channel Hardware Resource Register 009
DMA_HRR010     	.equ	0xf0011828	; DMA Channel Hardware Resource Register 010
DMA_HRR011     	.equ	0xf001182c	; DMA Channel Hardware Resource Register 011
DMA_HRR012     	.equ	0xf0011830	; DMA Channel Hardware Resource Register 012
DMA_HRR013     	.equ	0xf0011834	; DMA Channel Hardware Resource Register 013
DMA_HRR014     	.equ	0xf0011838	; DMA Channel Hardware Resource Register 014
DMA_HRR015     	.equ	0xf001183c	; DMA Channel Hardware Resource Register 015
DMA_HRR016     	.equ	0xf0011840	; DMA Channel Hardware Resource Register 016
DMA_HRR017     	.equ	0xf0011844	; DMA Channel Hardware Resource Register 017
DMA_HRR018     	.equ	0xf0011848	; DMA Channel Hardware Resource Register 018
DMA_HRR019     	.equ	0xf001184c	; DMA Channel Hardware Resource Register 019
DMA_HRR020     	.equ	0xf0011850	; DMA Channel Hardware Resource Register 020
DMA_HRR021     	.equ	0xf0011854	; DMA Channel Hardware Resource Register 021
DMA_HRR022     	.equ	0xf0011858	; DMA Channel Hardware Resource Register 022
DMA_HRR023     	.equ	0xf001185c	; DMA Channel Hardware Resource Register 023
DMA_HRR024     	.equ	0xf0011860	; DMA Channel Hardware Resource Register 024
DMA_HRR025     	.equ	0xf0011864	; DMA Channel Hardware Resource Register 025
DMA_HRR026     	.equ	0xf0011868	; DMA Channel Hardware Resource Register 026
DMA_HRR027     	.equ	0xf001186c	; DMA Channel Hardware Resource Register 027
DMA_HRR028     	.equ	0xf0011870	; DMA Channel Hardware Resource Register 028
DMA_HRR029     	.equ	0xf0011874	; DMA Channel Hardware Resource Register 029
DMA_HRR030     	.equ	0xf0011878	; DMA Channel Hardware Resource Register 030
DMA_HRR031     	.equ	0xf001187c	; DMA Channel Hardware Resource Register 031
DMA_HRR032     	.equ	0xf0011880	; DMA Channel Hardware Resource Register 032
DMA_HRR033     	.equ	0xf0011884	; DMA Channel Hardware Resource Register 033
DMA_HRR034     	.equ	0xf0011888	; DMA Channel Hardware Resource Register 034
DMA_HRR035     	.equ	0xf001188c	; DMA Channel Hardware Resource Register 035
DMA_HRR036     	.equ	0xf0011890	; DMA Channel Hardware Resource Register 036
DMA_HRR037     	.equ	0xf0011894	; DMA Channel Hardware Resource Register 037
DMA_HRR038     	.equ	0xf0011898	; DMA Channel Hardware Resource Register 038
DMA_HRR039     	.equ	0xf001189c	; DMA Channel Hardware Resource Register 039
DMA_HRR040     	.equ	0xf00118a0	; DMA Channel Hardware Resource Register 040
DMA_HRR041     	.equ	0xf00118a4	; DMA Channel Hardware Resource Register 041
DMA_HRR042     	.equ	0xf00118a8	; DMA Channel Hardware Resource Register 042
DMA_HRR043     	.equ	0xf00118ac	; DMA Channel Hardware Resource Register 043
DMA_HRR044     	.equ	0xf00118b0	; DMA Channel Hardware Resource Register 044
DMA_HRR045     	.equ	0xf00118b4	; DMA Channel Hardware Resource Register 045
DMA_HRR046     	.equ	0xf00118b8	; DMA Channel Hardware Resource Register 046
DMA_HRR047     	.equ	0xf00118bc	; DMA Channel Hardware Resource Register 047
DMA_HRR048     	.equ	0xf00118c0	; DMA Channel Hardware Resource Register 048
DMA_HRR049     	.equ	0xf00118c4	; DMA Channel Hardware Resource Register 049
DMA_HRR050     	.equ	0xf00118c8	; DMA Channel Hardware Resource Register 050
DMA_HRR051     	.equ	0xf00118cc	; DMA Channel Hardware Resource Register 051
DMA_HRR052     	.equ	0xf00118d0	; DMA Channel Hardware Resource Register 052
DMA_HRR053     	.equ	0xf00118d4	; DMA Channel Hardware Resource Register 053
DMA_HRR054     	.equ	0xf00118d8	; DMA Channel Hardware Resource Register 054
DMA_HRR055     	.equ	0xf00118dc	; DMA Channel Hardware Resource Register 055
DMA_HRR056     	.equ	0xf00118e0	; DMA Channel Hardware Resource Register 056
DMA_HRR057     	.equ	0xf00118e4	; DMA Channel Hardware Resource Register 057
DMA_HRR058     	.equ	0xf00118e8	; DMA Channel Hardware Resource Register 058
DMA_HRR059     	.equ	0xf00118ec	; DMA Channel Hardware Resource Register 059
DMA_HRR060     	.equ	0xf00118f0	; DMA Channel Hardware Resource Register 060
DMA_HRR061     	.equ	0xf00118f4	; DMA Channel Hardware Resource Register 061
DMA_HRR062     	.equ	0xf00118f8	; DMA Channel Hardware Resource Register 062
DMA_HRR063     	.equ	0xf00118fc	; DMA Channel Hardware Resource Register 063
DMA_HRR064     	.equ	0xf0011900	; DMA Channel Hardware Resource Register 064
DMA_HRR065     	.equ	0xf0011904	; DMA Channel Hardware Resource Register 065
DMA_HRR066     	.equ	0xf0011908	; DMA Channel Hardware Resource Register 066
DMA_HRR067     	.equ	0xf001190c	; DMA Channel Hardware Resource Register 067
DMA_HRR068     	.equ	0xf0011910	; DMA Channel Hardware Resource Register 068
DMA_HRR069     	.equ	0xf0011914	; DMA Channel Hardware Resource Register 069
DMA_HRR070     	.equ	0xf0011918	; DMA Channel Hardware Resource Register 070
DMA_HRR071     	.equ	0xf001191c	; DMA Channel Hardware Resource Register 071
DMA_HRR072     	.equ	0xf0011920	; DMA Channel Hardware Resource Register 072
DMA_HRR073     	.equ	0xf0011924	; DMA Channel Hardware Resource Register 073
DMA_HRR074     	.equ	0xf0011928	; DMA Channel Hardware Resource Register 074
DMA_HRR075     	.equ	0xf001192c	; DMA Channel Hardware Resource Register 075
DMA_HRR076     	.equ	0xf0011930	; DMA Channel Hardware Resource Register 076
DMA_HRR077     	.equ	0xf0011934	; DMA Channel Hardware Resource Register 077
DMA_HRR078     	.equ	0xf0011938	; DMA Channel Hardware Resource Register 078
DMA_HRR079     	.equ	0xf001193c	; DMA Channel Hardware Resource Register 079
DMA_HRR080     	.equ	0xf0011940	; DMA Channel Hardware Resource Register 080
DMA_HRR081     	.equ	0xf0011944	; DMA Channel Hardware Resource Register 081
DMA_HRR082     	.equ	0xf0011948	; DMA Channel Hardware Resource Register 082
DMA_HRR083     	.equ	0xf001194c	; DMA Channel Hardware Resource Register 083
DMA_HRR084     	.equ	0xf0011950	; DMA Channel Hardware Resource Register 084
DMA_HRR085     	.equ	0xf0011954	; DMA Channel Hardware Resource Register 085
DMA_HRR086     	.equ	0xf0011958	; DMA Channel Hardware Resource Register 086
DMA_HRR087     	.equ	0xf001195c	; DMA Channel Hardware Resource Register 087
DMA_HRR088     	.equ	0xf0011960	; DMA Channel Hardware Resource Register 088
DMA_HRR089     	.equ	0xf0011964	; DMA Channel Hardware Resource Register 089
DMA_HRR090     	.equ	0xf0011968	; DMA Channel Hardware Resource Register 090
DMA_HRR091     	.equ	0xf001196c	; DMA Channel Hardware Resource Register 091
DMA_HRR092     	.equ	0xf0011970	; DMA Channel Hardware Resource Register 092
DMA_HRR093     	.equ	0xf0011974	; DMA Channel Hardware Resource Register 093
DMA_HRR094     	.equ	0xf0011978	; DMA Channel Hardware Resource Register 094
DMA_HRR095     	.equ	0xf001197c	; DMA Channel Hardware Resource Register 095
DMA_HRR096     	.equ	0xf0011980	; DMA Channel Hardware Resource Register 096
DMA_HRR097     	.equ	0xf0011984	; DMA Channel Hardware Resource Register 097
DMA_HRR098     	.equ	0xf0011988	; DMA Channel Hardware Resource Register 098
DMA_HRR099     	.equ	0xf001198c	; DMA Channel Hardware Resource Register 099
DMA_HRR100     	.equ	0xf0011990	; DMA Channel Hardware Resource Register 100
DMA_HRR101     	.equ	0xf0011994	; DMA Channel Hardware Resource Register 101
DMA_HRR102     	.equ	0xf0011998	; DMA Channel Hardware Resource Register 102
DMA_HRR103     	.equ	0xf001199c	; DMA Channel Hardware Resource Register 103
DMA_HRR104     	.equ	0xf00119a0	; DMA Channel Hardware Resource Register 104
DMA_HRR105     	.equ	0xf00119a4	; DMA Channel Hardware Resource Register 105
DMA_HRR106     	.equ	0xf00119a8	; DMA Channel Hardware Resource Register 106
DMA_HRR107     	.equ	0xf00119ac	; DMA Channel Hardware Resource Register 107
DMA_HRR108     	.equ	0xf00119b0	; DMA Channel Hardware Resource Register 108
DMA_HRR109     	.equ	0xf00119b4	; DMA Channel Hardware Resource Register 109
DMA_HRR110     	.equ	0xf00119b8	; DMA Channel Hardware Resource Register 110
DMA_HRR111     	.equ	0xf00119bc	; DMA Channel Hardware Resource Register 111
DMA_HRR112     	.equ	0xf00119c0	; DMA Channel Hardware Resource Register 112
DMA_HRR113     	.equ	0xf00119c4	; DMA Channel Hardware Resource Register 113
DMA_HRR114     	.equ	0xf00119c8	; DMA Channel Hardware Resource Register 114
DMA_HRR115     	.equ	0xf00119cc	; DMA Channel Hardware Resource Register 115
DMA_HRR116     	.equ	0xf00119d0	; DMA Channel Hardware Resource Register 116
DMA_HRR117     	.equ	0xf00119d4	; DMA Channel Hardware Resource Register 117
DMA_HRR118     	.equ	0xf00119d8	; DMA Channel Hardware Resource Register 118
DMA_HRR119     	.equ	0xf00119dc	; DMA Channel Hardware Resource Register 119
DMA_HRR120     	.equ	0xf00119e0	; DMA Channel Hardware Resource Register 120
DMA_HRR121     	.equ	0xf00119e4	; DMA Channel Hardware Resource Register 121
DMA_HRR122     	.equ	0xf00119e8	; DMA Channel Hardware Resource Register 122
DMA_HRR123     	.equ	0xf00119ec	; DMA Channel Hardware Resource Register 123
DMA_HRR124     	.equ	0xf00119f0	; DMA Channel Hardware Resource Register 124
DMA_HRR125     	.equ	0xf00119f4	; DMA Channel Hardware Resource Register 125
DMA_HRR126     	.equ	0xf00119f8	; DMA Channel Hardware Resource Register 126
DMA_HRR127     	.equ	0xf00119fc	; DMA Channel Hardware Resource Register 127
DMA_ID         	.equ	0xf0010008	; Module Identification Register
DMA_ME00R      	.equ	0xf0010140	; DMA Move Engine 0 Read Register 0
DMA_ME01R      	.equ	0xf0010144	; DMA Move Engine 0 Read Register 1
DMA_ME02R      	.equ	0xf0010148	; DMA Move Engine 0 Read Register 2
DMA_ME03R      	.equ	0xf001014c	; DMA Move Engine 0 Read Register 3
DMA_ME04R      	.equ	0xf0010150	; DMA Move Engine 0 Read Register 4
DMA_ME05R      	.equ	0xf0010154	; DMA Move Engine 0 Read Register 5
DMA_ME06R      	.equ	0xf0010158	; DMA Move Engine 0 Read Register 6
DMA_ME07R      	.equ	0xf001015c	; DMA Move Engine 0 Read Register 7
DMA_ME0ADICR   	.equ	0xf0010190	; DMA Move Engine 0 Channel Address and Interrupt Control Register
DMA_ME0CHCR    	.equ	0xf0010194	; DMA Move Engine 0 Channel Control Register
DMA_ME0CHSR    	.equ	0xf001019c	; DMA Move Engine 0 Channel Status Register
DMA_ME0DADR    	.equ	0xf001018c	; DMA Move Engine 0 Channel Destination Address Register x
DMA_ME0RDCRC   	.equ	0xf0010180	; DMA Move Engine 0 Channel Read Data CRC Register
DMA_ME0SADR    	.equ	0xf0010188	; DMA Move Engine 0 Channel Source Address Register
DMA_ME0SDCRC   	.equ	0xf0010184	; DMA Move Engine 0 Channel Source and Destination Address CRC Register
DMA_ME0SHADR   	.equ	0xf0010198	; DMA Move Engine 0 Channel Shadow Address Register
DMA_ME0SR      	.equ	0xf0010130	; DMA Move Engine 0 Status Register
DMA_ME10R      	.equ	0xf0011140	; DMA Move Engine 1 Read Register 0
DMA_ME11R      	.equ	0xf0011144	; DMA Move Engine 1 Read Register 1
DMA_ME12R      	.equ	0xf0011148	; DMA Move Engine 1 Read Register 2
DMA_ME13R      	.equ	0xf001114c	; DMA Move Engine 1 Read Register 3
DMA_ME14R      	.equ	0xf0011150	; DMA Move Engine 1 Read Register 4
DMA_ME15R      	.equ	0xf0011154	; DMA Move Engine 1 Read Register 5
DMA_ME16R      	.equ	0xf0011158	; DMA Move Engine 1 Read Register 6
DMA_ME17R      	.equ	0xf001115c	; DMA Move Engine 1 Read Register 7
DMA_ME1ADICR   	.equ	0xf0011190	; DMA Move Engine 1 Channel Address and Interrupt Control Register
DMA_ME1CHCR    	.equ	0xf0011194	; DMA Move Engine 1 Channel Control Register
DMA_ME1CHSR    	.equ	0xf001119c	; DMA Move Engine 1 Channel Status Register
DMA_ME1DADR    	.equ	0xf001118c	; DMA Move Engine 1 Channel Destination Address Register x
DMA_ME1RDCRC   	.equ	0xf0011180	; DMA Move Engine 1 Channel Read Data CRC Register
DMA_ME1SADR    	.equ	0xf0011188	; DMA Move Engine 1 Channel Source Address Register
DMA_ME1SDCRC   	.equ	0xf0011184	; DMA Move Engine 1 Channel Source and Destination Address CRC Register
DMA_ME1SHADR   	.equ	0xf0011198	; DMA Move Engine 1 Channel Shadow Address Register
DMA_ME1SR      	.equ	0xf0011130	; DMA Move Engine 1 Status Register
DMA_MEMCON     	.equ	0xf0010020	; DMA Memory Control Register
DMA_MODE0      	.equ	0xf0011300	; DMA Mode Register 0
DMA_MODE1      	.equ	0xf0011304	; DMA Mode Register 1
DMA_MODE2      	.equ	0xf0011308	; DMA Mode Register 2
DMA_MODE3      	.equ	0xf001130c	; DMA Mode Register 3
DMA_OTSS       	.equ	0xf0011200	; DMA OCDS Trigger Set Select
DMA_PRR0       	.equ	0xf0011208	; Pattern Read Register 0
DMA_PRR1       	.equ	0xf001120c	; Pattern Read Register 1
DMA_RDCRCR000  	.equ	0xf0012000	; DMA Channel Read Data CRC Register 000
DMA_RDCRCR001  	.equ	0xf0012020	; DMA Channel Read Data CRC Register 001
DMA_RDCRCR002  	.equ	0xf0012040	; DMA Channel Read Data CRC Register 002
DMA_RDCRCR003  	.equ	0xf0012060	; DMA Channel Read Data CRC Register 003
DMA_RDCRCR004  	.equ	0xf0012080	; DMA Channel Read Data CRC Register 004
DMA_RDCRCR005  	.equ	0xf00120a0	; DMA Channel Read Data CRC Register 005
DMA_RDCRCR006  	.equ	0xf00120c0	; DMA Channel Read Data CRC Register 006
DMA_RDCRCR007  	.equ	0xf00120e0	; DMA Channel Read Data CRC Register 007
DMA_RDCRCR008  	.equ	0xf0012100	; DMA Channel Read Data CRC Register 008
DMA_RDCRCR009  	.equ	0xf0012120	; DMA Channel Read Data CRC Register 009
DMA_RDCRCR010  	.equ	0xf0012140	; DMA Channel Read Data CRC Register 010
DMA_RDCRCR011  	.equ	0xf0012160	; DMA Channel Read Data CRC Register 011
DMA_RDCRCR012  	.equ	0xf0012180	; DMA Channel Read Data CRC Register 012
DMA_RDCRCR013  	.equ	0xf00121a0	; DMA Channel Read Data CRC Register 013
DMA_RDCRCR014  	.equ	0xf00121c0	; DMA Channel Read Data CRC Register 014
DMA_RDCRCR015  	.equ	0xf00121e0	; DMA Channel Read Data CRC Register 015
DMA_RDCRCR016  	.equ	0xf0012200	; DMA Channel Read Data CRC Register 016
DMA_RDCRCR017  	.equ	0xf0012220	; DMA Channel Read Data CRC Register 017
DMA_RDCRCR018  	.equ	0xf0012240	; DMA Channel Read Data CRC Register 018
DMA_RDCRCR019  	.equ	0xf0012260	; DMA Channel Read Data CRC Register 019
DMA_RDCRCR020  	.equ	0xf0012280	; DMA Channel Read Data CRC Register 020
DMA_RDCRCR021  	.equ	0xf00122a0	; DMA Channel Read Data CRC Register 021
DMA_RDCRCR022  	.equ	0xf00122c0	; DMA Channel Read Data CRC Register 022
DMA_RDCRCR023  	.equ	0xf00122e0	; DMA Channel Read Data CRC Register 023
DMA_RDCRCR024  	.equ	0xf0012300	; DMA Channel Read Data CRC Register 024
DMA_RDCRCR025  	.equ	0xf0012320	; DMA Channel Read Data CRC Register 025
DMA_RDCRCR026  	.equ	0xf0012340	; DMA Channel Read Data CRC Register 026
DMA_RDCRCR027  	.equ	0xf0012360	; DMA Channel Read Data CRC Register 027
DMA_RDCRCR028  	.equ	0xf0012380	; DMA Channel Read Data CRC Register 028
DMA_RDCRCR029  	.equ	0xf00123a0	; DMA Channel Read Data CRC Register 029
DMA_RDCRCR030  	.equ	0xf00123c0	; DMA Channel Read Data CRC Register 030
DMA_RDCRCR031  	.equ	0xf00123e0	; DMA Channel Read Data CRC Register 031
DMA_RDCRCR032  	.equ	0xf0012400	; DMA Channel Read Data CRC Register 032
DMA_RDCRCR033  	.equ	0xf0012420	; DMA Channel Read Data CRC Register 033
DMA_RDCRCR034  	.equ	0xf0012440	; DMA Channel Read Data CRC Register 034
DMA_RDCRCR035  	.equ	0xf0012460	; DMA Channel Read Data CRC Register 035
DMA_RDCRCR036  	.equ	0xf0012480	; DMA Channel Read Data CRC Register 036
DMA_RDCRCR037  	.equ	0xf00124a0	; DMA Channel Read Data CRC Register 037
DMA_RDCRCR038  	.equ	0xf00124c0	; DMA Channel Read Data CRC Register 038
DMA_RDCRCR039  	.equ	0xf00124e0	; DMA Channel Read Data CRC Register 039
DMA_RDCRCR040  	.equ	0xf0012500	; DMA Channel Read Data CRC Register 040
DMA_RDCRCR041  	.equ	0xf0012520	; DMA Channel Read Data CRC Register 041
DMA_RDCRCR042  	.equ	0xf0012540	; DMA Channel Read Data CRC Register 042
DMA_RDCRCR043  	.equ	0xf0012560	; DMA Channel Read Data CRC Register 043
DMA_RDCRCR044  	.equ	0xf0012580	; DMA Channel Read Data CRC Register 044
DMA_RDCRCR045  	.equ	0xf00125a0	; DMA Channel Read Data CRC Register 045
DMA_RDCRCR046  	.equ	0xf00125c0	; DMA Channel Read Data CRC Register 046
DMA_RDCRCR047  	.equ	0xf00125e0	; DMA Channel Read Data CRC Register 047
DMA_RDCRCR048  	.equ	0xf0012600	; DMA Channel Read Data CRC Register 048
DMA_RDCRCR049  	.equ	0xf0012620	; DMA Channel Read Data CRC Register 049
DMA_RDCRCR050  	.equ	0xf0012640	; DMA Channel Read Data CRC Register 050
DMA_RDCRCR051  	.equ	0xf0012660	; DMA Channel Read Data CRC Register 051
DMA_RDCRCR052  	.equ	0xf0012680	; DMA Channel Read Data CRC Register 052
DMA_RDCRCR053  	.equ	0xf00126a0	; DMA Channel Read Data CRC Register 053
DMA_RDCRCR054  	.equ	0xf00126c0	; DMA Channel Read Data CRC Register 054
DMA_RDCRCR055  	.equ	0xf00126e0	; DMA Channel Read Data CRC Register 055
DMA_RDCRCR056  	.equ	0xf0012700	; DMA Channel Read Data CRC Register 056
DMA_RDCRCR057  	.equ	0xf0012720	; DMA Channel Read Data CRC Register 057
DMA_RDCRCR058  	.equ	0xf0012740	; DMA Channel Read Data CRC Register 058
DMA_RDCRCR059  	.equ	0xf0012760	; DMA Channel Read Data CRC Register 059
DMA_RDCRCR060  	.equ	0xf0012780	; DMA Channel Read Data CRC Register 060
DMA_RDCRCR061  	.equ	0xf00127a0	; DMA Channel Read Data CRC Register 061
DMA_RDCRCR062  	.equ	0xf00127c0	; DMA Channel Read Data CRC Register 062
DMA_RDCRCR063  	.equ	0xf00127e0	; DMA Channel Read Data CRC Register 063
DMA_RDCRCR064  	.equ	0xf0012800	; DMA Channel Read Data CRC Register 064
DMA_RDCRCR065  	.equ	0xf0012820	; DMA Channel Read Data CRC Register 065
DMA_RDCRCR066  	.equ	0xf0012840	; DMA Channel Read Data CRC Register 066
DMA_RDCRCR067  	.equ	0xf0012860	; DMA Channel Read Data CRC Register 067
DMA_RDCRCR068  	.equ	0xf0012880	; DMA Channel Read Data CRC Register 068
DMA_RDCRCR069  	.equ	0xf00128a0	; DMA Channel Read Data CRC Register 069
DMA_RDCRCR070  	.equ	0xf00128c0	; DMA Channel Read Data CRC Register 070
DMA_RDCRCR071  	.equ	0xf00128e0	; DMA Channel Read Data CRC Register 071
DMA_RDCRCR072  	.equ	0xf0012900	; DMA Channel Read Data CRC Register 072
DMA_RDCRCR073  	.equ	0xf0012920	; DMA Channel Read Data CRC Register 073
DMA_RDCRCR074  	.equ	0xf0012940	; DMA Channel Read Data CRC Register 074
DMA_RDCRCR075  	.equ	0xf0012960	; DMA Channel Read Data CRC Register 075
DMA_RDCRCR076  	.equ	0xf0012980	; DMA Channel Read Data CRC Register 076
DMA_RDCRCR077  	.equ	0xf00129a0	; DMA Channel Read Data CRC Register 077
DMA_RDCRCR078  	.equ	0xf00129c0	; DMA Channel Read Data CRC Register 078
DMA_RDCRCR079  	.equ	0xf00129e0	; DMA Channel Read Data CRC Register 079
DMA_RDCRCR080  	.equ	0xf0012a00	; DMA Channel Read Data CRC Register 080
DMA_RDCRCR081  	.equ	0xf0012a20	; DMA Channel Read Data CRC Register 081
DMA_RDCRCR082  	.equ	0xf0012a40	; DMA Channel Read Data CRC Register 082
DMA_RDCRCR083  	.equ	0xf0012a60	; DMA Channel Read Data CRC Register 083
DMA_RDCRCR084  	.equ	0xf0012a80	; DMA Channel Read Data CRC Register 084
DMA_RDCRCR085  	.equ	0xf0012aa0	; DMA Channel Read Data CRC Register 085
DMA_RDCRCR086  	.equ	0xf0012ac0	; DMA Channel Read Data CRC Register 086
DMA_RDCRCR087  	.equ	0xf0012ae0	; DMA Channel Read Data CRC Register 087
DMA_RDCRCR088  	.equ	0xf0012b00	; DMA Channel Read Data CRC Register 088
DMA_RDCRCR089  	.equ	0xf0012b20	; DMA Channel Read Data CRC Register 089
DMA_RDCRCR090  	.equ	0xf0012b40	; DMA Channel Read Data CRC Register 090
DMA_RDCRCR091  	.equ	0xf0012b60	; DMA Channel Read Data CRC Register 091
DMA_RDCRCR092  	.equ	0xf0012b80	; DMA Channel Read Data CRC Register 092
DMA_RDCRCR093  	.equ	0xf0012ba0	; DMA Channel Read Data CRC Register 093
DMA_RDCRCR094  	.equ	0xf0012bc0	; DMA Channel Read Data CRC Register 094
DMA_RDCRCR095  	.equ	0xf0012be0	; DMA Channel Read Data CRC Register 095
DMA_RDCRCR096  	.equ	0xf0012c00	; DMA Channel Read Data CRC Register 096
DMA_RDCRCR097  	.equ	0xf0012c20	; DMA Channel Read Data CRC Register 097
DMA_RDCRCR098  	.equ	0xf0012c40	; DMA Channel Read Data CRC Register 098
DMA_RDCRCR099  	.equ	0xf0012c60	; DMA Channel Read Data CRC Register 099
DMA_RDCRCR100  	.equ	0xf0012c80	; DMA Channel Read Data CRC Register 100
DMA_RDCRCR101  	.equ	0xf0012ca0	; DMA Channel Read Data CRC Register 101
DMA_RDCRCR102  	.equ	0xf0012cc0	; DMA Channel Read Data CRC Register 102
DMA_RDCRCR103  	.equ	0xf0012ce0	; DMA Channel Read Data CRC Register 103
DMA_RDCRCR104  	.equ	0xf0012d00	; DMA Channel Read Data CRC Register 104
DMA_RDCRCR105  	.equ	0xf0012d20	; DMA Channel Read Data CRC Register 105
DMA_RDCRCR106  	.equ	0xf0012d40	; DMA Channel Read Data CRC Register 106
DMA_RDCRCR107  	.equ	0xf0012d60	; DMA Channel Read Data CRC Register 107
DMA_RDCRCR108  	.equ	0xf0012d80	; DMA Channel Read Data CRC Register 108
DMA_RDCRCR109  	.equ	0xf0012da0	; DMA Channel Read Data CRC Register 109
DMA_RDCRCR110  	.equ	0xf0012dc0	; DMA Channel Read Data CRC Register 110
DMA_RDCRCR111  	.equ	0xf0012de0	; DMA Channel Read Data CRC Register 111
DMA_RDCRCR112  	.equ	0xf0012e00	; DMA Channel Read Data CRC Register 112
DMA_RDCRCR113  	.equ	0xf0012e20	; DMA Channel Read Data CRC Register 113
DMA_RDCRCR114  	.equ	0xf0012e40	; DMA Channel Read Data CRC Register 114
DMA_RDCRCR115  	.equ	0xf0012e60	; DMA Channel Read Data CRC Register 115
DMA_RDCRCR116  	.equ	0xf0012e80	; DMA Channel Read Data CRC Register 116
DMA_RDCRCR117  	.equ	0xf0012ea0	; DMA Channel Read Data CRC Register 117
DMA_RDCRCR118  	.equ	0xf0012ec0	; DMA Channel Read Data CRC Register 118
DMA_RDCRCR119  	.equ	0xf0012ee0	; DMA Channel Read Data CRC Register 119
DMA_RDCRCR120  	.equ	0xf0012f00	; DMA Channel Read Data CRC Register 120
DMA_RDCRCR121  	.equ	0xf0012f20	; DMA Channel Read Data CRC Register 121
DMA_RDCRCR122  	.equ	0xf0012f40	; DMA Channel Read Data CRC Register 122
DMA_RDCRCR123  	.equ	0xf0012f60	; DMA Channel Read Data CRC Register 123
DMA_RDCRCR124  	.equ	0xf0012f80	; DMA Channel Read Data CRC Register 124
DMA_RDCRCR125  	.equ	0xf0012fa0	; DMA Channel Read Data CRC Register 125
DMA_RDCRCR126  	.equ	0xf0012fc0	; DMA Channel Read Data CRC Register 126
DMA_RDCRCR127  	.equ	0xf0012fe0	; DMA Channel Read Data CRC Register 127
DMA_SADR000    	.equ	0xf0012008	; DMA Channel Source Address Register 000
DMA_SADR001    	.equ	0xf0012028	; DMA Channel Source Address Register 001
DMA_SADR002    	.equ	0xf0012048	; DMA Channel Source Address Register 002
DMA_SADR003    	.equ	0xf0012068	; DMA Channel Source Address Register 003
DMA_SADR004    	.equ	0xf0012088	; DMA Channel Source Address Register 004
DMA_SADR005    	.equ	0xf00120a8	; DMA Channel Source Address Register 005
DMA_SADR006    	.equ	0xf00120c8	; DMA Channel Source Address Register 006
DMA_SADR007    	.equ	0xf00120e8	; DMA Channel Source Address Register 007
DMA_SADR008    	.equ	0xf0012108	; DMA Channel Source Address Register 008
DMA_SADR009    	.equ	0xf0012128	; DMA Channel Source Address Register 009
DMA_SADR010    	.equ	0xf0012148	; DMA Channel Source Address Register 010
DMA_SADR011    	.equ	0xf0012168	; DMA Channel Source Address Register 011
DMA_SADR012    	.equ	0xf0012188	; DMA Channel Source Address Register 012
DMA_SADR013    	.equ	0xf00121a8	; DMA Channel Source Address Register 013
DMA_SADR014    	.equ	0xf00121c8	; DMA Channel Source Address Register 014
DMA_SADR015    	.equ	0xf00121e8	; DMA Channel Source Address Register 015
DMA_SADR016    	.equ	0xf0012208	; DMA Channel Source Address Register 016
DMA_SADR017    	.equ	0xf0012228	; DMA Channel Source Address Register 017
DMA_SADR018    	.equ	0xf0012248	; DMA Channel Source Address Register 018
DMA_SADR019    	.equ	0xf0012268	; DMA Channel Source Address Register 019
DMA_SADR020    	.equ	0xf0012288	; DMA Channel Source Address Register 020
DMA_SADR021    	.equ	0xf00122a8	; DMA Channel Source Address Register 021
DMA_SADR022    	.equ	0xf00122c8	; DMA Channel Source Address Register 022
DMA_SADR023    	.equ	0xf00122e8	; DMA Channel Source Address Register 023
DMA_SADR024    	.equ	0xf0012308	; DMA Channel Source Address Register 024
DMA_SADR025    	.equ	0xf0012328	; DMA Channel Source Address Register 025
DMA_SADR026    	.equ	0xf0012348	; DMA Channel Source Address Register 026
DMA_SADR027    	.equ	0xf0012368	; DMA Channel Source Address Register 027
DMA_SADR028    	.equ	0xf0012388	; DMA Channel Source Address Register 028
DMA_SADR029    	.equ	0xf00123a8	; DMA Channel Source Address Register 029
DMA_SADR030    	.equ	0xf00123c8	; DMA Channel Source Address Register 030
DMA_SADR031    	.equ	0xf00123e8	; DMA Channel Source Address Register 031
DMA_SADR032    	.equ	0xf0012408	; DMA Channel Source Address Register 032
DMA_SADR033    	.equ	0xf0012428	; DMA Channel Source Address Register 033
DMA_SADR034    	.equ	0xf0012448	; DMA Channel Source Address Register 034
DMA_SADR035    	.equ	0xf0012468	; DMA Channel Source Address Register 035
DMA_SADR036    	.equ	0xf0012488	; DMA Channel Source Address Register 036
DMA_SADR037    	.equ	0xf00124a8	; DMA Channel Source Address Register 037
DMA_SADR038    	.equ	0xf00124c8	; DMA Channel Source Address Register 038
DMA_SADR039    	.equ	0xf00124e8	; DMA Channel Source Address Register 039
DMA_SADR040    	.equ	0xf0012508	; DMA Channel Source Address Register 040
DMA_SADR041    	.equ	0xf0012528	; DMA Channel Source Address Register 041
DMA_SADR042    	.equ	0xf0012548	; DMA Channel Source Address Register 042
DMA_SADR043    	.equ	0xf0012568	; DMA Channel Source Address Register 043
DMA_SADR044    	.equ	0xf0012588	; DMA Channel Source Address Register 044
DMA_SADR045    	.equ	0xf00125a8	; DMA Channel Source Address Register 045
DMA_SADR046    	.equ	0xf00125c8	; DMA Channel Source Address Register 046
DMA_SADR047    	.equ	0xf00125e8	; DMA Channel Source Address Register 047
DMA_SADR048    	.equ	0xf0012608	; DMA Channel Source Address Register 048
DMA_SADR049    	.equ	0xf0012628	; DMA Channel Source Address Register 049
DMA_SADR050    	.equ	0xf0012648	; DMA Channel Source Address Register 050
DMA_SADR051    	.equ	0xf0012668	; DMA Channel Source Address Register 051
DMA_SADR052    	.equ	0xf0012688	; DMA Channel Source Address Register 052
DMA_SADR053    	.equ	0xf00126a8	; DMA Channel Source Address Register 053
DMA_SADR054    	.equ	0xf00126c8	; DMA Channel Source Address Register 054
DMA_SADR055    	.equ	0xf00126e8	; DMA Channel Source Address Register 055
DMA_SADR056    	.equ	0xf0012708	; DMA Channel Source Address Register 056
DMA_SADR057    	.equ	0xf0012728	; DMA Channel Source Address Register 057
DMA_SADR058    	.equ	0xf0012748	; DMA Channel Source Address Register 058
DMA_SADR059    	.equ	0xf0012768	; DMA Channel Source Address Register 059
DMA_SADR060    	.equ	0xf0012788	; DMA Channel Source Address Register 060
DMA_SADR061    	.equ	0xf00127a8	; DMA Channel Source Address Register 061
DMA_SADR062    	.equ	0xf00127c8	; DMA Channel Source Address Register 062
DMA_SADR063    	.equ	0xf00127e8	; DMA Channel Source Address Register 063
DMA_SADR064    	.equ	0xf0012808	; DMA Channel Source Address Register 064
DMA_SADR065    	.equ	0xf0012828	; DMA Channel Source Address Register 065
DMA_SADR066    	.equ	0xf0012848	; DMA Channel Source Address Register 066
DMA_SADR067    	.equ	0xf0012868	; DMA Channel Source Address Register 067
DMA_SADR068    	.equ	0xf0012888	; DMA Channel Source Address Register 068
DMA_SADR069    	.equ	0xf00128a8	; DMA Channel Source Address Register 069
DMA_SADR070    	.equ	0xf00128c8	; DMA Channel Source Address Register 070
DMA_SADR071    	.equ	0xf00128e8	; DMA Channel Source Address Register 071
DMA_SADR072    	.equ	0xf0012908	; DMA Channel Source Address Register 072
DMA_SADR073    	.equ	0xf0012928	; DMA Channel Source Address Register 073
DMA_SADR074    	.equ	0xf0012948	; DMA Channel Source Address Register 074
DMA_SADR075    	.equ	0xf0012968	; DMA Channel Source Address Register 075
DMA_SADR076    	.equ	0xf0012988	; DMA Channel Source Address Register 076
DMA_SADR077    	.equ	0xf00129a8	; DMA Channel Source Address Register 077
DMA_SADR078    	.equ	0xf00129c8	; DMA Channel Source Address Register 078
DMA_SADR079    	.equ	0xf00129e8	; DMA Channel Source Address Register 079
DMA_SADR080    	.equ	0xf0012a08	; DMA Channel Source Address Register 080
DMA_SADR081    	.equ	0xf0012a28	; DMA Channel Source Address Register 081
DMA_SADR082    	.equ	0xf0012a48	; DMA Channel Source Address Register 082
DMA_SADR083    	.equ	0xf0012a68	; DMA Channel Source Address Register 083
DMA_SADR084    	.equ	0xf0012a88	; DMA Channel Source Address Register 084
DMA_SADR085    	.equ	0xf0012aa8	; DMA Channel Source Address Register 085
DMA_SADR086    	.equ	0xf0012ac8	; DMA Channel Source Address Register 086
DMA_SADR087    	.equ	0xf0012ae8	; DMA Channel Source Address Register 087
DMA_SADR088    	.equ	0xf0012b08	; DMA Channel Source Address Register 088
DMA_SADR089    	.equ	0xf0012b28	; DMA Channel Source Address Register 089
DMA_SADR090    	.equ	0xf0012b48	; DMA Channel Source Address Register 090
DMA_SADR091    	.equ	0xf0012b68	; DMA Channel Source Address Register 091
DMA_SADR092    	.equ	0xf0012b88	; DMA Channel Source Address Register 092
DMA_SADR093    	.equ	0xf0012ba8	; DMA Channel Source Address Register 093
DMA_SADR094    	.equ	0xf0012bc8	; DMA Channel Source Address Register 094
DMA_SADR095    	.equ	0xf0012be8	; DMA Channel Source Address Register 095
DMA_SADR096    	.equ	0xf0012c08	; DMA Channel Source Address Register 096
DMA_SADR097    	.equ	0xf0012c28	; DMA Channel Source Address Register 097
DMA_SADR098    	.equ	0xf0012c48	; DMA Channel Source Address Register 098
DMA_SADR099    	.equ	0xf0012c68	; DMA Channel Source Address Register 099
DMA_SADR100    	.equ	0xf0012c88	; DMA Channel Source Address Register 100
DMA_SADR101    	.equ	0xf0012ca8	; DMA Channel Source Address Register 101
DMA_SADR102    	.equ	0xf0012cc8	; DMA Channel Source Address Register 102
DMA_SADR103    	.equ	0xf0012ce8	; DMA Channel Source Address Register 103
DMA_SADR104    	.equ	0xf0012d08	; DMA Channel Source Address Register 104
DMA_SADR105    	.equ	0xf0012d28	; DMA Channel Source Address Register 105
DMA_SADR106    	.equ	0xf0012d48	; DMA Channel Source Address Register 106
DMA_SADR107    	.equ	0xf0012d68	; DMA Channel Source Address Register 107
DMA_SADR108    	.equ	0xf0012d88	; DMA Channel Source Address Register 108
DMA_SADR109    	.equ	0xf0012da8	; DMA Channel Source Address Register 109
DMA_SADR110    	.equ	0xf0012dc8	; DMA Channel Source Address Register 110
DMA_SADR111    	.equ	0xf0012de8	; DMA Channel Source Address Register 111
DMA_SADR112    	.equ	0xf0012e08	; DMA Channel Source Address Register 112
DMA_SADR113    	.equ	0xf0012e28	; DMA Channel Source Address Register 113
DMA_SADR114    	.equ	0xf0012e48	; DMA Channel Source Address Register 114
DMA_SADR115    	.equ	0xf0012e68	; DMA Channel Source Address Register 115
DMA_SADR116    	.equ	0xf0012e88	; DMA Channel Source Address Register 116
DMA_SADR117    	.equ	0xf0012ea8	; DMA Channel Source Address Register 117
DMA_SADR118    	.equ	0xf0012ec8	; DMA Channel Source Address Register 118
DMA_SADR119    	.equ	0xf0012ee8	; DMA Channel Source Address Register 119
DMA_SADR120    	.equ	0xf0012f08	; DMA Channel Source Address Register 120
DMA_SADR121    	.equ	0xf0012f28	; DMA Channel Source Address Register 121
DMA_SADR122    	.equ	0xf0012f48	; DMA Channel Source Address Register 122
DMA_SADR123    	.equ	0xf0012f68	; DMA Channel Source Address Register 123
DMA_SADR124    	.equ	0xf0012f88	; DMA Channel Source Address Register 124
DMA_SADR125    	.equ	0xf0012fa8	; DMA Channel Source Address Register 125
DMA_SADR126    	.equ	0xf0012fc8	; DMA Channel Source Address Register 126
DMA_SADR127    	.equ	0xf0012fe8	; DMA Channel Source Address Register 127
DMA_SDCRCR000  	.equ	0xf0012004	; DMA Channel Source and Destination Address CRC Register 000
DMA_SDCRCR001  	.equ	0xf0012024	; DMA Channel Source and Destination Address CRC Register 001
DMA_SDCRCR002  	.equ	0xf0012044	; DMA Channel Source and Destination Address CRC Register 002
DMA_SDCRCR003  	.equ	0xf0012064	; DMA Channel Source and Destination Address CRC Register 003
DMA_SDCRCR004  	.equ	0xf0012084	; DMA Channel Source and Destination Address CRC Register 004
DMA_SDCRCR005  	.equ	0xf00120a4	; DMA Channel Source and Destination Address CRC Register 005
DMA_SDCRCR006  	.equ	0xf00120c4	; DMA Channel Source and Destination Address CRC Register 006
DMA_SDCRCR007  	.equ	0xf00120e4	; DMA Channel Source and Destination Address CRC Register 007
DMA_SDCRCR008  	.equ	0xf0012104	; DMA Channel Source and Destination Address CRC Register 008
DMA_SDCRCR009  	.equ	0xf0012124	; DMA Channel Source and Destination Address CRC Register 009
DMA_SDCRCR010  	.equ	0xf0012144	; DMA Channel Source and Destination Address CRC Register 010
DMA_SDCRCR011  	.equ	0xf0012164	; DMA Channel Source and Destination Address CRC Register 011
DMA_SDCRCR012  	.equ	0xf0012184	; DMA Channel Source and Destination Address CRC Register 012
DMA_SDCRCR013  	.equ	0xf00121a4	; DMA Channel Source and Destination Address CRC Register 013
DMA_SDCRCR014  	.equ	0xf00121c4	; DMA Channel Source and Destination Address CRC Register 014
DMA_SDCRCR015  	.equ	0xf00121e4	; DMA Channel Source and Destination Address CRC Register 015
DMA_SDCRCR016  	.equ	0xf0012204	; DMA Channel Source and Destination Address CRC Register 016
DMA_SDCRCR017  	.equ	0xf0012224	; DMA Channel Source and Destination Address CRC Register 017
DMA_SDCRCR018  	.equ	0xf0012244	; DMA Channel Source and Destination Address CRC Register 018
DMA_SDCRCR019  	.equ	0xf0012264	; DMA Channel Source and Destination Address CRC Register 019
DMA_SDCRCR020  	.equ	0xf0012284	; DMA Channel Source and Destination Address CRC Register 020
DMA_SDCRCR021  	.equ	0xf00122a4	; DMA Channel Source and Destination Address CRC Register 021
DMA_SDCRCR022  	.equ	0xf00122c4	; DMA Channel Source and Destination Address CRC Register 022
DMA_SDCRCR023  	.equ	0xf00122e4	; DMA Channel Source and Destination Address CRC Register 023
DMA_SDCRCR024  	.equ	0xf0012304	; DMA Channel Source and Destination Address CRC Register 024
DMA_SDCRCR025  	.equ	0xf0012324	; DMA Channel Source and Destination Address CRC Register 025
DMA_SDCRCR026  	.equ	0xf0012344	; DMA Channel Source and Destination Address CRC Register 026
DMA_SDCRCR027  	.equ	0xf0012364	; DMA Channel Source and Destination Address CRC Register 027
DMA_SDCRCR028  	.equ	0xf0012384	; DMA Channel Source and Destination Address CRC Register 028
DMA_SDCRCR029  	.equ	0xf00123a4	; DMA Channel Source and Destination Address CRC Register 029
DMA_SDCRCR030  	.equ	0xf00123c4	; DMA Channel Source and Destination Address CRC Register 030
DMA_SDCRCR031  	.equ	0xf00123e4	; DMA Channel Source and Destination Address CRC Register 031
DMA_SDCRCR032  	.equ	0xf0012404	; DMA Channel Source and Destination Address CRC Register 032
DMA_SDCRCR033  	.equ	0xf0012424	; DMA Channel Source and Destination Address CRC Register 033
DMA_SDCRCR034  	.equ	0xf0012444	; DMA Channel Source and Destination Address CRC Register 034
DMA_SDCRCR035  	.equ	0xf0012464	; DMA Channel Source and Destination Address CRC Register 035
DMA_SDCRCR036  	.equ	0xf0012484	; DMA Channel Source and Destination Address CRC Register 036
DMA_SDCRCR037  	.equ	0xf00124a4	; DMA Channel Source and Destination Address CRC Register 037
DMA_SDCRCR038  	.equ	0xf00124c4	; DMA Channel Source and Destination Address CRC Register 038
DMA_SDCRCR039  	.equ	0xf00124e4	; DMA Channel Source and Destination Address CRC Register 039
DMA_SDCRCR040  	.equ	0xf0012504	; DMA Channel Source and Destination Address CRC Register 040
DMA_SDCRCR041  	.equ	0xf0012524	; DMA Channel Source and Destination Address CRC Register 041
DMA_SDCRCR042  	.equ	0xf0012544	; DMA Channel Source and Destination Address CRC Register 042
DMA_SDCRCR043  	.equ	0xf0012564	; DMA Channel Source and Destination Address CRC Register 043
DMA_SDCRCR044  	.equ	0xf0012584	; DMA Channel Source and Destination Address CRC Register 044
DMA_SDCRCR045  	.equ	0xf00125a4	; DMA Channel Source and Destination Address CRC Register 045
DMA_SDCRCR046  	.equ	0xf00125c4	; DMA Channel Source and Destination Address CRC Register 046
DMA_SDCRCR047  	.equ	0xf00125e4	; DMA Channel Source and Destination Address CRC Register 047
DMA_SDCRCR048  	.equ	0xf0012604	; DMA Channel Source and Destination Address CRC Register 048
DMA_SDCRCR049  	.equ	0xf0012624	; DMA Channel Source and Destination Address CRC Register 049
DMA_SDCRCR050  	.equ	0xf0012644	; DMA Channel Source and Destination Address CRC Register 050
DMA_SDCRCR051  	.equ	0xf0012664	; DMA Channel Source and Destination Address CRC Register 051
DMA_SDCRCR052  	.equ	0xf0012684	; DMA Channel Source and Destination Address CRC Register 052
DMA_SDCRCR053  	.equ	0xf00126a4	; DMA Channel Source and Destination Address CRC Register 053
DMA_SDCRCR054  	.equ	0xf00126c4	; DMA Channel Source and Destination Address CRC Register 054
DMA_SDCRCR055  	.equ	0xf00126e4	; DMA Channel Source and Destination Address CRC Register 055
DMA_SDCRCR056  	.equ	0xf0012704	; DMA Channel Source and Destination Address CRC Register 056
DMA_SDCRCR057  	.equ	0xf0012724	; DMA Channel Source and Destination Address CRC Register 057
DMA_SDCRCR058  	.equ	0xf0012744	; DMA Channel Source and Destination Address CRC Register 058
DMA_SDCRCR059  	.equ	0xf0012764	; DMA Channel Source and Destination Address CRC Register 059
DMA_SDCRCR060  	.equ	0xf0012784	; DMA Channel Source and Destination Address CRC Register 060
DMA_SDCRCR061  	.equ	0xf00127a4	; DMA Channel Source and Destination Address CRC Register 061
DMA_SDCRCR062  	.equ	0xf00127c4	; DMA Channel Source and Destination Address CRC Register 062
DMA_SDCRCR063  	.equ	0xf00127e4	; DMA Channel Source and Destination Address CRC Register 063
DMA_SDCRCR064  	.equ	0xf0012804	; DMA Channel Source and Destination Address CRC Register 064
DMA_SDCRCR065  	.equ	0xf0012824	; DMA Channel Source and Destination Address CRC Register 065
DMA_SDCRCR066  	.equ	0xf0012844	; DMA Channel Source and Destination Address CRC Register 066
DMA_SDCRCR067  	.equ	0xf0012864	; DMA Channel Source and Destination Address CRC Register 067
DMA_SDCRCR068  	.equ	0xf0012884	; DMA Channel Source and Destination Address CRC Register 068
DMA_SDCRCR069  	.equ	0xf00128a4	; DMA Channel Source and Destination Address CRC Register 069
DMA_SDCRCR070  	.equ	0xf00128c4	; DMA Channel Source and Destination Address CRC Register 070
DMA_SDCRCR071  	.equ	0xf00128e4	; DMA Channel Source and Destination Address CRC Register 071
DMA_SDCRCR072  	.equ	0xf0012904	; DMA Channel Source and Destination Address CRC Register 072
DMA_SDCRCR073  	.equ	0xf0012924	; DMA Channel Source and Destination Address CRC Register 073
DMA_SDCRCR074  	.equ	0xf0012944	; DMA Channel Source and Destination Address CRC Register 074
DMA_SDCRCR075  	.equ	0xf0012964	; DMA Channel Source and Destination Address CRC Register 075
DMA_SDCRCR076  	.equ	0xf0012984	; DMA Channel Source and Destination Address CRC Register 076
DMA_SDCRCR077  	.equ	0xf00129a4	; DMA Channel Source and Destination Address CRC Register 077
DMA_SDCRCR078  	.equ	0xf00129c4	; DMA Channel Source and Destination Address CRC Register 078
DMA_SDCRCR079  	.equ	0xf00129e4	; DMA Channel Source and Destination Address CRC Register 079
DMA_SDCRCR080  	.equ	0xf0012a04	; DMA Channel Source and Destination Address CRC Register 080
DMA_SDCRCR081  	.equ	0xf0012a24	; DMA Channel Source and Destination Address CRC Register 081
DMA_SDCRCR082  	.equ	0xf0012a44	; DMA Channel Source and Destination Address CRC Register 082
DMA_SDCRCR083  	.equ	0xf0012a64	; DMA Channel Source and Destination Address CRC Register 083
DMA_SDCRCR084  	.equ	0xf0012a84	; DMA Channel Source and Destination Address CRC Register 084
DMA_SDCRCR085  	.equ	0xf0012aa4	; DMA Channel Source and Destination Address CRC Register 085
DMA_SDCRCR086  	.equ	0xf0012ac4	; DMA Channel Source and Destination Address CRC Register 086
DMA_SDCRCR087  	.equ	0xf0012ae4	; DMA Channel Source and Destination Address CRC Register 087
DMA_SDCRCR088  	.equ	0xf0012b04	; DMA Channel Source and Destination Address CRC Register 088
DMA_SDCRCR089  	.equ	0xf0012b24	; DMA Channel Source and Destination Address CRC Register 089
DMA_SDCRCR090  	.equ	0xf0012b44	; DMA Channel Source and Destination Address CRC Register 090
DMA_SDCRCR091  	.equ	0xf0012b64	; DMA Channel Source and Destination Address CRC Register 091
DMA_SDCRCR092  	.equ	0xf0012b84	; DMA Channel Source and Destination Address CRC Register 092
DMA_SDCRCR093  	.equ	0xf0012ba4	; DMA Channel Source and Destination Address CRC Register 093
DMA_SDCRCR094  	.equ	0xf0012bc4	; DMA Channel Source and Destination Address CRC Register 094
DMA_SDCRCR095  	.equ	0xf0012be4	; DMA Channel Source and Destination Address CRC Register 095
DMA_SDCRCR096  	.equ	0xf0012c04	; DMA Channel Source and Destination Address CRC Register 096
DMA_SDCRCR097  	.equ	0xf0012c24	; DMA Channel Source and Destination Address CRC Register 097
DMA_SDCRCR098  	.equ	0xf0012c44	; DMA Channel Source and Destination Address CRC Register 098
DMA_SDCRCR099  	.equ	0xf0012c64	; DMA Channel Source and Destination Address CRC Register 099
DMA_SDCRCR100  	.equ	0xf0012c84	; DMA Channel Source and Destination Address CRC Register 100
DMA_SDCRCR101  	.equ	0xf0012ca4	; DMA Channel Source and Destination Address CRC Register 101
DMA_SDCRCR102  	.equ	0xf0012cc4	; DMA Channel Source and Destination Address CRC Register 102
DMA_SDCRCR103  	.equ	0xf0012ce4	; DMA Channel Source and Destination Address CRC Register 103
DMA_SDCRCR104  	.equ	0xf0012d04	; DMA Channel Source and Destination Address CRC Register 104
DMA_SDCRCR105  	.equ	0xf0012d24	; DMA Channel Source and Destination Address CRC Register 105
DMA_SDCRCR106  	.equ	0xf0012d44	; DMA Channel Source and Destination Address CRC Register 106
DMA_SDCRCR107  	.equ	0xf0012d64	; DMA Channel Source and Destination Address CRC Register 107
DMA_SDCRCR108  	.equ	0xf0012d84	; DMA Channel Source and Destination Address CRC Register 108
DMA_SDCRCR109  	.equ	0xf0012da4	; DMA Channel Source and Destination Address CRC Register 109
DMA_SDCRCR110  	.equ	0xf0012dc4	; DMA Channel Source and Destination Address CRC Register 110
DMA_SDCRCR111  	.equ	0xf0012de4	; DMA Channel Source and Destination Address CRC Register 111
DMA_SDCRCR112  	.equ	0xf0012e04	; DMA Channel Source and Destination Address CRC Register 112
DMA_SDCRCR113  	.equ	0xf0012e24	; DMA Channel Source and Destination Address CRC Register 113
DMA_SDCRCR114  	.equ	0xf0012e44	; DMA Channel Source and Destination Address CRC Register 114
DMA_SDCRCR115  	.equ	0xf0012e64	; DMA Channel Source and Destination Address CRC Register 115
DMA_SDCRCR116  	.equ	0xf0012e84	; DMA Channel Source and Destination Address CRC Register 116
DMA_SDCRCR117  	.equ	0xf0012ea4	; DMA Channel Source and Destination Address CRC Register 117
DMA_SDCRCR118  	.equ	0xf0012ec4	; DMA Channel Source and Destination Address CRC Register 118
DMA_SDCRCR119  	.equ	0xf0012ee4	; DMA Channel Source and Destination Address CRC Register 119
DMA_SDCRCR120  	.equ	0xf0012f04	; DMA Channel Source and Destination Address CRC Register 120
DMA_SDCRCR121  	.equ	0xf0012f24	; DMA Channel Source and Destination Address CRC Register 121
DMA_SDCRCR122  	.equ	0xf0012f44	; DMA Channel Source and Destination Address CRC Register 122
DMA_SDCRCR123  	.equ	0xf0012f64	; DMA Channel Source and Destination Address CRC Register 123
DMA_SDCRCR124  	.equ	0xf0012f84	; DMA Channel Source and Destination Address CRC Register 124
DMA_SDCRCR125  	.equ	0xf0012fa4	; DMA Channel Source and Destination Address CRC Register 125
DMA_SDCRCR126  	.equ	0xf0012fc4	; DMA Channel Source and Destination Address CRC Register 126
DMA_SDCRCR127  	.equ	0xf0012fe4	; DMA Channel Source and Destination Address CRC Register 127
DMA_SHADR000   	.equ	0xf0012018	; DMA Channel Shadow Address Register 000
DMA_SHADR001   	.equ	0xf0012038	; DMA Channel Shadow Address Register 001
DMA_SHADR002   	.equ	0xf0012058	; DMA Channel Shadow Address Register 002
DMA_SHADR003   	.equ	0xf0012078	; DMA Channel Shadow Address Register 003
DMA_SHADR004   	.equ	0xf0012098	; DMA Channel Shadow Address Register 004
DMA_SHADR005   	.equ	0xf00120b8	; DMA Channel Shadow Address Register 005
DMA_SHADR006   	.equ	0xf00120d8	; DMA Channel Shadow Address Register 006
DMA_SHADR007   	.equ	0xf00120f8	; DMA Channel Shadow Address Register 007
DMA_SHADR008   	.equ	0xf0012118	; DMA Channel Shadow Address Register 008
DMA_SHADR009   	.equ	0xf0012138	; DMA Channel Shadow Address Register 009
DMA_SHADR010   	.equ	0xf0012158	; DMA Channel Shadow Address Register 010
DMA_SHADR011   	.equ	0xf0012178	; DMA Channel Shadow Address Register 011
DMA_SHADR012   	.equ	0xf0012198	; DMA Channel Shadow Address Register 012
DMA_SHADR013   	.equ	0xf00121b8	; DMA Channel Shadow Address Register 013
DMA_SHADR014   	.equ	0xf00121d8	; DMA Channel Shadow Address Register 014
DMA_SHADR015   	.equ	0xf00121f8	; DMA Channel Shadow Address Register 015
DMA_SHADR016   	.equ	0xf0012218	; DMA Channel Shadow Address Register 016
DMA_SHADR017   	.equ	0xf0012238	; DMA Channel Shadow Address Register 017
DMA_SHADR018   	.equ	0xf0012258	; DMA Channel Shadow Address Register 018
DMA_SHADR019   	.equ	0xf0012278	; DMA Channel Shadow Address Register 019
DMA_SHADR020   	.equ	0xf0012298	; DMA Channel Shadow Address Register 020
DMA_SHADR021   	.equ	0xf00122b8	; DMA Channel Shadow Address Register 021
DMA_SHADR022   	.equ	0xf00122d8	; DMA Channel Shadow Address Register 022
DMA_SHADR023   	.equ	0xf00122f8	; DMA Channel Shadow Address Register 023
DMA_SHADR024   	.equ	0xf0012318	; DMA Channel Shadow Address Register 024
DMA_SHADR025   	.equ	0xf0012338	; DMA Channel Shadow Address Register 025
DMA_SHADR026   	.equ	0xf0012358	; DMA Channel Shadow Address Register 026
DMA_SHADR027   	.equ	0xf0012378	; DMA Channel Shadow Address Register 027
DMA_SHADR028   	.equ	0xf0012398	; DMA Channel Shadow Address Register 028
DMA_SHADR029   	.equ	0xf00123b8	; DMA Channel Shadow Address Register 029
DMA_SHADR030   	.equ	0xf00123d8	; DMA Channel Shadow Address Register 030
DMA_SHADR031   	.equ	0xf00123f8	; DMA Channel Shadow Address Register 031
DMA_SHADR032   	.equ	0xf0012418	; DMA Channel Shadow Address Register 032
DMA_SHADR033   	.equ	0xf0012438	; DMA Channel Shadow Address Register 033
DMA_SHADR034   	.equ	0xf0012458	; DMA Channel Shadow Address Register 034
DMA_SHADR035   	.equ	0xf0012478	; DMA Channel Shadow Address Register 035
DMA_SHADR036   	.equ	0xf0012498	; DMA Channel Shadow Address Register 036
DMA_SHADR037   	.equ	0xf00124b8	; DMA Channel Shadow Address Register 037
DMA_SHADR038   	.equ	0xf00124d8	; DMA Channel Shadow Address Register 038
DMA_SHADR039   	.equ	0xf00124f8	; DMA Channel Shadow Address Register 039
DMA_SHADR040   	.equ	0xf0012518	; DMA Channel Shadow Address Register 040
DMA_SHADR041   	.equ	0xf0012538	; DMA Channel Shadow Address Register 041
DMA_SHADR042   	.equ	0xf0012558	; DMA Channel Shadow Address Register 042
DMA_SHADR043   	.equ	0xf0012578	; DMA Channel Shadow Address Register 043
DMA_SHADR044   	.equ	0xf0012598	; DMA Channel Shadow Address Register 044
DMA_SHADR045   	.equ	0xf00125b8	; DMA Channel Shadow Address Register 045
DMA_SHADR046   	.equ	0xf00125d8	; DMA Channel Shadow Address Register 046
DMA_SHADR047   	.equ	0xf00125f8	; DMA Channel Shadow Address Register 047
DMA_SHADR048   	.equ	0xf0012618	; DMA Channel Shadow Address Register 048
DMA_SHADR049   	.equ	0xf0012638	; DMA Channel Shadow Address Register 049
DMA_SHADR050   	.equ	0xf0012658	; DMA Channel Shadow Address Register 050
DMA_SHADR051   	.equ	0xf0012678	; DMA Channel Shadow Address Register 051
DMA_SHADR052   	.equ	0xf0012698	; DMA Channel Shadow Address Register 052
DMA_SHADR053   	.equ	0xf00126b8	; DMA Channel Shadow Address Register 053
DMA_SHADR054   	.equ	0xf00126d8	; DMA Channel Shadow Address Register 054
DMA_SHADR055   	.equ	0xf00126f8	; DMA Channel Shadow Address Register 055
DMA_SHADR056   	.equ	0xf0012718	; DMA Channel Shadow Address Register 056
DMA_SHADR057   	.equ	0xf0012738	; DMA Channel Shadow Address Register 057
DMA_SHADR058   	.equ	0xf0012758	; DMA Channel Shadow Address Register 058
DMA_SHADR059   	.equ	0xf0012778	; DMA Channel Shadow Address Register 059
DMA_SHADR060   	.equ	0xf0012798	; DMA Channel Shadow Address Register 060
DMA_SHADR061   	.equ	0xf00127b8	; DMA Channel Shadow Address Register 061
DMA_SHADR062   	.equ	0xf00127d8	; DMA Channel Shadow Address Register 062
DMA_SHADR063   	.equ	0xf00127f8	; DMA Channel Shadow Address Register 063
DMA_SHADR064   	.equ	0xf0012818	; DMA Channel Shadow Address Register 064
DMA_SHADR065   	.equ	0xf0012838	; DMA Channel Shadow Address Register 065
DMA_SHADR066   	.equ	0xf0012858	; DMA Channel Shadow Address Register 066
DMA_SHADR067   	.equ	0xf0012878	; DMA Channel Shadow Address Register 067
DMA_SHADR068   	.equ	0xf0012898	; DMA Channel Shadow Address Register 068
DMA_SHADR069   	.equ	0xf00128b8	; DMA Channel Shadow Address Register 069
DMA_SHADR070   	.equ	0xf00128d8	; DMA Channel Shadow Address Register 070
DMA_SHADR071   	.equ	0xf00128f8	; DMA Channel Shadow Address Register 071
DMA_SHADR072   	.equ	0xf0012918	; DMA Channel Shadow Address Register 072
DMA_SHADR073   	.equ	0xf0012938	; DMA Channel Shadow Address Register 073
DMA_SHADR074   	.equ	0xf0012958	; DMA Channel Shadow Address Register 074
DMA_SHADR075   	.equ	0xf0012978	; DMA Channel Shadow Address Register 075
DMA_SHADR076   	.equ	0xf0012998	; DMA Channel Shadow Address Register 076
DMA_SHADR077   	.equ	0xf00129b8	; DMA Channel Shadow Address Register 077
DMA_SHADR078   	.equ	0xf00129d8	; DMA Channel Shadow Address Register 078
DMA_SHADR079   	.equ	0xf00129f8	; DMA Channel Shadow Address Register 079
DMA_SHADR080   	.equ	0xf0012a18	; DMA Channel Shadow Address Register 080
DMA_SHADR081   	.equ	0xf0012a38	; DMA Channel Shadow Address Register 081
DMA_SHADR082   	.equ	0xf0012a58	; DMA Channel Shadow Address Register 082
DMA_SHADR083   	.equ	0xf0012a78	; DMA Channel Shadow Address Register 083
DMA_SHADR084   	.equ	0xf0012a98	; DMA Channel Shadow Address Register 084
DMA_SHADR085   	.equ	0xf0012ab8	; DMA Channel Shadow Address Register 085
DMA_SHADR086   	.equ	0xf0012ad8	; DMA Channel Shadow Address Register 086
DMA_SHADR087   	.equ	0xf0012af8	; DMA Channel Shadow Address Register 087
DMA_SHADR088   	.equ	0xf0012b18	; DMA Channel Shadow Address Register 088
DMA_SHADR089   	.equ	0xf0012b38	; DMA Channel Shadow Address Register 089
DMA_SHADR090   	.equ	0xf0012b58	; DMA Channel Shadow Address Register 090
DMA_SHADR091   	.equ	0xf0012b78	; DMA Channel Shadow Address Register 091
DMA_SHADR092   	.equ	0xf0012b98	; DMA Channel Shadow Address Register 092
DMA_SHADR093   	.equ	0xf0012bb8	; DMA Channel Shadow Address Register 093
DMA_SHADR094   	.equ	0xf0012bd8	; DMA Channel Shadow Address Register 094
DMA_SHADR095   	.equ	0xf0012bf8	; DMA Channel Shadow Address Register 095
DMA_SHADR096   	.equ	0xf0012c18	; DMA Channel Shadow Address Register 096
DMA_SHADR097   	.equ	0xf0012c38	; DMA Channel Shadow Address Register 097
DMA_SHADR098   	.equ	0xf0012c58	; DMA Channel Shadow Address Register 098
DMA_SHADR099   	.equ	0xf0012c78	; DMA Channel Shadow Address Register 099
DMA_SHADR100   	.equ	0xf0012c98	; DMA Channel Shadow Address Register 100
DMA_SHADR101   	.equ	0xf0012cb8	; DMA Channel Shadow Address Register 101
DMA_SHADR102   	.equ	0xf0012cd8	; DMA Channel Shadow Address Register 102
DMA_SHADR103   	.equ	0xf0012cf8	; DMA Channel Shadow Address Register 103
DMA_SHADR104   	.equ	0xf0012d18	; DMA Channel Shadow Address Register 104
DMA_SHADR105   	.equ	0xf0012d38	; DMA Channel Shadow Address Register 105
DMA_SHADR106   	.equ	0xf0012d58	; DMA Channel Shadow Address Register 106
DMA_SHADR107   	.equ	0xf0012d78	; DMA Channel Shadow Address Register 107
DMA_SHADR108   	.equ	0xf0012d98	; DMA Channel Shadow Address Register 108
DMA_SHADR109   	.equ	0xf0012db8	; DMA Channel Shadow Address Register 109
DMA_SHADR110   	.equ	0xf0012dd8	; DMA Channel Shadow Address Register 110
DMA_SHADR111   	.equ	0xf0012df8	; DMA Channel Shadow Address Register 111
DMA_SHADR112   	.equ	0xf0012e18	; DMA Channel Shadow Address Register 112
DMA_SHADR113   	.equ	0xf0012e38	; DMA Channel Shadow Address Register 113
DMA_SHADR114   	.equ	0xf0012e58	; DMA Channel Shadow Address Register 114
DMA_SHADR115   	.equ	0xf0012e78	; DMA Channel Shadow Address Register 115
DMA_SHADR116   	.equ	0xf0012e98	; DMA Channel Shadow Address Register 116
DMA_SHADR117   	.equ	0xf0012eb8	; DMA Channel Shadow Address Register 117
DMA_SHADR118   	.equ	0xf0012ed8	; DMA Channel Shadow Address Register 118
DMA_SHADR119   	.equ	0xf0012ef8	; DMA Channel Shadow Address Register 119
DMA_SHADR120   	.equ	0xf0012f18	; DMA Channel Shadow Address Register 120
DMA_SHADR121   	.equ	0xf0012f38	; DMA Channel Shadow Address Register 121
DMA_SHADR122   	.equ	0xf0012f58	; DMA Channel Shadow Address Register 122
DMA_SHADR123   	.equ	0xf0012f78	; DMA Channel Shadow Address Register 123
DMA_SHADR124   	.equ	0xf0012f98	; DMA Channel Shadow Address Register 124
DMA_SHADR125   	.equ	0xf0012fb8	; DMA Channel Shadow Address Register 125
DMA_SHADR126   	.equ	0xf0012fd8	; DMA Channel Shadow Address Register 126
DMA_SHADR127   	.equ	0xf0012ff8	; DMA Channel Shadow Address Register 127
DMA_SUSACR000  	.equ	0xf0011c00	; DMA Suspend Acknowledge Register 000
DMA_SUSACR001  	.equ	0xf0011c04	; DMA Suspend Acknowledge Register 001
DMA_SUSACR002  	.equ	0xf0011c08	; DMA Suspend Acknowledge Register 002
DMA_SUSACR003  	.equ	0xf0011c0c	; DMA Suspend Acknowledge Register 003
DMA_SUSACR004  	.equ	0xf0011c10	; DMA Suspend Acknowledge Register 004
DMA_SUSACR005  	.equ	0xf0011c14	; DMA Suspend Acknowledge Register 005
DMA_SUSACR006  	.equ	0xf0011c18	; DMA Suspend Acknowledge Register 006
DMA_SUSACR007  	.equ	0xf0011c1c	; DMA Suspend Acknowledge Register 007
DMA_SUSACR008  	.equ	0xf0011c20	; DMA Suspend Acknowledge Register 008
DMA_SUSACR009  	.equ	0xf0011c24	; DMA Suspend Acknowledge Register 009
DMA_SUSACR010  	.equ	0xf0011c28	; DMA Suspend Acknowledge Register 010
DMA_SUSACR011  	.equ	0xf0011c2c	; DMA Suspend Acknowledge Register 011
DMA_SUSACR012  	.equ	0xf0011c30	; DMA Suspend Acknowledge Register 012
DMA_SUSACR013  	.equ	0xf0011c34	; DMA Suspend Acknowledge Register 013
DMA_SUSACR014  	.equ	0xf0011c38	; DMA Suspend Acknowledge Register 014
DMA_SUSACR015  	.equ	0xf0011c3c	; DMA Suspend Acknowledge Register 015
DMA_SUSACR016  	.equ	0xf0011c40	; DMA Suspend Acknowledge Register 016
DMA_SUSACR017  	.equ	0xf0011c44	; DMA Suspend Acknowledge Register 017
DMA_SUSACR018  	.equ	0xf0011c48	; DMA Suspend Acknowledge Register 018
DMA_SUSACR019  	.equ	0xf0011c4c	; DMA Suspend Acknowledge Register 019
DMA_SUSACR020  	.equ	0xf0011c50	; DMA Suspend Acknowledge Register 020
DMA_SUSACR021  	.equ	0xf0011c54	; DMA Suspend Acknowledge Register 021
DMA_SUSACR022  	.equ	0xf0011c58	; DMA Suspend Acknowledge Register 022
DMA_SUSACR023  	.equ	0xf0011c5c	; DMA Suspend Acknowledge Register 023
DMA_SUSACR024  	.equ	0xf0011c60	; DMA Suspend Acknowledge Register 024
DMA_SUSACR025  	.equ	0xf0011c64	; DMA Suspend Acknowledge Register 025
DMA_SUSACR026  	.equ	0xf0011c68	; DMA Suspend Acknowledge Register 026
DMA_SUSACR027  	.equ	0xf0011c6c	; DMA Suspend Acknowledge Register 027
DMA_SUSACR028  	.equ	0xf0011c70	; DMA Suspend Acknowledge Register 028
DMA_SUSACR029  	.equ	0xf0011c74	; DMA Suspend Acknowledge Register 029
DMA_SUSACR030  	.equ	0xf0011c78	; DMA Suspend Acknowledge Register 030
DMA_SUSACR031  	.equ	0xf0011c7c	; DMA Suspend Acknowledge Register 031
DMA_SUSACR032  	.equ	0xf0011c80	; DMA Suspend Acknowledge Register 032
DMA_SUSACR033  	.equ	0xf0011c84	; DMA Suspend Acknowledge Register 033
DMA_SUSACR034  	.equ	0xf0011c88	; DMA Suspend Acknowledge Register 034
DMA_SUSACR035  	.equ	0xf0011c8c	; DMA Suspend Acknowledge Register 035
DMA_SUSACR036  	.equ	0xf0011c90	; DMA Suspend Acknowledge Register 036
DMA_SUSACR037  	.equ	0xf0011c94	; DMA Suspend Acknowledge Register 037
DMA_SUSACR038  	.equ	0xf0011c98	; DMA Suspend Acknowledge Register 038
DMA_SUSACR039  	.equ	0xf0011c9c	; DMA Suspend Acknowledge Register 039
DMA_SUSACR040  	.equ	0xf0011ca0	; DMA Suspend Acknowledge Register 040
DMA_SUSACR041  	.equ	0xf0011ca4	; DMA Suspend Acknowledge Register 041
DMA_SUSACR042  	.equ	0xf0011ca8	; DMA Suspend Acknowledge Register 042
DMA_SUSACR043  	.equ	0xf0011cac	; DMA Suspend Acknowledge Register 043
DMA_SUSACR044  	.equ	0xf0011cb0	; DMA Suspend Acknowledge Register 044
DMA_SUSACR045  	.equ	0xf0011cb4	; DMA Suspend Acknowledge Register 045
DMA_SUSACR046  	.equ	0xf0011cb8	; DMA Suspend Acknowledge Register 046
DMA_SUSACR047  	.equ	0xf0011cbc	; DMA Suspend Acknowledge Register 047
DMA_SUSACR048  	.equ	0xf0011cc0	; DMA Suspend Acknowledge Register 048
DMA_SUSACR049  	.equ	0xf0011cc4	; DMA Suspend Acknowledge Register 049
DMA_SUSACR050  	.equ	0xf0011cc8	; DMA Suspend Acknowledge Register 050
DMA_SUSACR051  	.equ	0xf0011ccc	; DMA Suspend Acknowledge Register 051
DMA_SUSACR052  	.equ	0xf0011cd0	; DMA Suspend Acknowledge Register 052
DMA_SUSACR053  	.equ	0xf0011cd4	; DMA Suspend Acknowledge Register 053
DMA_SUSACR054  	.equ	0xf0011cd8	; DMA Suspend Acknowledge Register 054
DMA_SUSACR055  	.equ	0xf0011cdc	; DMA Suspend Acknowledge Register 055
DMA_SUSACR056  	.equ	0xf0011ce0	; DMA Suspend Acknowledge Register 056
DMA_SUSACR057  	.equ	0xf0011ce4	; DMA Suspend Acknowledge Register 057
DMA_SUSACR058  	.equ	0xf0011ce8	; DMA Suspend Acknowledge Register 058
DMA_SUSACR059  	.equ	0xf0011cec	; DMA Suspend Acknowledge Register 059
DMA_SUSACR060  	.equ	0xf0011cf0	; DMA Suspend Acknowledge Register 060
DMA_SUSACR061  	.equ	0xf0011cf4	; DMA Suspend Acknowledge Register 061
DMA_SUSACR062  	.equ	0xf0011cf8	; DMA Suspend Acknowledge Register 062
DMA_SUSACR063  	.equ	0xf0011cfc	; DMA Suspend Acknowledge Register 063
DMA_SUSACR064  	.equ	0xf0011d00	; DMA Suspend Acknowledge Register 064
DMA_SUSACR065  	.equ	0xf0011d04	; DMA Suspend Acknowledge Register 065
DMA_SUSACR066  	.equ	0xf0011d08	; DMA Suspend Acknowledge Register 066
DMA_SUSACR067  	.equ	0xf0011d0c	; DMA Suspend Acknowledge Register 067
DMA_SUSACR068  	.equ	0xf0011d10	; DMA Suspend Acknowledge Register 068
DMA_SUSACR069  	.equ	0xf0011d14	; DMA Suspend Acknowledge Register 069
DMA_SUSACR070  	.equ	0xf0011d18	; DMA Suspend Acknowledge Register 070
DMA_SUSACR071  	.equ	0xf0011d1c	; DMA Suspend Acknowledge Register 071
DMA_SUSACR072  	.equ	0xf0011d20	; DMA Suspend Acknowledge Register 072
DMA_SUSACR073  	.equ	0xf0011d24	; DMA Suspend Acknowledge Register 073
DMA_SUSACR074  	.equ	0xf0011d28	; DMA Suspend Acknowledge Register 074
DMA_SUSACR075  	.equ	0xf0011d2c	; DMA Suspend Acknowledge Register 075
DMA_SUSACR076  	.equ	0xf0011d30	; DMA Suspend Acknowledge Register 076
DMA_SUSACR077  	.equ	0xf0011d34	; DMA Suspend Acknowledge Register 077
DMA_SUSACR078  	.equ	0xf0011d38	; DMA Suspend Acknowledge Register 078
DMA_SUSACR079  	.equ	0xf0011d3c	; DMA Suspend Acknowledge Register 079
DMA_SUSACR080  	.equ	0xf0011d40	; DMA Suspend Acknowledge Register 080
DMA_SUSACR081  	.equ	0xf0011d44	; DMA Suspend Acknowledge Register 081
DMA_SUSACR082  	.equ	0xf0011d48	; DMA Suspend Acknowledge Register 082
DMA_SUSACR083  	.equ	0xf0011d4c	; DMA Suspend Acknowledge Register 083
DMA_SUSACR084  	.equ	0xf0011d50	; DMA Suspend Acknowledge Register 084
DMA_SUSACR085  	.equ	0xf0011d54	; DMA Suspend Acknowledge Register 085
DMA_SUSACR086  	.equ	0xf0011d58	; DMA Suspend Acknowledge Register 086
DMA_SUSACR087  	.equ	0xf0011d5c	; DMA Suspend Acknowledge Register 087
DMA_SUSACR088  	.equ	0xf0011d60	; DMA Suspend Acknowledge Register 088
DMA_SUSACR089  	.equ	0xf0011d64	; DMA Suspend Acknowledge Register 089
DMA_SUSACR090  	.equ	0xf0011d68	; DMA Suspend Acknowledge Register 090
DMA_SUSACR091  	.equ	0xf0011d6c	; DMA Suspend Acknowledge Register 091
DMA_SUSACR092  	.equ	0xf0011d70	; DMA Suspend Acknowledge Register 092
DMA_SUSACR093  	.equ	0xf0011d74	; DMA Suspend Acknowledge Register 093
DMA_SUSACR094  	.equ	0xf0011d78	; DMA Suspend Acknowledge Register 094
DMA_SUSACR095  	.equ	0xf0011d7c	; DMA Suspend Acknowledge Register 095
DMA_SUSACR096  	.equ	0xf0011d80	; DMA Suspend Acknowledge Register 096
DMA_SUSACR097  	.equ	0xf0011d84	; DMA Suspend Acknowledge Register 097
DMA_SUSACR098  	.equ	0xf0011d88	; DMA Suspend Acknowledge Register 098
DMA_SUSACR099  	.equ	0xf0011d8c	; DMA Suspend Acknowledge Register 099
DMA_SUSACR100  	.equ	0xf0011d90	; DMA Suspend Acknowledge Register 100
DMA_SUSACR101  	.equ	0xf0011d94	; DMA Suspend Acknowledge Register 101
DMA_SUSACR102  	.equ	0xf0011d98	; DMA Suspend Acknowledge Register 102
DMA_SUSACR103  	.equ	0xf0011d9c	; DMA Suspend Acknowledge Register 103
DMA_SUSACR104  	.equ	0xf0011da0	; DMA Suspend Acknowledge Register 104
DMA_SUSACR105  	.equ	0xf0011da4	; DMA Suspend Acknowledge Register 105
DMA_SUSACR106  	.equ	0xf0011da8	; DMA Suspend Acknowledge Register 106
DMA_SUSACR107  	.equ	0xf0011dac	; DMA Suspend Acknowledge Register 107
DMA_SUSACR108  	.equ	0xf0011db0	; DMA Suspend Acknowledge Register 108
DMA_SUSACR109  	.equ	0xf0011db4	; DMA Suspend Acknowledge Register 109
DMA_SUSACR110  	.equ	0xf0011db8	; DMA Suspend Acknowledge Register 110
DMA_SUSACR111  	.equ	0xf0011dbc	; DMA Suspend Acknowledge Register 111
DMA_SUSACR112  	.equ	0xf0011dc0	; DMA Suspend Acknowledge Register 112
DMA_SUSACR113  	.equ	0xf0011dc4	; DMA Suspend Acknowledge Register 113
DMA_SUSACR114  	.equ	0xf0011dc8	; DMA Suspend Acknowledge Register 114
DMA_SUSACR115  	.equ	0xf0011dcc	; DMA Suspend Acknowledge Register 115
DMA_SUSACR116  	.equ	0xf0011dd0	; DMA Suspend Acknowledge Register 116
DMA_SUSACR117  	.equ	0xf0011dd4	; DMA Suspend Acknowledge Register 117
DMA_SUSACR118  	.equ	0xf0011dd8	; DMA Suspend Acknowledge Register 118
DMA_SUSACR119  	.equ	0xf0011ddc	; DMA Suspend Acknowledge Register 119
DMA_SUSACR120  	.equ	0xf0011de0	; DMA Suspend Acknowledge Register 120
DMA_SUSACR121  	.equ	0xf0011de4	; DMA Suspend Acknowledge Register 121
DMA_SUSACR122  	.equ	0xf0011de8	; DMA Suspend Acknowledge Register 122
DMA_SUSACR123  	.equ	0xf0011dec	; DMA Suspend Acknowledge Register 123
DMA_SUSACR124  	.equ	0xf0011df0	; DMA Suspend Acknowledge Register 124
DMA_SUSACR125  	.equ	0xf0011df4	; DMA Suspend Acknowledge Register 125
DMA_SUSACR126  	.equ	0xf0011df8	; DMA Suspend Acknowledge Register 126
DMA_SUSACR127  	.equ	0xf0011dfc	; DMA Suspend Acknowledge Register 127
DMA_SUSENR000  	.equ	0xf0011a00	; DMA Suspend Enable Register 000
DMA_SUSENR001  	.equ	0xf0011a04	; DMA Suspend Enable Register 001
DMA_SUSENR002  	.equ	0xf0011a08	; DMA Suspend Enable Register 002
DMA_SUSENR003  	.equ	0xf0011a0c	; DMA Suspend Enable Register 003
DMA_SUSENR004  	.equ	0xf0011a10	; DMA Suspend Enable Register 004
DMA_SUSENR005  	.equ	0xf0011a14	; DMA Suspend Enable Register 005
DMA_SUSENR006  	.equ	0xf0011a18	; DMA Suspend Enable Register 006
DMA_SUSENR007  	.equ	0xf0011a1c	; DMA Suspend Enable Register 007
DMA_SUSENR008  	.equ	0xf0011a20	; DMA Suspend Enable Register 008
DMA_SUSENR009  	.equ	0xf0011a24	; DMA Suspend Enable Register 009
DMA_SUSENR010  	.equ	0xf0011a28	; DMA Suspend Enable Register 010
DMA_SUSENR011  	.equ	0xf0011a2c	; DMA Suspend Enable Register 011
DMA_SUSENR012  	.equ	0xf0011a30	; DMA Suspend Enable Register 012
DMA_SUSENR013  	.equ	0xf0011a34	; DMA Suspend Enable Register 013
DMA_SUSENR014  	.equ	0xf0011a38	; DMA Suspend Enable Register 014
DMA_SUSENR015  	.equ	0xf0011a3c	; DMA Suspend Enable Register 015
DMA_SUSENR016  	.equ	0xf0011a40	; DMA Suspend Enable Register 016
DMA_SUSENR017  	.equ	0xf0011a44	; DMA Suspend Enable Register 017
DMA_SUSENR018  	.equ	0xf0011a48	; DMA Suspend Enable Register 018
DMA_SUSENR019  	.equ	0xf0011a4c	; DMA Suspend Enable Register 019
DMA_SUSENR020  	.equ	0xf0011a50	; DMA Suspend Enable Register 020
DMA_SUSENR021  	.equ	0xf0011a54	; DMA Suspend Enable Register 021
DMA_SUSENR022  	.equ	0xf0011a58	; DMA Suspend Enable Register 022
DMA_SUSENR023  	.equ	0xf0011a5c	; DMA Suspend Enable Register 023
DMA_SUSENR024  	.equ	0xf0011a60	; DMA Suspend Enable Register 024
DMA_SUSENR025  	.equ	0xf0011a64	; DMA Suspend Enable Register 025
DMA_SUSENR026  	.equ	0xf0011a68	; DMA Suspend Enable Register 026
DMA_SUSENR027  	.equ	0xf0011a6c	; DMA Suspend Enable Register 027
DMA_SUSENR028  	.equ	0xf0011a70	; DMA Suspend Enable Register 028
DMA_SUSENR029  	.equ	0xf0011a74	; DMA Suspend Enable Register 029
DMA_SUSENR030  	.equ	0xf0011a78	; DMA Suspend Enable Register 030
DMA_SUSENR031  	.equ	0xf0011a7c	; DMA Suspend Enable Register 031
DMA_SUSENR032  	.equ	0xf0011a80	; DMA Suspend Enable Register 032
DMA_SUSENR033  	.equ	0xf0011a84	; DMA Suspend Enable Register 033
DMA_SUSENR034  	.equ	0xf0011a88	; DMA Suspend Enable Register 034
DMA_SUSENR035  	.equ	0xf0011a8c	; DMA Suspend Enable Register 035
DMA_SUSENR036  	.equ	0xf0011a90	; DMA Suspend Enable Register 036
DMA_SUSENR037  	.equ	0xf0011a94	; DMA Suspend Enable Register 037
DMA_SUSENR038  	.equ	0xf0011a98	; DMA Suspend Enable Register 038
DMA_SUSENR039  	.equ	0xf0011a9c	; DMA Suspend Enable Register 039
DMA_SUSENR040  	.equ	0xf0011aa0	; DMA Suspend Enable Register 040
DMA_SUSENR041  	.equ	0xf0011aa4	; DMA Suspend Enable Register 041
DMA_SUSENR042  	.equ	0xf0011aa8	; DMA Suspend Enable Register 042
DMA_SUSENR043  	.equ	0xf0011aac	; DMA Suspend Enable Register 043
DMA_SUSENR044  	.equ	0xf0011ab0	; DMA Suspend Enable Register 044
DMA_SUSENR045  	.equ	0xf0011ab4	; DMA Suspend Enable Register 045
DMA_SUSENR046  	.equ	0xf0011ab8	; DMA Suspend Enable Register 046
DMA_SUSENR047  	.equ	0xf0011abc	; DMA Suspend Enable Register 047
DMA_SUSENR048  	.equ	0xf0011ac0	; DMA Suspend Enable Register 048
DMA_SUSENR049  	.equ	0xf0011ac4	; DMA Suspend Enable Register 049
DMA_SUSENR050  	.equ	0xf0011ac8	; DMA Suspend Enable Register 050
DMA_SUSENR051  	.equ	0xf0011acc	; DMA Suspend Enable Register 051
DMA_SUSENR052  	.equ	0xf0011ad0	; DMA Suspend Enable Register 052
DMA_SUSENR053  	.equ	0xf0011ad4	; DMA Suspend Enable Register 053
DMA_SUSENR054  	.equ	0xf0011ad8	; DMA Suspend Enable Register 054
DMA_SUSENR055  	.equ	0xf0011adc	; DMA Suspend Enable Register 055
DMA_SUSENR056  	.equ	0xf0011ae0	; DMA Suspend Enable Register 056
DMA_SUSENR057  	.equ	0xf0011ae4	; DMA Suspend Enable Register 057
DMA_SUSENR058  	.equ	0xf0011ae8	; DMA Suspend Enable Register 058
DMA_SUSENR059  	.equ	0xf0011aec	; DMA Suspend Enable Register 059
DMA_SUSENR060  	.equ	0xf0011af0	; DMA Suspend Enable Register 060
DMA_SUSENR061  	.equ	0xf0011af4	; DMA Suspend Enable Register 061
DMA_SUSENR062  	.equ	0xf0011af8	; DMA Suspend Enable Register 062
DMA_SUSENR063  	.equ	0xf0011afc	; DMA Suspend Enable Register 063
DMA_SUSENR064  	.equ	0xf0011b00	; DMA Suspend Enable Register 064
DMA_SUSENR065  	.equ	0xf0011b04	; DMA Suspend Enable Register 065
DMA_SUSENR066  	.equ	0xf0011b08	; DMA Suspend Enable Register 066
DMA_SUSENR067  	.equ	0xf0011b0c	; DMA Suspend Enable Register 067
DMA_SUSENR068  	.equ	0xf0011b10	; DMA Suspend Enable Register 068
DMA_SUSENR069  	.equ	0xf0011b14	; DMA Suspend Enable Register 069
DMA_SUSENR070  	.equ	0xf0011b18	; DMA Suspend Enable Register 070
DMA_SUSENR071  	.equ	0xf0011b1c	; DMA Suspend Enable Register 071
DMA_SUSENR072  	.equ	0xf0011b20	; DMA Suspend Enable Register 072
DMA_SUSENR073  	.equ	0xf0011b24	; DMA Suspend Enable Register 073
DMA_SUSENR074  	.equ	0xf0011b28	; DMA Suspend Enable Register 074
DMA_SUSENR075  	.equ	0xf0011b2c	; DMA Suspend Enable Register 075
DMA_SUSENR076  	.equ	0xf0011b30	; DMA Suspend Enable Register 076
DMA_SUSENR077  	.equ	0xf0011b34	; DMA Suspend Enable Register 077
DMA_SUSENR078  	.equ	0xf0011b38	; DMA Suspend Enable Register 078
DMA_SUSENR079  	.equ	0xf0011b3c	; DMA Suspend Enable Register 079
DMA_SUSENR080  	.equ	0xf0011b40	; DMA Suspend Enable Register 080
DMA_SUSENR081  	.equ	0xf0011b44	; DMA Suspend Enable Register 081
DMA_SUSENR082  	.equ	0xf0011b48	; DMA Suspend Enable Register 082
DMA_SUSENR083  	.equ	0xf0011b4c	; DMA Suspend Enable Register 083
DMA_SUSENR084  	.equ	0xf0011b50	; DMA Suspend Enable Register 084
DMA_SUSENR085  	.equ	0xf0011b54	; DMA Suspend Enable Register 085
DMA_SUSENR086  	.equ	0xf0011b58	; DMA Suspend Enable Register 086
DMA_SUSENR087  	.equ	0xf0011b5c	; DMA Suspend Enable Register 087
DMA_SUSENR088  	.equ	0xf0011b60	; DMA Suspend Enable Register 088
DMA_SUSENR089  	.equ	0xf0011b64	; DMA Suspend Enable Register 089
DMA_SUSENR090  	.equ	0xf0011b68	; DMA Suspend Enable Register 090
DMA_SUSENR091  	.equ	0xf0011b6c	; DMA Suspend Enable Register 091
DMA_SUSENR092  	.equ	0xf0011b70	; DMA Suspend Enable Register 092
DMA_SUSENR093  	.equ	0xf0011b74	; DMA Suspend Enable Register 093
DMA_SUSENR094  	.equ	0xf0011b78	; DMA Suspend Enable Register 094
DMA_SUSENR095  	.equ	0xf0011b7c	; DMA Suspend Enable Register 095
DMA_SUSENR096  	.equ	0xf0011b80	; DMA Suspend Enable Register 096
DMA_SUSENR097  	.equ	0xf0011b84	; DMA Suspend Enable Register 097
DMA_SUSENR098  	.equ	0xf0011b88	; DMA Suspend Enable Register 098
DMA_SUSENR099  	.equ	0xf0011b8c	; DMA Suspend Enable Register 099
DMA_SUSENR100  	.equ	0xf0011b90	; DMA Suspend Enable Register 100
DMA_SUSENR101  	.equ	0xf0011b94	; DMA Suspend Enable Register 101
DMA_SUSENR102  	.equ	0xf0011b98	; DMA Suspend Enable Register 102
DMA_SUSENR103  	.equ	0xf0011b9c	; DMA Suspend Enable Register 103
DMA_SUSENR104  	.equ	0xf0011ba0	; DMA Suspend Enable Register 104
DMA_SUSENR105  	.equ	0xf0011ba4	; DMA Suspend Enable Register 105
DMA_SUSENR106  	.equ	0xf0011ba8	; DMA Suspend Enable Register 106
DMA_SUSENR107  	.equ	0xf0011bac	; DMA Suspend Enable Register 107
DMA_SUSENR108  	.equ	0xf0011bb0	; DMA Suspend Enable Register 108
DMA_SUSENR109  	.equ	0xf0011bb4	; DMA Suspend Enable Register 109
DMA_SUSENR110  	.equ	0xf0011bb8	; DMA Suspend Enable Register 110
DMA_SUSENR111  	.equ	0xf0011bbc	; DMA Suspend Enable Register 111
DMA_SUSENR112  	.equ	0xf0011bc0	; DMA Suspend Enable Register 112
DMA_SUSENR113  	.equ	0xf0011bc4	; DMA Suspend Enable Register 113
DMA_SUSENR114  	.equ	0xf0011bc8	; DMA Suspend Enable Register 114
DMA_SUSENR115  	.equ	0xf0011bcc	; DMA Suspend Enable Register 115
DMA_SUSENR116  	.equ	0xf0011bd0	; DMA Suspend Enable Register 116
DMA_SUSENR117  	.equ	0xf0011bd4	; DMA Suspend Enable Register 117
DMA_SUSENR118  	.equ	0xf0011bd8	; DMA Suspend Enable Register 118
DMA_SUSENR119  	.equ	0xf0011bdc	; DMA Suspend Enable Register 119
DMA_SUSENR120  	.equ	0xf0011be0	; DMA Suspend Enable Register 120
DMA_SUSENR121  	.equ	0xf0011be4	; DMA Suspend Enable Register 121
DMA_SUSENR122  	.equ	0xf0011be8	; DMA Suspend Enable Register 122
DMA_SUSENR123  	.equ	0xf0011bec	; DMA Suspend Enable Register 123
DMA_SUSENR124  	.equ	0xf0011bf0	; DMA Suspend Enable Register 124
DMA_SUSENR125  	.equ	0xf0011bf4	; DMA Suspend Enable Register 125
DMA_SUSENR126  	.equ	0xf0011bf8	; DMA Suspend Enable Register 126
DMA_SUSENR127  	.equ	0xf0011bfc	; DMA Suspend Enable Register 127
DMA_TIME       	.equ	0xf0011210	; Time Register
DMA_TSR000     	.equ	0xf0011e00	; DMA Transaction State Register 000
DMA_TSR001     	.equ	0xf0011e04	; DMA Transaction State Register 001
DMA_TSR002     	.equ	0xf0011e08	; DMA Transaction State Register 002
DMA_TSR003     	.equ	0xf0011e0c	; DMA Transaction State Register 003
DMA_TSR004     	.equ	0xf0011e10	; DMA Transaction State Register 004
DMA_TSR005     	.equ	0xf0011e14	; DMA Transaction State Register 005
DMA_TSR006     	.equ	0xf0011e18	; DMA Transaction State Register 006
DMA_TSR007     	.equ	0xf0011e1c	; DMA Transaction State Register 007
DMA_TSR008     	.equ	0xf0011e20	; DMA Transaction State Register 008
DMA_TSR009     	.equ	0xf0011e24	; DMA Transaction State Register 009
DMA_TSR010     	.equ	0xf0011e28	; DMA Transaction State Register 010
DMA_TSR011     	.equ	0xf0011e2c	; DMA Transaction State Register 011
DMA_TSR012     	.equ	0xf0011e30	; DMA Transaction State Register 012
DMA_TSR013     	.equ	0xf0011e34	; DMA Transaction State Register 013
DMA_TSR014     	.equ	0xf0011e38	; DMA Transaction State Register 014
DMA_TSR015     	.equ	0xf0011e3c	; DMA Transaction State Register 015
DMA_TSR016     	.equ	0xf0011e40	; DMA Transaction State Register 016
DMA_TSR017     	.equ	0xf0011e44	; DMA Transaction State Register 017
DMA_TSR018     	.equ	0xf0011e48	; DMA Transaction State Register 018
DMA_TSR019     	.equ	0xf0011e4c	; DMA Transaction State Register 019
DMA_TSR020     	.equ	0xf0011e50	; DMA Transaction State Register 020
DMA_TSR021     	.equ	0xf0011e54	; DMA Transaction State Register 021
DMA_TSR022     	.equ	0xf0011e58	; DMA Transaction State Register 022
DMA_TSR023     	.equ	0xf0011e5c	; DMA Transaction State Register 023
DMA_TSR024     	.equ	0xf0011e60	; DMA Transaction State Register 024
DMA_TSR025     	.equ	0xf0011e64	; DMA Transaction State Register 025
DMA_TSR026     	.equ	0xf0011e68	; DMA Transaction State Register 026
DMA_TSR027     	.equ	0xf0011e6c	; DMA Transaction State Register 027
DMA_TSR028     	.equ	0xf0011e70	; DMA Transaction State Register 028
DMA_TSR029     	.equ	0xf0011e74	; DMA Transaction State Register 029
DMA_TSR030     	.equ	0xf0011e78	; DMA Transaction State Register 030
DMA_TSR031     	.equ	0xf0011e7c	; DMA Transaction State Register 031
DMA_TSR032     	.equ	0xf0011e80	; DMA Transaction State Register 032
DMA_TSR033     	.equ	0xf0011e84	; DMA Transaction State Register 033
DMA_TSR034     	.equ	0xf0011e88	; DMA Transaction State Register 034
DMA_TSR035     	.equ	0xf0011e8c	; DMA Transaction State Register 035
DMA_TSR036     	.equ	0xf0011e90	; DMA Transaction State Register 036
DMA_TSR037     	.equ	0xf0011e94	; DMA Transaction State Register 037
DMA_TSR038     	.equ	0xf0011e98	; DMA Transaction State Register 038
DMA_TSR039     	.equ	0xf0011e9c	; DMA Transaction State Register 039
DMA_TSR040     	.equ	0xf0011ea0	; DMA Transaction State Register 040
DMA_TSR041     	.equ	0xf0011ea4	; DMA Transaction State Register 041
DMA_TSR042     	.equ	0xf0011ea8	; DMA Transaction State Register 042
DMA_TSR043     	.equ	0xf0011eac	; DMA Transaction State Register 043
DMA_TSR044     	.equ	0xf0011eb0	; DMA Transaction State Register 044
DMA_TSR045     	.equ	0xf0011eb4	; DMA Transaction State Register 045
DMA_TSR046     	.equ	0xf0011eb8	; DMA Transaction State Register 046
DMA_TSR047     	.equ	0xf0011ebc	; DMA Transaction State Register 047
DMA_TSR048     	.equ	0xf0011ec0	; DMA Transaction State Register 048
DMA_TSR049     	.equ	0xf0011ec4	; DMA Transaction State Register 049
DMA_TSR050     	.equ	0xf0011ec8	; DMA Transaction State Register 050
DMA_TSR051     	.equ	0xf0011ecc	; DMA Transaction State Register 051
DMA_TSR052     	.equ	0xf0011ed0	; DMA Transaction State Register 052
DMA_TSR053     	.equ	0xf0011ed4	; DMA Transaction State Register 053
DMA_TSR054     	.equ	0xf0011ed8	; DMA Transaction State Register 054
DMA_TSR055     	.equ	0xf0011edc	; DMA Transaction State Register 055
DMA_TSR056     	.equ	0xf0011ee0	; DMA Transaction State Register 056
DMA_TSR057     	.equ	0xf0011ee4	; DMA Transaction State Register 057
DMA_TSR058     	.equ	0xf0011ee8	; DMA Transaction State Register 058
DMA_TSR059     	.equ	0xf0011eec	; DMA Transaction State Register 059
DMA_TSR060     	.equ	0xf0011ef0	; DMA Transaction State Register 060
DMA_TSR061     	.equ	0xf0011ef4	; DMA Transaction State Register 061
DMA_TSR062     	.equ	0xf0011ef8	; DMA Transaction State Register 062
DMA_TSR063     	.equ	0xf0011efc	; DMA Transaction State Register 063
DMA_TSR064     	.equ	0xf0011f00	; DMA Transaction State Register 064
DMA_TSR065     	.equ	0xf0011f04	; DMA Transaction State Register 065
DMA_TSR066     	.equ	0xf0011f08	; DMA Transaction State Register 066
DMA_TSR067     	.equ	0xf0011f0c	; DMA Transaction State Register 067
DMA_TSR068     	.equ	0xf0011f10	; DMA Transaction State Register 068
DMA_TSR069     	.equ	0xf0011f14	; DMA Transaction State Register 069
DMA_TSR070     	.equ	0xf0011f18	; DMA Transaction State Register 070
DMA_TSR071     	.equ	0xf0011f1c	; DMA Transaction State Register 071
DMA_TSR072     	.equ	0xf0011f20	; DMA Transaction State Register 072
DMA_TSR073     	.equ	0xf0011f24	; DMA Transaction State Register 073
DMA_TSR074     	.equ	0xf0011f28	; DMA Transaction State Register 074
DMA_TSR075     	.equ	0xf0011f2c	; DMA Transaction State Register 075
DMA_TSR076     	.equ	0xf0011f30	; DMA Transaction State Register 076
DMA_TSR077     	.equ	0xf0011f34	; DMA Transaction State Register 077
DMA_TSR078     	.equ	0xf0011f38	; DMA Transaction State Register 078
DMA_TSR079     	.equ	0xf0011f3c	; DMA Transaction State Register 079
DMA_TSR080     	.equ	0xf0011f40	; DMA Transaction State Register 080
DMA_TSR081     	.equ	0xf0011f44	; DMA Transaction State Register 081
DMA_TSR082     	.equ	0xf0011f48	; DMA Transaction State Register 082
DMA_TSR083     	.equ	0xf0011f4c	; DMA Transaction State Register 083
DMA_TSR084     	.equ	0xf0011f50	; DMA Transaction State Register 084
DMA_TSR085     	.equ	0xf0011f54	; DMA Transaction State Register 085
DMA_TSR086     	.equ	0xf0011f58	; DMA Transaction State Register 086
DMA_TSR087     	.equ	0xf0011f5c	; DMA Transaction State Register 087
DMA_TSR088     	.equ	0xf0011f60	; DMA Transaction State Register 088
DMA_TSR089     	.equ	0xf0011f64	; DMA Transaction State Register 089
DMA_TSR090     	.equ	0xf0011f68	; DMA Transaction State Register 090
DMA_TSR091     	.equ	0xf0011f6c	; DMA Transaction State Register 091
DMA_TSR092     	.equ	0xf0011f70	; DMA Transaction State Register 092
DMA_TSR093     	.equ	0xf0011f74	; DMA Transaction State Register 093
DMA_TSR094     	.equ	0xf0011f78	; DMA Transaction State Register 094
DMA_TSR095     	.equ	0xf0011f7c	; DMA Transaction State Register 095
DMA_TSR096     	.equ	0xf0011f80	; DMA Transaction State Register 096
DMA_TSR097     	.equ	0xf0011f84	; DMA Transaction State Register 097
DMA_TSR098     	.equ	0xf0011f88	; DMA Transaction State Register 098
DMA_TSR099     	.equ	0xf0011f8c	; DMA Transaction State Register 099
DMA_TSR100     	.equ	0xf0011f90	; DMA Transaction State Register 100
DMA_TSR101     	.equ	0xf0011f94	; DMA Transaction State Register 101
DMA_TSR102     	.equ	0xf0011f98	; DMA Transaction State Register 102
DMA_TSR103     	.equ	0xf0011f9c	; DMA Transaction State Register 103
DMA_TSR104     	.equ	0xf0011fa0	; DMA Transaction State Register 104
DMA_TSR105     	.equ	0xf0011fa4	; DMA Transaction State Register 105
DMA_TSR106     	.equ	0xf0011fa8	; DMA Transaction State Register 106
DMA_TSR107     	.equ	0xf0011fac	; DMA Transaction State Register 107
DMA_TSR108     	.equ	0xf0011fb0	; DMA Transaction State Register 108
DMA_TSR109     	.equ	0xf0011fb4	; DMA Transaction State Register 109
DMA_TSR110     	.equ	0xf0011fb8	; DMA Transaction State Register 110
DMA_TSR111     	.equ	0xf0011fbc	; DMA Transaction State Register 111
DMA_TSR112     	.equ	0xf0011fc0	; DMA Transaction State Register 112
DMA_TSR113     	.equ	0xf0011fc4	; DMA Transaction State Register 113
DMA_TSR114     	.equ	0xf0011fc8	; DMA Transaction State Register 114
DMA_TSR115     	.equ	0xf0011fcc	; DMA Transaction State Register 115
DMA_TSR116     	.equ	0xf0011fd0	; DMA Transaction State Register 116
DMA_TSR117     	.equ	0xf0011fd4	; DMA Transaction State Register 117
DMA_TSR118     	.equ	0xf0011fd8	; DMA Transaction State Register 118
DMA_TSR119     	.equ	0xf0011fdc	; DMA Transaction State Register 119
DMA_TSR120     	.equ	0xf0011fe0	; DMA Transaction State Register 120
DMA_TSR121     	.equ	0xf0011fe4	; DMA Transaction State Register 121
DMA_TSR122     	.equ	0xf0011fe8	; DMA Transaction State Register 122
DMA_TSR123     	.equ	0xf0011fec	; DMA Transaction State Register 123
DMA_TSR124     	.equ	0xf0011ff0	; DMA Transaction State Register 124
DMA_TSR125     	.equ	0xf0011ff4	; DMA Transaction State Register 125
DMA_TSR126     	.equ	0xf0011ff8	; DMA Transaction State Register 126
DMA_TSR127     	.equ	0xf0011ffc	; DMA Transaction State Register 127
FCE_ACCEN0     	.equ	0xf0003ffc	; Access Enable Register 0
FCE_ACCEN1     	.equ	0xf0003ff8	; Access Enable Register 1
FCE_CFG0       	.equ	0xf0003f28	; CRC Configuration Register 0
FCE_CFG1       	.equ	0xf0003f48	; CRC Configuration Register 1
FCE_CFG2       	.equ	0xf0003f68	; CRC Configuration Register 2
FCE_CFG3       	.equ	0xf0003f88	; CRC Configuration Register 3
FCE_CHECK0     	.equ	0xf0003f34	; CRC Check Register 0
FCE_CHECK1     	.equ	0xf0003f54	; CRC Check Register 1
FCE_CHECK2     	.equ	0xf0003f74	; CRC Check Register 2
FCE_CHECK3     	.equ	0xf0003f94	; CRC Check Register 3
FCE_CLC        	.equ	0xf0003f00	; Clock Control Register
FCE_CRC0       	.equ	0xf0003f38	; CRC Register 0
FCE_CRC1       	.equ	0xf0003f58	; CRC Register 1
FCE_CRC2       	.equ	0xf0003f78	; CRC Register 2
FCE_CRC3       	.equ	0xf0003f98	; CRC Register 3
FCE_CTR0       	.equ	0xf0003f3c	; CRC Test Register 0
FCE_CTR1       	.equ	0xf0003f5c	; CRC Test Register 1
FCE_CTR2       	.equ	0xf0003f7c	; CRC Test Register 2
FCE_CTR3       	.equ	0xf0003f9c	; CRC Test Register 3
FCE_ID         	.equ	0xf0003f08	; Module Identification Register
FCE_IR0        	.equ	0xf0003f20	; Input Register 0
FCE_IR1        	.equ	0xf0003f40	; Input Register 1
FCE_IR2        	.equ	0xf0003f60	; Input Register 2
FCE_IR3        	.equ	0xf0003f80	; Input Register 3
FCE_KRST0      	.equ	0xf0003ff4	; Kernel Reset Register 0
FCE_KRST1      	.equ	0xf0003ff0	; Kernel Reset Register 1
FCE_KRSTCLR    	.equ	0xf0003fec	; Kernel Reset Status Clear Register
FCE_LENGTH0    	.equ	0xf0003f30	; CRC Length Register 0
FCE_LENGTH1    	.equ	0xf0003f50	; CRC Length Register 1
FCE_LENGTH2    	.equ	0xf0003f70	; CRC Length Register 2
FCE_LENGTH3    	.equ	0xf0003f90	; CRC Length Register 3
FCE_RES0       	.equ	0xf0003f24	; CRC Result Register 0
FCE_RES1       	.equ	0xf0003f44	; CRC Result Register 1
FCE_RES2       	.equ	0xf0003f64	; CRC Result Register 2
FCE_RES3       	.equ	0xf0003f84	; CRC Result Register 3
FCE_STS0       	.equ	0xf0003f2c	; CRC Status Register 0
FCE_STS1       	.equ	0xf0003f4c	; CRC Status Register 1
FCE_STS2       	.equ	0xf0003f6c	; CRC Status Register 2
FCE_STS3       	.equ	0xf0003f8c	; CRC Status Register 3
INT_ACCEN00    	.equ	0xf00370f4	; Access Enable Register 0
INT_ACCEN01    	.equ	0xf00370f0	; Kernel 0 Access Enable Register 1
INT_ACCEN10    	.equ	0xf00370fc	; Kernel 1 Access Enable Register 0
INT_ACCEN11    	.equ	0xf00370f8	; Kernel 1 Access Enable Register 1
INT_ECR0       	.equ	0xf0037108	; Error Capture Register 0
INT_ECR1       	.equ	0xf0037118	; Error Capture Register 1
INT_ECR2       	.equ	0xf0037128	; Error Capture Register 2
INT_ECR3       	.equ	0xf0037138	; Error Capture Register 3
INT_ID         	.equ	0xf0037008	; Module Identification Register
INT_LASR0      	.equ	0xf0037104	; Last Acknowledged Service Request Register 0
INT_LASR1      	.equ	0xf0037114	; Last Acknowledged Service Request Register 1
INT_LASR2      	.equ	0xf0037124	; Last Acknowledged Service Request Register 2
INT_LASR3      	.equ	0xf0037134	; Last Acknowledged Service Request Register 3
INT_LWSR0      	.equ	0xf0037100	; Latest Winning Service Request Register 0
INT_LWSR1      	.equ	0xf0037110	; Latest Winning Service Request Register 1
INT_LWSR2      	.equ	0xf0037120	; Latest Winning Service Request Register 2
INT_LWSR3      	.equ	0xf0037130	; Latest Winning Service Request Register 3
INT_OIT        	.equ	0xf00370a0	; OTGM IRQ Trace
INT_OIXMS      	.equ	0xf003708c	; OTGM IRQ MUX Missed IRQ Select
INT_OIXS0      	.equ	0xf0037090	; OTGM IRQ MUX Select 0
INT_OIXS1      	.equ	0xf0037094	; OTGM IRQ MUX Select 1
INT_OIXTS      	.equ	0xf0037088	; OTGM IRQ MUX Trigger Set Select
INT_OMISN      	.equ	0xf00370a8	; OTGM MCDS I/F Sensitivity Negedge
INT_OMISP      	.equ	0xf00370a4	; OTGM MCDS I/F Sensitivity Posedge
INT_OOBS       	.equ	0xf0037080	; OTGM OTGB0/1 Status
INT_OSSIC      	.equ	0xf0037084	; OTGM SSI Control
INT_SRB0       	.equ	0xf0037010	; Service Request Broadcast Register 0
INT_SRB1       	.equ	0xf0037014	; Service Request Broadcast Register 1
INT_SRB2       	.equ	0xf0037018	; Service Request Broadcast Register 2
SRC_AGBT       	.equ	0xf0038024	; AGBT Service Request
SRC_ASCLIN0ERR 	.equ	0xf0038088	; ASCLIN 0 Error Service Request
SRC_ASCLIN0RX  	.equ	0xf0038084	; ASCLIN 0 Receive Service Request
SRC_ASCLIN0TX  	.equ	0xf0038080	; ASCLIN 0 Transmit Service Request
SRC_ASCLIN1ERR 	.equ	0xf0038094	; ASCLIN 1 Error Service Request
SRC_ASCLIN1RX  	.equ	0xf0038090	; ASCLIN 1 Receive Service Request
SRC_ASCLIN1TX  	.equ	0xf003808c	; ASCLIN 1 Transmit Service Request
SRC_ASCLIN2ERR 	.equ	0xf00380a0	; ASCLIN 2 Error Service Request
SRC_ASCLIN2RX  	.equ	0xf003809c	; ASCLIN 2 Receive Service Request
SRC_ASCLIN2TX  	.equ	0xf0038098	; ASCLIN 2 Transmit Service Request
SRC_ASCLIN3ERR 	.equ	0xf00380ac	; ASCLIN 3 Error Service Request
SRC_ASCLIN3RX  	.equ	0xf00380a8	; ASCLIN 3 Receive Service Request
SRC_ASCLIN3TX  	.equ	0xf00380a4	; ASCLIN 3 Transmit Service Request
SRC_BCUSPBSBSRC	.equ	0xf0038040	; Bus Control Unit SPB Service Request
SRC_CANINT0    	.equ	0xf0038900	; MULTICAN+ Service Request 0
SRC_CANINT1    	.equ	0xf0038904	; MULTICAN+ Service Request 1
SRC_CANINT10   	.equ	0xf0038928	; MULTICAN+ Service Request 10
SRC_CANINT11   	.equ	0xf003892c	; MULTICAN+ Service Request 11
SRC_CANINT12   	.equ	0xf0038930	; MULTICAN+ Service Request 12
SRC_CANINT13   	.equ	0xf0038934	; MULTICAN+ Service Request 13
SRC_CANINT14   	.equ	0xf0038938	; MULTICAN+ Service Request 14
SRC_CANINT15   	.equ	0xf003893c	; MULTICAN+ Service Request 15
SRC_CANINT2    	.equ	0xf0038908	; MULTICAN+ Service Request 2
SRC_CANINT3    	.equ	0xf003890c	; MULTICAN+ Service Request 3
SRC_CANINT4    	.equ	0xf0038910	; MULTICAN+ Service Request 4
SRC_CANINT5    	.equ	0xf0038914	; MULTICAN+ Service Request 5
SRC_CANINT6    	.equ	0xf0038918	; MULTICAN+ Service Request 6
SRC_CANINT7    	.equ	0xf003891c	; MULTICAN+ Service Request 7
SRC_CANINT8    	.equ	0xf0038920	; MULTICAN+ Service Request 8
SRC_CANINT9    	.equ	0xf0038924	; MULTICAN+ Service Request 9
SRC_CANRINT0   	.equ	0xf0038940	; MULTICANr+ Service Request 0
SRC_CANRINT1   	.equ	0xf0038944	; MULTICANr+ Service Request 1
SRC_CANRINT2   	.equ	0xf0038948	; MULTICANr+ Service Request 2
SRC_CANRINT3   	.equ	0xf003894c	; MULTICANr+ Service Request 3
SRC_CANRINT4   	.equ	0xf0038950	; MULTICANr+ Service Request 4
SRC_CANRINT5   	.equ	0xf0038954	; MULTICANr+ Service Request 5
SRC_CANRINT6   	.equ	0xf0038958	; MULTICANr+ Service Request 6
SRC_CANRINT7   	.equ	0xf003895c	; MULTICANr+ Service Request 7
SRC_CCU60SR0   	.equ	0xf0038420	; CCU6 0 Service Request 0
SRC_CCU60SR1   	.equ	0xf0038424	; CCU6 0 Service Request 1
SRC_CCU60SR2   	.equ	0xf0038428	; CCU6 0 Service Request 2
SRC_CCU60SR3   	.equ	0xf003842c	; CCU6 0 Service Request 3
SRC_CCU61SR0   	.equ	0xf0038430	; CCU6 1 Service Request 0
SRC_CCU61SR1   	.equ	0xf0038434	; CCU6 1 Service Request 1
SRC_CCU61SR2   	.equ	0xf0038438	; CCU6 1 Service Request 2
SRC_CCU61SR3   	.equ	0xf003843c	; CCU6 1 Service Request 3
SRC_CERBERUS0  	.equ	0xf0038050	; Cerberus Service Request 0
SRC_CERBERUS1  	.equ	0xf0038054	; Cerberus Service Request 1
SRC_CIFISP     	.equ	0xf0038da8	; CIF ISP Service Request
SRC_CIFMI      	.equ	0xf0038da0	; CIF MI Service Request
SRC_CIFMIEP    	.equ	0xf0038da4	; CIF MI EP Service Request
SRC_CIFMJPEG   	.equ	0xf0038dac	; CIF MJPEG Service Request
SRC_CPU0SBSRC  	.equ	0xf0038000	; CPU 0 Software Breakpoint Service Request
SRC_CPU1SBSRC  	.equ	0xf0038004	; CPU 1 Software Breakpoint Service Request
SRC_CPU2SBSRC  	.equ	0xf0038008	; CPU 2 Software Breakpoint Service Request
SRC_DAM0       	.equ	0xf0038d70	; DAM Service Request 0
SRC_DAM1       	.equ	0xf0038d74	; DAM Service Request 1
SRC_DAM2       	.equ	0xf0038d78	; DAM Service Request 2
SRC_DAM3       	.equ	0xf0038d7c	; DAM Service Request 3
SRC_DAM4       	.equ	0xf0038d80	; DAM Service Request 4
SRC_DAM5       	.equ	0xf0038d84	; DAM Service Request 5
SRC_DMACH0     	.equ	0xf0038500	; DMA Channel 0 Service Request
SRC_DMACH1     	.equ	0xf0038504	; DMA Channel 1 Service Request
SRC_DMACH10    	.equ	0xf0038528	; DMA Channel 10 Service Request
SRC_DMACH100   	.equ	0xf0038690	; DMA Channel 100 Service Request
SRC_DMACH101   	.equ	0xf0038694	; DMA Channel 101 Service Request
SRC_DMACH102   	.equ	0xf0038698	; DMA Channel 102 Service Request
SRC_DMACH103   	.equ	0xf003869c	; DMA Channel 103 Service Request
SRC_DMACH104   	.equ	0xf00386a0	; DMA Channel 104 Service Request
SRC_DMACH105   	.equ	0xf00386a4	; DMA Channel 105 Service Request
SRC_DMACH106   	.equ	0xf00386a8	; DMA Channel 106 Service Request
SRC_DMACH107   	.equ	0xf00386ac	; DMA Channel 107 Service Request
SRC_DMACH108   	.equ	0xf00386b0	; DMA Channel 108 Service Request
SRC_DMACH109   	.equ	0xf00386b4	; DMA Channel 109 Service Request
SRC_DMACH11    	.equ	0xf003852c	; DMA Channel 11 Service Request
SRC_DMACH110   	.equ	0xf00386b8	; DMA Channel 110 Service Request
SRC_DMACH111   	.equ	0xf00386bc	; DMA Channel 111 Service Request
SRC_DMACH112   	.equ	0xf00386c0	; DMA Channel 112 Service Request
SRC_DMACH113   	.equ	0xf00386c4	; DMA Channel 113 Service Request
SRC_DMACH114   	.equ	0xf00386c8	; DMA Channel 114 Service Request
SRC_DMACH115   	.equ	0xf00386cc	; DMA Channel 115 Service Request
SRC_DMACH116   	.equ	0xf00386d0	; DMA Channel 116 Service Request
SRC_DMACH117   	.equ	0xf00386d4	; DMA Channel 117 Service Request
SRC_DMACH118   	.equ	0xf00386d8	; DMA Channel 118 Service Request
SRC_DMACH119   	.equ	0xf00386dc	; DMA Channel 119 Service Request
SRC_DMACH12    	.equ	0xf0038530	; DMA Channel 12 Service Request
SRC_DMACH120   	.equ	0xf00386e0	; DMA Channel 120 Service Request
SRC_DMACH121   	.equ	0xf00386e4	; DMA Channel 121 Service Request
SRC_DMACH122   	.equ	0xf00386e8	; DMA Channel 122 Service Request
SRC_DMACH123   	.equ	0xf00386ec	; DMA Channel 123 Service Request
SRC_DMACH124   	.equ	0xf00386f0	; DMA Channel 124 Service Request
SRC_DMACH125   	.equ	0xf00386f4	; DMA Channel 125 Service Request
SRC_DMACH126   	.equ	0xf00386f8	; DMA Channel 126 Service Request
SRC_DMACH127   	.equ	0xf00386fc	; DMA Channel 127 Service Request
SRC_DMACH13    	.equ	0xf0038534	; DMA Channel 13 Service Request
SRC_DMACH14    	.equ	0xf0038538	; DMA Channel 14 Service Request
SRC_DMACH15    	.equ	0xf003853c	; DMA Channel 15 Service Request
SRC_DMACH16    	.equ	0xf0038540	; DMA Channel 16 Service Request
SRC_DMACH17    	.equ	0xf0038544	; DMA Channel 17 Service Request
SRC_DMACH18    	.equ	0xf0038548	; DMA Channel 18 Service Request
SRC_DMACH19    	.equ	0xf003854c	; DMA Channel 19 Service Request
SRC_DMACH2     	.equ	0xf0038508	; DMA Channel 2 Service Request
SRC_DMACH20    	.equ	0xf0038550	; DMA Channel 20 Service Request
SRC_DMACH21    	.equ	0xf0038554	; DMA Channel 21 Service Request
SRC_DMACH22    	.equ	0xf0038558	; DMA Channel 22 Service Request
SRC_DMACH23    	.equ	0xf003855c	; DMA Channel 23 Service Request
SRC_DMACH24    	.equ	0xf0038560	; DMA Channel 24 Service Request
SRC_DMACH25    	.equ	0xf0038564	; DMA Channel 25 Service Request
SRC_DMACH26    	.equ	0xf0038568	; DMA Channel 26 Service Request
SRC_DMACH27    	.equ	0xf003856c	; DMA Channel 27 Service Request
SRC_DMACH28    	.equ	0xf0038570	; DMA Channel 28 Service Request
SRC_DMACH29    	.equ	0xf0038574	; DMA Channel 29 Service Request
SRC_DMACH3     	.equ	0xf003850c	; DMA Channel 3 Service Request
SRC_DMACH30    	.equ	0xf0038578	; DMA Channel 30 Service Request
SRC_DMACH31    	.equ	0xf003857c	; DMA Channel 31 Service Request
SRC_DMACH32    	.equ	0xf0038580	; DMA Channel 32 Service Request
SRC_DMACH33    	.equ	0xf0038584	; DMA Channel 33 Service Request
SRC_DMACH34    	.equ	0xf0038588	; DMA Channel 34 Service Request
SRC_DMACH35    	.equ	0xf003858c	; DMA Channel 35 Service Request
SRC_DMACH36    	.equ	0xf0038590	; DMA Channel 36 Service Request
SRC_DMACH37    	.equ	0xf0038594	; DMA Channel 37 Service Request
SRC_DMACH38    	.equ	0xf0038598	; DMA Channel 38 Service Request
SRC_DMACH39    	.equ	0xf003859c	; DMA Channel 39 Service Request
SRC_DMACH4     	.equ	0xf0038510	; DMA Channel 4 Service Request
SRC_DMACH40    	.equ	0xf00385a0	; DMA Channel 40 Service Request
SRC_DMACH41    	.equ	0xf00385a4	; DMA Channel 41 Service Request
SRC_DMACH42    	.equ	0xf00385a8	; DMA Channel 42 Service Request
SRC_DMACH43    	.equ	0xf00385ac	; DMA Channel 43 Service Request
SRC_DMACH44    	.equ	0xf00385b0	; DMA Channel 44 Service Request
SRC_DMACH45    	.equ	0xf00385b4	; DMA Channel 45 Service Request
SRC_DMACH46    	.equ	0xf00385b8	; DMA Channel 46 Service Request
SRC_DMACH47    	.equ	0xf00385bc	; DMA Channel 47 Service Request
SRC_DMACH48    	.equ	0xf00385c0	; DMA Channel 48 Service Request
SRC_DMACH49    	.equ	0xf00385c4	; DMA Channel 49 Service Request
SRC_DMACH5     	.equ	0xf0038514	; DMA Channel 5 Service Request
SRC_DMACH50    	.equ	0xf00385c8	; DMA Channel 50 Service Request
SRC_DMACH51    	.equ	0xf00385cc	; DMA Channel 51 Service Request
SRC_DMACH52    	.equ	0xf00385d0	; DMA Channel 52 Service Request
SRC_DMACH53    	.equ	0xf00385d4	; DMA Channel 53 Service Request
SRC_DMACH54    	.equ	0xf00385d8	; DMA Channel 54 Service Request
SRC_DMACH55    	.equ	0xf00385dc	; DMA Channel 55 Service Request
SRC_DMACH56    	.equ	0xf00385e0	; DMA Channel 56 Service Request
SRC_DMACH57    	.equ	0xf00385e4	; DMA Channel 57 Service Request
SRC_DMACH58    	.equ	0xf00385e8	; DMA Channel 58 Service Request
SRC_DMACH59    	.equ	0xf00385ec	; DMA Channel 59 Service Request
SRC_DMACH6     	.equ	0xf0038518	; DMA Channel 6 Service Request
SRC_DMACH60    	.equ	0xf00385f0	; DMA Channel 60 Service Request
SRC_DMACH61    	.equ	0xf00385f4	; DMA Channel 61 Service Request
SRC_DMACH62    	.equ	0xf00385f8	; DMA Channel 62 Service Request
SRC_DMACH63    	.equ	0xf00385fc	; DMA Channel 63 Service Request
SRC_DMACH64    	.equ	0xf0038600	; DMA Channel 64 Service Request
SRC_DMACH65    	.equ	0xf0038604	; DMA Channel 65 Service Request
SRC_DMACH66    	.equ	0xf0038608	; DMA Channel 66 Service Request
SRC_DMACH67    	.equ	0xf003860c	; DMA Channel 67 Service Request
SRC_DMACH68    	.equ	0xf0038610	; DMA Channel 68 Service Request
SRC_DMACH69    	.equ	0xf0038614	; DMA Channel 69 Service Request
SRC_DMACH7     	.equ	0xf003851c	; DMA Channel 7 Service Request
SRC_DMACH70    	.equ	0xf0038618	; DMA Channel 70 Service Request
SRC_DMACH71    	.equ	0xf003861c	; DMA Channel 71 Service Request
SRC_DMACH72    	.equ	0xf0038620	; DMA Channel 72 Service Request
SRC_DMACH73    	.equ	0xf0038624	; DMA Channel 73 Service Request
SRC_DMACH74    	.equ	0xf0038628	; DMA Channel 74 Service Request
SRC_DMACH75    	.equ	0xf003862c	; DMA Channel 75 Service Request
SRC_DMACH76    	.equ	0xf0038630	; DMA Channel 76 Service Request
SRC_DMACH77    	.equ	0xf0038634	; DMA Channel 77 Service Request
SRC_DMACH78    	.equ	0xf0038638	; DMA Channel 78 Service Request
SRC_DMACH79    	.equ	0xf003863c	; DMA Channel 79 Service Request
SRC_DMACH8     	.equ	0xf0038520	; DMA Channel 8 Service Request
SRC_DMACH80    	.equ	0xf0038640	; DMA Channel 80 Service Request
SRC_DMACH81    	.equ	0xf0038644	; DMA Channel 81 Service Request
SRC_DMACH82    	.equ	0xf0038648	; DMA Channel 82 Service Request
SRC_DMACH83    	.equ	0xf003864c	; DMA Channel 83 Service Request
SRC_DMACH84    	.equ	0xf0038650	; DMA Channel 84 Service Request
SRC_DMACH85    	.equ	0xf0038654	; DMA Channel 85 Service Request
SRC_DMACH86    	.equ	0xf0038658	; DMA Channel 86 Service Request
SRC_DMACH87    	.equ	0xf003865c	; DMA Channel 87 Service Request
SRC_DMACH88    	.equ	0xf0038660	; DMA Channel 88 Service Request
SRC_DMACH89    	.equ	0xf0038664	; DMA Channel 89 Service Request
SRC_DMACH9     	.equ	0xf0038524	; DMA Channel 9 Service Request
SRC_DMACH90    	.equ	0xf0038668	; DMA Channel 90 Service Request
SRC_DMACH91    	.equ	0xf003866c	; DMA Channel 91 Service Request
SRC_DMACH92    	.equ	0xf0038670	; DMA Channel 92 Service Request
SRC_DMACH93    	.equ	0xf0038674	; DMA Channel 93 Service Request
SRC_DMACH94    	.equ	0xf0038678	; DMA Channel 94 Service Request
SRC_DMACH95    	.equ	0xf003867c	; DMA Channel 95 Service Request
SRC_DMACH96    	.equ	0xf0038680	; DMA Channel 96 Service Request
SRC_DMACH97    	.equ	0xf0038684	; DMA Channel 97 Service Request
SRC_DMACH98    	.equ	0xf0038688	; DMA Channel 98 Service Request
SRC_DMACH99    	.equ	0xf003868c	; DMA Channel 99 Service Request
SRC_DMAERR     	.equ	0xf00384f0	; DMA Error Service Request
SRC_DSADCSRA0  	.equ	0xf0038b54	; DSADC SRA0 Service Request
SRC_DSADCSRA1  	.equ	0xf0038b5c	; DSADC SRA1 Service Request
SRC_DSADCSRA2  	.equ	0xf0038b64	; DSADC SRA2 Service Request
SRC_DSADCSRA3  	.equ	0xf0038b6c	; DSADC SRA3 Service Request
SRC_DSADCSRA4  	.equ	0xf0038b74	; DSADC SRA4 Service Request
SRC_DSADCSRA5  	.equ	0xf0038b7c	; DSADC SRA5 Service Request
SRC_DSADCSRA6  	.equ	0xf0038b84	; DSADC SRA6 Service Request
SRC_DSADCSRA7  	.equ	0xf0038b8c	; DSADC SRA7 Service Request
SRC_DSADCSRA8  	.equ	0xf0038b94	; DSADC SRA8 Service Request
SRC_DSADCSRA9  	.equ	0xf0038b9c	; DSADC SRA9 Service Request
SRC_DSADCSRM0  	.equ	0xf0038b50	; DSADC SRM0 Service Request
SRC_DSADCSRM1  	.equ	0xf0038b58	; DSADC SRM1 Service Request
SRC_DSADCSRM2  	.equ	0xf0038b60	; DSADC SRM2 Service Request
SRC_DSADCSRM3  	.equ	0xf0038b68	; DSADC SRM3 Service Request
SRC_DSADCSRM4  	.equ	0xf0038b70	; DSADC SRM4 Service Request
SRC_DSADCSRM5  	.equ	0xf0038b78	; DSADC SRM5 Service Request
SRC_DSADCSRM6  	.equ	0xf0038b80	; DSADC SRM6 Service Request
SRC_DSADCSRM7  	.equ	0xf0038b88	; DSADC SRM7 Service Request
SRC_DSADCSRM8  	.equ	0xf0038b90	; DSADC SRM8 Service Request
SRC_DSADCSRM9  	.equ	0xf0038b98	; DSADC SRM9 Service Request
SRC_EMEM       	.equ	0xf0038020	; Emulation Memory Service Request
SRC_ERAY0IBUSY 	.equ	0xf0038c04	; E-RAY 0 Input Buffer Busy Service Request
SRC_ERAY0INT0  	.equ	0xf0038be0	; E-RAY 0 Service Request 0
SRC_ERAY0INT1  	.equ	0xf0038be4	; E-RAY 0 Service Request 1
SRC_ERAY0MBSC0 	.equ	0xf0038bf8	; E-RAY 0 Message Buffer Status Changed 0 Service Request
SRC_ERAY0MBSC1 	.equ	0xf0038bfc	; E-RAY 0 Message Buffer Status Changed 1 Service Request
SRC_ERAY0NDAT0 	.equ	0xf0038bf0	; E-RAY 0 New Data 0 Service Request
SRC_ERAY0NDAT1 	.equ	0xf0038bf4	; E-RAY 0 New Data 1 Service Request
SRC_ERAY0OBUSY 	.equ	0xf0038c00	; E-RAY 0 Output Buffer Busy Service Request
SRC_ERAY0TINT0 	.equ	0xf0038be8	; E-RAY 0 Timer Interrupt 0 Service Request
SRC_ERAY0TINT1 	.equ	0xf0038bec	; E-RAY 0 Timer Interrupt 1 Service Request
SRC_ERAY1IBUSY 	.equ	0xf0038c2c	; E-RAY 1 Input Buffer Busy Service Request
SRC_ERAY1INT0  	.equ	0xf0038c08	; E-RAY 1 Service Request 0
SRC_ERAY1INT1  	.equ	0xf0038c0c	; E-RAY 1 Service Request 1
SRC_ERAY1MBSC0 	.equ	0xf0038c20	; E-RAY 1 Message Buffer Status Changed 0 Service Request
SRC_ERAY1MBSC1 	.equ	0xf0038c24	; E-RAY 1 Message Buffer Status Changed 1 Service Request
SRC_ERAY1NDAT0 	.equ	0xf0038c18	; E-RAY 1 New Data 0 Service Request
SRC_ERAY1NDAT1 	.equ	0xf0038c1c	; E-RAY 1 New Data 1 Service Request
SRC_ERAY1OBUSY 	.equ	0xf0038c28	; E-RAY 1 Output Buffer Busy Service Request
SRC_ERAY1TINT0 	.equ	0xf0038c10	; E-RAY 1 Timer Interrupt 0 Service Request
SRC_ERAY1TINT1 	.equ	0xf0038c14	; E-RAY 1 Timer Interrupt 1 Service Request
SRC_ETH        	.equ	0xf00388f0	; Ethernet Service Request
SRC_FCE        	.equ	0xf00384b0	; FCE Error Service Request
SRC_FFTDONE    	.equ	0xf0038fc0	; FFT Done Service Request
SRC_FFTERR     	.equ	0xf0038fc4	; FFT Error Service Request
SRC_FFTRFS     	.equ	0xf0038fc8	; FFT Ready For Start Service Request
SRC_GPSR00     	.equ	0xf0039000	; General Purpose Service Request 00
SRC_GPSR01     	.equ	0xf0039004	; General Purpose Service Request 01
SRC_GPSR02     	.equ	0xf0039008	; General Purpose Service Request 02
SRC_GPSR03     	.equ	0xf003900c	; General Purpose Service Request 03
SRC_GPSR10     	.equ	0xf0039020	; General Purpose Service Request 10
SRC_GPSR11     	.equ	0xf0039024	; General Purpose Service Request 11
SRC_GPSR12     	.equ	0xf0039028	; General Purpose Service Request 12
SRC_GPSR13     	.equ	0xf003902c	; General Purpose Service Request 13
SRC_GPSR20     	.equ	0xf0039040	; General Purpose Service Request 20
SRC_GPSR21     	.equ	0xf0039044	; General Purpose Service Request 21
SRC_GPSR22     	.equ	0xf0039048	; General Purpose Service Request 22
SRC_GPSR23     	.equ	0xf003904c	; General Purpose Service Request 23
SRC_GPT120CIRQ 	.equ	0xf0038460	; GPT120 CAPREL Service Request
SRC_GPT120T2   	.equ	0xf0038464	; GPT120 T2 Overflow/Underflow Service Request
SRC_GPT120T3   	.equ	0xf0038468	; GPT120 T3 Overflow/Underflow Service Request
SRC_GPT120T4   	.equ	0xf003846c	; GPT120 T4 Overflow/Underflow Service Request
SRC_GPT120T5   	.equ	0xf0038470	; GPT120 T5 Overflow/Underflow Service Request
SRC_GPT120T6   	.equ	0xf0038474	; GPT120 T6 Overflow/Underflow Service Request
SRC_GTMAEIIRQ  	.equ	0xf0039600	; GTM AEI Shared Service Request
SRC_GTMARUIRQ0 	.equ	0xf0039604	; GTM ARU Shared Service Request 0
SRC_GTMARUIRQ1 	.equ	0xf0039608	; GTM ARU Shared Service Request 1
SRC_GTMARUIRQ2 	.equ	0xf003960c	; GTM ARU Shared Service Request 2
SRC_GTMATOM00  	.equ	0xf0039d80	; GTM ATOM0 Shared Service Request 0
SRC_GTMATOM01  	.equ	0xf0039d84	; GTM ATOM0 Shared Service Request 1
SRC_GTMATOM02  	.equ	0xf0039d88	; GTM ATOM0 Shared Service Request 2
SRC_GTMATOM03  	.equ	0xf0039d8c	; GTM ATOM0 Shared Service Request 3
SRC_GTMATOM10  	.equ	0xf0039d90	; GTM ATOM1 Shared Service Request 0
SRC_GTMATOM11  	.equ	0xf0039d94	; GTM ATOM1 Shared Service Request 1
SRC_GTMATOM12  	.equ	0xf0039d98	; GTM ATOM1 Shared Service Request 2
SRC_GTMATOM13  	.equ	0xf0039d9c	; GTM ATOM1 Shared Service Request 3
SRC_GTMATOM20  	.equ	0xf0039da0	; GTM ATOM2 Shared Service Request 0
SRC_GTMATOM21  	.equ	0xf0039da4	; GTM ATOM2 Shared Service Request 1
SRC_GTMATOM22  	.equ	0xf0039da8	; GTM ATOM2 Shared Service Request 2
SRC_GTMATOM23  	.equ	0xf0039dac	; GTM ATOM2 Shared Service Request 3
SRC_GTMATOM30  	.equ	0xf0039db0	; GTM ATOM3 Shared Service Request 0
SRC_GTMATOM31  	.equ	0xf0039db4	; GTM ATOM3 Shared Service Request 1
SRC_GTMATOM32  	.equ	0xf0039db8	; GTM ATOM3 Shared Service Request 2
SRC_GTMATOM33  	.equ	0xf0039dbc	; GTM ATOM3 Shared Service Request 3
SRC_GTMATOM40  	.equ	0xf0039dc0	; GTM ATOM4 Shared Service Request 0
SRC_GTMATOM41  	.equ	0xf0039dc4	; GTM ATOM4 Shared Service Request 1
SRC_GTMATOM42  	.equ	0xf0039dc8	; GTM ATOM4 Shared Service Request 2
SRC_GTMATOM43  	.equ	0xf0039dcc	; GTM ATOM4 Shared Service Request 3
SRC_GTMATOM50  	.equ	0xf0039dd0	; GTM ATOM5 Shared Service Request 0
SRC_GTMATOM51  	.equ	0xf0039dd4	; GTM ATOM5 Shared Service Request 1
SRC_GTMATOM52  	.equ	0xf0039dd8	; GTM ATOM5 Shared Service Request 2
SRC_GTMATOM53  	.equ	0xf0039ddc	; GTM ATOM5 Shared Service Request 3
SRC_GTMATOM60  	.equ	0xf0039de0	; GTM ATOM6 Shared Service Request 0
SRC_GTMATOM61  	.equ	0xf0039de4	; GTM ATOM6 Shared Service Request 1
SRC_GTMATOM62  	.equ	0xf0039de8	; GTM ATOM6 Shared Service Request 2
SRC_GTMATOM63  	.equ	0xf0039dec	; GTM ATOM6 Shared Service Request 3
SRC_GTMATOM70  	.equ	0xf0039df0	; GTM ATOM7 Shared Service Request 0
SRC_GTMATOM71  	.equ	0xf0039df4	; GTM ATOM7 Shared Service Request 1
SRC_GTMATOM72  	.equ	0xf0039df8	; GTM ATOM7 Shared Service Request 2
SRC_GTMATOM73  	.equ	0xf0039dfc	; GTM ATOM7 Shared Service Request 3
SRC_GTMATOM80  	.equ	0xf0039e00	; GTM ATOM8 Shared Service Request 0
SRC_GTMATOM81  	.equ	0xf0039e04	; GTM ATOM8 Shared Service Request 1
SRC_GTMATOM82  	.equ	0xf0039e08	; GTM ATOM8 Shared Service Request 2
SRC_GTMATOM83  	.equ	0xf0039e0c	; GTM ATOM8 Shared Service Request 3
SRC_GTMBRCIRQ  	.equ	0xf0039614	; GTM BRC Shared Service Request
SRC_GTMCMPIRQ  	.equ	0xf0039618	; GTM CMP Shared Service Request
SRC_GTMDPLL0   	.equ	0xf00396a4	; GTM DPLL Service Request 0
SRC_GTMDPLL1   	.equ	0xf00396a8	; GTM DPLL Service Request 1
SRC_GTMDPLL10  	.equ	0xf00396cc	; GTM DPLL Service Request 10
SRC_GTMDPLL11  	.equ	0xf00396d0	; GTM DPLL Service Request 11
SRC_GTMDPLL12  	.equ	0xf00396d4	; GTM DPLL Service Request 12
SRC_GTMDPLL13  	.equ	0xf00396d8	; GTM DPLL Service Request 13
SRC_GTMDPLL14  	.equ	0xf00396dc	; GTM DPLL Service Request 14
SRC_GTMDPLL15  	.equ	0xf00396e0	; GTM DPLL Service Request 15
SRC_GTMDPLL16  	.equ	0xf00396e4	; GTM DPLL Service Request 16
SRC_GTMDPLL17  	.equ	0xf00396e8	; GTM DPLL Service Request 17
SRC_GTMDPLL18  	.equ	0xf00396ec	; GTM DPLL Service Request 18
SRC_GTMDPLL19  	.equ	0xf00396f0	; GTM DPLL Service Request 19
SRC_GTMDPLL2   	.equ	0xf00396ac	; GTM DPLL Service Request 2
SRC_GTMDPLL20  	.equ	0xf00396f4	; GTM DPLL Service Request 20
SRC_GTMDPLL21  	.equ	0xf00396f8	; GTM DPLL Service Request 21
SRC_GTMDPLL22  	.equ	0xf00396fc	; GTM DPLL Service Request 22
SRC_GTMDPLL23  	.equ	0xf0039700	; GTM DPLL Service Request 23
SRC_GTMDPLL24  	.equ	0xf0039704	; GTM DPLL Service Request 24
SRC_GTMDPLL25  	.equ	0xf0039708	; GTM DPLL Service Request 25
SRC_GTMDPLL26  	.equ	0xf003970c	; GTM DPLL Service Request 26
SRC_GTMDPLL3   	.equ	0xf00396b0	; GTM DPLL Service Request 3
SRC_GTMDPLL4   	.equ	0xf00396b4	; GTM DPLL Service Request 4
SRC_GTMDPLL5   	.equ	0xf00396b8	; GTM DPLL Service Request 5
SRC_GTMDPLL6   	.equ	0xf00396bc	; GTM DPLL Service Request 6
SRC_GTMDPLL7   	.equ	0xf00396c0	; GTM DPLL Service Request 7
SRC_GTMDPLL8   	.equ	0xf00396c4	; GTM DPLL Service Request 8
SRC_GTMDPLL9   	.equ	0xf00396c8	; GTM DPLL Service Request 9
SRC_GTMERR     	.equ	0xf0039770	; GTM Error Service Request
SRC_GTMMCS00   	.equ	0xf0039980	; GTM MCS0 Shared Service Request 0
SRC_GTMMCS01   	.equ	0xf0039984	; GTM MCS0 Shared Service Request 1
SRC_GTMMCS02   	.equ	0xf0039988	; GTM MCS0 Shared Service Request 2
SRC_GTMMCS03   	.equ	0xf003998c	; GTM MCS0 Shared Service Request 3
SRC_GTMMCS04   	.equ	0xf0039990	; GTM MCS0 Shared Service Request 4
SRC_GTMMCS05   	.equ	0xf0039994	; GTM MCS0 Shared Service Request 5
SRC_GTMMCS06   	.equ	0xf0039998	; GTM MCS0 Shared Service Request 6
SRC_GTMMCS07   	.equ	0xf003999c	; GTM MCS0 Shared Service Request 7
SRC_GTMMCS10   	.equ	0xf00399a0	; GTM MCS1 Shared Service Request 0
SRC_GTMMCS11   	.equ	0xf00399a4	; GTM MCS1 Shared Service Request 1
SRC_GTMMCS12   	.equ	0xf00399a8	; GTM MCS1 Shared Service Request 2
SRC_GTMMCS13   	.equ	0xf00399ac	; GTM MCS1 Shared Service Request 3
SRC_GTMMCS14   	.equ	0xf00399b0	; GTM MCS1 Shared Service Request 4
SRC_GTMMCS15   	.equ	0xf00399b4	; GTM MCS1 Shared Service Request 5
SRC_GTMMCS16   	.equ	0xf00399b8	; GTM MCS1 Shared Service Request 6
SRC_GTMMCS17   	.equ	0xf00399bc	; GTM MCS1 Shared Service Request 7
SRC_GTMMCS20   	.equ	0xf00399c0	; GTM MCS2 Shared Service Request 0
SRC_GTMMCS21   	.equ	0xf00399c4	; GTM MCS2 Shared Service Request 1
SRC_GTMMCS22   	.equ	0xf00399c8	; GTM MCS2 Shared Service Request 2
SRC_GTMMCS23   	.equ	0xf00399cc	; GTM MCS2 Shared Service Request 3
SRC_GTMMCS24   	.equ	0xf00399d0	; GTM MCS2 Shared Service Request 4
SRC_GTMMCS25   	.equ	0xf00399d4	; GTM MCS2 Shared Service Request 5
SRC_GTMMCS26   	.equ	0xf00399d8	; GTM MCS2 Shared Service Request 6
SRC_GTMMCS27   	.equ	0xf00399dc	; GTM MCS2 Shared Service Request 7
SRC_GTMMCS30   	.equ	0xf00399e0	; GTM MCS3 Shared Service Request 0
SRC_GTMMCS31   	.equ	0xf00399e4	; GTM MCS3 Shared Service Request 1
SRC_GTMMCS32   	.equ	0xf00399e8	; GTM MCS3 Shared Service Request 2
SRC_GTMMCS33   	.equ	0xf00399ec	; GTM MCS3 Shared Service Request 3
SRC_GTMMCS34   	.equ	0xf00399f0	; GTM MCS3 Shared Service Request 4
SRC_GTMMCS35   	.equ	0xf00399f4	; GTM MCS3 Shared Service Request 5
SRC_GTMMCS36   	.equ	0xf00399f8	; GTM MCS3 Shared Service Request 6
SRC_GTMMCS37   	.equ	0xf00399fc	; GTM MCS3 Shared Service Request 7
SRC_GTMMCS40   	.equ	0xf0039a00	; GTM MCS4 Shared Service Request 0
SRC_GTMMCS41   	.equ	0xf0039a04	; GTM MCS4 Shared Service Request 1
SRC_GTMMCS42   	.equ	0xf0039a08	; GTM MCS4 Shared Service Request 2
SRC_GTMMCS43   	.equ	0xf0039a0c	; GTM MCS4 Shared Service Request 3
SRC_GTMMCS44   	.equ	0xf0039a10	; GTM MCS4 Shared Service Request 4
SRC_GTMMCS45   	.equ	0xf0039a14	; GTM MCS4 Shared Service Request 5
SRC_GTMMCS46   	.equ	0xf0039a18	; GTM MCS4 Shared Service Request 6
SRC_GTMMCS47   	.equ	0xf0039a1c	; GTM MCS4 Shared Service Request 7
SRC_GTMMCS50   	.equ	0xf0039a20	; GTM MCS5 Shared Service Request 0
SRC_GTMMCS51   	.equ	0xf0039a24	; GTM MCS5 Shared Service Request 1
SRC_GTMMCS52   	.equ	0xf0039a28	; GTM MCS5 Shared Service Request 2
SRC_GTMMCS53   	.equ	0xf0039a2c	; GTM MCS5 Shared Service Request 3
SRC_GTMMCS54   	.equ	0xf0039a30	; GTM MCS5 Shared Service Request 4
SRC_GTMMCS55   	.equ	0xf0039a34	; GTM MCS5 Shared Service Request 5
SRC_GTMMCS56   	.equ	0xf0039a38	; GTM MCS5 Shared Service Request 6
SRC_GTMMCS57   	.equ	0xf0039a3c	; GTM MCS5 Shared Service Request 7
SRC_GTMMCSW00  	.equ	0xf0039f00	; GTM Multi Channel Sequencer 0 Service Request 0
SRC_GTMMCSW01  	.equ	0xf0039f04	; GTM Multi Channel Sequencer 0 Service Request 1
SRC_GTMMCSW02  	.equ	0xf0039f08	; GTM Multi Channel Sequencer 0 Service Request 2
SRC_GTMMCSW03  	.equ	0xf0039f0c	; GTM Multi Channel Sequencer 0 Service Request 3
SRC_GTMMCSW04  	.equ	0xf0039f10	; GTM Multi Channel Sequencer 0 Service Request 4
SRC_GTMMCSW05  	.equ	0xf0039f14	; GTM Multi Channel Sequencer 0 Service Request 5
SRC_GTMMCSW10  	.equ	0xf0039f40	; GTM Multi Channel Sequencer 1 Service Request 0
SRC_GTMMCSW11  	.equ	0xf0039f44	; GTM Multi Channel Sequencer 1 Service Request 1
SRC_GTMMCSW12  	.equ	0xf0039f48	; GTM Multi Channel Sequencer 1 Service Request 2
SRC_GTMMCSW13  	.equ	0xf0039f4c	; GTM Multi Channel Sequencer 1 Service Request 3
SRC_GTMMCSW14  	.equ	0xf0039f50	; GTM Multi Channel Sequencer 1 Service Request 4
SRC_GTMMCSW15  	.equ	0xf0039f54	; GTM Multi Channel Sequencer 1 Service Request 5
SRC_GTMPSM00   	.equ	0xf003962c	; GTM PSM0 Shared Service Request 0
SRC_GTMPSM01   	.equ	0xf0039630	; GTM PSM0 Shared Service Request 1
SRC_GTMPSM02   	.equ	0xf0039634	; GTM PSM0 Shared Service Request 2
SRC_GTMPSM03   	.equ	0xf0039638	; GTM PSM0 Shared Service Request 3
SRC_GTMPSM04   	.equ	0xf003963c	; GTM PSM0 Shared Service Request 4
SRC_GTMPSM05   	.equ	0xf0039640	; GTM PSM0 Shared Service Request 5
SRC_GTMPSM06   	.equ	0xf0039644	; GTM PSM0 Shared Service Request 6
SRC_GTMPSM07   	.equ	0xf0039648	; GTM PSM0 Shared Service Request 7
SRC_GTMPSM10   	.equ	0xf003964c	; GTM PSM1 Shared Service Request 0
SRC_GTMPSM11   	.equ	0xf0039650	; GTM PSM1 Shared Service Request 1
SRC_GTMPSM12   	.equ	0xf0039654	; GTM PSM1 Shared Service Request 2
SRC_GTMPSM13   	.equ	0xf0039658	; GTM PSM1 Shared Service Request 3
SRC_GTMPSM14   	.equ	0xf003965c	; GTM PSM1 Shared Service Request 4
SRC_GTMPSM15   	.equ	0xf0039660	; GTM PSM1 Shared Service Request 5
SRC_GTMPSM16   	.equ	0xf0039664	; GTM PSM1 Shared Service Request 6
SRC_GTMPSM17   	.equ	0xf0039668	; GTM PSM1 Shared Service Request 7
SRC_GTMSPE0IRQ 	.equ	0xf003961c	; GTM SPE0 Shared Service Request
SRC_GTMSPE1IRQ 	.equ	0xf0039620	; GTM SPE1 Shared Service Request
SRC_GTMSPE2IRQ 	.equ	0xf0039624	; GTM SPE2 Shared Service Request
SRC_GTMSPE3IRQ 	.equ	0xf0039628	; GTM SPE3 Shared Service Request
SRC_GTMTIM00   	.equ	0xf0039780	; GTM TIM0 Shared Service Request 0
SRC_GTMTIM01   	.equ	0xf0039784	; GTM TIM0 Shared Service Request 1
SRC_GTMTIM02   	.equ	0xf0039788	; GTM TIM0 Shared Service Request 2
SRC_GTMTIM03   	.equ	0xf003978c	; GTM TIM0 Shared Service Request 3
SRC_GTMTIM04   	.equ	0xf0039790	; GTM TIM0 Shared Service Request 4
SRC_GTMTIM05   	.equ	0xf0039794	; GTM TIM0 Shared Service Request 5
SRC_GTMTIM06   	.equ	0xf0039798	; GTM TIM0 Shared Service Request 6
SRC_GTMTIM07   	.equ	0xf003979c	; GTM TIM0 Shared Service Request 7
SRC_GTMTIM10   	.equ	0xf00397a0	; GTM TIM1 Shared Service Request 0
SRC_GTMTIM11   	.equ	0xf00397a4	; GTM TIM1 Shared Service Request 1
SRC_GTMTIM12   	.equ	0xf00397a8	; GTM TIM1 Shared Service Request 2
SRC_GTMTIM13   	.equ	0xf00397ac	; GTM TIM1 Shared Service Request 3
SRC_GTMTIM14   	.equ	0xf00397b0	; GTM TIM1 Shared Service Request 4
SRC_GTMTIM15   	.equ	0xf00397b4	; GTM TIM1 Shared Service Request 5
SRC_GTMTIM16   	.equ	0xf00397b8	; GTM TIM1 Shared Service Request 6
SRC_GTMTIM17   	.equ	0xf00397bc	; GTM TIM1 Shared Service Request 7
SRC_GTMTIM20   	.equ	0xf00397c0	; GTM TIM2 Shared Service Request 0
SRC_GTMTIM21   	.equ	0xf00397c4	; GTM TIM2 Shared Service Request 1
SRC_GTMTIM22   	.equ	0xf00397c8	; GTM TIM2 Shared Service Request 2
SRC_GTMTIM23   	.equ	0xf00397cc	; GTM TIM2 Shared Service Request 3
SRC_GTMTIM24   	.equ	0xf00397d0	; GTM TIM2 Shared Service Request 4
SRC_GTMTIM25   	.equ	0xf00397d4	; GTM TIM2 Shared Service Request 5
SRC_GTMTIM26   	.equ	0xf00397d8	; GTM TIM2 Shared Service Request 6
SRC_GTMTIM27   	.equ	0xf00397dc	; GTM TIM2 Shared Service Request 7
SRC_GTMTIM30   	.equ	0xf00397e0	; GTM TIM3 Shared Service Request 0
SRC_GTMTIM31   	.equ	0xf00397e4	; GTM TIM3 Shared Service Request 1
SRC_GTMTIM32   	.equ	0xf00397e8	; GTM TIM3 Shared Service Request 2
SRC_GTMTIM33   	.equ	0xf00397ec	; GTM TIM3 Shared Service Request 3
SRC_GTMTIM34   	.equ	0xf00397f0	; GTM TIM3 Shared Service Request 4
SRC_GTMTIM35   	.equ	0xf00397f4	; GTM TIM3 Shared Service Request 5
SRC_GTMTIM36   	.equ	0xf00397f8	; GTM TIM3 Shared Service Request 6
SRC_GTMTIM37   	.equ	0xf00397fc	; GTM TIM3 Shared Service Request 7
SRC_GTMTIM40   	.equ	0xf0039800	; GTM TIM4 Shared Service Request 0
SRC_GTMTIM41   	.equ	0xf0039804	; GTM TIM4 Shared Service Request 1
SRC_GTMTIM42   	.equ	0xf0039808	; GTM TIM4 Shared Service Request 2
SRC_GTMTIM43   	.equ	0xf003980c	; GTM TIM4 Shared Service Request 3
SRC_GTMTIM44   	.equ	0xf0039810	; GTM TIM4 Shared Service Request 4
SRC_GTMTIM45   	.equ	0xf0039814	; GTM TIM4 Shared Service Request 5
SRC_GTMTIM46   	.equ	0xf0039818	; GTM TIM4 Shared Service Request 6
SRC_GTMTIM47   	.equ	0xf003981c	; GTM TIM4 Shared Service Request 7
SRC_GTMTIM50   	.equ	0xf0039820	; GTM TIM5 Shared Service Request 0
SRC_GTMTIM51   	.equ	0xf0039824	; GTM TIM5 Shared Service Request 1
SRC_GTMTIM52   	.equ	0xf0039828	; GTM TIM5 Shared Service Request 2
SRC_GTMTIM53   	.equ	0xf003982c	; GTM TIM5 Shared Service Request 3
SRC_GTMTIM54   	.equ	0xf0039830	; GTM TIM5 Shared Service Request 4
SRC_GTMTIM55   	.equ	0xf0039834	; GTM TIM5 Shared Service Request 5
SRC_GTMTIM56   	.equ	0xf0039838	; GTM TIM5 Shared Service Request 6
SRC_GTMTIM57   	.equ	0xf003983c	; GTM TIM5 Shared Service Request 7
SRC_GTMTOM00   	.equ	0xf0039b80	; GTM TOM0 Shared Service Request 0
SRC_GTMTOM01   	.equ	0xf0039b84	; GTM TOM0 Shared Service Request 1
SRC_GTMTOM02   	.equ	0xf0039b88	; GTM TOM0 Shared Service Request 2
SRC_GTMTOM03   	.equ	0xf0039b8c	; GTM TOM0 Shared Service Request 3
SRC_GTMTOM04   	.equ	0xf0039b90	; GTM TOM0 Shared Service Request 4
SRC_GTMTOM05   	.equ	0xf0039b94	; GTM TOM0 Shared Service Request 5
SRC_GTMTOM06   	.equ	0xf0039b98	; GTM TOM0 Shared Service Request 6
SRC_GTMTOM07   	.equ	0xf0039b9c	; GTM TOM0 Shared Service Request 7
SRC_GTMTOM10   	.equ	0xf0039ba0	; GTM TOM1 Shared Service Request 0
SRC_GTMTOM11   	.equ	0xf0039ba4	; GTM TOM1 Shared Service Request 1
SRC_GTMTOM12   	.equ	0xf0039ba8	; GTM TOM1 Shared Service Request 2
SRC_GTMTOM13   	.equ	0xf0039bac	; GTM TOM1 Shared Service Request 3
SRC_GTMTOM14   	.equ	0xf0039bb0	; GTM TOM1 Shared Service Request 4
SRC_GTMTOM15   	.equ	0xf0039bb4	; GTM TOM1 Shared Service Request 5
SRC_GTMTOM16   	.equ	0xf0039bb8	; GTM TOM1 Shared Service Request 6
SRC_GTMTOM17   	.equ	0xf0039bbc	; GTM TOM1 Shared Service Request 7
SRC_GTMTOM20   	.equ	0xf0039bc0	; GTM TOM2 Shared Service Request 0
SRC_GTMTOM21   	.equ	0xf0039bc4	; GTM TOM2 Shared Service Request 1
SRC_GTMTOM22   	.equ	0xf0039bc8	; GTM TOM2 Shared Service Request 2
SRC_GTMTOM23   	.equ	0xf0039bcc	; GTM TOM2 Shared Service Request 3
SRC_GTMTOM24   	.equ	0xf0039bd0	; GTM TOM2 Shared Service Request 4
SRC_GTMTOM25   	.equ	0xf0039bd4	; GTM TOM2 Shared Service Request 5
SRC_GTMTOM26   	.equ	0xf0039bd8	; GTM TOM2 Shared Service Request 6
SRC_GTMTOM27   	.equ	0xf0039bdc	; GTM TOM2 Shared Service Request 7
SRC_GTMTOM30   	.equ	0xf0039be0	; GTM TOM3 Shared Service Request 0
SRC_GTMTOM31   	.equ	0xf0039be4	; GTM TOM3 Shared Service Request 1
SRC_GTMTOM32   	.equ	0xf0039be8	; GTM TOM3 Shared Service Request 2
SRC_GTMTOM33   	.equ	0xf0039bec	; GTM TOM3 Shared Service Request 3
SRC_GTMTOM34   	.equ	0xf0039bf0	; GTM TOM3 Shared Service Request 4
SRC_GTMTOM35   	.equ	0xf0039bf4	; GTM TOM3 Shared Service Request 5
SRC_GTMTOM36   	.equ	0xf0039bf8	; GTM TOM3 Shared Service Request 6
SRC_GTMTOM37   	.equ	0xf0039bfc	; GTM TOM3 Shared Service Request 7
SRC_GTMTOM40   	.equ	0xf0039c00	; GTM TOM4 Shared Service Request 0
SRC_GTMTOM41   	.equ	0xf0039c04	; GTM TOM4 Shared Service Request 1
SRC_GTMTOM42   	.equ	0xf0039c08	; GTM TOM4 Shared Service Request 2
SRC_GTMTOM43   	.equ	0xf0039c0c	; GTM TOM4 Shared Service Request 3
SRC_GTMTOM44   	.equ	0xf0039c10	; GTM TOM4 Shared Service Request 4
SRC_GTMTOM45   	.equ	0xf0039c14	; GTM TOM4 Shared Service Request 5
SRC_GTMTOM46   	.equ	0xf0039c18	; GTM TOM4 Shared Service Request 6
SRC_GTMTOM47   	.equ	0xf0039c1c	; GTM TOM4 Shared Service Request 7
SRC_HSCT       	.equ	0xf0038290	; HSCT Service Request
SRC_HSM0       	.equ	0xf0038cc0	; HSM Service Request 0
SRC_HSM1       	.equ	0xf0038cc4	; HSM Service Request 1
SRC_HSSLCOK0   	.equ	0xf00382a0	; Channel 0 OK Service Request m
SRC_HSSLCOK1   	.equ	0xf00382b0	; Channel 1 OK Service Request m
SRC_HSSLCOK2   	.equ	0xf00382c0	; Channel 2 OK Service Request m
SRC_HSSLCOK3   	.equ	0xf00382d0	; Channel 3 OK Service Request m
SRC_HSSLERR0   	.equ	0xf00382a8	; Channel 0 Error ServiceRequest m
SRC_HSSLERR1   	.equ	0xf00382b8	; Channel 1 Error ServiceRequest m
SRC_HSSLERR2   	.equ	0xf00382c8	; Channel 2 Error ServiceRequest m
SRC_HSSLERR3   	.equ	0xf00382d8	; Channel 3 Error ServiceRequest m
SRC_HSSLEXI    	.equ	0xf00382e0	; Exception Service Request
SRC_HSSLRDI0   	.equ	0xf00382a4	; Channel 0 Read Data Service Request m
SRC_HSSLRDI1   	.equ	0xf00382b4	; Channel 1 Read Data Service Request m
SRC_HSSLRDI2   	.equ	0xf00382c4	; Channel 2 Read Data Service Request m
SRC_HSSLRDI3   	.equ	0xf00382d4	; Channel 3 Read Data Service Request m
SRC_HSSLTRG0   	.equ	0xf00382ac	; Channel 0 Trigger Service Request m
SRC_HSSLTRG1   	.equ	0xf00382bc	; Channel 1 Trigger Service Request m
SRC_HSSLTRG2   	.equ	0xf00382cc	; Channel 2 Trigger Service Request m
SRC_HSSLTRG3   	.equ	0xf00382dc	; Channel 3 Trigger Service Request m
SRC_I2C0BREQ   	.equ	0xf0038300	; I2C 0 Burst Data Transfer Request
SRC_I2C0ERR    	.equ	0xf0038310	; I2C 0 Error Service Request
SRC_I2C0LBREQ  	.equ	0xf0038304	; I2C 0 Last Burst Data Transfer Service Request
SRC_I2C0LSREQ  	.equ	0xf003830c	; I2C 0 Last Single Data Transfer Service Request
SRC_I2C0P      	.equ	0xf0038314	; I2C 0 Kernel Service Request
SRC_I2C0SREQ   	.equ	0xf0038308	; I2C 0 Single Data Transfer Service Request
SRC_I2C1BREQ   	.equ	0xf0038318	; I2C 1 Burst Data Transfer Request
SRC_I2C1ERR    	.equ	0xf0038328	; I2C 1 Error Service Request
SRC_I2C1LBREQ  	.equ	0xf003831c	; I2C 1 Last Burst Data Transfer Service Request
SRC_I2C1LSREQ  	.equ	0xf0038324	; I2C 1 Last Single Data Transfer Service Request
SRC_I2C1P      	.equ	0xf003832c	; I2C 1 Kernel Service Request
SRC_I2C1SREQ   	.equ	0xf0038320	; I2C 1 Single Data Transfer Service Request
SRC_LMU        	.equ	0xf0038de0	; LMU Service Request
SRC_MSC0SR0    	.equ	0xf00383e0	; MSC 0 Service Request 0
SRC_MSC0SR1    	.equ	0xf00383e4	; MSC 0 Service Request 1
SRC_MSC0SR2    	.equ	0xf00383e8	; MSC 0 Service Request 2
SRC_MSC0SR3    	.equ	0xf00383ec	; MSC 0 Service Request 3
SRC_MSC0SR4    	.equ	0xf00383f0	; MSC 0 Service Request 4
SRC_MSC1SR0    	.equ	0xf00383f4	; MSC 1 Service Request 0
SRC_MSC1SR1    	.equ	0xf00383f8	; MSC 1 Service Request 1
SRC_MSC1SR2    	.equ	0xf00383fc	; MSC 1 Service Request 2
SRC_MSC1SR3    	.equ	0xf0038400	; MSC 1 Service Request 3
SRC_MSC1SR4    	.equ	0xf0038404	; MSC 1 Service Request 4
SRC_MSC2SR0    	.equ	0xf0038408	; MSC 2 Service Request 0
SRC_MSC2SR1    	.equ	0xf003840c	; MSC 2 Service Request 1
SRC_MSC2SR2    	.equ	0xf0038410	; MSC 2 Service Request 2
SRC_MSC2SR3    	.equ	0xf0038414	; MSC 2 Service Request 3
SRC_MSC2SR4    	.equ	0xf0038418	; MSC 2 Service Request 4
SRC_PMU00      	.equ	0xf0038c30	; PMU 0 Service Request 0
SRC_PMU01      	.equ	0xf0038c34	; PMU 0 Service Request 1
SRC_PSI50      	.equ	0xf0038d30	; PSI5 Service Request 0
SRC_PSI51      	.equ	0xf0038d34	; PSI5 Service Request 1
SRC_PSI52      	.equ	0xf0038d38	; PSI5 Service Request 2
SRC_PSI53      	.equ	0xf0038d3c	; PSI5 Service Request 3
SRC_PSI54      	.equ	0xf0038d40	; PSI5 Service Request 4
SRC_PSI55      	.equ	0xf0038d44	; PSI5 Service Request 5
SRC_PSI56      	.equ	0xf0038d48	; PSI5 Service Request 6
SRC_PSI57      	.equ	0xf0038d4c	; PSI5 Service Request 7
SRC_PSI5S0     	.equ	0xf0038df0	; PSI5-S Service Request 0
SRC_PSI5S1     	.equ	0xf0038df4	; PSI5-S Service Request 1
SRC_PSI5S2     	.equ	0xf0038df8	; PSI5-S Service Request 2
SRC_PSI5S3     	.equ	0xf0038dfc	; PSI5-S Service Request 3
SRC_PSI5S4     	.equ	0xf0038e00	; PSI5-S Service Request 4
SRC_PSI5S5     	.equ	0xf0038e04	; PSI5-S Service Request 5
SRC_PSI5S6     	.equ	0xf0038e08	; PSI5-S Service Request 6
SRC_PSI5S7     	.equ	0xf0038e0c	; PSI5-S Service Request 7
SRC_QSPI0ERR   	.equ	0xf0038198	; QSPI 0 Error Service Request
SRC_QSPI0PT    	.equ	0xf003819c	; QSPI 0 Phase Transition Service Request
SRC_QSPI0RX    	.equ	0xf0038194	; QSPI 0 Receive Service Request
SRC_QSPI0TX    	.equ	0xf0038190	; QSPI 0 Transmit Service Request
SRC_QSPI0U     	.equ	0xf00381a4	; QSPI 0 User Defined Service Request
SRC_QSPI1ERR   	.equ	0xf00381b0	; QSPI 1 Error Service Request
SRC_QSPI1PT    	.equ	0xf00381b4	; QSPI 1 Phase Transition Service Request
SRC_QSPI1RX    	.equ	0xf00381ac	; QSPI 1 Receive Service Request
SRC_QSPI1TX    	.equ	0xf00381a8	; QSPI 1 Transmit Service Request
SRC_QSPI1U     	.equ	0xf00381bc	; QSPI 1 User Defined Service Request
SRC_QSPI2ERR   	.equ	0xf00381c8	; QSPI 2 Error Service Request
SRC_QSPI2HC    	.equ	0xf00381d0	; QSPI 2 High Speed Capture Service Request
SRC_QSPI2PT    	.equ	0xf00381cc	; QSPI 2 Phase Transition Service Request
SRC_QSPI2RX    	.equ	0xf00381c4	; QSPI 2 Receive Service Request
SRC_QSPI2TX    	.equ	0xf00381c0	; QSPI 2 Transmit Service Request
SRC_QSPI2U     	.equ	0xf00381d4	; QSPI 2 User Defined Service Request
SRC_QSPI3ERR   	.equ	0xf00381e0	; QSPI 3 Error Service Request
SRC_QSPI3HC    	.equ	0xf00381e8	; QSPI 3 High Speed Capture Service Request
SRC_QSPI3PT    	.equ	0xf00381e4	; QSPI 3 Phase Transition Service Request
SRC_QSPI3RX    	.equ	0xf00381dc	; QSPI 3 Receive Service Request
SRC_QSPI3TX    	.equ	0xf00381d8	; QSPI 3 Transmit Service Request
SRC_QSPI3U     	.equ	0xf00381ec	; QSPI 3 User Defined Service Request
SRC_QSPI4ERR   	.equ	0xf00381f8	; QSPI 4 Error Service Request
SRC_QSPI4PT    	.equ	0xf00381fc	; QSPI 4 Phase Transition Service Request
SRC_QSPI4RX    	.equ	0xf00381f4	; QSPI 4 Receive Service Request
SRC_QSPI4TX    	.equ	0xf00381f0	; QSPI 4 Transmit Service Request
SRC_QSPI4U     	.equ	0xf0038204	; QSPI 4 User Defined Service Request
SRC_QSPI5ERR   	.equ	0xf0038210	; QSPI 5 Error Service Request
SRC_QSPI5PT    	.equ	0xf0038214	; QSPI 5 Phase Transition Service Request
SRC_QSPI5RX    	.equ	0xf003820c	; QSPI 5 Receive Service Request
SRC_QSPI5TX    	.equ	0xf0038208	; QSPI 5 Transmit Service Request
SRC_QSPI5U     	.equ	0xf003821c	; QSPI 5 User Defined Service Request
SRC_RESERVED0  	.equ	0xf0038fcc	; Reserved Service Request 0
SRC_RESERVED10 	.equ	0xf00381a0	; Reserved Service Request 10
SRC_RESERVED11 	.equ	0xf00381b8	; Reserved Service Request 11
SRC_RESERVED14 	.equ	0xf0038200	; Reserved Service Request 14
SRC_RESERVED15 	.equ	0xf0038218	; Reserved Service Request 15
SRC_SCUDTS     	.equ	0xf0038cd0	; SCU DTS Busy Service Request
SRC_SCUERU0    	.equ	0xf0038cd4	; SCU ERU Service Request 0
SRC_SCUERU1    	.equ	0xf0038cd8	; SCU ERU Service Request 1
SRC_SCUERU2    	.equ	0xf0038cdc	; SCU ERU Service Request 2
SRC_SCUERU3    	.equ	0xf0038ce0	; SCU ERU Service Request 3
SRC_SENT0      	.equ	0xf0038350	; SENT TRIG0 Service Request
SRC_SENT1      	.equ	0xf0038354	; SENT TRIG1 Service Request
SRC_SENT10     	.equ	0xf0038378	; SENT TRIG10 Service Request
SRC_SENT11     	.equ	0xf003837c	; SENT TRIG11 Service Request
SRC_SENT12     	.equ	0xf0038380	; SENT TRIG12 Service Request
SRC_SENT13     	.equ	0xf0038384	; SENT TRIG13 Service Request
SRC_SENT14     	.equ	0xf0038388	; SENT TRIG14 Service Request
SRC_SENT2      	.equ	0xf0038358	; SENT TRIG2 Service Request
SRC_SENT3      	.equ	0xf003835c	; SENT TRIG3 Service Request
SRC_SENT4      	.equ	0xf0038360	; SENT TRIG4 Service Request
SRC_SENT5      	.equ	0xf0038364	; SENT TRIG5 Service Request
SRC_SENT6      	.equ	0xf0038368	; SENT TRIG6 Service Request
SRC_SENT7      	.equ	0xf003836c	; SENT TRIG7 Service Request
SRC_SENT8      	.equ	0xf0038370	; SENT TRIG8 Service Request
SRC_SENT9      	.equ	0xf0038374	; SENT TRIG9 Service Request
SRC_SMU0       	.equ	0xf0038d10	; SMU Service Request 0
SRC_SMU1       	.equ	0xf0038d14	; SMU Service Request 1
SRC_SMU2       	.equ	0xf0038d18	; SMU Service Request 2
SRC_STM0SR0    	.equ	0xf0038490	; System Timer 0 Service Request 0
SRC_STM0SR1    	.equ	0xf0038494	; System Timer 0 Service Request 1
SRC_STM1SR0    	.equ	0xf0038498	; System Timer 1 Service Request 0
SRC_STM1SR1    	.equ	0xf003849c	; System Timer 1 Service Request 1
SRC_STM2SR0    	.equ	0xf00384a0	; System Timer 2 Service Request 0
SRC_STM2SR1    	.equ	0xf00384a4	; System Timer 2 Service Request 1
SRC_VADCCG0SR0 	.equ	0xf0038aa0	; VADC Common Group 0 Service Request 0
SRC_VADCCG0SR1 	.equ	0xf0038aa4	; VADC Common Group 0 Service Request 1
SRC_VADCCG0SR2 	.equ	0xf0038aa8	; VADC Common Group 0 Service Request 2
SRC_VADCCG0SR3 	.equ	0xf0038aac	; VADC Common Group 0 Service Request 3
SRC_VADCCG1SR0 	.equ	0xf0038ab0	; VADC Common Group 1 Service Request 0
SRC_VADCCG1SR1 	.equ	0xf0038ab4	; VADC Common Group 1 Service Request 1
SRC_VADCCG1SR2 	.equ	0xf0038ab8	; VADC Common Group 1 Service Request 2
SRC_VADCCG1SR3 	.equ	0xf0038abc	; VADC Common Group 1 Service Request 3
SRC_VADCG0SR0  	.equ	0xf0038980	; VADC Group 0 Service Request 0
SRC_VADCG0SR1  	.equ	0xf0038984	; VADC Group 0 Service Request 1
SRC_VADCG0SR2  	.equ	0xf0038988	; VADC Group 0 Service Request 2
SRC_VADCG0SR3  	.equ	0xf003898c	; VADC Group 0 Service Request 3
SRC_VADCG10SR0 	.equ	0xf0038a20	; VADC Group 10 Service Request 0
SRC_VADCG10SR1 	.equ	0xf0038a24	; VADC Group 10 Service Request 1
SRC_VADCG10SR2 	.equ	0xf0038a28	; VADC Group 10 Service Request 2
SRC_VADCG10SR3 	.equ	0xf0038a2c	; VADC Group 10 Service Request 3
SRC_VADCG1SR0  	.equ	0xf0038990	; VADC Group 1 Service Request 0
SRC_VADCG1SR1  	.equ	0xf0038994	; VADC Group 1 Service Request 1
SRC_VADCG1SR2  	.equ	0xf0038998	; VADC Group 1 Service Request 2
SRC_VADCG1SR3  	.equ	0xf003899c	; VADC Group 1 Service Request 3
SRC_VADCG2SR0  	.equ	0xf00389a0	; VADC Group 2 Service Request 0
SRC_VADCG2SR1  	.equ	0xf00389a4	; VADC Group 2 Service Request 1
SRC_VADCG2SR2  	.equ	0xf00389a8	; VADC Group 2 Service Request 2
SRC_VADCG2SR3  	.equ	0xf00389ac	; VADC Group 2 Service Request 3
SRC_VADCG3SR0  	.equ	0xf00389b0	; VADC Group 3 Service Request 0
SRC_VADCG3SR1  	.equ	0xf00389b4	; VADC Group 3 Service Request 1
SRC_VADCG3SR2  	.equ	0xf00389b8	; VADC Group 3 Service Request 2
SRC_VADCG3SR3  	.equ	0xf00389bc	; VADC Group 3 Service Request 3
SRC_VADCG4SR0  	.equ	0xf00389c0	; VADC Group 4 Service Request 0
SRC_VADCG4SR1  	.equ	0xf00389c4	; VADC Group 4 Service Request 1
SRC_VADCG4SR2  	.equ	0xf00389c8	; VADC Group 4 Service Request 2
SRC_VADCG4SR3  	.equ	0xf00389cc	; VADC Group 4 Service Request 3
SRC_VADCG5SR0  	.equ	0xf00389d0	; VADC Group 5 Service Request 0
SRC_VADCG5SR1  	.equ	0xf00389d4	; VADC Group 5 Service Request 1
SRC_VADCG5SR2  	.equ	0xf00389d8	; VADC Group 5 Service Request 2
SRC_VADCG5SR3  	.equ	0xf00389dc	; VADC Group 5 Service Request 3
SRC_VADCG6SR0  	.equ	0xf00389e0	; VADC Group 6 Service Request 0
SRC_VADCG6SR1  	.equ	0xf00389e4	; VADC Group 6 Service Request 1
SRC_VADCG6SR2  	.equ	0xf00389e8	; VADC Group 6 Service Request 2
SRC_VADCG6SR3  	.equ	0xf00389ec	; VADC Group 6 Service Request 3
SRC_VADCG7SR0  	.equ	0xf00389f0	; VADC Group 7 Service Request 0
SRC_VADCG7SR1  	.equ	0xf00389f4	; VADC Group 7 Service Request 1
SRC_VADCG7SR2  	.equ	0xf00389f8	; VADC Group 7 Service Request 2
SRC_VADCG7SR3  	.equ	0xf00389fc	; VADC Group 7 Service Request 3
SRC_VADCG8SR0  	.equ	0xf0038a00	; VADC Group 8 Service Request 0
SRC_VADCG8SR1  	.equ	0xf0038a04	; VADC Group 8 Service Request 1
SRC_VADCG8SR2  	.equ	0xf0038a08	; VADC Group 8 Service Request 2
SRC_VADCG8SR3  	.equ	0xf0038a0c	; VADC Group 8 Service Request 3
SRC_VADCG9SR0  	.equ	0xf0038a10	; VADC Group 9 Service Request 0
SRC_VADCG9SR1  	.equ	0xf0038a14	; VADC Group 9 Service Request 1
SRC_VADCG9SR2  	.equ	0xf0038a18	; VADC Group 9 Service Request 2
SRC_VADCG9SR3  	.equ	0xf0038a1c	; VADC Group 9 Service Request 3
SRC_XBARSRC    	.equ	0xf0038048	; XBAR_SRI Service Request
STM0_ACCEN0    	.equ	0xf00000fc	; Access Enable Register 0
STM0_ACCEN1    	.equ	0xf00000f8	; Access Enable Register 1
STM0_CAP       	.equ	0xf000002c	; Timer Capture Register
STM0_CAPSV     	.equ	0xf0000054	; Timer Capture Register Second View
STM0_CLC       	.equ	0xf0000000	; Clock Control Register
STM0_CMCON     	.equ	0xf0000038	; Compare Match Control Register
STM0_CMP0      	.equ	0xf0000030	; Compare Register 0
STM0_CMP1      	.equ	0xf0000034	; Compare Register 1
STM0_ICR       	.equ	0xf000003c	; Interrupt Control Register
STM0_ID        	.equ	0xf0000008	; Module Identification Register
STM0_ISCR      	.equ	0xf0000040	; Interrupt Set/Clear Register
STM0_KRST0     	.equ	0xf00000f4	; Kernel Reset Register 0
STM0_KRST1     	.equ	0xf00000f0	; Kernel Reset Register 1
STM0_KRSTCLR   	.equ	0xf00000ec	; Kernel Reset Status Clear Register
STM0_OCS       	.equ	0xf00000e8	; OCDS Control and Status
STM0_TIM0      	.equ	0xf0000010	; Timer Register 0
STM0_TIM0SV    	.equ	0xf0000050	; Timer Register 0 Second View
STM0_TIM1      	.equ	0xf0000014	; Timer Register 1
STM0_TIM2      	.equ	0xf0000018	; Timer Register 2
STM0_TIM3      	.equ	0xf000001c	; Timer Register 3
STM0_TIM4      	.equ	0xf0000020	; Timer Register 4
STM0_TIM5      	.equ	0xf0000024	; Timer Register 5
STM0_TIM6      	.equ	0xf0000028	; Timer Register 6
STM1_ACCEN0    	.equ	0xf00001fc	; Access Enable Register 0
STM1_ACCEN1    	.equ	0xf00001f8	; Access Enable Register 1
STM1_CAP       	.equ	0xf000012c	; Timer Capture Register
STM1_CAPSV     	.equ	0xf0000154	; Timer Capture Register Second View
STM1_CLC       	.equ	0xf0000100	; Clock Control Register
STM1_CMCON     	.equ	0xf0000138	; Compare Match Control Register
STM1_CMP0      	.equ	0xf0000130	; Compare Register 0
STM1_CMP1      	.equ	0xf0000134	; Compare Register 1
STM1_ICR       	.equ	0xf000013c	; Interrupt Control Register
STM1_ID        	.equ	0xf0000108	; Module Identification Register
STM1_ISCR      	.equ	0xf0000140	; Interrupt Set/Clear Register
STM1_KRST0     	.equ	0xf00001f4	; Kernel Reset Register 0
STM1_KRST1     	.equ	0xf00001f0	; Kernel Reset Register 1
STM1_KRSTCLR   	.equ	0xf00001ec	; Kernel Reset Status Clear Register
STM1_OCS       	.equ	0xf00001e8	; OCDS Control and Status
STM1_TIM0      	.equ	0xf0000110	; Timer Register 0
STM1_TIM0SV    	.equ	0xf0000150	; Timer Register 0 Second View
STM1_TIM1      	.equ	0xf0000114	; Timer Register 1
STM1_TIM2      	.equ	0xf0000118	; Timer Register 2
STM1_TIM3      	.equ	0xf000011c	; Timer Register 3
STM1_TIM4      	.equ	0xf0000120	; Timer Register 4
STM1_TIM5      	.equ	0xf0000124	; Timer Register 5
STM1_TIM6      	.equ	0xf0000128	; Timer Register 6
STM2_ACCEN0    	.equ	0xf00002fc	; Access Enable Register 0
STM2_ACCEN1    	.equ	0xf00002f8	; Access Enable Register 1
STM2_CAP       	.equ	0xf000022c	; Timer Capture Register
STM2_CAPSV     	.equ	0xf0000254	; Timer Capture Register Second View
STM2_CLC       	.equ	0xf0000200	; Clock Control Register
STM2_CMCON     	.equ	0xf0000238	; Compare Match Control Register
STM2_CMP0      	.equ	0xf0000230	; Compare Register 0
STM2_CMP1      	.equ	0xf0000234	; Compare Register 1
STM2_ICR       	.equ	0xf000023c	; Interrupt Control Register
STM2_ID        	.equ	0xf0000208	; Module Identification Register
STM2_ISCR      	.equ	0xf0000240	; Interrupt Set/Clear Register
STM2_KRST0     	.equ	0xf00002f4	; Kernel Reset Register 0
STM2_KRST1     	.equ	0xf00002f0	; Kernel Reset Register 1
STM2_KRSTCLR   	.equ	0xf00002ec	; Kernel Reset Status Clear Register
STM2_OCS       	.equ	0xf00002e8	; OCDS Control and Status
STM2_TIM0      	.equ	0xf0000210	; Timer Register 0
STM2_TIM0SV    	.equ	0xf0000250	; Timer Register 0 Second View
STM2_TIM1      	.equ	0xf0000214	; Timer Register 1
STM2_TIM2      	.equ	0xf0000218	; Timer Register 2
STM2_TIM3      	.equ	0xf000021c	; Timer Register 3
STM2_TIM4      	.equ	0xf0000220	; Timer Register 4
STM2_TIM5      	.equ	0xf0000224	; Timer Register 5
STM2_TIM6      	.equ	0xf0000228	; Timer Register 6
CBS_COMDATA    	.equ	0xf0000468	; Communication Mode Data Register
CBS_ICTSA      	.equ	0xf0000488	; Internally Controlled Trace Source Register
CBS_ICTTA      	.equ	0xf000048c	; Internally Controlled Trace Destination Register
CBS_INTMOD     	.equ	0xf0000484	; Internal Mode Status and Control Register
CBS_IOSR       	.equ	0xf000046c	; IOClient Status and Control Register
CBS_JDPID      	.equ	0xf0000408	; Module Identification Register
CBS_JTAGID     	.equ	0xf0000464	; JTAG Device Identification Register
CBS_OCNTRL     	.equ	0xf000047c	; OSCU Control Register
CBS_OEC        	.equ	0xf0000478	; OCDS Enable Control Register
CBS_OIFM       	.equ	0xf000040c	; OCDS Interface Mode Register
CBS_OSTATE     	.equ	0xf0000480	; OSCU Status Register
CBS_TCCB       	.equ	0xf00004b0	; TG Capture for Cores - BRKOUT
CBS_TCCH       	.equ	0xf00004b4	; TG Capture for Cores - HALT
CBS_TCIP       	.equ	0xf000041c	; TG Capture for TG Input Pins
CBS_TCM        	.equ	0xf00004bc	; TG Capture for MCDS
CBS_TCTGB      	.equ	0xf00004b8	; TG Capture for OTGB0/1
CBS_TCTL       	.equ	0xf0000474	; TG Capture for TG Lines
CBS_TIPR       	.equ	0xf0000410	; TG Input Pins Routing
CBS_TL1ST      	.equ	0xf0000494	; TG Line 1 Suspend Targets
CBS_TLC        	.equ	0xf0000490	; TG Line Control
CBS_TLCC0      	.equ	0xf0000440	; TG Line Counter Control
CBS_TLCC1      	.equ	0xf0000444	; TG Line Counter Control
CBS_TLCHE      	.equ	0xf0000498	; TG Line Capture and Hold Enable
CBS_TLCHS      	.equ	0xf000049c	; TG Line Capture and Hold Clear
CBS_TLCV0      	.equ	0xf0000450	; TG Line Counter Value
CBS_TLCV1      	.equ	0xf0000454	; TG Line Counter Value
CBS_TLS        	.equ	0xf0000470	; TG Line State
CBS_TLT        	.equ	0xf00004a8	; TG Line Timer
CBS_TLTTH      	.equ	0xf00004ac	; TG Lines for Trigger to Host
CBS_TOPPS      	.equ	0xf0000418	; TG Output Pins Pulse Stretcher
CBS_TOPR       	.equ	0xf0000414	; TG Output Pins Routing
CBS_TRC0       	.equ	0xf0000420	; TG Routing for CPU0
CBS_TRC1       	.equ	0xf0000424	; TG Routing for CPU1
CBS_TRC2       	.equ	0xf0000428	; TG Routing for CPU2
CBS_TREC0      	.equ	0xf00004c0	; TG Routing Events of CPU0
CBS_TREC1      	.equ	0xf00004c4	; TG Routing Events of CPU1
CBS_TREC2      	.equ	0xf00004c8	; TG Routing Events of CPU2
CBS_TRHSM      	.equ	0xf0000438	; TG Routing for HSM Control
CBS_TRIG0      	.equ	0xf0000500	; Trigger to Host Register 0
CBS_TRIG1      	.equ	0xf0000504	; Trigger to Host Register 1
CBS_TRIG10     	.equ	0xf0000528	; Trigger to Host Register 10
CBS_TRIG11     	.equ	0xf000052c	; Trigger to Host Register 11
CBS_TRIG12     	.equ	0xf0000530	; Trigger to Host Register 12
CBS_TRIG13     	.equ	0xf0000534	; Trigger to Host Register 13
CBS_TRIG14     	.equ	0xf0000538	; Trigger to Host Register 14
CBS_TRIG15     	.equ	0xf000053c	; Trigger to Host Register 15
CBS_TRIG16     	.equ	0xf0000540	; Trigger to Host Register 16
CBS_TRIG17     	.equ	0xf0000544	; Trigger to Host Register 17
CBS_TRIG18     	.equ	0xf0000548	; Trigger to Host Register 18
CBS_TRIG19     	.equ	0xf000054c	; Trigger to Host Register 19
CBS_TRIG2      	.equ	0xf0000508	; Trigger to Host Register 2
CBS_TRIG20     	.equ	0xf0000550	; Trigger to Host Register 20
CBS_TRIG21     	.equ	0xf0000554	; Trigger to Host Register 21
CBS_TRIG3      	.equ	0xf000050c	; Trigger to Host Register 3
CBS_TRIG4      	.equ	0xf0000510	; Trigger to Host Register 4
CBS_TRIG5      	.equ	0xf0000514	; Trigger to Host Register 5
CBS_TRIG6      	.equ	0xf0000518	; Trigger to Host Register 6
CBS_TRIG7      	.equ	0xf000051c	; Trigger to Host Register 7
CBS_TRIG8      	.equ	0xf0000520	; Trigger to Host Register 8
CBS_TRIG9      	.equ	0xf0000524	; Trigger to Host Register 9
CBS_TRIGC      	.equ	0xf00004a4	; Clear Trigger to Host Register
CBS_TRIGS      	.equ	0xf00004a0	; Set Trigger to Host Register
CBS_TRMC       	.equ	0xf000043c	; TG Routing for MCDS Control
CBS_TRMT       	.equ	0xf00004dc	; TG Routing for MCDS Triggers
CBS_TRSS       	.equ	0xf0000460	; TG Routing for Special Signals
CBS_TRTGB0H    	.equ	0xf00004e4	; TG Routing for OTGB0 Bits [15:8]
CBS_TRTGB0L    	.equ	0xf00004e0	; TG Routing for OTGB0 Bits [7:0]
CBS_TRTGB1H    	.equ	0xf00004ec	; TG Routing for OTGB1 Bits [15:8]
CBS_TRTGB1L    	.equ	0xf00004e8	; TG Routing for OTGB1 Bits [7:0]
MINIMCDS_CLC   	.equ	0xf9100000	; Clock Control Register
MINIMCDS_CT    	.equ	0xf9100010	; MCDS Control Register
MINIMCDS_FIFOBOT	.equ	0xf9100204	; Trace Buffer Bottom Register
MINIMCDS_FIFOCTL	.equ	0xf9100210	; Trace Buffer Control Register
MINIMCDS_FIFONOW	.equ	0xf9100200	; Trace Buffer Write Pointer
MINIMCDS_FIFOPRE	.equ	0xf9100208	; Trace Buffer PRE/POST Register
MINIMCDS_FIFOTOP	.equ	0xf910020c	; Trace Buffer Top Register
MINIMCDS_FIFOWARN0	.equ	0xf9100214	; Trace Buffer Comparator Register
MINIMCDS_FIFOWARN1	.equ	0xf9100218	; Trace Buffer Comparator Register
MINIMCDS_ID    	.equ	0xf9100008	; Module Identification Register
MINIMCDS_MCXACT0	.equ	0xf9100880	; Action Definition Register 0
MINIMCDS_MCXACT1	.equ	0xf9100884	; Action Definition Register 1
MINIMCDS_MCXACT10	.equ	0xf91008a8	; Action Definition Register 10
MINIMCDS_MCXACT11	.equ	0xf91008ac	; Action Definition Register 11
MINIMCDS_MCXACT12	.equ	0xf91008b0	; Action Definition Register 12
MINIMCDS_MCXACT13	.equ	0xf91008b4	; Action Definition Register 13
MINIMCDS_MCXACT14	.equ	0xf91008b8	; Action Definition Register 14
MINIMCDS_MCXACT15	.equ	0xf91008bc	; Action Definition Register 15
MINIMCDS_MCXACT16	.equ	0xf91008c0	; Action Definition Register 16
MINIMCDS_MCXACT17	.equ	0xf91008c4	; Action Definition Register 17
MINIMCDS_MCXACT18	.equ	0xf91008c8	; Action Definition Register 18
MINIMCDS_MCXACT19	.equ	0xf91008cc	; Action Definition Register 19
MINIMCDS_MCXACT2	.equ	0xf9100888	; Action Definition Register 2
MINIMCDS_MCXACT20	.equ	0xf91008d0	; Action Definition Register 20
MINIMCDS_MCXACT21	.equ	0xf91008d4	; Action Definition Register 21
MINIMCDS_MCXACT22	.equ	0xf91008d8	; Action Definition Register 22
MINIMCDS_MCXACT23	.equ	0xf91008dc	; Action Definition Register 23
MINIMCDS_MCXACT24	.equ	0xf91008e0	; Action Definition Register 24
MINIMCDS_MCXACT25	.equ	0xf91008e4	; Action Definition Register 25
MINIMCDS_MCXACT26	.equ	0xf91008e8	; Action Definition Register 26
MINIMCDS_MCXACT27	.equ	0xf91008ec	; Action Definition Register 27
MINIMCDS_MCXACT28	.equ	0xf91008f0	; Action Definition Register 28
MINIMCDS_MCXACT29	.equ	0xf91008f4	; Action Definition Register 29
MINIMCDS_MCXACT3	.equ	0xf910088c	; Action Definition Register 3
MINIMCDS_MCXACT30	.equ	0xf91008f8	; Action Definition Register 30
MINIMCDS_MCXACT31	.equ	0xf91008fc	; Action Definition Register 31
MINIMCDS_MCXACT32	.equ	0xf9100900	; Action Definition Register 32
MINIMCDS_MCXACT33	.equ	0xf9100904	; Action Definition Register 33
MINIMCDS_MCXACT34	.equ	0xf9100908	; Action Definition Register 34
MINIMCDS_MCXACT35	.equ	0xf910090c	; Action Definition Register 35
MINIMCDS_MCXACT36	.equ	0xf9100910	; Action Definition Register 36
MINIMCDS_MCXACT37	.equ	0xf9100914	; Action Definition Register 37
MINIMCDS_MCXACT38	.equ	0xf9100918	; Action Definition Register 38
MINIMCDS_MCXACT39	.equ	0xf910091c	; Action Definition Register 39
MINIMCDS_MCXACT4	.equ	0xf9100890	; Action Definition Register 4
MINIMCDS_MCXACT40	.equ	0xf9100920	; Action Definition Register 40
MINIMCDS_MCXACT5	.equ	0xf9100894	; Action Definition Register 5
MINIMCDS_MCXACT6	.equ	0xf9100898	; Action Definition Register 6
MINIMCDS_MCXACT7	.equ	0xf910089c	; Action Definition Register 7
MINIMCDS_MCXACT8	.equ	0xf91008a0	; Action Definition Register 8
MINIMCDS_MCXACT9	.equ	0xf91008a4	; Action Definition Register 9
MINIMCDS_MCXCCL0	.equ	0xf9100a00	; Counter Control Register
MINIMCDS_MCXCCL1	.equ	0xf9100a10	; Counter Control Register
MINIMCDS_MCXCCL2	.equ	0xf9100a20	; Counter Control Register
MINIMCDS_MCXCCL3	.equ	0xf9100a30	; Counter Control Register
MINIMCDS_MCXCCL4	.equ	0xf9100a40	; Counter Control Register
MINIMCDS_MCXCCL5	.equ	0xf9100a50	; Counter Control Register
MINIMCDS_MCXCCL6	.equ	0xf9100a60	; Counter Control Register
MINIMCDS_MCXCCL7	.equ	0xf9100a70	; Counter Control Register
MINIMCDS_MCXCNT0	.equ	0xf9100a08	; Current Count Register
MINIMCDS_MCXCNT1	.equ	0xf9100a18	; Current Count Register
MINIMCDS_MCXCNT2	.equ	0xf9100a28	; Current Count Register
MINIMCDS_MCXCNT3	.equ	0xf9100a38	; Current Count Register
MINIMCDS_MCXCNT4	.equ	0xf9100a48	; Current Count Register
MINIMCDS_MCXCNT5	.equ	0xf9100a58	; Current Count Register
MINIMCDS_MCXCNT6	.equ	0xf9100a68	; Current Count Register
MINIMCDS_MCXCNT7	.equ	0xf9100a78	; Current Count Register
MINIMCDS_MCXEVT0	.equ	0xf9100800	; Event Definition Register 0
MINIMCDS_MCXEVT1	.equ	0xf9100804	; Event Definition Register 1
MINIMCDS_MCXEVT10	.equ	0xf9100828	; Event Definition Register 10
MINIMCDS_MCXEVT11	.equ	0xf910082c	; Event Definition Register 11
MINIMCDS_MCXEVT12	.equ	0xf9100830	; Event Definition Register 12
MINIMCDS_MCXEVT13	.equ	0xf9100834	; Event Definition Register 13
MINIMCDS_MCXEVT14	.equ	0xf9100838	; Event Definition Register 14
MINIMCDS_MCXEVT15	.equ	0xf910083c	; Event Definition Register 15
MINIMCDS_MCXEVT2	.equ	0xf9100808	; Event Definition Register 2
MINIMCDS_MCXEVT3	.equ	0xf910080c	; Event Definition Register 3
MINIMCDS_MCXEVT4	.equ	0xf9100810	; Event Definition Register 4
MINIMCDS_MCXEVT5	.equ	0xf9100814	; Event Definition Register 5
MINIMCDS_MCXEVT6	.equ	0xf9100818	; Event Definition Register 6
MINIMCDS_MCXEVT7	.equ	0xf910081c	; Event Definition Register 7
MINIMCDS_MCXEVT8	.equ	0xf9100820	; Event Definition Register 8
MINIMCDS_MCXEVT9	.equ	0xf9100824	; Event Definition Register 9
MINIMCDS_MCXLMT0	.equ	0xf9100a04	; Counter Limit Register
MINIMCDS_MCXLMT1	.equ	0xf9100a14	; Counter Limit Register
MINIMCDS_MCXLMT2	.equ	0xf9100a24	; Counter Limit Register
MINIMCDS_MCXLMT3	.equ	0xf9100a34	; Counter Limit Register
MINIMCDS_MCXLMT4	.equ	0xf9100a44	; Counter Limit Register
MINIMCDS_MCXLMT5	.equ	0xf9100a54	; Counter Limit Register
MINIMCDS_MCXLMT6	.equ	0xf9100a64	; Counter Limit Register
MINIMCDS_MCXLMT7	.equ	0xf9100a74	; Counter Limit Register
MINIMCDS_MUX   	.equ	0xf9100014	; MCDS Signal Source Control
MINIMCDS_OCS   	.equ	0xf9100004	; OCDS Control and Status
MINIMCDS_TCXCFT	.equ	0xf910200c	; Compact Function Trace Register
MINIMCDS_TCXCIP	.equ	0xf9102008	; Current Instruction Pointer
MINIMCDS_TCXDCSTS	.equ	0xf9102000	; Debug Status Register
MINIMCDS_TCXEABND0	.equ	0xf9102400	; Comparator Bound Register 0
MINIMCDS_TCXEABND1	.equ	0xf9102410	; Comparator Bound Register 1
MINIMCDS_TCXEARNG0	.equ	0xf9102404	; Comparator Range Register 0
MINIMCDS_TCXEARNG1	.equ	0xf9102414	; Comparator Range Register 1
MINIMCDS_TCXIPBND0	.equ	0xf9103000	; Comparator Bound Register 0
MINIMCDS_TCXIPBND1	.equ	0xf9103010	; Comparator Bound Register 1
MINIMCDS_TCXIPRNG0	.equ	0xf9103004	; Comparator Range Register 0
MINIMCDS_TCXIPRNG1	.equ	0xf9103014	; Comparator Range Register 1
MINIMCDS_TCXWDBND0	.equ	0xf9102480	; Comparator Bound Register 0
MINIMCDS_TCXWDBND1	.equ	0xf91024a0	; Comparator Bound Register 1
MINIMCDS_TCXWDMSK0	.equ	0xf9102490	; Comparator Mask Register 0
MINIMCDS_TCXWDMSK1	.equ	0xf91024b0	; Comparator Mask Register 1
MINIMCDS_TCXWDRNG0	.equ	0xf9102488	; Comparator Range Register 0
MINIMCDS_TCXWDRNG1	.equ	0xf91024a8	; Comparator Range Register 1
MINIMCDS_TCXWDSGN0	.equ	0xf910249c	; Comparator Sign Register 0
MINIMCDS_TCXWDSGN1	.equ	0xf91024bc	; Comparator Sign Register 1
MINIMCDS_TSUEMUCNT	.equ	0xf9100408	; Clock Counter Register
MINIMCDS_TSUPRSCL	.equ	0xf9100404	; Clock Prescaler Register
MINIMCDS_TSUREFCNT	.equ	0xf9100400	; Clock Counter Register
ASCLIN0_ACCEN0 	.equ	0xf00006fc	; Access Enable Register 0
ASCLIN0_ACCEN1 	.equ	0xf00006f8	; Access Enable Register 1
ASCLIN0_BITCON 	.equ	0xf0000614	; Bit Configuration Register
ASCLIN0_BRD    	.equ	0xf0000624	; Baud Rate Detection Register
ASCLIN0_BRG    	.equ	0xf0000620	; Baud Rate Generation Register
ASCLIN0_CLC    	.equ	0xf0000600	; Clock Control Register
ASCLIN0_CSR    	.equ	0xf000064c	; Clock Selection Register
ASCLIN0_DATCON 	.equ	0xf000061c	; Data Configuration Register
ASCLIN0_FLAGS  	.equ	0xf0000634	; Flags Register
ASCLIN0_FLAGSCLEAR	.equ	0xf000063c	; Flags Clear Register
ASCLIN0_FLAGSENABLE	.equ	0xf0000640	; Flags Enable Register
ASCLIN0_FLAGSSET	.equ	0xf0000638	; Flags Set Register
ASCLIN0_FRAMECON	.equ	0xf0000618	; Frame Control Register
ASCLIN0_ID     	.equ	0xf0000608	; Module Identification Register
ASCLIN0_IOCR   	.equ	0xf0000604	; Input and Output Control Register
ASCLIN0_KRST0  	.equ	0xf00006f4	; Kernel Reset Register 0
ASCLIN0_KRST1  	.equ	0xf00006f0	; Kernel Reset Register 1
ASCLIN0_KRSTCLR	.equ	0xf00006ec	; Kernel Reset Status Clear Register
ASCLIN0_LINBTIMER	.equ	0xf000062c	; LIN Break Timer Register
ASCLIN0_LINCON 	.equ	0xf0000628	; LIN Control Register
ASCLIN0_LINHTIMER	.equ	0xf0000630	; LIN Header Timer Register
ASCLIN0_OCS    	.equ	0xf00006e8	; OCDS Control and Status
ASCLIN0_RXDATA 	.equ	0xf0000648	; Receive Data Register
ASCLIN0_RXDATAD	.equ	0xf0000650	; Receive Data Debug Register
ASCLIN0_RXFIFOCON	.equ	0xf0000610	; RX FIFO Configuration Register
ASCLIN0_TXDATA 	.equ	0xf0000644	; Transmit Data Register
ASCLIN0_TXFIFOCON	.equ	0xf000060c	; TX FIFO Configuration Register
ASCLIN1_ACCEN0 	.equ	0xf00007fc	; Access Enable Register 0
ASCLIN1_ACCEN1 	.equ	0xf00007f8	; Access Enable Register 1
ASCLIN1_BITCON 	.equ	0xf0000714	; Bit Configuration Register
ASCLIN1_BRD    	.equ	0xf0000724	; Baud Rate Detection Register
ASCLIN1_BRG    	.equ	0xf0000720	; Baud Rate Generation Register
ASCLIN1_CLC    	.equ	0xf0000700	; Clock Control Register
ASCLIN1_CSR    	.equ	0xf000074c	; Clock Selection Register
ASCLIN1_DATCON 	.equ	0xf000071c	; Data Configuration Register
ASCLIN1_FLAGS  	.equ	0xf0000734	; Flags Register
ASCLIN1_FLAGSCLEAR	.equ	0xf000073c	; Flags Clear Register
ASCLIN1_FLAGSENABLE	.equ	0xf0000740	; Flags Enable Register
ASCLIN1_FLAGSSET	.equ	0xf0000738	; Flags Set Register
ASCLIN1_FRAMECON	.equ	0xf0000718	; Frame Control Register
ASCLIN1_ID     	.equ	0xf0000708	; Module Identification Register
ASCLIN1_IOCR   	.equ	0xf0000704	; Input and Output Control Register
ASCLIN1_KRST0  	.equ	0xf00007f4	; Kernel Reset Register 0
ASCLIN1_KRST1  	.equ	0xf00007f0	; Kernel Reset Register 1
ASCLIN1_KRSTCLR	.equ	0xf00007ec	; Kernel Reset Status Clear Register
ASCLIN1_LINBTIMER	.equ	0xf000072c	; LIN Break Timer Register
ASCLIN1_LINCON 	.equ	0xf0000728	; LIN Control Register
ASCLIN1_LINHTIMER	.equ	0xf0000730	; LIN Header Timer Register
ASCLIN1_OCS    	.equ	0xf00007e8	; OCDS Control and Status
ASCLIN1_RXDATA 	.equ	0xf0000748	; Receive Data Register
ASCLIN1_RXDATAD	.equ	0xf0000750	; Receive Data Debug Register
ASCLIN1_RXFIFOCON	.equ	0xf0000710	; RX FIFO Configuration Register
ASCLIN1_TXDATA 	.equ	0xf0000744	; Transmit Data Register
ASCLIN1_TXFIFOCON	.equ	0xf000070c	; TX FIFO Configuration Register
ASCLIN2_ACCEN0 	.equ	0xf00008fc	; Access Enable Register 0
ASCLIN2_ACCEN1 	.equ	0xf00008f8	; Access Enable Register 1
ASCLIN2_BITCON 	.equ	0xf0000814	; Bit Configuration Register
ASCLIN2_BRD    	.equ	0xf0000824	; Baud Rate Detection Register
ASCLIN2_BRG    	.equ	0xf0000820	; Baud Rate Generation Register
ASCLIN2_CLC    	.equ	0xf0000800	; Clock Control Register
ASCLIN2_CSR    	.equ	0xf000084c	; Clock Selection Register
ASCLIN2_DATCON 	.equ	0xf000081c	; Data Configuration Register
ASCLIN2_FLAGS  	.equ	0xf0000834	; Flags Register
ASCLIN2_FLAGSCLEAR	.equ	0xf000083c	; Flags Clear Register
ASCLIN2_FLAGSENABLE	.equ	0xf0000840	; Flags Enable Register
ASCLIN2_FLAGSSET	.equ	0xf0000838	; Flags Set Register
ASCLIN2_FRAMECON	.equ	0xf0000818	; Frame Control Register
ASCLIN2_ID     	.equ	0xf0000808	; Module Identification Register
ASCLIN2_IOCR   	.equ	0xf0000804	; Input and Output Control Register
ASCLIN2_KRST0  	.equ	0xf00008f4	; Kernel Reset Register 0
ASCLIN2_KRST1  	.equ	0xf00008f0	; Kernel Reset Register 1
ASCLIN2_KRSTCLR	.equ	0xf00008ec	; Kernel Reset Status Clear Register
ASCLIN2_LINBTIMER	.equ	0xf000082c	; LIN Break Timer Register
ASCLIN2_LINCON 	.equ	0xf0000828	; LIN Control Register
ASCLIN2_LINHTIMER	.equ	0xf0000830	; LIN Header Timer Register
ASCLIN2_OCS    	.equ	0xf00008e8	; OCDS Control and Status
ASCLIN2_RXDATA 	.equ	0xf0000848	; Receive Data Register
ASCLIN2_RXDATAD	.equ	0xf0000850	; Receive Data Debug Register
ASCLIN2_RXFIFOCON	.equ	0xf0000810	; RX FIFO Configuration Register
ASCLIN2_TXDATA 	.equ	0xf0000844	; Transmit Data Register
ASCLIN2_TXFIFOCON	.equ	0xf000080c	; TX FIFO Configuration Register
ASCLIN3_ACCEN0 	.equ	0xf00009fc	; Access Enable Register 0
ASCLIN3_ACCEN1 	.equ	0xf00009f8	; Access Enable Register 1
ASCLIN3_BITCON 	.equ	0xf0000914	; Bit Configuration Register
ASCLIN3_BRD    	.equ	0xf0000924	; Baud Rate Detection Register
ASCLIN3_BRG    	.equ	0xf0000920	; Baud Rate Generation Register
ASCLIN3_CLC    	.equ	0xf0000900	; Clock Control Register
ASCLIN3_CSR    	.equ	0xf000094c	; Clock Selection Register
ASCLIN3_DATCON 	.equ	0xf000091c	; Data Configuration Register
ASCLIN3_FLAGS  	.equ	0xf0000934	; Flags Register
ASCLIN3_FLAGSCLEAR	.equ	0xf000093c	; Flags Clear Register
ASCLIN3_FLAGSENABLE	.equ	0xf0000940	; Flags Enable Register
ASCLIN3_FLAGSSET	.equ	0xf0000938	; Flags Set Register
ASCLIN3_FRAMECON	.equ	0xf0000918	; Frame Control Register
ASCLIN3_ID     	.equ	0xf0000908	; Module Identification Register
ASCLIN3_IOCR   	.equ	0xf0000904	; Input and Output Control Register
ASCLIN3_KRST0  	.equ	0xf00009f4	; Kernel Reset Register 0
ASCLIN3_KRST1  	.equ	0xf00009f0	; Kernel Reset Register 1
ASCLIN3_KRSTCLR	.equ	0xf00009ec	; Kernel Reset Status Clear Register
ASCLIN3_LINBTIMER	.equ	0xf000092c	; LIN Break Timer Register
ASCLIN3_LINCON 	.equ	0xf0000928	; LIN Control Register
ASCLIN3_LINHTIMER	.equ	0xf0000930	; LIN Header Timer Register
ASCLIN3_OCS    	.equ	0xf00009e8	; OCDS Control and Status
ASCLIN3_RXDATA 	.equ	0xf0000948	; Receive Data Register
ASCLIN3_RXDATAD	.equ	0xf0000950	; Receive Data Debug Register
ASCLIN3_RXFIFOCON	.equ	0xf0000910	; RX FIFO Configuration Register
ASCLIN3_TXDATA 	.equ	0xf0000944	; Transmit Data Register
ASCLIN3_TXFIFOCON	.equ	0xf000090c	; TX FIFO Configuration Register
QSPI0_ACCEN0   	.equ	0xf0001cfc	; Access Enable Register 0
QSPI0_ACCEN1   	.equ	0xf0001cf8	; Access Enable Register 1
QSPI0_BACON    	.equ	0xf0001c18	; Basic Configuration Register
QSPI0_BACONENTRY	.equ	0xf0001c60	; BACON_ENTRY Register
QSPI0_CAPCON   	.equ	0xf0001ca0	; Capture Control Register
QSPI0_CLC      	.equ	0xf0001c00	; Clock Control Register
QSPI0_DATAENTRY0	.equ	0xf0001c64	; DATA_ENTRY Register 0
QSPI0_DATAENTRY1	.equ	0xf0001c68	; DATA_ENTRY Register 1
QSPI0_DATAENTRY2	.equ	0xf0001c6c	; DATA_ENTRY Register 2
QSPI0_DATAENTRY3	.equ	0xf0001c70	; DATA_ENTRY Register 3
QSPI0_DATAENTRY4	.equ	0xf0001c74	; DATA_ENTRY Register 4
QSPI0_DATAENTRY5	.equ	0xf0001c78	; DATA_ENTRY Register 5
QSPI0_DATAENTRY6	.equ	0xf0001c7c	; DATA_ENTRY Register 6
QSPI0_DATAENTRY7	.equ	0xf0001c80	; DATA_ENTRY Register 7
QSPI0_ECON0    	.equ	0xf0001c20	; Configuration Extension 0
QSPI0_ECON1    	.equ	0xf0001c24	; Configuration Extension 1
QSPI0_ECON2    	.equ	0xf0001c28	; Configuration Extension 2
QSPI0_ECON3    	.equ	0xf0001c2c	; Configuration Extension 3
QSPI0_ECON4    	.equ	0xf0001c30	; Configuration Extension 4
QSPI0_ECON5    	.equ	0xf0001c34	; Configuration Extension 5
QSPI0_ECON6    	.equ	0xf0001c38	; Configuration Extension 6
QSPI0_ECON7    	.equ	0xf0001c3c	; Configuration Extension 7
QSPI0_FLAGSCLEAR	.equ	0xf0001c54	; Flags Clear Register
QSPI0_GLOBALCON	.equ	0xf0001c10	; Global Configuration Register
QSPI0_GLOBALCON1	.equ	0xf0001c14	; Global Configuration Register 1
QSPI0_ID       	.equ	0xf0001c08	; Module Identification Register
QSPI0_KRST0    	.equ	0xf0001cf4	; Kernel Reset Register 0
QSPI0_KRST1    	.equ	0xf0001cf0	; Kernel Reset Register 1
QSPI0_KRSTCLR  	.equ	0xf0001cec	; Kernel Reset Status Clear Register
QSPI0_MIXENTRY 	.equ	0xf0001c5c	; MIX_ENTRY Register
QSPI0_OCS      	.equ	0xf0001ce8	; OCDS Control and Status
QSPI0_PISEL    	.equ	0xf0001c04	; Port Input Select Register
QSPI0_RXEXIT   	.equ	0xf0001c90	; RX_EXIT Register
QSPI0_RXEXITD  	.equ	0xf0001c94	; RX_EXIT Debug Register
QSPI0_SSOC     	.equ	0xf0001c48	; Slave Select Output Control Register
QSPI0_STATUS   	.equ	0xf0001c40	; Status Register
QSPI0_STATUS1  	.equ	0xf0001c44	; Status Register 1
QSPI1_ACCEN0   	.equ	0xf0001dfc	; Access Enable Register 0
QSPI1_ACCEN1   	.equ	0xf0001df8	; Access Enable Register 1
QSPI1_BACON    	.equ	0xf0001d18	; Basic Configuration Register
QSPI1_BACONENTRY	.equ	0xf0001d60	; BACON_ENTRY Register
QSPI1_CAPCON   	.equ	0xf0001da0	; Capture Control Register
QSPI1_CLC      	.equ	0xf0001d00	; Clock Control Register
QSPI1_DATAENTRY0	.equ	0xf0001d64	; DATA_ENTRY Register 0
QSPI1_DATAENTRY1	.equ	0xf0001d68	; DATA_ENTRY Register 1
QSPI1_DATAENTRY2	.equ	0xf0001d6c	; DATA_ENTRY Register 2
QSPI1_DATAENTRY3	.equ	0xf0001d70	; DATA_ENTRY Register 3
QSPI1_DATAENTRY4	.equ	0xf0001d74	; DATA_ENTRY Register 4
QSPI1_DATAENTRY5	.equ	0xf0001d78	; DATA_ENTRY Register 5
QSPI1_DATAENTRY6	.equ	0xf0001d7c	; DATA_ENTRY Register 6
QSPI1_DATAENTRY7	.equ	0xf0001d80	; DATA_ENTRY Register 7
QSPI1_ECON0    	.equ	0xf0001d20	; Configuration Extension 0
QSPI1_ECON1    	.equ	0xf0001d24	; Configuration Extension 1
QSPI1_ECON2    	.equ	0xf0001d28	; Configuration Extension 2
QSPI1_ECON3    	.equ	0xf0001d2c	; Configuration Extension 3
QSPI1_ECON4    	.equ	0xf0001d30	; Configuration Extension 4
QSPI1_ECON5    	.equ	0xf0001d34	; Configuration Extension 5
QSPI1_ECON6    	.equ	0xf0001d38	; Configuration Extension 6
QSPI1_ECON7    	.equ	0xf0001d3c	; Configuration Extension 7
QSPI1_FLAGSCLEAR	.equ	0xf0001d54	; Flags Clear Register
QSPI1_GLOBALCON	.equ	0xf0001d10	; Global Configuration Register
QSPI1_GLOBALCON1	.equ	0xf0001d14	; Global Configuration Register 1
QSPI1_ID       	.equ	0xf0001d08	; Module Identification Register
QSPI1_KRST0    	.equ	0xf0001df4	; Kernel Reset Register 0
QSPI1_KRST1    	.equ	0xf0001df0	; Kernel Reset Register 1
QSPI1_KRSTCLR  	.equ	0xf0001dec	; Kernel Reset Status Clear Register
QSPI1_MIXENTRY 	.equ	0xf0001d5c	; MIX_ENTRY Register
QSPI1_OCS      	.equ	0xf0001de8	; OCDS Control and Status
QSPI1_PISEL    	.equ	0xf0001d04	; Port Input Select Register
QSPI1_RXEXIT   	.equ	0xf0001d90	; RX_EXIT Register
QSPI1_RXEXITD  	.equ	0xf0001d94	; RX_EXIT Debug Register
QSPI1_SSOC     	.equ	0xf0001d48	; Slave Select Output Control Register
QSPI1_STATUS   	.equ	0xf0001d40	; Status Register
QSPI1_STATUS1  	.equ	0xf0001d44	; Status Register 1
QSPI2_ACCEN0   	.equ	0xf0001efc	; Access Enable Register 0
QSPI2_ACCEN1   	.equ	0xf0001ef8	; Access Enable Register 1
QSPI2_BACON    	.equ	0xf0001e18	; Basic Configuration Register
QSPI2_BACONENTRY	.equ	0xf0001e60	; BACON_ENTRY Register
QSPI2_CAPCON   	.equ	0xf0001ea0	; Capture Control Register
QSPI2_CLC      	.equ	0xf0001e00	; Clock Control Register
QSPI2_DATAENTRY0	.equ	0xf0001e64	; DATA_ENTRY Register 0
QSPI2_DATAENTRY1	.equ	0xf0001e68	; DATA_ENTRY Register 1
QSPI2_DATAENTRY2	.equ	0xf0001e6c	; DATA_ENTRY Register 2
QSPI2_DATAENTRY3	.equ	0xf0001e70	; DATA_ENTRY Register 3
QSPI2_DATAENTRY4	.equ	0xf0001e74	; DATA_ENTRY Register 4
QSPI2_DATAENTRY5	.equ	0xf0001e78	; DATA_ENTRY Register 5
QSPI2_DATAENTRY6	.equ	0xf0001e7c	; DATA_ENTRY Register 6
QSPI2_DATAENTRY7	.equ	0xf0001e80	; DATA_ENTRY Register 7
QSPI2_ECON0    	.equ	0xf0001e20	; Configuration Extension 0
QSPI2_ECON1    	.equ	0xf0001e24	; Configuration Extension 1
QSPI2_ECON2    	.equ	0xf0001e28	; Configuration Extension 2
QSPI2_ECON3    	.equ	0xf0001e2c	; Configuration Extension 3
QSPI2_ECON4    	.equ	0xf0001e30	; Configuration Extension 4
QSPI2_ECON5    	.equ	0xf0001e34	; Configuration Extension 5
QSPI2_ECON6    	.equ	0xf0001e38	; Configuration Extension 6
QSPI2_ECON7    	.equ	0xf0001e3c	; Configuration Extension 7
QSPI2_FLAGSCLEAR	.equ	0xf0001e54	; Flags Clear Register
QSPI2_GLOBALCON	.equ	0xf0001e10	; Global Configuration Register
QSPI2_GLOBALCON1	.equ	0xf0001e14	; Global Configuration Register 1
QSPI2_ID       	.equ	0xf0001e08	; Module Identification Register
QSPI2_KRST0    	.equ	0xf0001ef4	; Kernel Reset Register 0
QSPI2_KRST1    	.equ	0xf0001ef0	; Kernel Reset Register 1
QSPI2_KRSTCLR  	.equ	0xf0001eec	; Kernel Reset Status Clear Register
QSPI2_MIXENTRY 	.equ	0xf0001e5c	; MIX_ENTRY Register
QSPI2_OCS      	.equ	0xf0001ee8	; OCDS Control and Status
QSPI2_PISEL    	.equ	0xf0001e04	; Port Input Select Register
QSPI2_RXEXIT   	.equ	0xf0001e90	; RX_EXIT Register
QSPI2_RXEXITD  	.equ	0xf0001e94	; RX_EXIT Debug Register
QSPI2_SSOC     	.equ	0xf0001e48	; Slave Select Output Control Register
QSPI2_STATUS   	.equ	0xf0001e40	; Status Register
QSPI2_STATUS1  	.equ	0xf0001e44	; Status Register 1
QSPI3_ACCEN0   	.equ	0xf0001ffc	; Access Enable Register 0
QSPI3_ACCEN1   	.equ	0xf0001ff8	; Access Enable Register 1
QSPI3_BACON    	.equ	0xf0001f18	; Basic Configuration Register
QSPI3_BACONENTRY	.equ	0xf0001f60	; BACON_ENTRY Register
QSPI3_CAPCON   	.equ	0xf0001fa0	; Capture Control Register
QSPI3_CLC      	.equ	0xf0001f00	; Clock Control Register
QSPI3_DATAENTRY0	.equ	0xf0001f64	; DATA_ENTRY Register 0
QSPI3_DATAENTRY1	.equ	0xf0001f68	; DATA_ENTRY Register 1
QSPI3_DATAENTRY2	.equ	0xf0001f6c	; DATA_ENTRY Register 2
QSPI3_DATAENTRY3	.equ	0xf0001f70	; DATA_ENTRY Register 3
QSPI3_DATAENTRY4	.equ	0xf0001f74	; DATA_ENTRY Register 4
QSPI3_DATAENTRY5	.equ	0xf0001f78	; DATA_ENTRY Register 5
QSPI3_DATAENTRY6	.equ	0xf0001f7c	; DATA_ENTRY Register 6
QSPI3_DATAENTRY7	.equ	0xf0001f80	; DATA_ENTRY Register 7
QSPI3_ECON0    	.equ	0xf0001f20	; Configuration Extension 0
QSPI3_ECON1    	.equ	0xf0001f24	; Configuration Extension 1
QSPI3_ECON2    	.equ	0xf0001f28	; Configuration Extension 2
QSPI3_ECON3    	.equ	0xf0001f2c	; Configuration Extension 3
QSPI3_ECON4    	.equ	0xf0001f30	; Configuration Extension 4
QSPI3_ECON5    	.equ	0xf0001f34	; Configuration Extension 5
QSPI3_ECON6    	.equ	0xf0001f38	; Configuration Extension 6
QSPI3_ECON7    	.equ	0xf0001f3c	; Configuration Extension 7
QSPI3_FLAGSCLEAR	.equ	0xf0001f54	; Flags Clear Register
QSPI3_GLOBALCON	.equ	0xf0001f10	; Global Configuration Register
QSPI3_GLOBALCON1	.equ	0xf0001f14	; Global Configuration Register 1
QSPI3_ID       	.equ	0xf0001f08	; Module Identification Register
QSPI3_KRST0    	.equ	0xf0001ff4	; Kernel Reset Register 0
QSPI3_KRST1    	.equ	0xf0001ff0	; Kernel Reset Register 1
QSPI3_KRSTCLR  	.equ	0xf0001fec	; Kernel Reset Status Clear Register
QSPI3_MIXENTRY 	.equ	0xf0001f5c	; MIX_ENTRY Register
QSPI3_OCS      	.equ	0xf0001fe8	; OCDS Control and Status
QSPI3_PISEL    	.equ	0xf0001f04	; Port Input Select Register
QSPI3_RXEXIT   	.equ	0xf0001f90	; RX_EXIT Register
QSPI3_RXEXITD  	.equ	0xf0001f94	; RX_EXIT Debug Register
QSPI3_SSOC     	.equ	0xf0001f48	; Slave Select Output Control Register
QSPI3_STATUS   	.equ	0xf0001f40	; Status Register
QSPI3_STATUS1  	.equ	0xf0001f44	; Status Register 1
QSPI4_ACCEN0   	.equ	0xf00020fc	; Access Enable Register 0
QSPI4_ACCEN1   	.equ	0xf00020f8	; Access Enable Register 1
QSPI4_BACON    	.equ	0xf0002018	; Basic Configuration Register
QSPI4_BACONENTRY	.equ	0xf0002060	; BACON_ENTRY Register
QSPI4_CAPCON   	.equ	0xf00020a0	; Capture Control Register
QSPI4_CLC      	.equ	0xf0002000	; Clock Control Register
QSPI4_DATAENTRY0	.equ	0xf0002064	; DATA_ENTRY Register 0
QSPI4_DATAENTRY1	.equ	0xf0002068	; DATA_ENTRY Register 1
QSPI4_DATAENTRY2	.equ	0xf000206c	; DATA_ENTRY Register 2
QSPI4_DATAENTRY3	.equ	0xf0002070	; DATA_ENTRY Register 3
QSPI4_DATAENTRY4	.equ	0xf0002074	; DATA_ENTRY Register 4
QSPI4_DATAENTRY5	.equ	0xf0002078	; DATA_ENTRY Register 5
QSPI4_DATAENTRY6	.equ	0xf000207c	; DATA_ENTRY Register 6
QSPI4_DATAENTRY7	.equ	0xf0002080	; DATA_ENTRY Register 7
QSPI4_ECON0    	.equ	0xf0002020	; Configuration Extension 0
QSPI4_ECON1    	.equ	0xf0002024	; Configuration Extension 1
QSPI4_ECON2    	.equ	0xf0002028	; Configuration Extension 2
QSPI4_ECON3    	.equ	0xf000202c	; Configuration Extension 3
QSPI4_ECON4    	.equ	0xf0002030	; Configuration Extension 4
QSPI4_ECON5    	.equ	0xf0002034	; Configuration Extension 5
QSPI4_ECON6    	.equ	0xf0002038	; Configuration Extension 6
QSPI4_ECON7    	.equ	0xf000203c	; Configuration Extension 7
QSPI4_FLAGSCLEAR	.equ	0xf0002054	; Flags Clear Register
QSPI4_GLOBALCON	.equ	0xf0002010	; Global Configuration Register
QSPI4_GLOBALCON1	.equ	0xf0002014	; Global Configuration Register 1
QSPI4_ID       	.equ	0xf0002008	; Module Identification Register
QSPI4_KRST0    	.equ	0xf00020f4	; Kernel Reset Register 0
QSPI4_KRST1    	.equ	0xf00020f0	; Kernel Reset Register 1
QSPI4_KRSTCLR  	.equ	0xf00020ec	; Kernel Reset Status Clear Register
QSPI4_MIXENTRY 	.equ	0xf000205c	; MIX_ENTRY Register
QSPI4_OCS      	.equ	0xf00020e8	; OCDS Control and Status
QSPI4_PISEL    	.equ	0xf0002004	; Port Input Select Register
QSPI4_RXEXIT   	.equ	0xf0002090	; RX_EXIT Register
QSPI4_RXEXITD  	.equ	0xf0002094	; RX_EXIT Debug Register
QSPI4_SSOC     	.equ	0xf0002048	; Slave Select Output Control Register
QSPI4_STATUS   	.equ	0xf0002040	; Status Register
QSPI4_STATUS1  	.equ	0xf0002044	; Status Register 1
QSPI5_ACCEN0   	.equ	0xf00021fc	; Access Enable Register 0
QSPI5_ACCEN1   	.equ	0xf00021f8	; Access Enable Register 1
QSPI5_BACON    	.equ	0xf0002118	; Basic Configuration Register
QSPI5_BACONENTRY	.equ	0xf0002160	; BACON_ENTRY Register
QSPI5_CAPCON   	.equ	0xf00021a0	; Capture Control Register
QSPI5_CLC      	.equ	0xf0002100	; Clock Control Register
QSPI5_DATAENTRY0	.equ	0xf0002164	; DATA_ENTRY Register 0
QSPI5_DATAENTRY1	.equ	0xf0002168	; DATA_ENTRY Register 1
QSPI5_DATAENTRY2	.equ	0xf000216c	; DATA_ENTRY Register 2
QSPI5_DATAENTRY3	.equ	0xf0002170	; DATA_ENTRY Register 3
QSPI5_DATAENTRY4	.equ	0xf0002174	; DATA_ENTRY Register 4
QSPI5_DATAENTRY5	.equ	0xf0002178	; DATA_ENTRY Register 5
QSPI5_DATAENTRY6	.equ	0xf000217c	; DATA_ENTRY Register 6
QSPI5_DATAENTRY7	.equ	0xf0002180	; DATA_ENTRY Register 7
QSPI5_ECON0    	.equ	0xf0002120	; Configuration Extension 0
QSPI5_ECON1    	.equ	0xf0002124	; Configuration Extension 1
QSPI5_ECON2    	.equ	0xf0002128	; Configuration Extension 2
QSPI5_ECON3    	.equ	0xf000212c	; Configuration Extension 3
QSPI5_ECON4    	.equ	0xf0002130	; Configuration Extension 4
QSPI5_ECON5    	.equ	0xf0002134	; Configuration Extension 5
QSPI5_ECON6    	.equ	0xf0002138	; Configuration Extension 6
QSPI5_ECON7    	.equ	0xf000213c	; Configuration Extension 7
QSPI5_FLAGSCLEAR	.equ	0xf0002154	; Flags Clear Register
QSPI5_GLOBALCON	.equ	0xf0002110	; Global Configuration Register
QSPI5_GLOBALCON1	.equ	0xf0002114	; Global Configuration Register 1
QSPI5_ID       	.equ	0xf0002108	; Module Identification Register
QSPI5_KRST0    	.equ	0xf00021f4	; Kernel Reset Register 0
QSPI5_KRST1    	.equ	0xf00021f0	; Kernel Reset Register 1
QSPI5_KRSTCLR  	.equ	0xf00021ec	; Kernel Reset Status Clear Register
QSPI5_MIXENTRY 	.equ	0xf000215c	; MIX_ENTRY Register
QSPI5_OCS      	.equ	0xf00021e8	; OCDS Control and Status
QSPI5_PISEL    	.equ	0xf0002104	; Port Input Select Register
QSPI5_RXEXIT   	.equ	0xf0002190	; RX_EXIT Register
QSPI5_RXEXITD  	.equ	0xf0002194	; RX_EXIT Debug Register
QSPI5_SSOC     	.equ	0xf0002148	; Slave Select Output Control Register
QSPI5_STATUS   	.equ	0xf0002140	; Status Register
QSPI5_STATUS1  	.equ	0xf0002144	; Status Register 1
HSSL_ACCEN0    	.equ	0xf00800fc	; Access Enable Register 0
HSSL_ACCEN1    	.equ	0xf00800f8	; Access Enable Register 1
HSSL_AR        	.equ	0xf00800e0	; Access Rules Register
HSSL_AWEND0    	.equ	0xf00800c4	; Access Window End Register 0
HSSL_AWEND1    	.equ	0xf00800cc	; Access Window End Register 1
HSSL_AWEND2    	.equ	0xf00800d4	; Access Window End Register 2
HSSL_AWEND3    	.equ	0xf00800dc	; Access Window End Register 3
HSSL_AWSTART0  	.equ	0xf00800c0	; Access Window Start Register 0
HSSL_AWSTART1  	.equ	0xf00800c8	; Access Window Start Register 1
HSSL_AWSTART2  	.equ	0xf00800d0	; Access Window Start Register 2
HSSL_AWSTART3  	.equ	0xf00800d8	; Access Window Start Register 3
HSSL_CFG       	.equ	0xf0080010	; Configuration Register
HSSL_CLC       	.equ	0xf0080000	; Clock Control Register
HSSL_CRC       	.equ	0xf008000c	; CRC Control Register
HSSL_ICON0     	.equ	0xf0080034	; Initiator Control Data Register 0
HSSL_ICON1     	.equ	0xf0080044	; Initiator Control Data Register 1
HSSL_ICON2     	.equ	0xf0080054	; Initiator Control Data Register 2
HSSL_ICON3     	.equ	0xf0080064	; Initiator Control Data Register 3
HSSL_ID        	.equ	0xf0080008	; Module Identification Register
HSSL_IRD0      	.equ	0xf008003c	; Initiator Read Data Register
HSSL_IRD1      	.equ	0xf008004c	; Initiator Read Data Register
HSSL_IRD2      	.equ	0xf008005c	; Initiator Read Data Register
HSSL_IRD3      	.equ	0xf008006c	; Initiator Read Data Register
HSSL_IRWA0     	.equ	0xf0080038	; Initiator Read Write Address Register
HSSL_IRWA1     	.equ	0xf0080048	; Initiator Read Write Address Register
HSSL_IRWA2     	.equ	0xf0080058	; Initiator Read Write Address Register
HSSL_IRWA3     	.equ	0xf0080068	; Initiator Read Write Address Register
HSSL_ISCA      	.equ	0xf00800a8	; Initiator Stream Current Address Register
HSSL_ISFC      	.equ	0xf00800ac	; Initiator Stream Frame Count Register
HSSL_ISSA0     	.equ	0xf00800a0	; Initiator Stream Start Address Register
HSSL_ISSA1     	.equ	0xf00800a4	; Initiator Stream Start Address Register
HSSL_IWD0      	.equ	0xf0080030	; Initiator Write Data Register 0
HSSL_IWD1      	.equ	0xf0080040	; Initiator Write Data Register 1
HSSL_IWD2      	.equ	0xf0080050	; Initiator Write Data Register 2
HSSL_IWD3      	.equ	0xf0080060	; Initiator Write Data Register 3
HSSL_KRST0     	.equ	0xf00800f4	; Kernel Reset Register 0
HSSL_KRST1     	.equ	0xf00800f0	; Kernel Reset Register 1
HSSL_KRSTCLR   	.equ	0xf00800ec	; Kernel Reset Status Clear Register
HSSL_MFLAGS    	.equ	0xf0080018	; Miscellaneous Flags Register
HSSL_MFLAGSCL  	.equ	0xf0080020	; Miscellaneous Flags Clear Register
HSSL_MFLAGSEN  	.equ	0xf0080024	; Flags Enable Register
HSSL_MFLAGSSET 	.equ	0xf008001c	; Miscellaneous Flags Set Register
HSSL_OCS       	.equ	0xf00800e8	; OCDS Control and Status
HSSL_QFLAGS    	.equ	0xf0080014	; Request Flags Register
HSSL_SFSFLAGS  	.equ	0xf0080028	; Stream FIFOs Status Flags Register
HSSL_TCA0      	.equ	0xf0080074	; Target Current Address Register 0
HSSL_TCA1      	.equ	0xf008007c	; Target Current Address Register 1
HSSL_TCA2      	.equ	0xf0080084	; Target Current Address Register 2
HSSL_TCA3      	.equ	0xf008008c	; Target Current Address Register 3
HSSL_TCD0      	.equ	0xf0080070	; Target Current Data Register 0
HSSL_TCD1      	.equ	0xf0080078	; Target Current Data Register 1
HSSL_TCD2      	.equ	0xf0080080	; Target Current Data Register 2
HSSL_TCD3      	.equ	0xf0080088	; Target Current Data Register 3
HSSL_TIDADD    	.equ	0xf0080094	; Target ID Address Register
HSSL_TSCA      	.equ	0xf00800b8	; Target Stream Current Address Register
HSSL_TSFC      	.equ	0xf00800bc	; Target Stream Frame Count Register
HSSL_TSSA0     	.equ	0xf00800b0	; Target Stream Start Address Register 0
HSSL_TSSA1     	.equ	0xf00800b4	; Target Stream Start Address Register 1
HSSL_TSTAT     	.equ	0xf0080090	; Target Status Register
HSCT_ACCEN0    	.equ	0xf009fffc	; Access Enable Register 0
HSCT_ACCEN1    	.equ	0xf009fff8	; Access Enable Register 1
HSCT_CLC       	.equ	0xf0090000	; Clock Control Register
HSCT_CONFIGPHY 	.equ	0xf0090030	; Configuration physical layer register
HSCT_CTSCTRL   	.equ	0xf009001c	; Clear To Send Control Register
HSCT_DISABLE   	.equ	0xf0090020	; Transmission Disable Register
HSCT_ID        	.equ	0xf0090008	; Module Identification Register
HSCT_IFCTRL    	.equ	0xf0090014	; CPU transfer control register
HSCT_IFSTAT    	.equ	0xf0090028	; Interface Status Register
HSCT_INIT      	.equ	0xf0090010	; Initialization register
HSCT_IRQ       	.equ	0xf0090040	; Interrupt register
HSCT_IRQCLR    	.equ	0xf0090048	; Interrupt clear register
HSCT_IRQEN     	.equ	0xf0090044	; Interrupt enable register
HSCT_KRST0     	.equ	0xf009fff4	; Reset Register 0
HSCT_KRST1     	.equ	0xf009fff0	; Reset Register 1
HSCT_KRSTCLR   	.equ	0xf009ffec	; Reset Status Clear Register
HSCT_OCS       	.equ	0xf009ffe8	; OCDS Control and Status
HSCT_SLEEPCTRL 	.equ	0xf0090018	; Sleep Control Register
HSCT_STAT      	.equ	0xf0090024	; Status Register
HSCT_STATPHY   	.equ	0xf0090034	; STATPHY
HSCT_USMR      	.equ	0xf0090050	; Unsolicited Status Message Received
HSCT_USMS      	.equ	0xf0090054	; Unsolicited Status Message Send
MSC0_ABC       	.equ	0xf0002680	; Asynchronous Block Configuration Register
MSC0_ACCEN0    	.equ	0xf00026fc	; Access Enable Register 0
MSC0_ACCEN1    	.equ	0xf00026f8	; Access Enable Register 1
MSC0_CLC       	.equ	0xf0002600	; Clock Control Register
MSC0_DC        	.equ	0xf0002620	; Downstream Command Register
MSC0_DD        	.equ	0xf000261c	; Downstream Data Register
MSC0_DDE       	.equ	0xf000266c	; Downstream Data Extension Register
MSC0_DDM       	.equ	0xf0002670	; Downstream Data Mirror Register
MSC0_DSC       	.equ	0xf0002614	; Downstream Control Register
MSC0_DSCE      	.equ	0xf0002658	; Downstream Control Enhanced Register 1
MSC0_DSDSH     	.equ	0xf0002628	; Downstream Select Data Source High Register
MSC0_DSDSHE    	.equ	0xf0002664	; Downstream Select Data Source High Register
MSC0_DSDSL     	.equ	0xf0002624	; Downstream Select Data Source Low Register
MSC0_DSDSLE    	.equ	0xf0002660	; Downstream Select Data Source Low Extension Register
MSC0_DSS       	.equ	0xf0002618	; Downstream Status Register
MSC0_DSTE      	.equ	0xf0002674	; Downstream Timing Extension Register
MSC0_ESR       	.equ	0xf000262c	; Emergency Stop Register
MSC0_ESRE      	.equ	0xf0002668	; Emergency Stop Extension Register
MSC0_FDR       	.equ	0xf000260c	; Fractional Divider Register
MSC0_ICR       	.equ	0xf0002640	; Interrupt Control Register
MSC0_ID        	.equ	0xf0002608	; Module Identification Register
MSC0_ISC       	.equ	0xf0002648	; Interrupt Set Clear Register
MSC0_ISR       	.equ	0xf0002644	; Interrupt Status Register
MSC0_KRST0     	.equ	0xf00026f4	; Kernel Reset Register 0
MSC0_KRST1     	.equ	0xf00026f0	; Kernel Reset Register 1
MSC0_KRSTCLR   	.equ	0xf00026ec	; Kernel Reset Status Clear Register
MSC0_OCR       	.equ	0xf000264c	; Output Control Register
MSC0_OCS       	.equ	0xf00026e8	; OCDS Control and Status
MSC0_UD0       	.equ	0xf0002630	; Upstream Data Register 0
MSC0_UD1       	.equ	0xf0002634	; Upstream Data Register 1
MSC0_UD2       	.equ	0xf0002638	; Upstream Data Register 2
MSC0_UD3       	.equ	0xf000263c	; Upstream Data Register 3
MSC0_USCE      	.equ	0xf000265c	; Upstream Control Enhanced Register 1
MSC0_USR       	.equ	0xf0002610	; Upstream Status Register
MSC1_ABC       	.equ	0xf0002780	; Asynchronous Block Configuration Register
MSC1_ACCEN0    	.equ	0xf00027fc	; Access Enable Register 0
MSC1_ACCEN1    	.equ	0xf00027f8	; Access Enable Register 1
MSC1_CLC       	.equ	0xf0002700	; Clock Control Register
MSC1_DC        	.equ	0xf0002720	; Downstream Command Register
MSC1_DD        	.equ	0xf000271c	; Downstream Data Register
MSC1_DDE       	.equ	0xf000276c	; Downstream Data Extension Register
MSC1_DDM       	.equ	0xf0002770	; Downstream Data Mirror Register
MSC1_DSC       	.equ	0xf0002714	; Downstream Control Register
MSC1_DSCE      	.equ	0xf0002758	; Downstream Control Enhanced Register 1
MSC1_DSDSH     	.equ	0xf0002728	; Downstream Select Data Source High Register
MSC1_DSDSHE    	.equ	0xf0002764	; Downstream Select Data Source High Register
MSC1_DSDSL     	.equ	0xf0002724	; Downstream Select Data Source Low Register
MSC1_DSDSLE    	.equ	0xf0002760	; Downstream Select Data Source Low Extension Register
MSC1_DSS       	.equ	0xf0002718	; Downstream Status Register
MSC1_DSTE      	.equ	0xf0002774	; Downstream Timing Extension Register
MSC1_ESR       	.equ	0xf000272c	; Emergency Stop Register
MSC1_ESRE      	.equ	0xf0002768	; Emergency Stop Extension Register
MSC1_FDR       	.equ	0xf000270c	; Fractional Divider Register
MSC1_ICR       	.equ	0xf0002740	; Interrupt Control Register
MSC1_ID        	.equ	0xf0002708	; Module Identification Register
MSC1_ISC       	.equ	0xf0002748	; Interrupt Set Clear Register
MSC1_ISR       	.equ	0xf0002744	; Interrupt Status Register
MSC1_KRST0     	.equ	0xf00027f4	; Kernel Reset Register 0
MSC1_KRST1     	.equ	0xf00027f0	; Kernel Reset Register 1
MSC1_KRSTCLR   	.equ	0xf00027ec	; Kernel Reset Status Clear Register
MSC1_OCR       	.equ	0xf000274c	; Output Control Register
MSC1_OCS       	.equ	0xf00027e8	; OCDS Control and Status
MSC1_UD0       	.equ	0xf0002730	; Upstream Data Register 0
MSC1_UD1       	.equ	0xf0002734	; Upstream Data Register 1
MSC1_UD2       	.equ	0xf0002738	; Upstream Data Register 2
MSC1_UD3       	.equ	0xf000273c	; Upstream Data Register 3
MSC1_USCE      	.equ	0xf000275c	; Upstream Control Enhanced Register 1
MSC1_USR       	.equ	0xf0002710	; Upstream Status Register
MSC2_ABC       	.equ	0xf0002880	; Asynchronous Block Configuration Register
MSC2_ACCEN0    	.equ	0xf00028fc	; Access Enable Register 0
MSC2_ACCEN1    	.equ	0xf00028f8	; Access Enable Register 1
MSC2_CLC       	.equ	0xf0002800	; Clock Control Register
MSC2_DC        	.equ	0xf0002820	; Downstream Command Register
MSC2_DD        	.equ	0xf000281c	; Downstream Data Register
MSC2_DDE       	.equ	0xf000286c	; Downstream Data Extension Register
MSC2_DDM       	.equ	0xf0002870	; Downstream Data Mirror Register
MSC2_DSC       	.equ	0xf0002814	; Downstream Control Register
MSC2_DSCE      	.equ	0xf0002858	; Downstream Control Enhanced Register 1
MSC2_DSDSH     	.equ	0xf0002828	; Downstream Select Data Source High Register
MSC2_DSDSHE    	.equ	0xf0002864	; Downstream Select Data Source High Register
MSC2_DSDSL     	.equ	0xf0002824	; Downstream Select Data Source Low Register
MSC2_DSDSLE    	.equ	0xf0002860	; Downstream Select Data Source Low Extension Register
MSC2_DSS       	.equ	0xf0002818	; Downstream Status Register
MSC2_DSTE      	.equ	0xf0002874	; Downstream Timing Extension Register
MSC2_ESR       	.equ	0xf000282c	; Emergency Stop Register
MSC2_ESRE      	.equ	0xf0002868	; Emergency Stop Extension Register
MSC2_FDR       	.equ	0xf000280c	; Fractional Divider Register
MSC2_ICR       	.equ	0xf0002840	; Interrupt Control Register
MSC2_ID        	.equ	0xf0002808	; Module Identification Register
MSC2_ISC       	.equ	0xf0002848	; Interrupt Set Clear Register
MSC2_ISR       	.equ	0xf0002844	; Interrupt Status Register
MSC2_KRST0     	.equ	0xf00028f4	; Kernel Reset Register 0
MSC2_KRST1     	.equ	0xf00028f0	; Kernel Reset Register 1
MSC2_KRSTCLR   	.equ	0xf00028ec	; Kernel Reset Status Clear Register
MSC2_OCR       	.equ	0xf000284c	; Output Control Register
MSC2_OCS       	.equ	0xf00028e8	; OCDS Control and Status
MSC2_UD0       	.equ	0xf0002830	; Upstream Data Register 0
MSC2_UD1       	.equ	0xf0002834	; Upstream Data Register 1
MSC2_UD2       	.equ	0xf0002838	; Upstream Data Register 2
MSC2_UD3       	.equ	0xf000283c	; Upstream Data Register 3
MSC2_USCE      	.equ	0xf000285c	; Upstream Control Enhanced Register 1
MSC2_USR       	.equ	0xf0002810	; Upstream Status Register
CANR_ACCEN0    	.equ	0xf00280fc	; Access Enable Register 0
CANR_ACCEN1    	.equ	0xf00280f8	; Access Enable Register 1
CANR_CLC       	.equ	0xf0028000	; CAN Clock Control Register
CANR_FDR       	.equ	0xf002800c	; CAN Fractional Divider Register
CANR_ID        	.equ	0xf0028008	; Module Identification Register
CANR_KRST0     	.equ	0xf00280f4	; Kernel Reset Register 0
CANR_KRST1     	.equ	0xf00280f0	; Kernel Reset Register 1
CANR_KRSTCLR   	.equ	0xf00280ec	; Kernel Reset Status Clear Register
CANR_LIST0     	.equ	0xf0028100	; List Register 0
CANR_LIST1     	.equ	0xf0028104	; List Register 1
CANR_LIST10    	.equ	0xf0028128	; List Register 10
CANR_LIST11    	.equ	0xf002812c	; List Register 11
CANR_LIST12    	.equ	0xf0028130	; List Register 12
CANR_LIST13    	.equ	0xf0028134	; List Register 13
CANR_LIST14    	.equ	0xf0028138	; List Register 14
CANR_LIST15    	.equ	0xf002813c	; List Register 15
CANR_LIST2     	.equ	0xf0028108	; List Register 2
CANR_LIST3     	.equ	0xf002810c	; List Register 3
CANR_LIST4     	.equ	0xf0028110	; List Register 4
CANR_LIST5     	.equ	0xf0028114	; List Register 5
CANR_LIST6     	.equ	0xf0028118	; List Register 6
CANR_LIST7     	.equ	0xf002811c	; List Register 7
CANR_LIST8     	.equ	0xf0028120	; List Register 8
CANR_LIST9     	.equ	0xf0028124	; List Register 9
CANR_MCR       	.equ	0xf00281c8	; Module Control Register
CANR_MECR      	.equ	0xf00281d0	; Measure Control Register
CANR_MESTAT    	.equ	0xf00281d4	; Measure Status Register
CANR_MITR      	.equ	0xf00281cc	; Module Interrupt Trigger Register
CANR_MOAMR0    	.equ	0xf002900c	; Message Object 0 Acceptance Mask Register
CANR_MOAMR1    	.equ	0xf002902c	; Message Object 1 Acceptance Mask Register
CANR_MOAMR10   	.equ	0xf002914c	; Message Object 10 Acceptance Mask Register
CANR_MOAMR100  	.equ	0xf0029c8c	; Message Object 100 Acceptance Mask Register
CANR_MOAMR101  	.equ	0xf0029cac	; Message Object 101 Acceptance Mask Register
CANR_MOAMR102  	.equ	0xf0029ccc	; Message Object 102 Acceptance Mask Register
CANR_MOAMR103  	.equ	0xf0029cec	; Message Object 103 Acceptance Mask Register
CANR_MOAMR104  	.equ	0xf0029d0c	; Message Object 104 Acceptance Mask Register
CANR_MOAMR105  	.equ	0xf0029d2c	; Message Object 105 Acceptance Mask Register
CANR_MOAMR106  	.equ	0xf0029d4c	; Message Object 106 Acceptance Mask Register
CANR_MOAMR107  	.equ	0xf0029d6c	; Message Object 107 Acceptance Mask Register
CANR_MOAMR108  	.equ	0xf0029d8c	; Message Object 108 Acceptance Mask Register
CANR_MOAMR109  	.equ	0xf0029dac	; Message Object 109 Acceptance Mask Register
CANR_MOAMR11   	.equ	0xf002916c	; Message Object 11 Acceptance Mask Register
CANR_MOAMR110  	.equ	0xf0029dcc	; Message Object 110 Acceptance Mask Register
CANR_MOAMR111  	.equ	0xf0029dec	; Message Object 111 Acceptance Mask Register
CANR_MOAMR112  	.equ	0xf0029e0c	; Message Object 112 Acceptance Mask Register
CANR_MOAMR113  	.equ	0xf0029e2c	; Message Object 113 Acceptance Mask Register
CANR_MOAMR114  	.equ	0xf0029e4c	; Message Object 114 Acceptance Mask Register
CANR_MOAMR115  	.equ	0xf0029e6c	; Message Object 115 Acceptance Mask Register
CANR_MOAMR116  	.equ	0xf0029e8c	; Message Object 116 Acceptance Mask Register
CANR_MOAMR117  	.equ	0xf0029eac	; Message Object 117 Acceptance Mask Register
CANR_MOAMR118  	.equ	0xf0029ecc	; Message Object 118 Acceptance Mask Register
CANR_MOAMR119  	.equ	0xf0029eec	; Message Object 119 Acceptance Mask Register
CANR_MOAMR12   	.equ	0xf002918c	; Message Object 12 Acceptance Mask Register
CANR_MOAMR120  	.equ	0xf0029f0c	; Message Object 120 Acceptance Mask Register
CANR_MOAMR121  	.equ	0xf0029f2c	; Message Object 121 Acceptance Mask Register
CANR_MOAMR122  	.equ	0xf0029f4c	; Message Object 122 Acceptance Mask Register
CANR_MOAMR123  	.equ	0xf0029f6c	; Message Object 123 Acceptance Mask Register
CANR_MOAMR124  	.equ	0xf0029f8c	; Message Object 124 Acceptance Mask Register
CANR_MOAMR125  	.equ	0xf0029fac	; Message Object 125 Acceptance Mask Register
CANR_MOAMR126  	.equ	0xf0029fcc	; Message Object 126 Acceptance Mask Register
CANR_MOAMR127  	.equ	0xf0029fec	; Message Object 127 Acceptance Mask Register
CANR_MOAMR13   	.equ	0xf00291ac	; Message Object 13 Acceptance Mask Register
CANR_MOAMR14   	.equ	0xf00291cc	; Message Object 14 Acceptance Mask Register
CANR_MOAMR15   	.equ	0xf00291ec	; Message Object 15 Acceptance Mask Register
CANR_MOAMR16   	.equ	0xf002920c	; Message Object 16 Acceptance Mask Register
CANR_MOAMR17   	.equ	0xf002922c	; Message Object 17 Acceptance Mask Register
CANR_MOAMR18   	.equ	0xf002924c	; Message Object 18 Acceptance Mask Register
CANR_MOAMR19   	.equ	0xf002926c	; Message Object 19 Acceptance Mask Register
CANR_MOAMR2    	.equ	0xf002904c	; Message Object 2 Acceptance Mask Register
CANR_MOAMR20   	.equ	0xf002928c	; Message Object 20 Acceptance Mask Register
CANR_MOAMR21   	.equ	0xf00292ac	; Message Object 21 Acceptance Mask Register
CANR_MOAMR22   	.equ	0xf00292cc	; Message Object 22 Acceptance Mask Register
CANR_MOAMR23   	.equ	0xf00292ec	; Message Object 23 Acceptance Mask Register
CANR_MOAMR24   	.equ	0xf002930c	; Message Object 24 Acceptance Mask Register
CANR_MOAMR25   	.equ	0xf002932c	; Message Object 25 Acceptance Mask Register
CANR_MOAMR26   	.equ	0xf002934c	; Message Object 26 Acceptance Mask Register
CANR_MOAMR27   	.equ	0xf002936c	; Message Object 27 Acceptance Mask Register
CANR_MOAMR28   	.equ	0xf002938c	; Message Object 28 Acceptance Mask Register
CANR_MOAMR29   	.equ	0xf00293ac	; Message Object 29 Acceptance Mask Register
CANR_MOAMR3    	.equ	0xf002906c	; Message Object 3 Acceptance Mask Register
CANR_MOAMR30   	.equ	0xf00293cc	; Message Object 30 Acceptance Mask Register
CANR_MOAMR31   	.equ	0xf00293ec	; Message Object 31 Acceptance Mask Register
CANR_MOAMR32   	.equ	0xf002940c	; Message Object 32 Acceptance Mask Register
CANR_MOAMR33   	.equ	0xf002942c	; Message Object 33 Acceptance Mask Register
CANR_MOAMR34   	.equ	0xf002944c	; Message Object 34 Acceptance Mask Register
CANR_MOAMR35   	.equ	0xf002946c	; Message Object 35 Acceptance Mask Register
CANR_MOAMR36   	.equ	0xf002948c	; Message Object 36 Acceptance Mask Register
CANR_MOAMR37   	.equ	0xf00294ac	; Message Object 37 Acceptance Mask Register
CANR_MOAMR38   	.equ	0xf00294cc	; Message Object 38 Acceptance Mask Register
CANR_MOAMR39   	.equ	0xf00294ec	; Message Object 39 Acceptance Mask Register
CANR_MOAMR4    	.equ	0xf002908c	; Message Object 4 Acceptance Mask Register
CANR_MOAMR40   	.equ	0xf002950c	; Message Object 40 Acceptance Mask Register
CANR_MOAMR41   	.equ	0xf002952c	; Message Object 41 Acceptance Mask Register
CANR_MOAMR42   	.equ	0xf002954c	; Message Object 42 Acceptance Mask Register
CANR_MOAMR43   	.equ	0xf002956c	; Message Object 43 Acceptance Mask Register
CANR_MOAMR44   	.equ	0xf002958c	; Message Object 44 Acceptance Mask Register
CANR_MOAMR45   	.equ	0xf00295ac	; Message Object 45 Acceptance Mask Register
CANR_MOAMR46   	.equ	0xf00295cc	; Message Object 46 Acceptance Mask Register
CANR_MOAMR47   	.equ	0xf00295ec	; Message Object 47 Acceptance Mask Register
CANR_MOAMR48   	.equ	0xf002960c	; Message Object 48 Acceptance Mask Register
CANR_MOAMR49   	.equ	0xf002962c	; Message Object 49 Acceptance Mask Register
CANR_MOAMR5    	.equ	0xf00290ac	; Message Object 5 Acceptance Mask Register
CANR_MOAMR50   	.equ	0xf002964c	; Message Object 50 Acceptance Mask Register
CANR_MOAMR51   	.equ	0xf002966c	; Message Object 51 Acceptance Mask Register
CANR_MOAMR52   	.equ	0xf002968c	; Message Object 52 Acceptance Mask Register
CANR_MOAMR53   	.equ	0xf00296ac	; Message Object 53 Acceptance Mask Register
CANR_MOAMR54   	.equ	0xf00296cc	; Message Object 54 Acceptance Mask Register
CANR_MOAMR55   	.equ	0xf00296ec	; Message Object 55 Acceptance Mask Register
CANR_MOAMR56   	.equ	0xf002970c	; Message Object 56 Acceptance Mask Register
CANR_MOAMR57   	.equ	0xf002972c	; Message Object 57 Acceptance Mask Register
CANR_MOAMR58   	.equ	0xf002974c	; Message Object 58 Acceptance Mask Register
CANR_MOAMR59   	.equ	0xf002976c	; Message Object 59 Acceptance Mask Register
CANR_MOAMR6    	.equ	0xf00290cc	; Message Object 6 Acceptance Mask Register
CANR_MOAMR60   	.equ	0xf002978c	; Message Object 60 Acceptance Mask Register
CANR_MOAMR61   	.equ	0xf00297ac	; Message Object 61 Acceptance Mask Register
CANR_MOAMR62   	.equ	0xf00297cc	; Message Object 62 Acceptance Mask Register
CANR_MOAMR63   	.equ	0xf00297ec	; Message Object 63 Acceptance Mask Register
CANR_MOAMR64   	.equ	0xf002980c	; Message Object 64 Acceptance Mask Register
CANR_MOAMR65   	.equ	0xf002982c	; Message Object 65 Acceptance Mask Register
CANR_MOAMR66   	.equ	0xf002984c	; Message Object 66 Acceptance Mask Register
CANR_MOAMR67   	.equ	0xf002986c	; Message Object 67 Acceptance Mask Register
CANR_MOAMR68   	.equ	0xf002988c	; Message Object 68 Acceptance Mask Register
CANR_MOAMR69   	.equ	0xf00298ac	; Message Object 69 Acceptance Mask Register
CANR_MOAMR7    	.equ	0xf00290ec	; Message Object 7 Acceptance Mask Register
CANR_MOAMR70   	.equ	0xf00298cc	; Message Object 70 Acceptance Mask Register
CANR_MOAMR71   	.equ	0xf00298ec	; Message Object 71 Acceptance Mask Register
CANR_MOAMR72   	.equ	0xf002990c	; Message Object 72 Acceptance Mask Register
CANR_MOAMR73   	.equ	0xf002992c	; Message Object 73 Acceptance Mask Register
CANR_MOAMR74   	.equ	0xf002994c	; Message Object 74 Acceptance Mask Register
CANR_MOAMR75   	.equ	0xf002996c	; Message Object 75 Acceptance Mask Register
CANR_MOAMR76   	.equ	0xf002998c	; Message Object 76 Acceptance Mask Register
CANR_MOAMR77   	.equ	0xf00299ac	; Message Object 77 Acceptance Mask Register
CANR_MOAMR78   	.equ	0xf00299cc	; Message Object 78 Acceptance Mask Register
CANR_MOAMR79   	.equ	0xf00299ec	; Message Object 79 Acceptance Mask Register
CANR_MOAMR8    	.equ	0xf002910c	; Message Object 8 Acceptance Mask Register
CANR_MOAMR80   	.equ	0xf0029a0c	; Message Object 80 Acceptance Mask Register
CANR_MOAMR81   	.equ	0xf0029a2c	; Message Object 81 Acceptance Mask Register
CANR_MOAMR82   	.equ	0xf0029a4c	; Message Object 82 Acceptance Mask Register
CANR_MOAMR83   	.equ	0xf0029a6c	; Message Object 83 Acceptance Mask Register
CANR_MOAMR84   	.equ	0xf0029a8c	; Message Object 84 Acceptance Mask Register
CANR_MOAMR85   	.equ	0xf0029aac	; Message Object 85 Acceptance Mask Register
CANR_MOAMR86   	.equ	0xf0029acc	; Message Object 86 Acceptance Mask Register
CANR_MOAMR87   	.equ	0xf0029aec	; Message Object 87 Acceptance Mask Register
CANR_MOAMR88   	.equ	0xf0029b0c	; Message Object 88 Acceptance Mask Register
CANR_MOAMR89   	.equ	0xf0029b2c	; Message Object 89 Acceptance Mask Register
CANR_MOAMR9    	.equ	0xf002912c	; Message Object 9 Acceptance Mask Register
CANR_MOAMR90   	.equ	0xf0029b4c	; Message Object 90 Acceptance Mask Register
CANR_MOAMR91   	.equ	0xf0029b6c	; Message Object 91 Acceptance Mask Register
CANR_MOAMR92   	.equ	0xf0029b8c	; Message Object 92 Acceptance Mask Register
CANR_MOAMR93   	.equ	0xf0029bac	; Message Object 93 Acceptance Mask Register
CANR_MOAMR94   	.equ	0xf0029bcc	; Message Object 94 Acceptance Mask Register
CANR_MOAMR95   	.equ	0xf0029bec	; Message Object 95 Acceptance Mask Register
CANR_MOAMR96   	.equ	0xf0029c0c	; Message Object 96 Acceptance Mask Register
CANR_MOAMR97   	.equ	0xf0029c2c	; Message Object 97 Acceptance Mask Register
CANR_MOAMR98   	.equ	0xf0029c4c	; Message Object 98 Acceptance Mask Register
CANR_MOAMR99   	.equ	0xf0029c6c	; Message Object 99 Acceptance Mask Register
CANR_MOAR0     	.equ	0xf0029018	; Message Object n Arbitration Register
CANR_MOAR1     	.equ	0xf0029038	; Message Object n Arbitration Register
CANR_MOAR10    	.equ	0xf0029158	; Message Object n Arbitration Register
CANR_MOAR100   	.equ	0xf0029c98	; Message Object n Arbitration Register
CANR_MOAR101   	.equ	0xf0029cb8	; Message Object n Arbitration Register
CANR_MOAR102   	.equ	0xf0029cd8	; Message Object n Arbitration Register
CANR_MOAR103   	.equ	0xf0029cf8	; Message Object n Arbitration Register
CANR_MOAR104   	.equ	0xf0029d18	; Message Object n Arbitration Register
CANR_MOAR105   	.equ	0xf0029d38	; Message Object n Arbitration Register
CANR_MOAR106   	.equ	0xf0029d58	; Message Object n Arbitration Register
CANR_MOAR107   	.equ	0xf0029d78	; Message Object n Arbitration Register
CANR_MOAR108   	.equ	0xf0029d98	; Message Object n Arbitration Register
CANR_MOAR109   	.equ	0xf0029db8	; Message Object n Arbitration Register
CANR_MOAR11    	.equ	0xf0029178	; Message Object n Arbitration Register
CANR_MOAR110   	.equ	0xf0029dd8	; Message Object n Arbitration Register
CANR_MOAR111   	.equ	0xf0029df8	; Message Object n Arbitration Register
CANR_MOAR112   	.equ	0xf0029e18	; Message Object n Arbitration Register
CANR_MOAR113   	.equ	0xf0029e38	; Message Object n Arbitration Register
CANR_MOAR114   	.equ	0xf0029e58	; Message Object n Arbitration Register
CANR_MOAR115   	.equ	0xf0029e78	; Message Object n Arbitration Register
CANR_MOAR116   	.equ	0xf0029e98	; Message Object n Arbitration Register
CANR_MOAR117   	.equ	0xf0029eb8	; Message Object n Arbitration Register
CANR_MOAR118   	.equ	0xf0029ed8	; Message Object n Arbitration Register
CANR_MOAR119   	.equ	0xf0029ef8	; Message Object n Arbitration Register
CANR_MOAR12    	.equ	0xf0029198	; Message Object n Arbitration Register
CANR_MOAR120   	.equ	0xf0029f18	; Message Object n Arbitration Register
CANR_MOAR121   	.equ	0xf0029f38	; Message Object n Arbitration Register
CANR_MOAR122   	.equ	0xf0029f58	; Message Object n Arbitration Register
CANR_MOAR123   	.equ	0xf0029f78	; Message Object n Arbitration Register
CANR_MOAR124   	.equ	0xf0029f98	; Message Object n Arbitration Register
CANR_MOAR125   	.equ	0xf0029fb8	; Message Object n Arbitration Register
CANR_MOAR126   	.equ	0xf0029fd8	; Message Object n Arbitration Register
CANR_MOAR127   	.equ	0xf0029ff8	; Message Object n Arbitration Register
CANR_MOAR13    	.equ	0xf00291b8	; Message Object n Arbitration Register
CANR_MOAR14    	.equ	0xf00291d8	; Message Object n Arbitration Register
CANR_MOAR15    	.equ	0xf00291f8	; Message Object n Arbitration Register
CANR_MOAR16    	.equ	0xf0029218	; Message Object n Arbitration Register
CANR_MOAR17    	.equ	0xf0029238	; Message Object n Arbitration Register
CANR_MOAR18    	.equ	0xf0029258	; Message Object n Arbitration Register
CANR_MOAR19    	.equ	0xf0029278	; Message Object n Arbitration Register
CANR_MOAR2     	.equ	0xf0029058	; Message Object n Arbitration Register
CANR_MOAR20    	.equ	0xf0029298	; Message Object n Arbitration Register
CANR_MOAR21    	.equ	0xf00292b8	; Message Object n Arbitration Register
CANR_MOAR22    	.equ	0xf00292d8	; Message Object n Arbitration Register
CANR_MOAR23    	.equ	0xf00292f8	; Message Object n Arbitration Register
CANR_MOAR24    	.equ	0xf0029318	; Message Object n Arbitration Register
CANR_MOAR25    	.equ	0xf0029338	; Message Object n Arbitration Register
CANR_MOAR26    	.equ	0xf0029358	; Message Object n Arbitration Register
CANR_MOAR27    	.equ	0xf0029378	; Message Object n Arbitration Register
CANR_MOAR28    	.equ	0xf0029398	; Message Object n Arbitration Register
CANR_MOAR29    	.equ	0xf00293b8	; Message Object n Arbitration Register
CANR_MOAR3     	.equ	0xf0029078	; Message Object n Arbitration Register
CANR_MOAR30    	.equ	0xf00293d8	; Message Object n Arbitration Register
CANR_MOAR31    	.equ	0xf00293f8	; Message Object n Arbitration Register
CANR_MOAR32    	.equ	0xf0029418	; Message Object n Arbitration Register
CANR_MOAR33    	.equ	0xf0029438	; Message Object n Arbitration Register
CANR_MOAR34    	.equ	0xf0029458	; Message Object n Arbitration Register
CANR_MOAR35    	.equ	0xf0029478	; Message Object n Arbitration Register
CANR_MOAR36    	.equ	0xf0029498	; Message Object n Arbitration Register
CANR_MOAR37    	.equ	0xf00294b8	; Message Object n Arbitration Register
CANR_MOAR38    	.equ	0xf00294d8	; Message Object n Arbitration Register
CANR_MOAR39    	.equ	0xf00294f8	; Message Object n Arbitration Register
CANR_MOAR4     	.equ	0xf0029098	; Message Object n Arbitration Register
CANR_MOAR40    	.equ	0xf0029518	; Message Object n Arbitration Register
CANR_MOAR41    	.equ	0xf0029538	; Message Object n Arbitration Register
CANR_MOAR42    	.equ	0xf0029558	; Message Object n Arbitration Register
CANR_MOAR43    	.equ	0xf0029578	; Message Object n Arbitration Register
CANR_MOAR44    	.equ	0xf0029598	; Message Object n Arbitration Register
CANR_MOAR45    	.equ	0xf00295b8	; Message Object n Arbitration Register
CANR_MOAR46    	.equ	0xf00295d8	; Message Object n Arbitration Register
CANR_MOAR47    	.equ	0xf00295f8	; Message Object n Arbitration Register
CANR_MOAR48    	.equ	0xf0029618	; Message Object n Arbitration Register
CANR_MOAR49    	.equ	0xf0029638	; Message Object n Arbitration Register
CANR_MOAR5     	.equ	0xf00290b8	; Message Object n Arbitration Register
CANR_MOAR50    	.equ	0xf0029658	; Message Object n Arbitration Register
CANR_MOAR51    	.equ	0xf0029678	; Message Object n Arbitration Register
CANR_MOAR52    	.equ	0xf0029698	; Message Object n Arbitration Register
CANR_MOAR53    	.equ	0xf00296b8	; Message Object n Arbitration Register
CANR_MOAR54    	.equ	0xf00296d8	; Message Object n Arbitration Register
CANR_MOAR55    	.equ	0xf00296f8	; Message Object n Arbitration Register
CANR_MOAR56    	.equ	0xf0029718	; Message Object n Arbitration Register
CANR_MOAR57    	.equ	0xf0029738	; Message Object n Arbitration Register
CANR_MOAR58    	.equ	0xf0029758	; Message Object n Arbitration Register
CANR_MOAR59    	.equ	0xf0029778	; Message Object n Arbitration Register
CANR_MOAR6     	.equ	0xf00290d8	; Message Object n Arbitration Register
CANR_MOAR60    	.equ	0xf0029798	; Message Object n Arbitration Register
CANR_MOAR61    	.equ	0xf00297b8	; Message Object n Arbitration Register
CANR_MOAR62    	.equ	0xf00297d8	; Message Object n Arbitration Register
CANR_MOAR63    	.equ	0xf00297f8	; Message Object n Arbitration Register
CANR_MOAR64    	.equ	0xf0029818	; Message Object n Arbitration Register
CANR_MOAR65    	.equ	0xf0029838	; Message Object n Arbitration Register
CANR_MOAR66    	.equ	0xf0029858	; Message Object n Arbitration Register
CANR_MOAR67    	.equ	0xf0029878	; Message Object n Arbitration Register
CANR_MOAR68    	.equ	0xf0029898	; Message Object n Arbitration Register
CANR_MOAR69    	.equ	0xf00298b8	; Message Object n Arbitration Register
CANR_MOAR7     	.equ	0xf00290f8	; Message Object n Arbitration Register
CANR_MOAR70    	.equ	0xf00298d8	; Message Object n Arbitration Register
CANR_MOAR71    	.equ	0xf00298f8	; Message Object n Arbitration Register
CANR_MOAR72    	.equ	0xf0029918	; Message Object n Arbitration Register
CANR_MOAR73    	.equ	0xf0029938	; Message Object n Arbitration Register
CANR_MOAR74    	.equ	0xf0029958	; Message Object n Arbitration Register
CANR_MOAR75    	.equ	0xf0029978	; Message Object n Arbitration Register
CANR_MOAR76    	.equ	0xf0029998	; Message Object n Arbitration Register
CANR_MOAR77    	.equ	0xf00299b8	; Message Object n Arbitration Register
CANR_MOAR78    	.equ	0xf00299d8	; Message Object n Arbitration Register
CANR_MOAR79    	.equ	0xf00299f8	; Message Object n Arbitration Register
CANR_MOAR8     	.equ	0xf0029118	; Message Object n Arbitration Register
CANR_MOAR80    	.equ	0xf0029a18	; Message Object n Arbitration Register
CANR_MOAR81    	.equ	0xf0029a38	; Message Object n Arbitration Register
CANR_MOAR82    	.equ	0xf0029a58	; Message Object n Arbitration Register
CANR_MOAR83    	.equ	0xf0029a78	; Message Object n Arbitration Register
CANR_MOAR84    	.equ	0xf0029a98	; Message Object n Arbitration Register
CANR_MOAR85    	.equ	0xf0029ab8	; Message Object n Arbitration Register
CANR_MOAR86    	.equ	0xf0029ad8	; Message Object n Arbitration Register
CANR_MOAR87    	.equ	0xf0029af8	; Message Object n Arbitration Register
CANR_MOAR88    	.equ	0xf0029b18	; Message Object n Arbitration Register
CANR_MOAR89    	.equ	0xf0029b38	; Message Object n Arbitration Register
CANR_MOAR9     	.equ	0xf0029138	; Message Object n Arbitration Register
CANR_MOAR90    	.equ	0xf0029b58	; Message Object n Arbitration Register
CANR_MOAR91    	.equ	0xf0029b78	; Message Object n Arbitration Register
CANR_MOAR92    	.equ	0xf0029b98	; Message Object n Arbitration Register
CANR_MOAR93    	.equ	0xf0029bb8	; Message Object n Arbitration Register
CANR_MOAR94    	.equ	0xf0029bd8	; Message Object n Arbitration Register
CANR_MOAR95    	.equ	0xf0029bf8	; Message Object n Arbitration Register
CANR_MOAR96    	.equ	0xf0029c18	; Message Object n Arbitration Register
CANR_MOAR97    	.equ	0xf0029c38	; Message Object n Arbitration Register
CANR_MOAR98    	.equ	0xf0029c58	; Message Object n Arbitration Register
CANR_MOAR99    	.equ	0xf0029c78	; Message Object n Arbitration Register
CANR_MOCTR0    	.equ	0xf002901c	; Message Object 0 Control Register
CANR_MOCTR1    	.equ	0xf002903c	; Message Object 1 Control Register
CANR_MOCTR10   	.equ	0xf002915c	; Message Object 10 Control Register
CANR_MOCTR100  	.equ	0xf0029c9c	; Message Object 100 Control Register
CANR_MOCTR101  	.equ	0xf0029cbc	; Message Object 101 Control Register
CANR_MOCTR102  	.equ	0xf0029cdc	; Message Object 102 Control Register
CANR_MOCTR103  	.equ	0xf0029cfc	; Message Object 103 Control Register
CANR_MOCTR104  	.equ	0xf0029d1c	; Message Object 104 Control Register
CANR_MOCTR105  	.equ	0xf0029d3c	; Message Object 105 Control Register
CANR_MOCTR106  	.equ	0xf0029d5c	; Message Object 106 Control Register
CANR_MOCTR107  	.equ	0xf0029d7c	; Message Object 107 Control Register
CANR_MOCTR108  	.equ	0xf0029d9c	; Message Object 108 Control Register
CANR_MOCTR109  	.equ	0xf0029dbc	; Message Object 109 Control Register
CANR_MOCTR11   	.equ	0xf002917c	; Message Object 11 Control Register
CANR_MOCTR110  	.equ	0xf0029ddc	; Message Object 110 Control Register
CANR_MOCTR111  	.equ	0xf0029dfc	; Message Object 111 Control Register
CANR_MOCTR112  	.equ	0xf0029e1c	; Message Object 112 Control Register
CANR_MOCTR113  	.equ	0xf0029e3c	; Message Object 113 Control Register
CANR_MOCTR114  	.equ	0xf0029e5c	; Message Object 114 Control Register
CANR_MOCTR115  	.equ	0xf0029e7c	; Message Object 115 Control Register
CANR_MOCTR116  	.equ	0xf0029e9c	; Message Object 116 Control Register
CANR_MOCTR117  	.equ	0xf0029ebc	; Message Object 117 Control Register
CANR_MOCTR118  	.equ	0xf0029edc	; Message Object 118 Control Register
CANR_MOCTR119  	.equ	0xf0029efc	; Message Object 119 Control Register
CANR_MOCTR12   	.equ	0xf002919c	; Message Object 12 Control Register
CANR_MOCTR120  	.equ	0xf0029f1c	; Message Object 120 Control Register
CANR_MOCTR121  	.equ	0xf0029f3c	; Message Object 121 Control Register
CANR_MOCTR122  	.equ	0xf0029f5c	; Message Object 122 Control Register
CANR_MOCTR123  	.equ	0xf0029f7c	; Message Object 123 Control Register
CANR_MOCTR124  	.equ	0xf0029f9c	; Message Object 124 Control Register
CANR_MOCTR125  	.equ	0xf0029fbc	; Message Object 125 Control Register
CANR_MOCTR126  	.equ	0xf0029fdc	; Message Object 126 Control Register
CANR_MOCTR127  	.equ	0xf0029ffc	; Message Object 127 Control Register
CANR_MOCTR13   	.equ	0xf00291bc	; Message Object 13 Control Register
CANR_MOCTR14   	.equ	0xf00291dc	; Message Object 14 Control Register
CANR_MOCTR15   	.equ	0xf00291fc	; Message Object 15 Control Register
CANR_MOCTR16   	.equ	0xf002921c	; Message Object 16 Control Register
CANR_MOCTR17   	.equ	0xf002923c	; Message Object 17 Control Register
CANR_MOCTR18   	.equ	0xf002925c	; Message Object 18 Control Register
CANR_MOCTR19   	.equ	0xf002927c	; Message Object 19 Control Register
CANR_MOCTR2    	.equ	0xf002905c	; Message Object 2 Control Register
CANR_MOCTR20   	.equ	0xf002929c	; Message Object 20 Control Register
CANR_MOCTR21   	.equ	0xf00292bc	; Message Object 21 Control Register
CANR_MOCTR22   	.equ	0xf00292dc	; Message Object 22 Control Register
CANR_MOCTR23   	.equ	0xf00292fc	; Message Object 23 Control Register
CANR_MOCTR24   	.equ	0xf002931c	; Message Object 24 Control Register
CANR_MOCTR25   	.equ	0xf002933c	; Message Object 25 Control Register
CANR_MOCTR26   	.equ	0xf002935c	; Message Object 26 Control Register
CANR_MOCTR27   	.equ	0xf002937c	; Message Object 27 Control Register
CANR_MOCTR28   	.equ	0xf002939c	; Message Object 28 Control Register
CANR_MOCTR29   	.equ	0xf00293bc	; Message Object 29 Control Register
CANR_MOCTR3    	.equ	0xf002907c	; Message Object 3 Control Register
CANR_MOCTR30   	.equ	0xf00293dc	; Message Object 30 Control Register
CANR_MOCTR31   	.equ	0xf00293fc	; Message Object 31 Control Register
CANR_MOCTR32   	.equ	0xf002941c	; Message Object 32 Control Register
CANR_MOCTR33   	.equ	0xf002943c	; Message Object 33 Control Register
CANR_MOCTR34   	.equ	0xf002945c	; Message Object 34 Control Register
CANR_MOCTR35   	.equ	0xf002947c	; Message Object 35 Control Register
CANR_MOCTR36   	.equ	0xf002949c	; Message Object 36 Control Register
CANR_MOCTR37   	.equ	0xf00294bc	; Message Object 37 Control Register
CANR_MOCTR38   	.equ	0xf00294dc	; Message Object 38 Control Register
CANR_MOCTR39   	.equ	0xf00294fc	; Message Object 39 Control Register
CANR_MOCTR4    	.equ	0xf002909c	; Message Object 4 Control Register
CANR_MOCTR40   	.equ	0xf002951c	; Message Object 40 Control Register
CANR_MOCTR41   	.equ	0xf002953c	; Message Object 41 Control Register
CANR_MOCTR42   	.equ	0xf002955c	; Message Object 42 Control Register
CANR_MOCTR43   	.equ	0xf002957c	; Message Object 43 Control Register
CANR_MOCTR44   	.equ	0xf002959c	; Message Object 44 Control Register
CANR_MOCTR45   	.equ	0xf00295bc	; Message Object 45 Control Register
CANR_MOCTR46   	.equ	0xf00295dc	; Message Object 46 Control Register
CANR_MOCTR47   	.equ	0xf00295fc	; Message Object 47 Control Register
CANR_MOCTR48   	.equ	0xf002961c	; Message Object 48 Control Register
CANR_MOCTR49   	.equ	0xf002963c	; Message Object 49 Control Register
CANR_MOCTR5    	.equ	0xf00290bc	; Message Object 5 Control Register
CANR_MOCTR50   	.equ	0xf002965c	; Message Object 50 Control Register
CANR_MOCTR51   	.equ	0xf002967c	; Message Object 51 Control Register
CANR_MOCTR52   	.equ	0xf002969c	; Message Object 52 Control Register
CANR_MOCTR53   	.equ	0xf00296bc	; Message Object 53 Control Register
CANR_MOCTR54   	.equ	0xf00296dc	; Message Object 54 Control Register
CANR_MOCTR55   	.equ	0xf00296fc	; Message Object 55 Control Register
CANR_MOCTR56   	.equ	0xf002971c	; Message Object 56 Control Register
CANR_MOCTR57   	.equ	0xf002973c	; Message Object 57 Control Register
CANR_MOCTR58   	.equ	0xf002975c	; Message Object 58 Control Register
CANR_MOCTR59   	.equ	0xf002977c	; Message Object 59 Control Register
CANR_MOCTR6    	.equ	0xf00290dc	; Message Object 6 Control Register
CANR_MOCTR60   	.equ	0xf002979c	; Message Object 60 Control Register
CANR_MOCTR61   	.equ	0xf00297bc	; Message Object 61 Control Register
CANR_MOCTR62   	.equ	0xf00297dc	; Message Object 62 Control Register
CANR_MOCTR63   	.equ	0xf00297fc	; Message Object 63 Control Register
CANR_MOCTR64   	.equ	0xf002981c	; Message Object 64 Control Register
CANR_MOCTR65   	.equ	0xf002983c	; Message Object 65 Control Register
CANR_MOCTR66   	.equ	0xf002985c	; Message Object 66 Control Register
CANR_MOCTR67   	.equ	0xf002987c	; Message Object 67 Control Register
CANR_MOCTR68   	.equ	0xf002989c	; Message Object 68 Control Register
CANR_MOCTR69   	.equ	0xf00298bc	; Message Object 69 Control Register
CANR_MOCTR7    	.equ	0xf00290fc	; Message Object 7 Control Register
CANR_MOCTR70   	.equ	0xf00298dc	; Message Object 70 Control Register
CANR_MOCTR71   	.equ	0xf00298fc	; Message Object 71 Control Register
CANR_MOCTR72   	.equ	0xf002991c	; Message Object 72 Control Register
CANR_MOCTR73   	.equ	0xf002993c	; Message Object 73 Control Register
CANR_MOCTR74   	.equ	0xf002995c	; Message Object 74 Control Register
CANR_MOCTR75   	.equ	0xf002997c	; Message Object 75 Control Register
CANR_MOCTR76   	.equ	0xf002999c	; Message Object 76 Control Register
CANR_MOCTR77   	.equ	0xf00299bc	; Message Object 77 Control Register
CANR_MOCTR78   	.equ	0xf00299dc	; Message Object 78 Control Register
CANR_MOCTR79   	.equ	0xf00299fc	; Message Object 79 Control Register
CANR_MOCTR8    	.equ	0xf002911c	; Message Object 8 Control Register
CANR_MOCTR80   	.equ	0xf0029a1c	; Message Object 80 Control Register
CANR_MOCTR81   	.equ	0xf0029a3c	; Message Object 81 Control Register
CANR_MOCTR82   	.equ	0xf0029a5c	; Message Object 82 Control Register
CANR_MOCTR83   	.equ	0xf0029a7c	; Message Object 83 Control Register
CANR_MOCTR84   	.equ	0xf0029a9c	; Message Object 84 Control Register
CANR_MOCTR85   	.equ	0xf0029abc	; Message Object 85 Control Register
CANR_MOCTR86   	.equ	0xf0029adc	; Message Object 86 Control Register
CANR_MOCTR87   	.equ	0xf0029afc	; Message Object 87 Control Register
CANR_MOCTR88   	.equ	0xf0029b1c	; Message Object 88 Control Register
CANR_MOCTR89   	.equ	0xf0029b3c	; Message Object 89 Control Register
CANR_MOCTR9    	.equ	0xf002913c	; Message Object 9 Control Register
CANR_MOCTR90   	.equ	0xf0029b5c	; Message Object 90 Control Register
CANR_MOCTR91   	.equ	0xf0029b7c	; Message Object 91 Control Register
CANR_MOCTR92   	.equ	0xf0029b9c	; Message Object 92 Control Register
CANR_MOCTR93   	.equ	0xf0029bbc	; Message Object 93 Control Register
CANR_MOCTR94   	.equ	0xf0029bdc	; Message Object 94 Control Register
CANR_MOCTR95   	.equ	0xf0029bfc	; Message Object 95 Control Register
CANR_MOCTR96   	.equ	0xf0029c1c	; Message Object 96 Control Register
CANR_MOCTR97   	.equ	0xf0029c3c	; Message Object 97 Control Register
CANR_MOCTR98   	.equ	0xf0029c5c	; Message Object 98 Control Register
CANR_MOCTR99   	.equ	0xf0029c7c	; Message Object 99 Control Register
CANR_MODATAH0  	.equ	0xf0029014	; Message Object 0 Data Register High
CANR_MODATAH1  	.equ	0xf0029034	; Message Object 1 Data Register High
CANR_MODATAH10 	.equ	0xf0029154	; Message Object 10 Data Register High
CANR_MODATAH100	.equ	0xf0029c94	; Message Object 100 Data Register High
CANR_MODATAH101	.equ	0xf0029cb4	; Message Object 101 Data Register High
CANR_MODATAH102	.equ	0xf0029cd4	; Message Object 102 Data Register High
CANR_MODATAH103	.equ	0xf0029cf4	; Message Object 103 Data Register High
CANR_MODATAH104	.equ	0xf0029d14	; Message Object 104 Data Register High
CANR_MODATAH105	.equ	0xf0029d34	; Message Object 105 Data Register High
CANR_MODATAH106	.equ	0xf0029d54	; Message Object 106 Data Register High
CANR_MODATAH107	.equ	0xf0029d74	; Message Object 107 Data Register High
CANR_MODATAH108	.equ	0xf0029d94	; Message Object 108 Data Register High
CANR_MODATAH109	.equ	0xf0029db4	; Message Object 109 Data Register High
CANR_MODATAH11 	.equ	0xf0029174	; Message Object 11 Data Register High
CANR_MODATAH110	.equ	0xf0029dd4	; Message Object 110 Data Register High
CANR_MODATAH111	.equ	0xf0029df4	; Message Object 111 Data Register High
CANR_MODATAH112	.equ	0xf0029e14	; Message Object 112 Data Register High
CANR_MODATAH113	.equ	0xf0029e34	; Message Object 113 Data Register High
CANR_MODATAH114	.equ	0xf0029e54	; Message Object 114 Data Register High
CANR_MODATAH115	.equ	0xf0029e74	; Message Object 115 Data Register High
CANR_MODATAH116	.equ	0xf0029e94	; Message Object 116 Data Register High
CANR_MODATAH117	.equ	0xf0029eb4	; Message Object 117 Data Register High
CANR_MODATAH118	.equ	0xf0029ed4	; Message Object 118 Data Register High
CANR_MODATAH119	.equ	0xf0029ef4	; Message Object 119 Data Register High
CANR_MODATAH12 	.equ	0xf0029194	; Message Object 12 Data Register High
CANR_MODATAH120	.equ	0xf0029f14	; Message Object 120 Data Register High
CANR_MODATAH121	.equ	0xf0029f34	; Message Object 121 Data Register High
CANR_MODATAH122	.equ	0xf0029f54	; Message Object 122 Data Register High
CANR_MODATAH123	.equ	0xf0029f74	; Message Object 123 Data Register High
CANR_MODATAH124	.equ	0xf0029f94	; Message Object 124 Data Register High
CANR_MODATAH125	.equ	0xf0029fb4	; Message Object 125 Data Register High
CANR_MODATAH126	.equ	0xf0029fd4	; Message Object 126 Data Register High
CANR_MODATAH127	.equ	0xf0029ff4	; Message Object 127 Data Register High
CANR_MODATAH13 	.equ	0xf00291b4	; Message Object 13 Data Register High
CANR_MODATAH14 	.equ	0xf00291d4	; Message Object 14 Data Register High
CANR_MODATAH15 	.equ	0xf00291f4	; Message Object 15 Data Register High
CANR_MODATAH16 	.equ	0xf0029214	; Message Object 16 Data Register High
CANR_MODATAH17 	.equ	0xf0029234	; Message Object 17 Data Register High
CANR_MODATAH18 	.equ	0xf0029254	; Message Object 18 Data Register High
CANR_MODATAH19 	.equ	0xf0029274	; Message Object 19 Data Register High
CANR_MODATAH2  	.equ	0xf0029054	; Message Object 2 Data Register High
CANR_MODATAH20 	.equ	0xf0029294	; Message Object 20 Data Register High
CANR_MODATAH21 	.equ	0xf00292b4	; Message Object 21 Data Register High
CANR_MODATAH22 	.equ	0xf00292d4	; Message Object 22 Data Register High
CANR_MODATAH23 	.equ	0xf00292f4	; Message Object 23 Data Register High
CANR_MODATAH24 	.equ	0xf0029314	; Message Object 24 Data Register High
CANR_MODATAH25 	.equ	0xf0029334	; Message Object 25 Data Register High
CANR_MODATAH26 	.equ	0xf0029354	; Message Object 26 Data Register High
CANR_MODATAH27 	.equ	0xf0029374	; Message Object 27 Data Register High
CANR_MODATAH28 	.equ	0xf0029394	; Message Object 28 Data Register High
CANR_MODATAH29 	.equ	0xf00293b4	; Message Object 29 Data Register High
CANR_MODATAH3  	.equ	0xf0029074	; Message Object 3 Data Register High
CANR_MODATAH30 	.equ	0xf00293d4	; Message Object 30 Data Register High
CANR_MODATAH31 	.equ	0xf00293f4	; Message Object 31 Data Register High
CANR_MODATAH32 	.equ	0xf0029414	; Message Object 32 Data Register High
CANR_MODATAH33 	.equ	0xf0029434	; Message Object 33 Data Register High
CANR_MODATAH34 	.equ	0xf0029454	; Message Object 34 Data Register High
CANR_MODATAH35 	.equ	0xf0029474	; Message Object 35 Data Register High
CANR_MODATAH36 	.equ	0xf0029494	; Message Object 36 Data Register High
CANR_MODATAH37 	.equ	0xf00294b4	; Message Object 37 Data Register High
CANR_MODATAH38 	.equ	0xf00294d4	; Message Object 38 Data Register High
CANR_MODATAH39 	.equ	0xf00294f4	; Message Object 39 Data Register High
CANR_MODATAH4  	.equ	0xf0029094	; Message Object 4 Data Register High
CANR_MODATAH40 	.equ	0xf0029514	; Message Object 40 Data Register High
CANR_MODATAH41 	.equ	0xf0029534	; Message Object 41 Data Register High
CANR_MODATAH42 	.equ	0xf0029554	; Message Object 42 Data Register High
CANR_MODATAH43 	.equ	0xf0029574	; Message Object 43 Data Register High
CANR_MODATAH44 	.equ	0xf0029594	; Message Object 44 Data Register High
CANR_MODATAH45 	.equ	0xf00295b4	; Message Object 45 Data Register High
CANR_MODATAH46 	.equ	0xf00295d4	; Message Object 46 Data Register High
CANR_MODATAH47 	.equ	0xf00295f4	; Message Object 47 Data Register High
CANR_MODATAH48 	.equ	0xf0029614	; Message Object 48 Data Register High
CANR_MODATAH49 	.equ	0xf0029634	; Message Object 49 Data Register High
CANR_MODATAH5  	.equ	0xf00290b4	; Message Object 5 Data Register High
CANR_MODATAH50 	.equ	0xf0029654	; Message Object 50 Data Register High
CANR_MODATAH51 	.equ	0xf0029674	; Message Object 51 Data Register High
CANR_MODATAH52 	.equ	0xf0029694	; Message Object 52 Data Register High
CANR_MODATAH53 	.equ	0xf00296b4	; Message Object 53 Data Register High
CANR_MODATAH54 	.equ	0xf00296d4	; Message Object 54 Data Register High
CANR_MODATAH55 	.equ	0xf00296f4	; Message Object 55 Data Register High
CANR_MODATAH56 	.equ	0xf0029714	; Message Object 56 Data Register High
CANR_MODATAH57 	.equ	0xf0029734	; Message Object 57 Data Register High
CANR_MODATAH58 	.equ	0xf0029754	; Message Object 58 Data Register High
CANR_MODATAH59 	.equ	0xf0029774	; Message Object 59 Data Register High
CANR_MODATAH6  	.equ	0xf00290d4	; Message Object 6 Data Register High
CANR_MODATAH60 	.equ	0xf0029794	; Message Object 60 Data Register High
CANR_MODATAH61 	.equ	0xf00297b4	; Message Object 61 Data Register High
CANR_MODATAH62 	.equ	0xf00297d4	; Message Object 62 Data Register High
CANR_MODATAH63 	.equ	0xf00297f4	; Message Object 63 Data Register High
CANR_MODATAH64 	.equ	0xf0029814	; Message Object 64 Data Register High
CANR_MODATAH65 	.equ	0xf0029834	; Message Object 65 Data Register High
CANR_MODATAH66 	.equ	0xf0029854	; Message Object 66 Data Register High
CANR_MODATAH67 	.equ	0xf0029874	; Message Object 67 Data Register High
CANR_MODATAH68 	.equ	0xf0029894	; Message Object 68 Data Register High
CANR_MODATAH69 	.equ	0xf00298b4	; Message Object 69 Data Register High
CANR_MODATAH7  	.equ	0xf00290f4	; Message Object 7 Data Register High
CANR_MODATAH70 	.equ	0xf00298d4	; Message Object 70 Data Register High
CANR_MODATAH71 	.equ	0xf00298f4	; Message Object 71 Data Register High
CANR_MODATAH72 	.equ	0xf0029914	; Message Object 72 Data Register High
CANR_MODATAH73 	.equ	0xf0029934	; Message Object 73 Data Register High
CANR_MODATAH74 	.equ	0xf0029954	; Message Object 74 Data Register High
CANR_MODATAH75 	.equ	0xf0029974	; Message Object 75 Data Register High
CANR_MODATAH76 	.equ	0xf0029994	; Message Object 76 Data Register High
CANR_MODATAH77 	.equ	0xf00299b4	; Message Object 77 Data Register High
CANR_MODATAH78 	.equ	0xf00299d4	; Message Object 78 Data Register High
CANR_MODATAH79 	.equ	0xf00299f4	; Message Object 79 Data Register High
CANR_MODATAH8  	.equ	0xf0029114	; Message Object 8 Data Register High
CANR_MODATAH80 	.equ	0xf0029a14	; Message Object 80 Data Register High
CANR_MODATAH81 	.equ	0xf0029a34	; Message Object 81 Data Register High
CANR_MODATAH82 	.equ	0xf0029a54	; Message Object 82 Data Register High
CANR_MODATAH83 	.equ	0xf0029a74	; Message Object 83 Data Register High
CANR_MODATAH84 	.equ	0xf0029a94	; Message Object 84 Data Register High
CANR_MODATAH85 	.equ	0xf0029ab4	; Message Object 85 Data Register High
CANR_MODATAH86 	.equ	0xf0029ad4	; Message Object 86 Data Register High
CANR_MODATAH87 	.equ	0xf0029af4	; Message Object 87 Data Register High
CANR_MODATAH88 	.equ	0xf0029b14	; Message Object 88 Data Register High
CANR_MODATAH89 	.equ	0xf0029b34	; Message Object 89 Data Register High
CANR_MODATAH9  	.equ	0xf0029134	; Message Object 9 Data Register High
CANR_MODATAH90 	.equ	0xf0029b54	; Message Object 90 Data Register High
CANR_MODATAH91 	.equ	0xf0029b74	; Message Object 91 Data Register High
CANR_MODATAH92 	.equ	0xf0029b94	; Message Object 92 Data Register High
CANR_MODATAH93 	.equ	0xf0029bb4	; Message Object 93 Data Register High
CANR_MODATAH94 	.equ	0xf0029bd4	; Message Object 94 Data Register High
CANR_MODATAH95 	.equ	0xf0029bf4	; Message Object 95 Data Register High
CANR_MODATAH96 	.equ	0xf0029c14	; Message Object 96 Data Register High
CANR_MODATAH97 	.equ	0xf0029c34	; Message Object 97 Data Register High
CANR_MODATAH98 	.equ	0xf0029c54	; Message Object 98 Data Register High
CANR_MODATAH99 	.equ	0xf0029c74	; Message Object 99 Data Register High
CANR_MODATAL0  	.equ	0xf0029010	; Message Object 0 Data Register Low
CANR_MODATAL1  	.equ	0xf0029030	; Message Object 1 Data Register Low
CANR_MODATAL10 	.equ	0xf0029150	; Message Object 10 Data Register Low
CANR_MODATAL100	.equ	0xf0029c90	; Message Object 100 Data Register Low
CANR_MODATAL101	.equ	0xf0029cb0	; Message Object 101 Data Register Low
CANR_MODATAL102	.equ	0xf0029cd0	; Message Object 102 Data Register Low
CANR_MODATAL103	.equ	0xf0029cf0	; Message Object 103 Data Register Low
CANR_MODATAL104	.equ	0xf0029d10	; Message Object 104 Data Register Low
CANR_MODATAL105	.equ	0xf0029d30	; Message Object 105 Data Register Low
CANR_MODATAL106	.equ	0xf0029d50	; Message Object 106 Data Register Low
CANR_MODATAL107	.equ	0xf0029d70	; Message Object 107 Data Register Low
CANR_MODATAL108	.equ	0xf0029d90	; Message Object 108 Data Register Low
CANR_MODATAL109	.equ	0xf0029db0	; Message Object 109 Data Register Low
CANR_MODATAL11 	.equ	0xf0029170	; Message Object 11 Data Register Low
CANR_MODATAL110	.equ	0xf0029dd0	; Message Object 110 Data Register Low
CANR_MODATAL111	.equ	0xf0029df0	; Message Object 111 Data Register Low
CANR_MODATAL112	.equ	0xf0029e10	; Message Object 112 Data Register Low
CANR_MODATAL113	.equ	0xf0029e30	; Message Object 113 Data Register Low
CANR_MODATAL114	.equ	0xf0029e50	; Message Object 114 Data Register Low
CANR_MODATAL115	.equ	0xf0029e70	; Message Object 115 Data Register Low
CANR_MODATAL116	.equ	0xf0029e90	; Message Object 116 Data Register Low
CANR_MODATAL117	.equ	0xf0029eb0	; Message Object 117 Data Register Low
CANR_MODATAL118	.equ	0xf0029ed0	; Message Object 118 Data Register Low
CANR_MODATAL119	.equ	0xf0029ef0	; Message Object 119 Data Register Low
CANR_MODATAL12 	.equ	0xf0029190	; Message Object 12 Data Register Low
CANR_MODATAL120	.equ	0xf0029f10	; Message Object 120 Data Register Low
CANR_MODATAL121	.equ	0xf0029f30	; Message Object 121 Data Register Low
CANR_MODATAL122	.equ	0xf0029f50	; Message Object 122 Data Register Low
CANR_MODATAL123	.equ	0xf0029f70	; Message Object 123 Data Register Low
CANR_MODATAL124	.equ	0xf0029f90	; Message Object 124 Data Register Low
CANR_MODATAL125	.equ	0xf0029fb0	; Message Object 125 Data Register Low
CANR_MODATAL126	.equ	0xf0029fd0	; Message Object 126 Data Register Low
CANR_MODATAL127	.equ	0xf0029ff0	; Message Object 127 Data Register Low
CANR_MODATAL13 	.equ	0xf00291b0	; Message Object 13 Data Register Low
CANR_MODATAL14 	.equ	0xf00291d0	; Message Object 14 Data Register Low
CANR_MODATAL15 	.equ	0xf00291f0	; Message Object 15 Data Register Low
CANR_MODATAL16 	.equ	0xf0029210	; Message Object 16 Data Register Low
CANR_MODATAL17 	.equ	0xf0029230	; Message Object 17 Data Register Low
CANR_MODATAL18 	.equ	0xf0029250	; Message Object 18 Data Register Low
CANR_MODATAL19 	.equ	0xf0029270	; Message Object 19 Data Register Low
CANR_MODATAL2  	.equ	0xf0029050	; Message Object 2 Data Register Low
CANR_MODATAL20 	.equ	0xf0029290	; Message Object 20 Data Register Low
CANR_MODATAL21 	.equ	0xf00292b0	; Message Object 21 Data Register Low
CANR_MODATAL22 	.equ	0xf00292d0	; Message Object 22 Data Register Low
CANR_MODATAL23 	.equ	0xf00292f0	; Message Object 23 Data Register Low
CANR_MODATAL24 	.equ	0xf0029310	; Message Object 24 Data Register Low
CANR_MODATAL25 	.equ	0xf0029330	; Message Object 25 Data Register Low
CANR_MODATAL26 	.equ	0xf0029350	; Message Object 26 Data Register Low
CANR_MODATAL27 	.equ	0xf0029370	; Message Object 27 Data Register Low
CANR_MODATAL28 	.equ	0xf0029390	; Message Object 28 Data Register Low
CANR_MODATAL29 	.equ	0xf00293b0	; Message Object 29 Data Register Low
CANR_MODATAL3  	.equ	0xf0029070	; Message Object 3 Data Register Low
CANR_MODATAL30 	.equ	0xf00293d0	; Message Object 30 Data Register Low
CANR_MODATAL31 	.equ	0xf00293f0	; Message Object 31 Data Register Low
CANR_MODATAL32 	.equ	0xf0029410	; Message Object 32 Data Register Low
CANR_MODATAL33 	.equ	0xf0029430	; Message Object 33 Data Register Low
CANR_MODATAL34 	.equ	0xf0029450	; Message Object 34 Data Register Low
CANR_MODATAL35 	.equ	0xf0029470	; Message Object 35 Data Register Low
CANR_MODATAL36 	.equ	0xf0029490	; Message Object 36 Data Register Low
CANR_MODATAL37 	.equ	0xf00294b0	; Message Object 37 Data Register Low
CANR_MODATAL38 	.equ	0xf00294d0	; Message Object 38 Data Register Low
CANR_MODATAL39 	.equ	0xf00294f0	; Message Object 39 Data Register Low
CANR_MODATAL4  	.equ	0xf0029090	; Message Object 4 Data Register Low
CANR_MODATAL40 	.equ	0xf0029510	; Message Object 40 Data Register Low
CANR_MODATAL41 	.equ	0xf0029530	; Message Object 41 Data Register Low
CANR_MODATAL42 	.equ	0xf0029550	; Message Object 42 Data Register Low
CANR_MODATAL43 	.equ	0xf0029570	; Message Object 43 Data Register Low
CANR_MODATAL44 	.equ	0xf0029590	; Message Object 44 Data Register Low
CANR_MODATAL45 	.equ	0xf00295b0	; Message Object 45 Data Register Low
CANR_MODATAL46 	.equ	0xf00295d0	; Message Object 46 Data Register Low
CANR_MODATAL47 	.equ	0xf00295f0	; Message Object 47 Data Register Low
CANR_MODATAL48 	.equ	0xf0029610	; Message Object 48 Data Register Low
CANR_MODATAL49 	.equ	0xf0029630	; Message Object 49 Data Register Low
CANR_MODATAL5  	.equ	0xf00290b0	; Message Object 5 Data Register Low
CANR_MODATAL50 	.equ	0xf0029650	; Message Object 50 Data Register Low
CANR_MODATAL51 	.equ	0xf0029670	; Message Object 51 Data Register Low
CANR_MODATAL52 	.equ	0xf0029690	; Message Object 52 Data Register Low
CANR_MODATAL53 	.equ	0xf00296b0	; Message Object 53 Data Register Low
CANR_MODATAL54 	.equ	0xf00296d0	; Message Object 54 Data Register Low
CANR_MODATAL55 	.equ	0xf00296f0	; Message Object 55 Data Register Low
CANR_MODATAL56 	.equ	0xf0029710	; Message Object 56 Data Register Low
CANR_MODATAL57 	.equ	0xf0029730	; Message Object 57 Data Register Low
CANR_MODATAL58 	.equ	0xf0029750	; Message Object 58 Data Register Low
CANR_MODATAL59 	.equ	0xf0029770	; Message Object 59 Data Register Low
CANR_MODATAL6  	.equ	0xf00290d0	; Message Object 6 Data Register Low
CANR_MODATAL60 	.equ	0xf0029790	; Message Object 60 Data Register Low
CANR_MODATAL61 	.equ	0xf00297b0	; Message Object 61 Data Register Low
CANR_MODATAL62 	.equ	0xf00297d0	; Message Object 62 Data Register Low
CANR_MODATAL63 	.equ	0xf00297f0	; Message Object 63 Data Register Low
CANR_MODATAL64 	.equ	0xf0029810	; Message Object 64 Data Register Low
CANR_MODATAL65 	.equ	0xf0029830	; Message Object 65 Data Register Low
CANR_MODATAL66 	.equ	0xf0029850	; Message Object 66 Data Register Low
CANR_MODATAL67 	.equ	0xf0029870	; Message Object 67 Data Register Low
CANR_MODATAL68 	.equ	0xf0029890	; Message Object 68 Data Register Low
CANR_MODATAL69 	.equ	0xf00298b0	; Message Object 69 Data Register Low
CANR_MODATAL7  	.equ	0xf00290f0	; Message Object 7 Data Register Low
CANR_MODATAL70 	.equ	0xf00298d0	; Message Object 70 Data Register Low
CANR_MODATAL71 	.equ	0xf00298f0	; Message Object 71 Data Register Low
CANR_MODATAL72 	.equ	0xf0029910	; Message Object 72 Data Register Low
CANR_MODATAL73 	.equ	0xf0029930	; Message Object 73 Data Register Low
CANR_MODATAL74 	.equ	0xf0029950	; Message Object 74 Data Register Low
CANR_MODATAL75 	.equ	0xf0029970	; Message Object 75 Data Register Low
CANR_MODATAL76 	.equ	0xf0029990	; Message Object 76 Data Register Low
CANR_MODATAL77 	.equ	0xf00299b0	; Message Object 77 Data Register Low
CANR_MODATAL78 	.equ	0xf00299d0	; Message Object 78 Data Register Low
CANR_MODATAL79 	.equ	0xf00299f0	; Message Object 79 Data Register Low
CANR_MODATAL8  	.equ	0xf0029110	; Message Object 8 Data Register Low
CANR_MODATAL80 	.equ	0xf0029a10	; Message Object 80 Data Register Low
CANR_MODATAL81 	.equ	0xf0029a30	; Message Object 81 Data Register Low
CANR_MODATAL82 	.equ	0xf0029a50	; Message Object 82 Data Register Low
CANR_MODATAL83 	.equ	0xf0029a70	; Message Object 83 Data Register Low
CANR_MODATAL84 	.equ	0xf0029a90	; Message Object 84 Data Register Low
CANR_MODATAL85 	.equ	0xf0029ab0	; Message Object 85 Data Register Low
CANR_MODATAL86 	.equ	0xf0029ad0	; Message Object 86 Data Register Low
CANR_MODATAL87 	.equ	0xf0029af0	; Message Object 87 Data Register Low
CANR_MODATAL88 	.equ	0xf0029b10	; Message Object 88 Data Register Low
CANR_MODATAL89 	.equ	0xf0029b30	; Message Object 89 Data Register Low
CANR_MODATAL9  	.equ	0xf0029130	; Message Object 9 Data Register Low
CANR_MODATAL90 	.equ	0xf0029b50	; Message Object 90 Data Register Low
CANR_MODATAL91 	.equ	0xf0029b70	; Message Object 91 Data Register Low
CANR_MODATAL92 	.equ	0xf0029b90	; Message Object 92 Data Register Low
CANR_MODATAL93 	.equ	0xf0029bb0	; Message Object 93 Data Register Low
CANR_MODATAL94 	.equ	0xf0029bd0	; Message Object 94 Data Register Low
CANR_MODATAL95 	.equ	0xf0029bf0	; Message Object 95 Data Register Low
CANR_MODATAL96 	.equ	0xf0029c10	; Message Object 96 Data Register Low
CANR_MODATAL97 	.equ	0xf0029c30	; Message Object 97 Data Register Low
CANR_MODATAL98 	.equ	0xf0029c50	; Message Object 98 Data Register Low
CANR_MODATAL99 	.equ	0xf0029c70	; Message Object 99 Data Register Low
CANR_MOFCR0    	.equ	0xf0029000	; Message Object 0 Function Control Register
CANR_MOFCR1    	.equ	0xf0029020	; Message Object 1 Function Control Register
CANR_MOFCR10   	.equ	0xf0029140	; Message Object 10 Function Control Register
CANR_MOFCR100  	.equ	0xf0029c80	; Message Object 100 Function Control Register
CANR_MOFCR101  	.equ	0xf0029ca0	; Message Object 101 Function Control Register
CANR_MOFCR102  	.equ	0xf0029cc0	; Message Object 102 Function Control Register
CANR_MOFCR103  	.equ	0xf0029ce0	; Message Object 103 Function Control Register
CANR_MOFCR104  	.equ	0xf0029d00	; Message Object 104 Function Control Register
CANR_MOFCR105  	.equ	0xf0029d20	; Message Object 105 Function Control Register
CANR_MOFCR106  	.equ	0xf0029d40	; Message Object 106 Function Control Register
CANR_MOFCR107  	.equ	0xf0029d60	; Message Object 107 Function Control Register
CANR_MOFCR108  	.equ	0xf0029d80	; Message Object 108 Function Control Register
CANR_MOFCR109  	.equ	0xf0029da0	; Message Object 109 Function Control Register
CANR_MOFCR11   	.equ	0xf0029160	; Message Object 11 Function Control Register
CANR_MOFCR110  	.equ	0xf0029dc0	; Message Object 110 Function Control Register
CANR_MOFCR111  	.equ	0xf0029de0	; Message Object 111 Function Control Register
CANR_MOFCR112  	.equ	0xf0029e00	; Message Object 112 Function Control Register
CANR_MOFCR113  	.equ	0xf0029e20	; Message Object 113 Function Control Register
CANR_MOFCR114  	.equ	0xf0029e40	; Message Object 114 Function Control Register
CANR_MOFCR115  	.equ	0xf0029e60	; Message Object 115 Function Control Register
CANR_MOFCR116  	.equ	0xf0029e80	; Message Object 116 Function Control Register
CANR_MOFCR117  	.equ	0xf0029ea0	; Message Object 117 Function Control Register
CANR_MOFCR118  	.equ	0xf0029ec0	; Message Object 118 Function Control Register
CANR_MOFCR119  	.equ	0xf0029ee0	; Message Object 119 Function Control Register
CANR_MOFCR12   	.equ	0xf0029180	; Message Object 12 Function Control Register
CANR_MOFCR120  	.equ	0xf0029f00	; Message Object 120 Function Control Register
CANR_MOFCR121  	.equ	0xf0029f20	; Message Object 121 Function Control Register
CANR_MOFCR122  	.equ	0xf0029f40	; Message Object 122 Function Control Register
CANR_MOFCR123  	.equ	0xf0029f60	; Message Object 123 Function Control Register
CANR_MOFCR124  	.equ	0xf0029f80	; Message Object 124 Function Control Register
CANR_MOFCR125  	.equ	0xf0029fa0	; Message Object 125 Function Control Register
CANR_MOFCR126  	.equ	0xf0029fc0	; Message Object 126 Function Control Register
CANR_MOFCR127  	.equ	0xf0029fe0	; Message Object 127 Function Control Register
CANR_MOFCR13   	.equ	0xf00291a0	; Message Object 13 Function Control Register
CANR_MOFCR14   	.equ	0xf00291c0	; Message Object 14 Function Control Register
CANR_MOFCR15   	.equ	0xf00291e0	; Message Object 15 Function Control Register
CANR_MOFCR16   	.equ	0xf0029200	; Message Object 16 Function Control Register
CANR_MOFCR17   	.equ	0xf0029220	; Message Object 17 Function Control Register
CANR_MOFCR18   	.equ	0xf0029240	; Message Object 18 Function Control Register
CANR_MOFCR19   	.equ	0xf0029260	; Message Object 19 Function Control Register
CANR_MOFCR2    	.equ	0xf0029040	; Message Object 2 Function Control Register
CANR_MOFCR20   	.equ	0xf0029280	; Message Object 20 Function Control Register
CANR_MOFCR21   	.equ	0xf00292a0	; Message Object 21 Function Control Register
CANR_MOFCR22   	.equ	0xf00292c0	; Message Object 22 Function Control Register
CANR_MOFCR23   	.equ	0xf00292e0	; Message Object 23 Function Control Register
CANR_MOFCR24   	.equ	0xf0029300	; Message Object 24 Function Control Register
CANR_MOFCR25   	.equ	0xf0029320	; Message Object 25 Function Control Register
CANR_MOFCR26   	.equ	0xf0029340	; Message Object 26 Function Control Register
CANR_MOFCR27   	.equ	0xf0029360	; Message Object 27 Function Control Register
CANR_MOFCR28   	.equ	0xf0029380	; Message Object 28 Function Control Register
CANR_MOFCR29   	.equ	0xf00293a0	; Message Object 29 Function Control Register
CANR_MOFCR3    	.equ	0xf0029060	; Message Object 3 Function Control Register
CANR_MOFCR30   	.equ	0xf00293c0	; Message Object 30 Function Control Register
CANR_MOFCR31   	.equ	0xf00293e0	; Message Object 31 Function Control Register
CANR_MOFCR32   	.equ	0xf0029400	; Message Object 32 Function Control Register
CANR_MOFCR33   	.equ	0xf0029420	; Message Object 33 Function Control Register
CANR_MOFCR34   	.equ	0xf0029440	; Message Object 34 Function Control Register
CANR_MOFCR35   	.equ	0xf0029460	; Message Object 35 Function Control Register
CANR_MOFCR36   	.equ	0xf0029480	; Message Object 36 Function Control Register
CANR_MOFCR37   	.equ	0xf00294a0	; Message Object 37 Function Control Register
CANR_MOFCR38   	.equ	0xf00294c0	; Message Object 38 Function Control Register
CANR_MOFCR39   	.equ	0xf00294e0	; Message Object 39 Function Control Register
CANR_MOFCR4    	.equ	0xf0029080	; Message Object 4 Function Control Register
CANR_MOFCR40   	.equ	0xf0029500	; Message Object 40 Function Control Register
CANR_MOFCR41   	.equ	0xf0029520	; Message Object 41 Function Control Register
CANR_MOFCR42   	.equ	0xf0029540	; Message Object 42 Function Control Register
CANR_MOFCR43   	.equ	0xf0029560	; Message Object 43 Function Control Register
CANR_MOFCR44   	.equ	0xf0029580	; Message Object 44 Function Control Register
CANR_MOFCR45   	.equ	0xf00295a0	; Message Object 45 Function Control Register
CANR_MOFCR46   	.equ	0xf00295c0	; Message Object 46 Function Control Register
CANR_MOFCR47   	.equ	0xf00295e0	; Message Object 47 Function Control Register
CANR_MOFCR48   	.equ	0xf0029600	; Message Object 48 Function Control Register
CANR_MOFCR49   	.equ	0xf0029620	; Message Object 49 Function Control Register
CANR_MOFCR5    	.equ	0xf00290a0	; Message Object 5 Function Control Register
CANR_MOFCR50   	.equ	0xf0029640	; Message Object 50 Function Control Register
CANR_MOFCR51   	.equ	0xf0029660	; Message Object 51 Function Control Register
CANR_MOFCR52   	.equ	0xf0029680	; Message Object 52 Function Control Register
CANR_MOFCR53   	.equ	0xf00296a0	; Message Object 53 Function Control Register
CANR_MOFCR54   	.equ	0xf00296c0	; Message Object 54 Function Control Register
CANR_MOFCR55   	.equ	0xf00296e0	; Message Object 55 Function Control Register
CANR_MOFCR56   	.equ	0xf0029700	; Message Object 56 Function Control Register
CANR_MOFCR57   	.equ	0xf0029720	; Message Object 57 Function Control Register
CANR_MOFCR58   	.equ	0xf0029740	; Message Object 58 Function Control Register
CANR_MOFCR59   	.equ	0xf0029760	; Message Object 59 Function Control Register
CANR_MOFCR6    	.equ	0xf00290c0	; Message Object 6 Function Control Register
CANR_MOFCR60   	.equ	0xf0029780	; Message Object 60 Function Control Register
CANR_MOFCR61   	.equ	0xf00297a0	; Message Object 61 Function Control Register
CANR_MOFCR62   	.equ	0xf00297c0	; Message Object 62 Function Control Register
CANR_MOFCR63   	.equ	0xf00297e0	; Message Object 63 Function Control Register
CANR_MOFCR64   	.equ	0xf0029800	; Message Object 64 Function Control Register
CANR_MOFCR65   	.equ	0xf0029820	; Message Object 65 Function Control Register
CANR_MOFCR66   	.equ	0xf0029840	; Message Object 66 Function Control Register
CANR_MOFCR67   	.equ	0xf0029860	; Message Object 67 Function Control Register
CANR_MOFCR68   	.equ	0xf0029880	; Message Object 68 Function Control Register
CANR_MOFCR69   	.equ	0xf00298a0	; Message Object 69 Function Control Register
CANR_MOFCR7    	.equ	0xf00290e0	; Message Object 7 Function Control Register
CANR_MOFCR70   	.equ	0xf00298c0	; Message Object 70 Function Control Register
CANR_MOFCR71   	.equ	0xf00298e0	; Message Object 71 Function Control Register
CANR_MOFCR72   	.equ	0xf0029900	; Message Object 72 Function Control Register
CANR_MOFCR73   	.equ	0xf0029920	; Message Object 73 Function Control Register
CANR_MOFCR74   	.equ	0xf0029940	; Message Object 74 Function Control Register
CANR_MOFCR75   	.equ	0xf0029960	; Message Object 75 Function Control Register
CANR_MOFCR76   	.equ	0xf0029980	; Message Object 76 Function Control Register
CANR_MOFCR77   	.equ	0xf00299a0	; Message Object 77 Function Control Register
CANR_MOFCR78   	.equ	0xf00299c0	; Message Object 78 Function Control Register
CANR_MOFCR79   	.equ	0xf00299e0	; Message Object 79 Function Control Register
CANR_MOFCR8    	.equ	0xf0029100	; Message Object 8 Function Control Register
CANR_MOFCR80   	.equ	0xf0029a00	; Message Object 80 Function Control Register
CANR_MOFCR81   	.equ	0xf0029a20	; Message Object 81 Function Control Register
CANR_MOFCR82   	.equ	0xf0029a40	; Message Object 82 Function Control Register
CANR_MOFCR83   	.equ	0xf0029a60	; Message Object 83 Function Control Register
CANR_MOFCR84   	.equ	0xf0029a80	; Message Object 84 Function Control Register
CANR_MOFCR85   	.equ	0xf0029aa0	; Message Object 85 Function Control Register
CANR_MOFCR86   	.equ	0xf0029ac0	; Message Object 86 Function Control Register
CANR_MOFCR87   	.equ	0xf0029ae0	; Message Object 87 Function Control Register
CANR_MOFCR88   	.equ	0xf0029b00	; Message Object 88 Function Control Register
CANR_MOFCR89   	.equ	0xf0029b20	; Message Object 89 Function Control Register
CANR_MOFCR9    	.equ	0xf0029120	; Message Object 9 Function Control Register
CANR_MOFCR90   	.equ	0xf0029b40	; Message Object 90 Function Control Register
CANR_MOFCR91   	.equ	0xf0029b60	; Message Object 91 Function Control Register
CANR_MOFCR92   	.equ	0xf0029b80	; Message Object 92 Function Control Register
CANR_MOFCR93   	.equ	0xf0029ba0	; Message Object 93 Function Control Register
CANR_MOFCR94   	.equ	0xf0029bc0	; Message Object 94 Function Control Register
CANR_MOFCR95   	.equ	0xf0029be0	; Message Object 95 Function Control Register
CANR_MOFCR96   	.equ	0xf0029c00	; Message Object 96 Function Control Register
CANR_MOFCR97   	.equ	0xf0029c20	; Message Object 97 Function Control Register
CANR_MOFCR98   	.equ	0xf0029c40	; Message Object 98 Function Control Register
CANR_MOFCR99   	.equ	0xf0029c60	; Message Object 99 Function Control Register
CANR_MOFGPR0   	.equ	0xf0029004	; Message Object n FIFO/Gate0ay Pointer Register
CANR_MOFGPR1   	.equ	0xf0029024	; Message Object n FIFO/Gate1ay Pointer Register
CANR_MOFGPR10  	.equ	0xf0029144	; Message Object n FIFO/Gate10ay Pointer Register
CANR_MOFGPR100 	.equ	0xf0029c84	; Message Object n FIFO/Gate100ay Pointer Register
CANR_MOFGPR101 	.equ	0xf0029ca4	; Message Object n FIFO/Gate101ay Pointer Register
CANR_MOFGPR102 	.equ	0xf0029cc4	; Message Object n FIFO/Gate102ay Pointer Register
CANR_MOFGPR103 	.equ	0xf0029ce4	; Message Object n FIFO/Gate103ay Pointer Register
CANR_MOFGPR104 	.equ	0xf0029d04	; Message Object n FIFO/Gate104ay Pointer Register
CANR_MOFGPR105 	.equ	0xf0029d24	; Message Object n FIFO/Gate105ay Pointer Register
CANR_MOFGPR106 	.equ	0xf0029d44	; Message Object n FIFO/Gate106ay Pointer Register
CANR_MOFGPR107 	.equ	0xf0029d64	; Message Object n FIFO/Gate107ay Pointer Register
CANR_MOFGPR108 	.equ	0xf0029d84	; Message Object n FIFO/Gate108ay Pointer Register
CANR_MOFGPR109 	.equ	0xf0029da4	; Message Object n FIFO/Gate109ay Pointer Register
CANR_MOFGPR11  	.equ	0xf0029164	; Message Object n FIFO/Gate11ay Pointer Register
CANR_MOFGPR110 	.equ	0xf0029dc4	; Message Object n FIFO/Gate110ay Pointer Register
CANR_MOFGPR111 	.equ	0xf0029de4	; Message Object n FIFO/Gate111ay Pointer Register
CANR_MOFGPR112 	.equ	0xf0029e04	; Message Object n FIFO/Gate112ay Pointer Register
CANR_MOFGPR113 	.equ	0xf0029e24	; Message Object n FIFO/Gate113ay Pointer Register
CANR_MOFGPR114 	.equ	0xf0029e44	; Message Object n FIFO/Gate114ay Pointer Register
CANR_MOFGPR115 	.equ	0xf0029e64	; Message Object n FIFO/Gate115ay Pointer Register
CANR_MOFGPR116 	.equ	0xf0029e84	; Message Object n FIFO/Gate116ay Pointer Register
CANR_MOFGPR117 	.equ	0xf0029ea4	; Message Object n FIFO/Gate117ay Pointer Register
CANR_MOFGPR118 	.equ	0xf0029ec4	; Message Object n FIFO/Gate118ay Pointer Register
CANR_MOFGPR119 	.equ	0xf0029ee4	; Message Object n FIFO/Gate119ay Pointer Register
CANR_MOFGPR12  	.equ	0xf0029184	; Message Object n FIFO/Gate12ay Pointer Register
CANR_MOFGPR120 	.equ	0xf0029f04	; Message Object n FIFO/Gate120ay Pointer Register
CANR_MOFGPR121 	.equ	0xf0029f24	; Message Object n FIFO/Gate121ay Pointer Register
CANR_MOFGPR122 	.equ	0xf0029f44	; Message Object n FIFO/Gate122ay Pointer Register
CANR_MOFGPR123 	.equ	0xf0029f64	; Message Object n FIFO/Gate123ay Pointer Register
CANR_MOFGPR124 	.equ	0xf0029f84	; Message Object n FIFO/Gate124ay Pointer Register
CANR_MOFGPR125 	.equ	0xf0029fa4	; Message Object n FIFO/Gate125ay Pointer Register
CANR_MOFGPR126 	.equ	0xf0029fc4	; Message Object n FIFO/Gate126ay Pointer Register
CANR_MOFGPR127 	.equ	0xf0029fe4	; Message Object n FIFO/Gate127ay Pointer Register
CANR_MOFGPR13  	.equ	0xf00291a4	; Message Object n FIFO/Gate13ay Pointer Register
CANR_MOFGPR14  	.equ	0xf00291c4	; Message Object n FIFO/Gate14ay Pointer Register
CANR_MOFGPR15  	.equ	0xf00291e4	; Message Object n FIFO/Gate15ay Pointer Register
CANR_MOFGPR16  	.equ	0xf0029204	; Message Object n FIFO/Gate16ay Pointer Register
CANR_MOFGPR17  	.equ	0xf0029224	; Message Object n FIFO/Gate17ay Pointer Register
CANR_MOFGPR18  	.equ	0xf0029244	; Message Object n FIFO/Gate18ay Pointer Register
CANR_MOFGPR19  	.equ	0xf0029264	; Message Object n FIFO/Gate19ay Pointer Register
CANR_MOFGPR2   	.equ	0xf0029044	; Message Object n FIFO/Gate2ay Pointer Register
CANR_MOFGPR20  	.equ	0xf0029284	; Message Object n FIFO/Gate20ay Pointer Register
CANR_MOFGPR21  	.equ	0xf00292a4	; Message Object n FIFO/Gate21ay Pointer Register
CANR_MOFGPR22  	.equ	0xf00292c4	; Message Object n FIFO/Gate22ay Pointer Register
CANR_MOFGPR23  	.equ	0xf00292e4	; Message Object n FIFO/Gate23ay Pointer Register
CANR_MOFGPR24  	.equ	0xf0029304	; Message Object n FIFO/Gate24ay Pointer Register
CANR_MOFGPR25  	.equ	0xf0029324	; Message Object n FIFO/Gate25ay Pointer Register
CANR_MOFGPR26  	.equ	0xf0029344	; Message Object n FIFO/Gate26ay Pointer Register
CANR_MOFGPR27  	.equ	0xf0029364	; Message Object n FIFO/Gate27ay Pointer Register
CANR_MOFGPR28  	.equ	0xf0029384	; Message Object n FIFO/Gate28ay Pointer Register
CANR_MOFGPR29  	.equ	0xf00293a4	; Message Object n FIFO/Gate29ay Pointer Register
CANR_MOFGPR3   	.equ	0xf0029064	; Message Object n FIFO/Gate3ay Pointer Register
CANR_MOFGPR30  	.equ	0xf00293c4	; Message Object n FIFO/Gate30ay Pointer Register
CANR_MOFGPR31  	.equ	0xf00293e4	; Message Object n FIFO/Gate31ay Pointer Register
CANR_MOFGPR32  	.equ	0xf0029404	; Message Object n FIFO/Gate32ay Pointer Register
CANR_MOFGPR33  	.equ	0xf0029424	; Message Object n FIFO/Gate33ay Pointer Register
CANR_MOFGPR34  	.equ	0xf0029444	; Message Object n FIFO/Gate34ay Pointer Register
CANR_MOFGPR35  	.equ	0xf0029464	; Message Object n FIFO/Gate35ay Pointer Register
CANR_MOFGPR36  	.equ	0xf0029484	; Message Object n FIFO/Gate36ay Pointer Register
CANR_MOFGPR37  	.equ	0xf00294a4	; Message Object n FIFO/Gate37ay Pointer Register
CANR_MOFGPR38  	.equ	0xf00294c4	; Message Object n FIFO/Gate38ay Pointer Register
CANR_MOFGPR39  	.equ	0xf00294e4	; Message Object n FIFO/Gate39ay Pointer Register
CANR_MOFGPR4   	.equ	0xf0029084	; Message Object n FIFO/Gate4ay Pointer Register
CANR_MOFGPR40  	.equ	0xf0029504	; Message Object n FIFO/Gate40ay Pointer Register
CANR_MOFGPR41  	.equ	0xf0029524	; Message Object n FIFO/Gate41ay Pointer Register
CANR_MOFGPR42  	.equ	0xf0029544	; Message Object n FIFO/Gate42ay Pointer Register
CANR_MOFGPR43  	.equ	0xf0029564	; Message Object n FIFO/Gate43ay Pointer Register
CANR_MOFGPR44  	.equ	0xf0029584	; Message Object n FIFO/Gate44ay Pointer Register
CANR_MOFGPR45  	.equ	0xf00295a4	; Message Object n FIFO/Gate45ay Pointer Register
CANR_MOFGPR46  	.equ	0xf00295c4	; Message Object n FIFO/Gate46ay Pointer Register
CANR_MOFGPR47  	.equ	0xf00295e4	; Message Object n FIFO/Gate47ay Pointer Register
CANR_MOFGPR48  	.equ	0xf0029604	; Message Object n FIFO/Gate48ay Pointer Register
CANR_MOFGPR49  	.equ	0xf0029624	; Message Object n FIFO/Gate49ay Pointer Register
CANR_MOFGPR5   	.equ	0xf00290a4	; Message Object n FIFO/Gate5ay Pointer Register
CANR_MOFGPR50  	.equ	0xf0029644	; Message Object n FIFO/Gate50ay Pointer Register
CANR_MOFGPR51  	.equ	0xf0029664	; Message Object n FIFO/Gate51ay Pointer Register
CANR_MOFGPR52  	.equ	0xf0029684	; Message Object n FIFO/Gate52ay Pointer Register
CANR_MOFGPR53  	.equ	0xf00296a4	; Message Object n FIFO/Gate53ay Pointer Register
CANR_MOFGPR54  	.equ	0xf00296c4	; Message Object n FIFO/Gate54ay Pointer Register
CANR_MOFGPR55  	.equ	0xf00296e4	; Message Object n FIFO/Gate55ay Pointer Register
CANR_MOFGPR56  	.equ	0xf0029704	; Message Object n FIFO/Gate56ay Pointer Register
CANR_MOFGPR57  	.equ	0xf0029724	; Message Object n FIFO/Gate57ay Pointer Register
CANR_MOFGPR58  	.equ	0xf0029744	; Message Object n FIFO/Gate58ay Pointer Register
CANR_MOFGPR59  	.equ	0xf0029764	; Message Object n FIFO/Gate59ay Pointer Register
CANR_MOFGPR6   	.equ	0xf00290c4	; Message Object n FIFO/Gate6ay Pointer Register
CANR_MOFGPR60  	.equ	0xf0029784	; Message Object n FIFO/Gate60ay Pointer Register
CANR_MOFGPR61  	.equ	0xf00297a4	; Message Object n FIFO/Gate61ay Pointer Register
CANR_MOFGPR62  	.equ	0xf00297c4	; Message Object n FIFO/Gate62ay Pointer Register
CANR_MOFGPR63  	.equ	0xf00297e4	; Message Object n FIFO/Gate63ay Pointer Register
CANR_MOFGPR64  	.equ	0xf0029804	; Message Object n FIFO/Gate64ay Pointer Register
CANR_MOFGPR65  	.equ	0xf0029824	; Message Object n FIFO/Gate65ay Pointer Register
CANR_MOFGPR66  	.equ	0xf0029844	; Message Object n FIFO/Gate66ay Pointer Register
CANR_MOFGPR67  	.equ	0xf0029864	; Message Object n FIFO/Gate67ay Pointer Register
CANR_MOFGPR68  	.equ	0xf0029884	; Message Object n FIFO/Gate68ay Pointer Register
CANR_MOFGPR69  	.equ	0xf00298a4	; Message Object n FIFO/Gate69ay Pointer Register
CANR_MOFGPR7   	.equ	0xf00290e4	; Message Object n FIFO/Gate7ay Pointer Register
CANR_MOFGPR70  	.equ	0xf00298c4	; Message Object n FIFO/Gate70ay Pointer Register
CANR_MOFGPR71  	.equ	0xf00298e4	; Message Object n FIFO/Gate71ay Pointer Register
CANR_MOFGPR72  	.equ	0xf0029904	; Message Object n FIFO/Gate72ay Pointer Register
CANR_MOFGPR73  	.equ	0xf0029924	; Message Object n FIFO/Gate73ay Pointer Register
CANR_MOFGPR74  	.equ	0xf0029944	; Message Object n FIFO/Gate74ay Pointer Register
CANR_MOFGPR75  	.equ	0xf0029964	; Message Object n FIFO/Gate75ay Pointer Register
CANR_MOFGPR76  	.equ	0xf0029984	; Message Object n FIFO/Gate76ay Pointer Register
CANR_MOFGPR77  	.equ	0xf00299a4	; Message Object n FIFO/Gate77ay Pointer Register
CANR_MOFGPR78  	.equ	0xf00299c4	; Message Object n FIFO/Gate78ay Pointer Register
CANR_MOFGPR79  	.equ	0xf00299e4	; Message Object n FIFO/Gate79ay Pointer Register
CANR_MOFGPR8   	.equ	0xf0029104	; Message Object n FIFO/Gate8ay Pointer Register
CANR_MOFGPR80  	.equ	0xf0029a04	; Message Object n FIFO/Gate80ay Pointer Register
CANR_MOFGPR81  	.equ	0xf0029a24	; Message Object n FIFO/Gate81ay Pointer Register
CANR_MOFGPR82  	.equ	0xf0029a44	; Message Object n FIFO/Gate82ay Pointer Register
CANR_MOFGPR83  	.equ	0xf0029a64	; Message Object n FIFO/Gate83ay Pointer Register
CANR_MOFGPR84  	.equ	0xf0029a84	; Message Object n FIFO/Gate84ay Pointer Register
CANR_MOFGPR85  	.equ	0xf0029aa4	; Message Object n FIFO/Gate85ay Pointer Register
CANR_MOFGPR86  	.equ	0xf0029ac4	; Message Object n FIFO/Gate86ay Pointer Register
CANR_MOFGPR87  	.equ	0xf0029ae4	; Message Object n FIFO/Gate87ay Pointer Register
CANR_MOFGPR88  	.equ	0xf0029b04	; Message Object n FIFO/Gate88ay Pointer Register
CANR_MOFGPR89  	.equ	0xf0029b24	; Message Object n FIFO/Gate89ay Pointer Register
CANR_MOFGPR9   	.equ	0xf0029124	; Message Object n FIFO/Gate9ay Pointer Register
CANR_MOFGPR90  	.equ	0xf0029b44	; Message Object n FIFO/Gate90ay Pointer Register
CANR_MOFGPR91  	.equ	0xf0029b64	; Message Object n FIFO/Gate91ay Pointer Register
CANR_MOFGPR92  	.equ	0xf0029b84	; Message Object n FIFO/Gate92ay Pointer Register
CANR_MOFGPR93  	.equ	0xf0029ba4	; Message Object n FIFO/Gate93ay Pointer Register
CANR_MOFGPR94  	.equ	0xf0029bc4	; Message Object n FIFO/Gate94ay Pointer Register
CANR_MOFGPR95  	.equ	0xf0029be4	; Message Object n FIFO/Gate95ay Pointer Register
CANR_MOFGPR96  	.equ	0xf0029c04	; Message Object n FIFO/Gate96ay Pointer Register
CANR_MOFGPR97  	.equ	0xf0029c24	; Message Object n FIFO/Gate97ay Pointer Register
CANR_MOFGPR98  	.equ	0xf0029c44	; Message Object n FIFO/Gate98ay Pointer Register
CANR_MOFGPR99  	.equ	0xf0029c64	; Message Object n FIFO/Gate99ay Pointer Register
CANR_MOIPR0    	.equ	0xf0029008	; Message Object 0 Interrupt Pointer Register
CANR_MOIPR1    	.equ	0xf0029028	; Message Object 1 Interrupt Pointer Register
CANR_MOIPR10   	.equ	0xf0029148	; Message Object 10 Interrupt Pointer Register
CANR_MOIPR100  	.equ	0xf0029c88	; Message Object 100 Interrupt Pointer Register
CANR_MOIPR101  	.equ	0xf0029ca8	; Message Object 101 Interrupt Pointer Register
CANR_MOIPR102  	.equ	0xf0029cc8	; Message Object 102 Interrupt Pointer Register
CANR_MOIPR103  	.equ	0xf0029ce8	; Message Object 103 Interrupt Pointer Register
CANR_MOIPR104  	.equ	0xf0029d08	; Message Object 104 Interrupt Pointer Register
CANR_MOIPR105  	.equ	0xf0029d28	; Message Object 105 Interrupt Pointer Register
CANR_MOIPR106  	.equ	0xf0029d48	; Message Object 106 Interrupt Pointer Register
CANR_MOIPR107  	.equ	0xf0029d68	; Message Object 107 Interrupt Pointer Register
CANR_MOIPR108  	.equ	0xf0029d88	; Message Object 108 Interrupt Pointer Register
CANR_MOIPR109  	.equ	0xf0029da8	; Message Object 109 Interrupt Pointer Register
CANR_MOIPR11   	.equ	0xf0029168	; Message Object 11 Interrupt Pointer Register
CANR_MOIPR110  	.equ	0xf0029dc8	; Message Object 110 Interrupt Pointer Register
CANR_MOIPR111  	.equ	0xf0029de8	; Message Object 111 Interrupt Pointer Register
CANR_MOIPR112  	.equ	0xf0029e08	; Message Object 112 Interrupt Pointer Register
CANR_MOIPR113  	.equ	0xf0029e28	; Message Object 113 Interrupt Pointer Register
CANR_MOIPR114  	.equ	0xf0029e48	; Message Object 114 Interrupt Pointer Register
CANR_MOIPR115  	.equ	0xf0029e68	; Message Object 115 Interrupt Pointer Register
CANR_MOIPR116  	.equ	0xf0029e88	; Message Object 116 Interrupt Pointer Register
CANR_MOIPR117  	.equ	0xf0029ea8	; Message Object 117 Interrupt Pointer Register
CANR_MOIPR118  	.equ	0xf0029ec8	; Message Object 118 Interrupt Pointer Register
CANR_MOIPR119  	.equ	0xf0029ee8	; Message Object 119 Interrupt Pointer Register
CANR_MOIPR12   	.equ	0xf0029188	; Message Object 12 Interrupt Pointer Register
CANR_MOIPR120  	.equ	0xf0029f08	; Message Object 120 Interrupt Pointer Register
CANR_MOIPR121  	.equ	0xf0029f28	; Message Object 121 Interrupt Pointer Register
CANR_MOIPR122  	.equ	0xf0029f48	; Message Object 122 Interrupt Pointer Register
CANR_MOIPR123  	.equ	0xf0029f68	; Message Object 123 Interrupt Pointer Register
CANR_MOIPR124  	.equ	0xf0029f88	; Message Object 124 Interrupt Pointer Register
CANR_MOIPR125  	.equ	0xf0029fa8	; Message Object 125 Interrupt Pointer Register
CANR_MOIPR126  	.equ	0xf0029fc8	; Message Object 126 Interrupt Pointer Register
CANR_MOIPR127  	.equ	0xf0029fe8	; Message Object 127 Interrupt Pointer Register
CANR_MOIPR13   	.equ	0xf00291a8	; Message Object 13 Interrupt Pointer Register
CANR_MOIPR14   	.equ	0xf00291c8	; Message Object 14 Interrupt Pointer Register
CANR_MOIPR15   	.equ	0xf00291e8	; Message Object 15 Interrupt Pointer Register
CANR_MOIPR16   	.equ	0xf0029208	; Message Object 16 Interrupt Pointer Register
CANR_MOIPR17   	.equ	0xf0029228	; Message Object 17 Interrupt Pointer Register
CANR_MOIPR18   	.equ	0xf0029248	; Message Object 18 Interrupt Pointer Register
CANR_MOIPR19   	.equ	0xf0029268	; Message Object 19 Interrupt Pointer Register
CANR_MOIPR2    	.equ	0xf0029048	; Message Object 2 Interrupt Pointer Register
CANR_MOIPR20   	.equ	0xf0029288	; Message Object 20 Interrupt Pointer Register
CANR_MOIPR21   	.equ	0xf00292a8	; Message Object 21 Interrupt Pointer Register
CANR_MOIPR22   	.equ	0xf00292c8	; Message Object 22 Interrupt Pointer Register
CANR_MOIPR23   	.equ	0xf00292e8	; Message Object 23 Interrupt Pointer Register
CANR_MOIPR24   	.equ	0xf0029308	; Message Object 24 Interrupt Pointer Register
CANR_MOIPR25   	.equ	0xf0029328	; Message Object 25 Interrupt Pointer Register
CANR_MOIPR26   	.equ	0xf0029348	; Message Object 26 Interrupt Pointer Register
CANR_MOIPR27   	.equ	0xf0029368	; Message Object 27 Interrupt Pointer Register
CANR_MOIPR28   	.equ	0xf0029388	; Message Object 28 Interrupt Pointer Register
CANR_MOIPR29   	.equ	0xf00293a8	; Message Object 29 Interrupt Pointer Register
CANR_MOIPR3    	.equ	0xf0029068	; Message Object 3 Interrupt Pointer Register
CANR_MOIPR30   	.equ	0xf00293c8	; Message Object 30 Interrupt Pointer Register
CANR_MOIPR31   	.equ	0xf00293e8	; Message Object 31 Interrupt Pointer Register
CANR_MOIPR32   	.equ	0xf0029408	; Message Object 32 Interrupt Pointer Register
CANR_MOIPR33   	.equ	0xf0029428	; Message Object 33 Interrupt Pointer Register
CANR_MOIPR34   	.equ	0xf0029448	; Message Object 34 Interrupt Pointer Register
CANR_MOIPR35   	.equ	0xf0029468	; Message Object 35 Interrupt Pointer Register
CANR_MOIPR36   	.equ	0xf0029488	; Message Object 36 Interrupt Pointer Register
CANR_MOIPR37   	.equ	0xf00294a8	; Message Object 37 Interrupt Pointer Register
CANR_MOIPR38   	.equ	0xf00294c8	; Message Object 38 Interrupt Pointer Register
CANR_MOIPR39   	.equ	0xf00294e8	; Message Object 39 Interrupt Pointer Register
CANR_MOIPR4    	.equ	0xf0029088	; Message Object 4 Interrupt Pointer Register
CANR_MOIPR40   	.equ	0xf0029508	; Message Object 40 Interrupt Pointer Register
CANR_MOIPR41   	.equ	0xf0029528	; Message Object 41 Interrupt Pointer Register
CANR_MOIPR42   	.equ	0xf0029548	; Message Object 42 Interrupt Pointer Register
CANR_MOIPR43   	.equ	0xf0029568	; Message Object 43 Interrupt Pointer Register
CANR_MOIPR44   	.equ	0xf0029588	; Message Object 44 Interrupt Pointer Register
CANR_MOIPR45   	.equ	0xf00295a8	; Message Object 45 Interrupt Pointer Register
CANR_MOIPR46   	.equ	0xf00295c8	; Message Object 46 Interrupt Pointer Register
CANR_MOIPR47   	.equ	0xf00295e8	; Message Object 47 Interrupt Pointer Register
CANR_MOIPR48   	.equ	0xf0029608	; Message Object 48 Interrupt Pointer Register
CANR_MOIPR49   	.equ	0xf0029628	; Message Object 49 Interrupt Pointer Register
CANR_MOIPR5    	.equ	0xf00290a8	; Message Object 5 Interrupt Pointer Register
CANR_MOIPR50   	.equ	0xf0029648	; Message Object 50 Interrupt Pointer Register
CANR_MOIPR51   	.equ	0xf0029668	; Message Object 51 Interrupt Pointer Register
CANR_MOIPR52   	.equ	0xf0029688	; Message Object 52 Interrupt Pointer Register
CANR_MOIPR53   	.equ	0xf00296a8	; Message Object 53 Interrupt Pointer Register
CANR_MOIPR54   	.equ	0xf00296c8	; Message Object 54 Interrupt Pointer Register
CANR_MOIPR55   	.equ	0xf00296e8	; Message Object 55 Interrupt Pointer Register
CANR_MOIPR56   	.equ	0xf0029708	; Message Object 56 Interrupt Pointer Register
CANR_MOIPR57   	.equ	0xf0029728	; Message Object 57 Interrupt Pointer Register
CANR_MOIPR58   	.equ	0xf0029748	; Message Object 58 Interrupt Pointer Register
CANR_MOIPR59   	.equ	0xf0029768	; Message Object 59 Interrupt Pointer Register
CANR_MOIPR6    	.equ	0xf00290c8	; Message Object 6 Interrupt Pointer Register
CANR_MOIPR60   	.equ	0xf0029788	; Message Object 60 Interrupt Pointer Register
CANR_MOIPR61   	.equ	0xf00297a8	; Message Object 61 Interrupt Pointer Register
CANR_MOIPR62   	.equ	0xf00297c8	; Message Object 62 Interrupt Pointer Register
CANR_MOIPR63   	.equ	0xf00297e8	; Message Object 63 Interrupt Pointer Register
CANR_MOIPR64   	.equ	0xf0029808	; Message Object 64 Interrupt Pointer Register
CANR_MOIPR65   	.equ	0xf0029828	; Message Object 65 Interrupt Pointer Register
CANR_MOIPR66   	.equ	0xf0029848	; Message Object 66 Interrupt Pointer Register
CANR_MOIPR67   	.equ	0xf0029868	; Message Object 67 Interrupt Pointer Register
CANR_MOIPR68   	.equ	0xf0029888	; Message Object 68 Interrupt Pointer Register
CANR_MOIPR69   	.equ	0xf00298a8	; Message Object 69 Interrupt Pointer Register
CANR_MOIPR7    	.equ	0xf00290e8	; Message Object 7 Interrupt Pointer Register
CANR_MOIPR70   	.equ	0xf00298c8	; Message Object 70 Interrupt Pointer Register
CANR_MOIPR71   	.equ	0xf00298e8	; Message Object 71 Interrupt Pointer Register
CANR_MOIPR72   	.equ	0xf0029908	; Message Object 72 Interrupt Pointer Register
CANR_MOIPR73   	.equ	0xf0029928	; Message Object 73 Interrupt Pointer Register
CANR_MOIPR74   	.equ	0xf0029948	; Message Object 74 Interrupt Pointer Register
CANR_MOIPR75   	.equ	0xf0029968	; Message Object 75 Interrupt Pointer Register
CANR_MOIPR76   	.equ	0xf0029988	; Message Object 76 Interrupt Pointer Register
CANR_MOIPR77   	.equ	0xf00299a8	; Message Object 77 Interrupt Pointer Register
CANR_MOIPR78   	.equ	0xf00299c8	; Message Object 78 Interrupt Pointer Register
CANR_MOIPR79   	.equ	0xf00299e8	; Message Object 79 Interrupt Pointer Register
CANR_MOIPR8    	.equ	0xf0029108	; Message Object 8 Interrupt Pointer Register
CANR_MOIPR80   	.equ	0xf0029a08	; Message Object 80 Interrupt Pointer Register
CANR_MOIPR81   	.equ	0xf0029a28	; Message Object 81 Interrupt Pointer Register
CANR_MOIPR82   	.equ	0xf0029a48	; Message Object 82 Interrupt Pointer Register
CANR_MOIPR83   	.equ	0xf0029a68	; Message Object 83 Interrupt Pointer Register
CANR_MOIPR84   	.equ	0xf0029a88	; Message Object 84 Interrupt Pointer Register
CANR_MOIPR85   	.equ	0xf0029aa8	; Message Object 85 Interrupt Pointer Register
CANR_MOIPR86   	.equ	0xf0029ac8	; Message Object 86 Interrupt Pointer Register
CANR_MOIPR87   	.equ	0xf0029ae8	; Message Object 87 Interrupt Pointer Register
CANR_MOIPR88   	.equ	0xf0029b08	; Message Object 88 Interrupt Pointer Register
CANR_MOIPR89   	.equ	0xf0029b28	; Message Object 89 Interrupt Pointer Register
CANR_MOIPR9    	.equ	0xf0029128	; Message Object 9 Interrupt Pointer Register
CANR_MOIPR90   	.equ	0xf0029b48	; Message Object 90 Interrupt Pointer Register
CANR_MOIPR91   	.equ	0xf0029b68	; Message Object 91 Interrupt Pointer Register
CANR_MOIPR92   	.equ	0xf0029b88	; Message Object 92 Interrupt Pointer Register
CANR_MOIPR93   	.equ	0xf0029ba8	; Message Object 93 Interrupt Pointer Register
CANR_MOIPR94   	.equ	0xf0029bc8	; Message Object 94 Interrupt Pointer Register
CANR_MOIPR95   	.equ	0xf0029be8	; Message Object 95 Interrupt Pointer Register
CANR_MOIPR96   	.equ	0xf0029c08	; Message Object 96 Interrupt Pointer Register
CANR_MOIPR97   	.equ	0xf0029c28	; Message Object 97 Interrupt Pointer Register
CANR_MOIPR98   	.equ	0xf0029c48	; Message Object 98 Interrupt Pointer Register
CANR_MOIPR99   	.equ	0xf0029c68	; Message Object 99 Interrupt Pointer Register
CANR_MOSTAT0   	.equ	0xf002901c	; Message Object 0 Status Register
CANR_MOSTAT1   	.equ	0xf002903c	; Message Object 1 Status Register
CANR_MOSTAT10  	.equ	0xf002915c	; Message Object 10 Status Register
CANR_MOSTAT100 	.equ	0xf0029c9c	; Message Object 100 Status Register
CANR_MOSTAT101 	.equ	0xf0029cbc	; Message Object 101 Status Register
CANR_MOSTAT102 	.equ	0xf0029cdc	; Message Object 102 Status Register
CANR_MOSTAT103 	.equ	0xf0029cfc	; Message Object 103 Status Register
CANR_MOSTAT104 	.equ	0xf0029d1c	; Message Object 104 Status Register
CANR_MOSTAT105 	.equ	0xf0029d3c	; Message Object 105 Status Register
CANR_MOSTAT106 	.equ	0xf0029d5c	; Message Object 106 Status Register
CANR_MOSTAT107 	.equ	0xf0029d7c	; Message Object 107 Status Register
CANR_MOSTAT108 	.equ	0xf0029d9c	; Message Object 108 Status Register
CANR_MOSTAT109 	.equ	0xf0029dbc	; Message Object 109 Status Register
CANR_MOSTAT11  	.equ	0xf002917c	; Message Object 11 Status Register
CANR_MOSTAT110 	.equ	0xf0029ddc	; Message Object 110 Status Register
CANR_MOSTAT111 	.equ	0xf0029dfc	; Message Object 111 Status Register
CANR_MOSTAT112 	.equ	0xf0029e1c	; Message Object 112 Status Register
CANR_MOSTAT113 	.equ	0xf0029e3c	; Message Object 113 Status Register
CANR_MOSTAT114 	.equ	0xf0029e5c	; Message Object 114 Status Register
CANR_MOSTAT115 	.equ	0xf0029e7c	; Message Object 115 Status Register
CANR_MOSTAT116 	.equ	0xf0029e9c	; Message Object 116 Status Register
CANR_MOSTAT117 	.equ	0xf0029ebc	; Message Object 117 Status Register
CANR_MOSTAT118 	.equ	0xf0029edc	; Message Object 118 Status Register
CANR_MOSTAT119 	.equ	0xf0029efc	; Message Object 119 Status Register
CANR_MOSTAT12  	.equ	0xf002919c	; Message Object 12 Status Register
CANR_MOSTAT120 	.equ	0xf0029f1c	; Message Object 120 Status Register
CANR_MOSTAT121 	.equ	0xf0029f3c	; Message Object 121 Status Register
CANR_MOSTAT122 	.equ	0xf0029f5c	; Message Object 122 Status Register
CANR_MOSTAT123 	.equ	0xf0029f7c	; Message Object 123 Status Register
CANR_MOSTAT124 	.equ	0xf0029f9c	; Message Object 124 Status Register
CANR_MOSTAT125 	.equ	0xf0029fbc	; Message Object 125 Status Register
CANR_MOSTAT126 	.equ	0xf0029fdc	; Message Object 126 Status Register
CANR_MOSTAT127 	.equ	0xf0029ffc	; Message Object 127 Status Register
CANR_MOSTAT13  	.equ	0xf00291bc	; Message Object 13 Status Register
CANR_MOSTAT14  	.equ	0xf00291dc	; Message Object 14 Status Register
CANR_MOSTAT15  	.equ	0xf00291fc	; Message Object 15 Status Register
CANR_MOSTAT16  	.equ	0xf002921c	; Message Object 16 Status Register
CANR_MOSTAT17  	.equ	0xf002923c	; Message Object 17 Status Register
CANR_MOSTAT18  	.equ	0xf002925c	; Message Object 18 Status Register
CANR_MOSTAT19  	.equ	0xf002927c	; Message Object 19 Status Register
CANR_MOSTAT2   	.equ	0xf002905c	; Message Object 2 Status Register
CANR_MOSTAT20  	.equ	0xf002929c	; Message Object 20 Status Register
CANR_MOSTAT21  	.equ	0xf00292bc	; Message Object 21 Status Register
CANR_MOSTAT22  	.equ	0xf00292dc	; Message Object 22 Status Register
CANR_MOSTAT23  	.equ	0xf00292fc	; Message Object 23 Status Register
CANR_MOSTAT24  	.equ	0xf002931c	; Message Object 24 Status Register
CANR_MOSTAT25  	.equ	0xf002933c	; Message Object 25 Status Register
CANR_MOSTAT26  	.equ	0xf002935c	; Message Object 26 Status Register
CANR_MOSTAT27  	.equ	0xf002937c	; Message Object 27 Status Register
CANR_MOSTAT28  	.equ	0xf002939c	; Message Object 28 Status Register
CANR_MOSTAT29  	.equ	0xf00293bc	; Message Object 29 Status Register
CANR_MOSTAT3   	.equ	0xf002907c	; Message Object 3 Status Register
CANR_MOSTAT30  	.equ	0xf00293dc	; Message Object 30 Status Register
CANR_MOSTAT31  	.equ	0xf00293fc	; Message Object 31 Status Register
CANR_MOSTAT32  	.equ	0xf002941c	; Message Object 32 Status Register
CANR_MOSTAT33  	.equ	0xf002943c	; Message Object 33 Status Register
CANR_MOSTAT34  	.equ	0xf002945c	; Message Object 34 Status Register
CANR_MOSTAT35  	.equ	0xf002947c	; Message Object 35 Status Register
CANR_MOSTAT36  	.equ	0xf002949c	; Message Object 36 Status Register
CANR_MOSTAT37  	.equ	0xf00294bc	; Message Object 37 Status Register
CANR_MOSTAT38  	.equ	0xf00294dc	; Message Object 38 Status Register
CANR_MOSTAT39  	.equ	0xf00294fc	; Message Object 39 Status Register
CANR_MOSTAT4   	.equ	0xf002909c	; Message Object 4 Status Register
CANR_MOSTAT40  	.equ	0xf002951c	; Message Object 40 Status Register
CANR_MOSTAT41  	.equ	0xf002953c	; Message Object 41 Status Register
CANR_MOSTAT42  	.equ	0xf002955c	; Message Object 42 Status Register
CANR_MOSTAT43  	.equ	0xf002957c	; Message Object 43 Status Register
CANR_MOSTAT44  	.equ	0xf002959c	; Message Object 44 Status Register
CANR_MOSTAT45  	.equ	0xf00295bc	; Message Object 45 Status Register
CANR_MOSTAT46  	.equ	0xf00295dc	; Message Object 46 Status Register
CANR_MOSTAT47  	.equ	0xf00295fc	; Message Object 47 Status Register
CANR_MOSTAT48  	.equ	0xf002961c	; Message Object 48 Status Register
CANR_MOSTAT49  	.equ	0xf002963c	; Message Object 49 Status Register
CANR_MOSTAT5   	.equ	0xf00290bc	; Message Object 5 Status Register
CANR_MOSTAT50  	.equ	0xf002965c	; Message Object 50 Status Register
CANR_MOSTAT51  	.equ	0xf002967c	; Message Object 51 Status Register
CANR_MOSTAT52  	.equ	0xf002969c	; Message Object 52 Status Register
CANR_MOSTAT53  	.equ	0xf00296bc	; Message Object 53 Status Register
CANR_MOSTAT54  	.equ	0xf00296dc	; Message Object 54 Status Register
CANR_MOSTAT55  	.equ	0xf00296fc	; Message Object 55 Status Register
CANR_MOSTAT56  	.equ	0xf002971c	; Message Object 56 Status Register
CANR_MOSTAT57  	.equ	0xf002973c	; Message Object 57 Status Register
CANR_MOSTAT58  	.equ	0xf002975c	; Message Object 58 Status Register
CANR_MOSTAT59  	.equ	0xf002977c	; Message Object 59 Status Register
CANR_MOSTAT6   	.equ	0xf00290dc	; Message Object 6 Status Register
CANR_MOSTAT60  	.equ	0xf002979c	; Message Object 60 Status Register
CANR_MOSTAT61  	.equ	0xf00297bc	; Message Object 61 Status Register
CANR_MOSTAT62  	.equ	0xf00297dc	; Message Object 62 Status Register
CANR_MOSTAT63  	.equ	0xf00297fc	; Message Object 63 Status Register
CANR_MOSTAT64  	.equ	0xf002981c	; Message Object 64 Status Register
CANR_MOSTAT65  	.equ	0xf002983c	; Message Object 65 Status Register
CANR_MOSTAT66  	.equ	0xf002985c	; Message Object 66 Status Register
CANR_MOSTAT67  	.equ	0xf002987c	; Message Object 67 Status Register
CANR_MOSTAT68  	.equ	0xf002989c	; Message Object 68 Status Register
CANR_MOSTAT69  	.equ	0xf00298bc	; Message Object 69 Status Register
CANR_MOSTAT7   	.equ	0xf00290fc	; Message Object 7 Status Register
CANR_MOSTAT70  	.equ	0xf00298dc	; Message Object 70 Status Register
CANR_MOSTAT71  	.equ	0xf00298fc	; Message Object 71 Status Register
CANR_MOSTAT72  	.equ	0xf002991c	; Message Object 72 Status Register
CANR_MOSTAT73  	.equ	0xf002993c	; Message Object 73 Status Register
CANR_MOSTAT74  	.equ	0xf002995c	; Message Object 74 Status Register
CANR_MOSTAT75  	.equ	0xf002997c	; Message Object 75 Status Register
CANR_MOSTAT76  	.equ	0xf002999c	; Message Object 76 Status Register
CANR_MOSTAT77  	.equ	0xf00299bc	; Message Object 77 Status Register
CANR_MOSTAT78  	.equ	0xf00299dc	; Message Object 78 Status Register
CANR_MOSTAT79  	.equ	0xf00299fc	; Message Object 79 Status Register
CANR_MOSTAT8   	.equ	0xf002911c	; Message Object 8 Status Register
CANR_MOSTAT80  	.equ	0xf0029a1c	; Message Object 80 Status Register
CANR_MOSTAT81  	.equ	0xf0029a3c	; Message Object 81 Status Register
CANR_MOSTAT82  	.equ	0xf0029a5c	; Message Object 82 Status Register
CANR_MOSTAT83  	.equ	0xf0029a7c	; Message Object 83 Status Register
CANR_MOSTAT84  	.equ	0xf0029a9c	; Message Object 84 Status Register
CANR_MOSTAT85  	.equ	0xf0029abc	; Message Object 85 Status Register
CANR_MOSTAT86  	.equ	0xf0029adc	; Message Object 86 Status Register
CANR_MOSTAT87  	.equ	0xf0029afc	; Message Object 87 Status Register
CANR_MOSTAT88  	.equ	0xf0029b1c	; Message Object 88 Status Register
CANR_MOSTAT89  	.equ	0xf0029b3c	; Message Object 89 Status Register
CANR_MOSTAT9   	.equ	0xf002913c	; Message Object 9 Status Register
CANR_MOSTAT90  	.equ	0xf0029b5c	; Message Object 90 Status Register
CANR_MOSTAT91  	.equ	0xf0029b7c	; Message Object 91 Status Register
CANR_MOSTAT92  	.equ	0xf0029b9c	; Message Object 92 Status Register
CANR_MOSTAT93  	.equ	0xf0029bbc	; Message Object 93 Status Register
CANR_MOSTAT94  	.equ	0xf0029bdc	; Message Object 94 Status Register
CANR_MOSTAT95  	.equ	0xf0029bfc	; Message Object 95 Status Register
CANR_MOSTAT96  	.equ	0xf0029c1c	; Message Object 96 Status Register
CANR_MOSTAT97  	.equ	0xf0029c3c	; Message Object 97 Status Register
CANR_MOSTAT98  	.equ	0xf0029c5c	; Message Object 98 Status Register
CANR_MOSTAT99  	.equ	0xf0029c7c	; Message Object 99 Status Register
CANR_MSID0     	.equ	0xf0028180	; Message Index Register 0
CANR_MSID1     	.equ	0xf0028184	; Message Index Register 1
CANR_MSID2     	.equ	0xf0028188	; Message Index Register 2
CANR_MSID3     	.equ	0xf002818c	; Message Index Register 3
CANR_MSID4     	.equ	0xf0028190	; Message Index Register 4
CANR_MSID5     	.equ	0xf0028194	; Message Index Register 5
CANR_MSID6     	.equ	0xf0028198	; Message Index Register 6
CANR_MSID7     	.equ	0xf002819c	; Message Index Register 7
CANR_MSIMASK   	.equ	0xf00281c0	; Message Index Mask Register
CANR_MSPND0    	.equ	0xf0028140	; Message Pending Register 0
CANR_MSPND1    	.equ	0xf0028144	; Message Pending Register 1
CANR_MSPND2    	.equ	0xf0028148	; Message Pending Register 2
CANR_MSPND3    	.equ	0xf002814c	; Message Pending Register 3
CANR_MSPND4    	.equ	0xf0028150	; Message Pending Register 4
CANR_MSPND5    	.equ	0xf0028154	; Message Pending Register 5
CANR_MSPND6    	.equ	0xf0028158	; Message Pending Register 6
CANR_MSPND7    	.equ	0xf002815c	; Message Pending Register 7
CANR_NBTR0     	.equ	0xf0028210	; Node 0 Bit Timing Register
CANR_NBTR1     	.equ	0xf0028310	; Node 1 Bit Timing Register
CANR_NCR0      	.equ	0xf0028200	; Node 0 Control Register
CANR_NCR1      	.equ	0xf0028300	; Node 1 Control Register
CANR_NECNT0    	.equ	0xf0028214	; Node 0 Error Counter Register
CANR_NECNT1    	.equ	0xf0028314	; Node 1 Error Counter Register
CANR_NFCR0     	.equ	0xf0028218	; Node 0 Frame Counter Register
CANR_NFCR1     	.equ	0xf0028318	; Node 1 Frame Counter Register
CANR_NIPR0     	.equ	0xf0028208	; Node 0 Interrupt Pointer Register
CANR_NIPR1     	.equ	0xf0028308	; Node 1 Interrupt Pointer Register
CANR_NPCR0     	.equ	0xf002820c	; Node 0 Port Control Register
CANR_NPCR1     	.equ	0xf002830c	; Node 1 Port Control Register
CANR_NSR0      	.equ	0xf0028204	; Node 0 Status Register
CANR_NSR1      	.equ	0xf0028304	; Node 1 Status Register
CANR_NTATTR0   	.equ	0xf0028224	; Node 0 Timer A Transmit Trigger Register
CANR_NTATTR1   	.equ	0xf0028324	; Node 1 Timer A Transmit Trigger Register
CANR_NTBTTR0   	.equ	0xf0028228	; Node 0 Timer B Transmit Trigger Register
CANR_NTBTTR1   	.equ	0xf0028328	; Node 1 Timer B Transmit Trigger Register
CANR_NTCCR0    	.equ	0xf002821c	; Node 0 Timer Clock Control Register
CANR_NTCCR1    	.equ	0xf002831c	; Node 1 Timer Clock Control Register
CANR_NTCTTR0   	.equ	0xf002822c	; Node 0 Timer C Transmit Trigger Register
CANR_NTCTTR1   	.equ	0xf002832c	; Node 1 Timer C Transmit Trigger Register
CANR_NTRTR0    	.equ	0xf0028220	; Node 0 Timer Receive Timeout Register
CANR_NTRTR1    	.equ	0xf0028320	; Node 1 Timer Receive Timeout Register
CANR_OCS       	.equ	0xf00280e8	; OCDS Control and Status
CANR_PANCTR    	.equ	0xf00281c4	; Panel Control Register
CAN_ACCEN0     	.equ	0xf00180fc	; Access Enable Register 0
CAN_ACCEN1     	.equ	0xf00180f8	; Access Enable Register 1
CAN_CLC        	.equ	0xf0018000	; CAN Clock Control Register
CAN_FDR        	.equ	0xf001800c	; CAN Fractional Divider Register
CAN_ID         	.equ	0xf0018008	; Module Identification Register
CAN_KRST0      	.equ	0xf00180f4	; Kernel Reset Register 0
CAN_KRST1      	.equ	0xf00180f0	; Kernel Reset Register 1
CAN_KRSTCLR    	.equ	0xf00180ec	; Kernel Reset Status Clear Register
CAN_LIST0      	.equ	0xf0018100	; List Register 0
CAN_LIST1      	.equ	0xf0018104	; List Register 1
CAN_LIST10     	.equ	0xf0018128	; List Register 10
CAN_LIST11     	.equ	0xf001812c	; List Register 11
CAN_LIST12     	.equ	0xf0018130	; List Register 12
CAN_LIST13     	.equ	0xf0018134	; List Register 13
CAN_LIST14     	.equ	0xf0018138	; List Register 14
CAN_LIST15     	.equ	0xf001813c	; List Register 15
CAN_LIST2      	.equ	0xf0018108	; List Register 2
CAN_LIST3      	.equ	0xf001810c	; List Register 3
CAN_LIST4      	.equ	0xf0018110	; List Register 4
CAN_LIST5      	.equ	0xf0018114	; List Register 5
CAN_LIST6      	.equ	0xf0018118	; List Register 6
CAN_LIST7      	.equ	0xf001811c	; List Register 7
CAN_LIST8      	.equ	0xf0018120	; List Register 8
CAN_LIST9      	.equ	0xf0018124	; List Register 9
CAN_MCR        	.equ	0xf00181c8	; Module Control Register
CAN_MECR       	.equ	0xf00181d0	; Measure Control Register
CAN_MESTAT     	.equ	0xf00181d4	; Measure Status Register
CAN_MITR       	.equ	0xf00181cc	; Module Interrupt Trigger Register
CAN_MOAMR0     	.equ	0xf001900c	; Message Object 0 Acceptance Mask Register
CAN_MOAMR1     	.equ	0xf001902c	; Message Object 1 Acceptance Mask Register
CAN_MOAMR10    	.equ	0xf001914c	; Message Object 10 Acceptance Mask Register
CAN_MOAMR100   	.equ	0xf0019c8c	; Message Object 100 Acceptance Mask Register
CAN_MOAMR101   	.equ	0xf0019cac	; Message Object 101 Acceptance Mask Register
CAN_MOAMR102   	.equ	0xf0019ccc	; Message Object 102 Acceptance Mask Register
CAN_MOAMR103   	.equ	0xf0019cec	; Message Object 103 Acceptance Mask Register
CAN_MOAMR104   	.equ	0xf0019d0c	; Message Object 104 Acceptance Mask Register
CAN_MOAMR105   	.equ	0xf0019d2c	; Message Object 105 Acceptance Mask Register
CAN_MOAMR106   	.equ	0xf0019d4c	; Message Object 106 Acceptance Mask Register
CAN_MOAMR107   	.equ	0xf0019d6c	; Message Object 107 Acceptance Mask Register
CAN_MOAMR108   	.equ	0xf0019d8c	; Message Object 108 Acceptance Mask Register
CAN_MOAMR109   	.equ	0xf0019dac	; Message Object 109 Acceptance Mask Register
CAN_MOAMR11    	.equ	0xf001916c	; Message Object 11 Acceptance Mask Register
CAN_MOAMR110   	.equ	0xf0019dcc	; Message Object 110 Acceptance Mask Register
CAN_MOAMR111   	.equ	0xf0019dec	; Message Object 111 Acceptance Mask Register
CAN_MOAMR112   	.equ	0xf0019e0c	; Message Object 112 Acceptance Mask Register
CAN_MOAMR113   	.equ	0xf0019e2c	; Message Object 113 Acceptance Mask Register
CAN_MOAMR114   	.equ	0xf0019e4c	; Message Object 114 Acceptance Mask Register
CAN_MOAMR115   	.equ	0xf0019e6c	; Message Object 115 Acceptance Mask Register
CAN_MOAMR116   	.equ	0xf0019e8c	; Message Object 116 Acceptance Mask Register
CAN_MOAMR117   	.equ	0xf0019eac	; Message Object 117 Acceptance Mask Register
CAN_MOAMR118   	.equ	0xf0019ecc	; Message Object 118 Acceptance Mask Register
CAN_MOAMR119   	.equ	0xf0019eec	; Message Object 119 Acceptance Mask Register
CAN_MOAMR12    	.equ	0xf001918c	; Message Object 12 Acceptance Mask Register
CAN_MOAMR120   	.equ	0xf0019f0c	; Message Object 120 Acceptance Mask Register
CAN_MOAMR121   	.equ	0xf0019f2c	; Message Object 121 Acceptance Mask Register
CAN_MOAMR122   	.equ	0xf0019f4c	; Message Object 122 Acceptance Mask Register
CAN_MOAMR123   	.equ	0xf0019f6c	; Message Object 123 Acceptance Mask Register
CAN_MOAMR124   	.equ	0xf0019f8c	; Message Object 124 Acceptance Mask Register
CAN_MOAMR125   	.equ	0xf0019fac	; Message Object 125 Acceptance Mask Register
CAN_MOAMR126   	.equ	0xf0019fcc	; Message Object 126 Acceptance Mask Register
CAN_MOAMR127   	.equ	0xf0019fec	; Message Object 127 Acceptance Mask Register
CAN_MOAMR128   	.equ	0xf001a00c	; Message Object 128 Acceptance Mask Register
CAN_MOAMR129   	.equ	0xf001a02c	; Message Object 129 Acceptance Mask Register
CAN_MOAMR13    	.equ	0xf00191ac	; Message Object 13 Acceptance Mask Register
CAN_MOAMR130   	.equ	0xf001a04c	; Message Object 130 Acceptance Mask Register
CAN_MOAMR131   	.equ	0xf001a06c	; Message Object 131 Acceptance Mask Register
CAN_MOAMR132   	.equ	0xf001a08c	; Message Object 132 Acceptance Mask Register
CAN_MOAMR133   	.equ	0xf001a0ac	; Message Object 133 Acceptance Mask Register
CAN_MOAMR134   	.equ	0xf001a0cc	; Message Object 134 Acceptance Mask Register
CAN_MOAMR135   	.equ	0xf001a0ec	; Message Object 135 Acceptance Mask Register
CAN_MOAMR136   	.equ	0xf001a10c	; Message Object 136 Acceptance Mask Register
CAN_MOAMR137   	.equ	0xf001a12c	; Message Object 137 Acceptance Mask Register
CAN_MOAMR138   	.equ	0xf001a14c	; Message Object 138 Acceptance Mask Register
CAN_MOAMR139   	.equ	0xf001a16c	; Message Object 139 Acceptance Mask Register
CAN_MOAMR14    	.equ	0xf00191cc	; Message Object 14 Acceptance Mask Register
CAN_MOAMR140   	.equ	0xf001a18c	; Message Object 140 Acceptance Mask Register
CAN_MOAMR141   	.equ	0xf001a1ac	; Message Object 141 Acceptance Mask Register
CAN_MOAMR142   	.equ	0xf001a1cc	; Message Object 142 Acceptance Mask Register
CAN_MOAMR143   	.equ	0xf001a1ec	; Message Object 143 Acceptance Mask Register
CAN_MOAMR144   	.equ	0xf001a20c	; Message Object 144 Acceptance Mask Register
CAN_MOAMR145   	.equ	0xf001a22c	; Message Object 145 Acceptance Mask Register
CAN_MOAMR146   	.equ	0xf001a24c	; Message Object 146 Acceptance Mask Register
CAN_MOAMR147   	.equ	0xf001a26c	; Message Object 147 Acceptance Mask Register
CAN_MOAMR148   	.equ	0xf001a28c	; Message Object 148 Acceptance Mask Register
CAN_MOAMR149   	.equ	0xf001a2ac	; Message Object 149 Acceptance Mask Register
CAN_MOAMR15    	.equ	0xf00191ec	; Message Object 15 Acceptance Mask Register
CAN_MOAMR150   	.equ	0xf001a2cc	; Message Object 150 Acceptance Mask Register
CAN_MOAMR151   	.equ	0xf001a2ec	; Message Object 151 Acceptance Mask Register
CAN_MOAMR152   	.equ	0xf001a30c	; Message Object 152 Acceptance Mask Register
CAN_MOAMR153   	.equ	0xf001a32c	; Message Object 153 Acceptance Mask Register
CAN_MOAMR154   	.equ	0xf001a34c	; Message Object 154 Acceptance Mask Register
CAN_MOAMR155   	.equ	0xf001a36c	; Message Object 155 Acceptance Mask Register
CAN_MOAMR156   	.equ	0xf001a38c	; Message Object 156 Acceptance Mask Register
CAN_MOAMR157   	.equ	0xf001a3ac	; Message Object 157 Acceptance Mask Register
CAN_MOAMR158   	.equ	0xf001a3cc	; Message Object 158 Acceptance Mask Register
CAN_MOAMR159   	.equ	0xf001a3ec	; Message Object 159 Acceptance Mask Register
CAN_MOAMR16    	.equ	0xf001920c	; Message Object 16 Acceptance Mask Register
CAN_MOAMR160   	.equ	0xf001a40c	; Message Object 160 Acceptance Mask Register
CAN_MOAMR161   	.equ	0xf001a42c	; Message Object 161 Acceptance Mask Register
CAN_MOAMR162   	.equ	0xf001a44c	; Message Object 162 Acceptance Mask Register
CAN_MOAMR163   	.equ	0xf001a46c	; Message Object 163 Acceptance Mask Register
CAN_MOAMR164   	.equ	0xf001a48c	; Message Object 164 Acceptance Mask Register
CAN_MOAMR165   	.equ	0xf001a4ac	; Message Object 165 Acceptance Mask Register
CAN_MOAMR166   	.equ	0xf001a4cc	; Message Object 166 Acceptance Mask Register
CAN_MOAMR167   	.equ	0xf001a4ec	; Message Object 167 Acceptance Mask Register
CAN_MOAMR168   	.equ	0xf001a50c	; Message Object 168 Acceptance Mask Register
CAN_MOAMR169   	.equ	0xf001a52c	; Message Object 169 Acceptance Mask Register
CAN_MOAMR17    	.equ	0xf001922c	; Message Object 17 Acceptance Mask Register
CAN_MOAMR170   	.equ	0xf001a54c	; Message Object 170 Acceptance Mask Register
CAN_MOAMR171   	.equ	0xf001a56c	; Message Object 171 Acceptance Mask Register
CAN_MOAMR172   	.equ	0xf001a58c	; Message Object 172 Acceptance Mask Register
CAN_MOAMR173   	.equ	0xf001a5ac	; Message Object 173 Acceptance Mask Register
CAN_MOAMR174   	.equ	0xf001a5cc	; Message Object 174 Acceptance Mask Register
CAN_MOAMR175   	.equ	0xf001a5ec	; Message Object 175 Acceptance Mask Register
CAN_MOAMR176   	.equ	0xf001a60c	; Message Object 176 Acceptance Mask Register
CAN_MOAMR177   	.equ	0xf001a62c	; Message Object 177 Acceptance Mask Register
CAN_MOAMR178   	.equ	0xf001a64c	; Message Object 178 Acceptance Mask Register
CAN_MOAMR179   	.equ	0xf001a66c	; Message Object 179 Acceptance Mask Register
CAN_MOAMR18    	.equ	0xf001924c	; Message Object 18 Acceptance Mask Register
CAN_MOAMR180   	.equ	0xf001a68c	; Message Object 180 Acceptance Mask Register
CAN_MOAMR181   	.equ	0xf001a6ac	; Message Object 181 Acceptance Mask Register
CAN_MOAMR182   	.equ	0xf001a6cc	; Message Object 182 Acceptance Mask Register
CAN_MOAMR183   	.equ	0xf001a6ec	; Message Object 183 Acceptance Mask Register
CAN_MOAMR184   	.equ	0xf001a70c	; Message Object 184 Acceptance Mask Register
CAN_MOAMR185   	.equ	0xf001a72c	; Message Object 185 Acceptance Mask Register
CAN_MOAMR186   	.equ	0xf001a74c	; Message Object 186 Acceptance Mask Register
CAN_MOAMR187   	.equ	0xf001a76c	; Message Object 187 Acceptance Mask Register
CAN_MOAMR188   	.equ	0xf001a78c	; Message Object 188 Acceptance Mask Register
CAN_MOAMR189   	.equ	0xf001a7ac	; Message Object 189 Acceptance Mask Register
CAN_MOAMR19    	.equ	0xf001926c	; Message Object 19 Acceptance Mask Register
CAN_MOAMR190   	.equ	0xf001a7cc	; Message Object 190 Acceptance Mask Register
CAN_MOAMR191   	.equ	0xf001a7ec	; Message Object 191 Acceptance Mask Register
CAN_MOAMR192   	.equ	0xf001a80c	; Message Object 192 Acceptance Mask Register
CAN_MOAMR193   	.equ	0xf001a82c	; Message Object 193 Acceptance Mask Register
CAN_MOAMR194   	.equ	0xf001a84c	; Message Object 194 Acceptance Mask Register
CAN_MOAMR195   	.equ	0xf001a86c	; Message Object 195 Acceptance Mask Register
CAN_MOAMR196   	.equ	0xf001a88c	; Message Object 196 Acceptance Mask Register
CAN_MOAMR197   	.equ	0xf001a8ac	; Message Object 197 Acceptance Mask Register
CAN_MOAMR198   	.equ	0xf001a8cc	; Message Object 198 Acceptance Mask Register
CAN_MOAMR199   	.equ	0xf001a8ec	; Message Object 199 Acceptance Mask Register
CAN_MOAMR2     	.equ	0xf001904c	; Message Object 2 Acceptance Mask Register
CAN_MOAMR20    	.equ	0xf001928c	; Message Object 20 Acceptance Mask Register
CAN_MOAMR200   	.equ	0xf001a90c	; Message Object 200 Acceptance Mask Register
CAN_MOAMR201   	.equ	0xf001a92c	; Message Object 201 Acceptance Mask Register
CAN_MOAMR202   	.equ	0xf001a94c	; Message Object 202 Acceptance Mask Register
CAN_MOAMR203   	.equ	0xf001a96c	; Message Object 203 Acceptance Mask Register
CAN_MOAMR204   	.equ	0xf001a98c	; Message Object 204 Acceptance Mask Register
CAN_MOAMR205   	.equ	0xf001a9ac	; Message Object 205 Acceptance Mask Register
CAN_MOAMR206   	.equ	0xf001a9cc	; Message Object 206 Acceptance Mask Register
CAN_MOAMR207   	.equ	0xf001a9ec	; Message Object 207 Acceptance Mask Register
CAN_MOAMR208   	.equ	0xf001aa0c	; Message Object 208 Acceptance Mask Register
CAN_MOAMR209   	.equ	0xf001aa2c	; Message Object 209 Acceptance Mask Register
CAN_MOAMR21    	.equ	0xf00192ac	; Message Object 21 Acceptance Mask Register
CAN_MOAMR210   	.equ	0xf001aa4c	; Message Object 210 Acceptance Mask Register
CAN_MOAMR211   	.equ	0xf001aa6c	; Message Object 211 Acceptance Mask Register
CAN_MOAMR212   	.equ	0xf001aa8c	; Message Object 212 Acceptance Mask Register
CAN_MOAMR213   	.equ	0xf001aaac	; Message Object 213 Acceptance Mask Register
CAN_MOAMR214   	.equ	0xf001aacc	; Message Object 214 Acceptance Mask Register
CAN_MOAMR215   	.equ	0xf001aaec	; Message Object 215 Acceptance Mask Register
CAN_MOAMR216   	.equ	0xf001ab0c	; Message Object 216 Acceptance Mask Register
CAN_MOAMR217   	.equ	0xf001ab2c	; Message Object 217 Acceptance Mask Register
CAN_MOAMR218   	.equ	0xf001ab4c	; Message Object 218 Acceptance Mask Register
CAN_MOAMR219   	.equ	0xf001ab6c	; Message Object 219 Acceptance Mask Register
CAN_MOAMR22    	.equ	0xf00192cc	; Message Object 22 Acceptance Mask Register
CAN_MOAMR220   	.equ	0xf001ab8c	; Message Object 220 Acceptance Mask Register
CAN_MOAMR221   	.equ	0xf001abac	; Message Object 221 Acceptance Mask Register
CAN_MOAMR222   	.equ	0xf001abcc	; Message Object 222 Acceptance Mask Register
CAN_MOAMR223   	.equ	0xf001abec	; Message Object 223 Acceptance Mask Register
CAN_MOAMR224   	.equ	0xf001ac0c	; Message Object 224 Acceptance Mask Register
CAN_MOAMR225   	.equ	0xf001ac2c	; Message Object 225 Acceptance Mask Register
CAN_MOAMR226   	.equ	0xf001ac4c	; Message Object 226 Acceptance Mask Register
CAN_MOAMR227   	.equ	0xf001ac6c	; Message Object 227 Acceptance Mask Register
CAN_MOAMR228   	.equ	0xf001ac8c	; Message Object 228 Acceptance Mask Register
CAN_MOAMR229   	.equ	0xf001acac	; Message Object 229 Acceptance Mask Register
CAN_MOAMR23    	.equ	0xf00192ec	; Message Object 23 Acceptance Mask Register
CAN_MOAMR230   	.equ	0xf001accc	; Message Object 230 Acceptance Mask Register
CAN_MOAMR231   	.equ	0xf001acec	; Message Object 231 Acceptance Mask Register
CAN_MOAMR232   	.equ	0xf001ad0c	; Message Object 232 Acceptance Mask Register
CAN_MOAMR233   	.equ	0xf001ad2c	; Message Object 233 Acceptance Mask Register
CAN_MOAMR234   	.equ	0xf001ad4c	; Message Object 234 Acceptance Mask Register
CAN_MOAMR235   	.equ	0xf001ad6c	; Message Object 235 Acceptance Mask Register
CAN_MOAMR236   	.equ	0xf001ad8c	; Message Object 236 Acceptance Mask Register
CAN_MOAMR237   	.equ	0xf001adac	; Message Object 237 Acceptance Mask Register
CAN_MOAMR238   	.equ	0xf001adcc	; Message Object 238 Acceptance Mask Register
CAN_MOAMR239   	.equ	0xf001adec	; Message Object 239 Acceptance Mask Register
CAN_MOAMR24    	.equ	0xf001930c	; Message Object 24 Acceptance Mask Register
CAN_MOAMR240   	.equ	0xf001ae0c	; Message Object 240 Acceptance Mask Register
CAN_MOAMR241   	.equ	0xf001ae2c	; Message Object 241 Acceptance Mask Register
CAN_MOAMR242   	.equ	0xf001ae4c	; Message Object 242 Acceptance Mask Register
CAN_MOAMR243   	.equ	0xf001ae6c	; Message Object 243 Acceptance Mask Register
CAN_MOAMR244   	.equ	0xf001ae8c	; Message Object 244 Acceptance Mask Register
CAN_MOAMR245   	.equ	0xf001aeac	; Message Object 245 Acceptance Mask Register
CAN_MOAMR246   	.equ	0xf001aecc	; Message Object 246 Acceptance Mask Register
CAN_MOAMR247   	.equ	0xf001aeec	; Message Object 247 Acceptance Mask Register
CAN_MOAMR248   	.equ	0xf001af0c	; Message Object 248 Acceptance Mask Register
CAN_MOAMR249   	.equ	0xf001af2c	; Message Object 249 Acceptance Mask Register
CAN_MOAMR25    	.equ	0xf001932c	; Message Object 25 Acceptance Mask Register
CAN_MOAMR250   	.equ	0xf001af4c	; Message Object 250 Acceptance Mask Register
CAN_MOAMR251   	.equ	0xf001af6c	; Message Object 251 Acceptance Mask Register
CAN_MOAMR252   	.equ	0xf001af8c	; Message Object 252 Acceptance Mask Register
CAN_MOAMR253   	.equ	0xf001afac	; Message Object 253 Acceptance Mask Register
CAN_MOAMR254   	.equ	0xf001afcc	; Message Object 254 Acceptance Mask Register
CAN_MOAMR255   	.equ	0xf001afec	; Message Object 255 Acceptance Mask Register
CAN_MOAMR26    	.equ	0xf001934c	; Message Object 26 Acceptance Mask Register
CAN_MOAMR27    	.equ	0xf001936c	; Message Object 27 Acceptance Mask Register
CAN_MOAMR28    	.equ	0xf001938c	; Message Object 28 Acceptance Mask Register
CAN_MOAMR29    	.equ	0xf00193ac	; Message Object 29 Acceptance Mask Register
CAN_MOAMR3     	.equ	0xf001906c	; Message Object 3 Acceptance Mask Register
CAN_MOAMR30    	.equ	0xf00193cc	; Message Object 30 Acceptance Mask Register
CAN_MOAMR31    	.equ	0xf00193ec	; Message Object 31 Acceptance Mask Register
CAN_MOAMR32    	.equ	0xf001940c	; Message Object 32 Acceptance Mask Register
CAN_MOAMR33    	.equ	0xf001942c	; Message Object 33 Acceptance Mask Register
CAN_MOAMR34    	.equ	0xf001944c	; Message Object 34 Acceptance Mask Register
CAN_MOAMR35    	.equ	0xf001946c	; Message Object 35 Acceptance Mask Register
CAN_MOAMR36    	.equ	0xf001948c	; Message Object 36 Acceptance Mask Register
CAN_MOAMR37    	.equ	0xf00194ac	; Message Object 37 Acceptance Mask Register
CAN_MOAMR38    	.equ	0xf00194cc	; Message Object 38 Acceptance Mask Register
CAN_MOAMR39    	.equ	0xf00194ec	; Message Object 39 Acceptance Mask Register
CAN_MOAMR4     	.equ	0xf001908c	; Message Object 4 Acceptance Mask Register
CAN_MOAMR40    	.equ	0xf001950c	; Message Object 40 Acceptance Mask Register
CAN_MOAMR41    	.equ	0xf001952c	; Message Object 41 Acceptance Mask Register
CAN_MOAMR42    	.equ	0xf001954c	; Message Object 42 Acceptance Mask Register
CAN_MOAMR43    	.equ	0xf001956c	; Message Object 43 Acceptance Mask Register
CAN_MOAMR44    	.equ	0xf001958c	; Message Object 44 Acceptance Mask Register
CAN_MOAMR45    	.equ	0xf00195ac	; Message Object 45 Acceptance Mask Register
CAN_MOAMR46    	.equ	0xf00195cc	; Message Object 46 Acceptance Mask Register
CAN_MOAMR47    	.equ	0xf00195ec	; Message Object 47 Acceptance Mask Register
CAN_MOAMR48    	.equ	0xf001960c	; Message Object 48 Acceptance Mask Register
CAN_MOAMR49    	.equ	0xf001962c	; Message Object 49 Acceptance Mask Register
CAN_MOAMR5     	.equ	0xf00190ac	; Message Object 5 Acceptance Mask Register
CAN_MOAMR50    	.equ	0xf001964c	; Message Object 50 Acceptance Mask Register
CAN_MOAMR51    	.equ	0xf001966c	; Message Object 51 Acceptance Mask Register
CAN_MOAMR52    	.equ	0xf001968c	; Message Object 52 Acceptance Mask Register
CAN_MOAMR53    	.equ	0xf00196ac	; Message Object 53 Acceptance Mask Register
CAN_MOAMR54    	.equ	0xf00196cc	; Message Object 54 Acceptance Mask Register
CAN_MOAMR55    	.equ	0xf00196ec	; Message Object 55 Acceptance Mask Register
CAN_MOAMR56    	.equ	0xf001970c	; Message Object 56 Acceptance Mask Register
CAN_MOAMR57    	.equ	0xf001972c	; Message Object 57 Acceptance Mask Register
CAN_MOAMR58    	.equ	0xf001974c	; Message Object 58 Acceptance Mask Register
CAN_MOAMR59    	.equ	0xf001976c	; Message Object 59 Acceptance Mask Register
CAN_MOAMR6     	.equ	0xf00190cc	; Message Object 6 Acceptance Mask Register
CAN_MOAMR60    	.equ	0xf001978c	; Message Object 60 Acceptance Mask Register
CAN_MOAMR61    	.equ	0xf00197ac	; Message Object 61 Acceptance Mask Register
CAN_MOAMR62    	.equ	0xf00197cc	; Message Object 62 Acceptance Mask Register
CAN_MOAMR63    	.equ	0xf00197ec	; Message Object 63 Acceptance Mask Register
CAN_MOAMR64    	.equ	0xf001980c	; Message Object 64 Acceptance Mask Register
CAN_MOAMR65    	.equ	0xf001982c	; Message Object 65 Acceptance Mask Register
CAN_MOAMR66    	.equ	0xf001984c	; Message Object 66 Acceptance Mask Register
CAN_MOAMR67    	.equ	0xf001986c	; Message Object 67 Acceptance Mask Register
CAN_MOAMR68    	.equ	0xf001988c	; Message Object 68 Acceptance Mask Register
CAN_MOAMR69    	.equ	0xf00198ac	; Message Object 69 Acceptance Mask Register
CAN_MOAMR7     	.equ	0xf00190ec	; Message Object 7 Acceptance Mask Register
CAN_MOAMR70    	.equ	0xf00198cc	; Message Object 70 Acceptance Mask Register
CAN_MOAMR71    	.equ	0xf00198ec	; Message Object 71 Acceptance Mask Register
CAN_MOAMR72    	.equ	0xf001990c	; Message Object 72 Acceptance Mask Register
CAN_MOAMR73    	.equ	0xf001992c	; Message Object 73 Acceptance Mask Register
CAN_MOAMR74    	.equ	0xf001994c	; Message Object 74 Acceptance Mask Register
CAN_MOAMR75    	.equ	0xf001996c	; Message Object 75 Acceptance Mask Register
CAN_MOAMR76    	.equ	0xf001998c	; Message Object 76 Acceptance Mask Register
CAN_MOAMR77    	.equ	0xf00199ac	; Message Object 77 Acceptance Mask Register
CAN_MOAMR78    	.equ	0xf00199cc	; Message Object 78 Acceptance Mask Register
CAN_MOAMR79    	.equ	0xf00199ec	; Message Object 79 Acceptance Mask Register
CAN_MOAMR8     	.equ	0xf001910c	; Message Object 8 Acceptance Mask Register
CAN_MOAMR80    	.equ	0xf0019a0c	; Message Object 80 Acceptance Mask Register
CAN_MOAMR81    	.equ	0xf0019a2c	; Message Object 81 Acceptance Mask Register
CAN_MOAMR82    	.equ	0xf0019a4c	; Message Object 82 Acceptance Mask Register
CAN_MOAMR83    	.equ	0xf0019a6c	; Message Object 83 Acceptance Mask Register
CAN_MOAMR84    	.equ	0xf0019a8c	; Message Object 84 Acceptance Mask Register
CAN_MOAMR85    	.equ	0xf0019aac	; Message Object 85 Acceptance Mask Register
CAN_MOAMR86    	.equ	0xf0019acc	; Message Object 86 Acceptance Mask Register
CAN_MOAMR87    	.equ	0xf0019aec	; Message Object 87 Acceptance Mask Register
CAN_MOAMR88    	.equ	0xf0019b0c	; Message Object 88 Acceptance Mask Register
CAN_MOAMR89    	.equ	0xf0019b2c	; Message Object 89 Acceptance Mask Register
CAN_MOAMR9     	.equ	0xf001912c	; Message Object 9 Acceptance Mask Register
CAN_MOAMR90    	.equ	0xf0019b4c	; Message Object 90 Acceptance Mask Register
CAN_MOAMR91    	.equ	0xf0019b6c	; Message Object 91 Acceptance Mask Register
CAN_MOAMR92    	.equ	0xf0019b8c	; Message Object 92 Acceptance Mask Register
CAN_MOAMR93    	.equ	0xf0019bac	; Message Object 93 Acceptance Mask Register
CAN_MOAMR94    	.equ	0xf0019bcc	; Message Object 94 Acceptance Mask Register
CAN_MOAMR95    	.equ	0xf0019bec	; Message Object 95 Acceptance Mask Register
CAN_MOAMR96    	.equ	0xf0019c0c	; Message Object 96 Acceptance Mask Register
CAN_MOAMR97    	.equ	0xf0019c2c	; Message Object 97 Acceptance Mask Register
CAN_MOAMR98    	.equ	0xf0019c4c	; Message Object 98 Acceptance Mask Register
CAN_MOAMR99    	.equ	0xf0019c6c	; Message Object 99 Acceptance Mask Register
CAN_MOAR0      	.equ	0xf0019018	; Message Object 0 Arbitration Register
CAN_MOAR1      	.equ	0xf0019038	; Message Object 1 Arbitration Register
CAN_MOAR10     	.equ	0xf0019158	; Message Object 10 Arbitration Register
CAN_MOAR100    	.equ	0xf0019c98	; Message Object 100 Arbitration Register
CAN_MOAR101    	.equ	0xf0019cb8	; Message Object 101 Arbitration Register
CAN_MOAR102    	.equ	0xf0019cd8	; Message Object 102 Arbitration Register
CAN_MOAR103    	.equ	0xf0019cf8	; Message Object 103 Arbitration Register
CAN_MOAR104    	.equ	0xf0019d18	; Message Object 104 Arbitration Register
CAN_MOAR105    	.equ	0xf0019d38	; Message Object 105 Arbitration Register
CAN_MOAR106    	.equ	0xf0019d58	; Message Object 106 Arbitration Register
CAN_MOAR107    	.equ	0xf0019d78	; Message Object 107 Arbitration Register
CAN_MOAR108    	.equ	0xf0019d98	; Message Object 108 Arbitration Register
CAN_MOAR109    	.equ	0xf0019db8	; Message Object 109 Arbitration Register
CAN_MOAR11     	.equ	0xf0019178	; Message Object 11 Arbitration Register
CAN_MOAR110    	.equ	0xf0019dd8	; Message Object 110 Arbitration Register
CAN_MOAR111    	.equ	0xf0019df8	; Message Object 111 Arbitration Register
CAN_MOAR112    	.equ	0xf0019e18	; Message Object 112 Arbitration Register
CAN_MOAR113    	.equ	0xf0019e38	; Message Object 113 Arbitration Register
CAN_MOAR114    	.equ	0xf0019e58	; Message Object 114 Arbitration Register
CAN_MOAR115    	.equ	0xf0019e78	; Message Object 115 Arbitration Register
CAN_MOAR116    	.equ	0xf0019e98	; Message Object 116 Arbitration Register
CAN_MOAR117    	.equ	0xf0019eb8	; Message Object 117 Arbitration Register
CAN_MOAR118    	.equ	0xf0019ed8	; Message Object 118 Arbitration Register
CAN_MOAR119    	.equ	0xf0019ef8	; Message Object 119 Arbitration Register
CAN_MOAR12     	.equ	0xf0019198	; Message Object 12 Arbitration Register
CAN_MOAR120    	.equ	0xf0019f18	; Message Object 120 Arbitration Register
CAN_MOAR121    	.equ	0xf0019f38	; Message Object 121 Arbitration Register
CAN_MOAR122    	.equ	0xf0019f58	; Message Object 122 Arbitration Register
CAN_MOAR123    	.equ	0xf0019f78	; Message Object 123 Arbitration Register
CAN_MOAR124    	.equ	0xf0019f98	; Message Object 124 Arbitration Register
CAN_MOAR125    	.equ	0xf0019fb8	; Message Object 125 Arbitration Register
CAN_MOAR126    	.equ	0xf0019fd8	; Message Object 126 Arbitration Register
CAN_MOAR127    	.equ	0xf0019ff8	; Message Object 127 Arbitration Register
CAN_MOAR128    	.equ	0xf001a018	; Message Object 128 Arbitration Register
CAN_MOAR129    	.equ	0xf001a038	; Message Object 129 Arbitration Register
CAN_MOAR13     	.equ	0xf00191b8	; Message Object 13 Arbitration Register
CAN_MOAR130    	.equ	0xf001a058	; Message Object 130 Arbitration Register
CAN_MOAR131    	.equ	0xf001a078	; Message Object 131 Arbitration Register
CAN_MOAR132    	.equ	0xf001a098	; Message Object 132 Arbitration Register
CAN_MOAR133    	.equ	0xf001a0b8	; Message Object 133 Arbitration Register
CAN_MOAR134    	.equ	0xf001a0d8	; Message Object 134 Arbitration Register
CAN_MOAR135    	.equ	0xf001a0f8	; Message Object 135 Arbitration Register
CAN_MOAR136    	.equ	0xf001a118	; Message Object 136 Arbitration Register
CAN_MOAR137    	.equ	0xf001a138	; Message Object 137 Arbitration Register
CAN_MOAR138    	.equ	0xf001a158	; Message Object 138 Arbitration Register
CAN_MOAR139    	.equ	0xf001a178	; Message Object 139 Arbitration Register
CAN_MOAR14     	.equ	0xf00191d8	; Message Object 14 Arbitration Register
CAN_MOAR140    	.equ	0xf001a198	; Message Object 140 Arbitration Register
CAN_MOAR141    	.equ	0xf001a1b8	; Message Object 141 Arbitration Register
CAN_MOAR142    	.equ	0xf001a1d8	; Message Object 142 Arbitration Register
CAN_MOAR143    	.equ	0xf001a1f8	; Message Object 143 Arbitration Register
CAN_MOAR144    	.equ	0xf001a218	; Message Object 144 Arbitration Register
CAN_MOAR145    	.equ	0xf001a238	; Message Object 145 Arbitration Register
CAN_MOAR146    	.equ	0xf001a258	; Message Object 146 Arbitration Register
CAN_MOAR147    	.equ	0xf001a278	; Message Object 147 Arbitration Register
CAN_MOAR148    	.equ	0xf001a298	; Message Object 148 Arbitration Register
CAN_MOAR149    	.equ	0xf001a2b8	; Message Object 149 Arbitration Register
CAN_MOAR15     	.equ	0xf00191f8	; Message Object 15 Arbitration Register
CAN_MOAR150    	.equ	0xf001a2d8	; Message Object 150 Arbitration Register
CAN_MOAR151    	.equ	0xf001a2f8	; Message Object 151 Arbitration Register
CAN_MOAR152    	.equ	0xf001a318	; Message Object 152 Arbitration Register
CAN_MOAR153    	.equ	0xf001a338	; Message Object 153 Arbitration Register
CAN_MOAR154    	.equ	0xf001a358	; Message Object 154 Arbitration Register
CAN_MOAR155    	.equ	0xf001a378	; Message Object 155 Arbitration Register
CAN_MOAR156    	.equ	0xf001a398	; Message Object 156 Arbitration Register
CAN_MOAR157    	.equ	0xf001a3b8	; Message Object 157 Arbitration Register
CAN_MOAR158    	.equ	0xf001a3d8	; Message Object 158 Arbitration Register
CAN_MOAR159    	.equ	0xf001a3f8	; Message Object 159 Arbitration Register
CAN_MOAR16     	.equ	0xf0019218	; Message Object 16 Arbitration Register
CAN_MOAR160    	.equ	0xf001a418	; Message Object 160 Arbitration Register
CAN_MOAR161    	.equ	0xf001a438	; Message Object 161 Arbitration Register
CAN_MOAR162    	.equ	0xf001a458	; Message Object 162 Arbitration Register
CAN_MOAR163    	.equ	0xf001a478	; Message Object 163 Arbitration Register
CAN_MOAR164    	.equ	0xf001a498	; Message Object 164 Arbitration Register
CAN_MOAR165    	.equ	0xf001a4b8	; Message Object 165 Arbitration Register
CAN_MOAR166    	.equ	0xf001a4d8	; Message Object 166 Arbitration Register
CAN_MOAR167    	.equ	0xf001a4f8	; Message Object 167 Arbitration Register
CAN_MOAR168    	.equ	0xf001a518	; Message Object 168 Arbitration Register
CAN_MOAR169    	.equ	0xf001a538	; Message Object 169 Arbitration Register
CAN_MOAR17     	.equ	0xf0019238	; Message Object 17 Arbitration Register
CAN_MOAR170    	.equ	0xf001a558	; Message Object 170 Arbitration Register
CAN_MOAR171    	.equ	0xf001a578	; Message Object 171 Arbitration Register
CAN_MOAR172    	.equ	0xf001a598	; Message Object 172 Arbitration Register
CAN_MOAR173    	.equ	0xf001a5b8	; Message Object 173 Arbitration Register
CAN_MOAR174    	.equ	0xf001a5d8	; Message Object 174 Arbitration Register
CAN_MOAR175    	.equ	0xf001a5f8	; Message Object 175 Arbitration Register
CAN_MOAR176    	.equ	0xf001a618	; Message Object 176 Arbitration Register
CAN_MOAR177    	.equ	0xf001a638	; Message Object 177 Arbitration Register
CAN_MOAR178    	.equ	0xf001a658	; Message Object 178 Arbitration Register
CAN_MOAR179    	.equ	0xf001a678	; Message Object 179 Arbitration Register
CAN_MOAR18     	.equ	0xf0019258	; Message Object 18 Arbitration Register
CAN_MOAR180    	.equ	0xf001a698	; Message Object 180 Arbitration Register
CAN_MOAR181    	.equ	0xf001a6b8	; Message Object 181 Arbitration Register
CAN_MOAR182    	.equ	0xf001a6d8	; Message Object 182 Arbitration Register
CAN_MOAR183    	.equ	0xf001a6f8	; Message Object 183 Arbitration Register
CAN_MOAR184    	.equ	0xf001a718	; Message Object 184 Arbitration Register
CAN_MOAR185    	.equ	0xf001a738	; Message Object 185 Arbitration Register
CAN_MOAR186    	.equ	0xf001a758	; Message Object 186 Arbitration Register
CAN_MOAR187    	.equ	0xf001a778	; Message Object 187 Arbitration Register
CAN_MOAR188    	.equ	0xf001a798	; Message Object 188 Arbitration Register
CAN_MOAR189    	.equ	0xf001a7b8	; Message Object 189 Arbitration Register
CAN_MOAR19     	.equ	0xf0019278	; Message Object 19 Arbitration Register
CAN_MOAR190    	.equ	0xf001a7d8	; Message Object 190 Arbitration Register
CAN_MOAR191    	.equ	0xf001a7f8	; Message Object 191 Arbitration Register
CAN_MOAR192    	.equ	0xf001a818	; Message Object 192 Arbitration Register
CAN_MOAR193    	.equ	0xf001a838	; Message Object 193 Arbitration Register
CAN_MOAR194    	.equ	0xf001a858	; Message Object 194 Arbitration Register
CAN_MOAR195    	.equ	0xf001a878	; Message Object 195 Arbitration Register
CAN_MOAR196    	.equ	0xf001a898	; Message Object 196 Arbitration Register
CAN_MOAR197    	.equ	0xf001a8b8	; Message Object 197 Arbitration Register
CAN_MOAR198    	.equ	0xf001a8d8	; Message Object 198 Arbitration Register
CAN_MOAR199    	.equ	0xf001a8f8	; Message Object 199 Arbitration Register
CAN_MOAR2      	.equ	0xf0019058	; Message Object 2 Arbitration Register
CAN_MOAR20     	.equ	0xf0019298	; Message Object 20 Arbitration Register
CAN_MOAR200    	.equ	0xf001a918	; Message Object 200 Arbitration Register
CAN_MOAR201    	.equ	0xf001a938	; Message Object 201 Arbitration Register
CAN_MOAR202    	.equ	0xf001a958	; Message Object 202 Arbitration Register
CAN_MOAR203    	.equ	0xf001a978	; Message Object 203 Arbitration Register
CAN_MOAR204    	.equ	0xf001a998	; Message Object 204 Arbitration Register
CAN_MOAR205    	.equ	0xf001a9b8	; Message Object 205 Arbitration Register
CAN_MOAR206    	.equ	0xf001a9d8	; Message Object 206 Arbitration Register
CAN_MOAR207    	.equ	0xf001a9f8	; Message Object 207 Arbitration Register
CAN_MOAR208    	.equ	0xf001aa18	; Message Object 208 Arbitration Register
CAN_MOAR209    	.equ	0xf001aa38	; Message Object 209 Arbitration Register
CAN_MOAR21     	.equ	0xf00192b8	; Message Object 21 Arbitration Register
CAN_MOAR210    	.equ	0xf001aa58	; Message Object 210 Arbitration Register
CAN_MOAR211    	.equ	0xf001aa78	; Message Object 211 Arbitration Register
CAN_MOAR212    	.equ	0xf001aa98	; Message Object 212 Arbitration Register
CAN_MOAR213    	.equ	0xf001aab8	; Message Object 213 Arbitration Register
CAN_MOAR214    	.equ	0xf001aad8	; Message Object 214 Arbitration Register
CAN_MOAR215    	.equ	0xf001aaf8	; Message Object 215 Arbitration Register
CAN_MOAR216    	.equ	0xf001ab18	; Message Object 216 Arbitration Register
CAN_MOAR217    	.equ	0xf001ab38	; Message Object 217 Arbitration Register
CAN_MOAR218    	.equ	0xf001ab58	; Message Object 218 Arbitration Register
CAN_MOAR219    	.equ	0xf001ab78	; Message Object 219 Arbitration Register
CAN_MOAR22     	.equ	0xf00192d8	; Message Object 22 Arbitration Register
CAN_MOAR220    	.equ	0xf001ab98	; Message Object 220 Arbitration Register
CAN_MOAR221    	.equ	0xf001abb8	; Message Object 221 Arbitration Register
CAN_MOAR222    	.equ	0xf001abd8	; Message Object 222 Arbitration Register
CAN_MOAR223    	.equ	0xf001abf8	; Message Object 223 Arbitration Register
CAN_MOAR224    	.equ	0xf001ac18	; Message Object 224 Arbitration Register
CAN_MOAR225    	.equ	0xf001ac38	; Message Object 225 Arbitration Register
CAN_MOAR226    	.equ	0xf001ac58	; Message Object 226 Arbitration Register
CAN_MOAR227    	.equ	0xf001ac78	; Message Object 227 Arbitration Register
CAN_MOAR228    	.equ	0xf001ac98	; Message Object 228 Arbitration Register
CAN_MOAR229    	.equ	0xf001acb8	; Message Object 229 Arbitration Register
CAN_MOAR23     	.equ	0xf00192f8	; Message Object 23 Arbitration Register
CAN_MOAR230    	.equ	0xf001acd8	; Message Object 230 Arbitration Register
CAN_MOAR231    	.equ	0xf001acf8	; Message Object 231 Arbitration Register
CAN_MOAR232    	.equ	0xf001ad18	; Message Object 232 Arbitration Register
CAN_MOAR233    	.equ	0xf001ad38	; Message Object 233 Arbitration Register
CAN_MOAR234    	.equ	0xf001ad58	; Message Object 234 Arbitration Register
CAN_MOAR235    	.equ	0xf001ad78	; Message Object 235 Arbitration Register
CAN_MOAR236    	.equ	0xf001ad98	; Message Object 236 Arbitration Register
CAN_MOAR237    	.equ	0xf001adb8	; Message Object 237 Arbitration Register
CAN_MOAR238    	.equ	0xf001add8	; Message Object 238 Arbitration Register
CAN_MOAR239    	.equ	0xf001adf8	; Message Object 239 Arbitration Register
CAN_MOAR24     	.equ	0xf0019318	; Message Object 24 Arbitration Register
CAN_MOAR240    	.equ	0xf001ae18	; Message Object 240 Arbitration Register
CAN_MOAR241    	.equ	0xf001ae38	; Message Object 241 Arbitration Register
CAN_MOAR242    	.equ	0xf001ae58	; Message Object 242 Arbitration Register
CAN_MOAR243    	.equ	0xf001ae78	; Message Object 243 Arbitration Register
CAN_MOAR244    	.equ	0xf001ae98	; Message Object 244 Arbitration Register
CAN_MOAR245    	.equ	0xf001aeb8	; Message Object 245 Arbitration Register
CAN_MOAR246    	.equ	0xf001aed8	; Message Object 246 Arbitration Register
CAN_MOAR247    	.equ	0xf001aef8	; Message Object 247 Arbitration Register
CAN_MOAR248    	.equ	0xf001af18	; Message Object 248 Arbitration Register
CAN_MOAR249    	.equ	0xf001af38	; Message Object 249 Arbitration Register
CAN_MOAR25     	.equ	0xf0019338	; Message Object 25 Arbitration Register
CAN_MOAR250    	.equ	0xf001af58	; Message Object 250 Arbitration Register
CAN_MOAR251    	.equ	0xf001af78	; Message Object 251 Arbitration Register
CAN_MOAR252    	.equ	0xf001af98	; Message Object 252 Arbitration Register
CAN_MOAR253    	.equ	0xf001afb8	; Message Object 253 Arbitration Register
CAN_MOAR254    	.equ	0xf001afd8	; Message Object 254 Arbitration Register
CAN_MOAR255    	.equ	0xf001aff8	; Message Object 255 Arbitration Register
CAN_MOAR26     	.equ	0xf0019358	; Message Object 26 Arbitration Register
CAN_MOAR27     	.equ	0xf0019378	; Message Object 27 Arbitration Register
CAN_MOAR28     	.equ	0xf0019398	; Message Object 28 Arbitration Register
CAN_MOAR29     	.equ	0xf00193b8	; Message Object 29 Arbitration Register
CAN_MOAR3      	.equ	0xf0019078	; Message Object 3 Arbitration Register
CAN_MOAR30     	.equ	0xf00193d8	; Message Object 30 Arbitration Register
CAN_MOAR31     	.equ	0xf00193f8	; Message Object 31 Arbitration Register
CAN_MOAR32     	.equ	0xf0019418	; Message Object 32 Arbitration Register
CAN_MOAR33     	.equ	0xf0019438	; Message Object 33 Arbitration Register
CAN_MOAR34     	.equ	0xf0019458	; Message Object 34 Arbitration Register
CAN_MOAR35     	.equ	0xf0019478	; Message Object 35 Arbitration Register
CAN_MOAR36     	.equ	0xf0019498	; Message Object 36 Arbitration Register
CAN_MOAR37     	.equ	0xf00194b8	; Message Object 37 Arbitration Register
CAN_MOAR38     	.equ	0xf00194d8	; Message Object 38 Arbitration Register
CAN_MOAR39     	.equ	0xf00194f8	; Message Object 39 Arbitration Register
CAN_MOAR4      	.equ	0xf0019098	; Message Object 4 Arbitration Register
CAN_MOAR40     	.equ	0xf0019518	; Message Object 40 Arbitration Register
CAN_MOAR41     	.equ	0xf0019538	; Message Object 41 Arbitration Register
CAN_MOAR42     	.equ	0xf0019558	; Message Object 42 Arbitration Register
CAN_MOAR43     	.equ	0xf0019578	; Message Object 43 Arbitration Register
CAN_MOAR44     	.equ	0xf0019598	; Message Object 44 Arbitration Register
CAN_MOAR45     	.equ	0xf00195b8	; Message Object 45 Arbitration Register
CAN_MOAR46     	.equ	0xf00195d8	; Message Object 46 Arbitration Register
CAN_MOAR47     	.equ	0xf00195f8	; Message Object 47 Arbitration Register
CAN_MOAR48     	.equ	0xf0019618	; Message Object 48 Arbitration Register
CAN_MOAR49     	.equ	0xf0019638	; Message Object 49 Arbitration Register
CAN_MOAR5      	.equ	0xf00190b8	; Message Object 5 Arbitration Register
CAN_MOAR50     	.equ	0xf0019658	; Message Object 50 Arbitration Register
CAN_MOAR51     	.equ	0xf0019678	; Message Object 51 Arbitration Register
CAN_MOAR52     	.equ	0xf0019698	; Message Object 52 Arbitration Register
CAN_MOAR53     	.equ	0xf00196b8	; Message Object 53 Arbitration Register
CAN_MOAR54     	.equ	0xf00196d8	; Message Object 54 Arbitration Register
CAN_MOAR55     	.equ	0xf00196f8	; Message Object 55 Arbitration Register
CAN_MOAR56     	.equ	0xf0019718	; Message Object 56 Arbitration Register
CAN_MOAR57     	.equ	0xf0019738	; Message Object 57 Arbitration Register
CAN_MOAR58     	.equ	0xf0019758	; Message Object 58 Arbitration Register
CAN_MOAR59     	.equ	0xf0019778	; Message Object 59 Arbitration Register
CAN_MOAR6      	.equ	0xf00190d8	; Message Object 6 Arbitration Register
CAN_MOAR60     	.equ	0xf0019798	; Message Object 60 Arbitration Register
CAN_MOAR61     	.equ	0xf00197b8	; Message Object 61 Arbitration Register
CAN_MOAR62     	.equ	0xf00197d8	; Message Object 62 Arbitration Register
CAN_MOAR63     	.equ	0xf00197f8	; Message Object 63 Arbitration Register
CAN_MOAR64     	.equ	0xf0019818	; Message Object 64 Arbitration Register
CAN_MOAR65     	.equ	0xf0019838	; Message Object 65 Arbitration Register
CAN_MOAR66     	.equ	0xf0019858	; Message Object 66 Arbitration Register
CAN_MOAR67     	.equ	0xf0019878	; Message Object 67 Arbitration Register
CAN_MOAR68     	.equ	0xf0019898	; Message Object 68 Arbitration Register
CAN_MOAR69     	.equ	0xf00198b8	; Message Object 69 Arbitration Register
CAN_MOAR7      	.equ	0xf00190f8	; Message Object 7 Arbitration Register
CAN_MOAR70     	.equ	0xf00198d8	; Message Object 70 Arbitration Register
CAN_MOAR71     	.equ	0xf00198f8	; Message Object 71 Arbitration Register
CAN_MOAR72     	.equ	0xf0019918	; Message Object 72 Arbitration Register
CAN_MOAR73     	.equ	0xf0019938	; Message Object 73 Arbitration Register
CAN_MOAR74     	.equ	0xf0019958	; Message Object 74 Arbitration Register
CAN_MOAR75     	.equ	0xf0019978	; Message Object 75 Arbitration Register
CAN_MOAR76     	.equ	0xf0019998	; Message Object 76 Arbitration Register
CAN_MOAR77     	.equ	0xf00199b8	; Message Object 77 Arbitration Register
CAN_MOAR78     	.equ	0xf00199d8	; Message Object 78 Arbitration Register
CAN_MOAR79     	.equ	0xf00199f8	; Message Object 79 Arbitration Register
CAN_MOAR8      	.equ	0xf0019118	; Message Object 8 Arbitration Register
CAN_MOAR80     	.equ	0xf0019a18	; Message Object 80 Arbitration Register
CAN_MOAR81     	.equ	0xf0019a38	; Message Object 81 Arbitration Register
CAN_MOAR82     	.equ	0xf0019a58	; Message Object 82 Arbitration Register
CAN_MOAR83     	.equ	0xf0019a78	; Message Object 83 Arbitration Register
CAN_MOAR84     	.equ	0xf0019a98	; Message Object 84 Arbitration Register
CAN_MOAR85     	.equ	0xf0019ab8	; Message Object 85 Arbitration Register
CAN_MOAR86     	.equ	0xf0019ad8	; Message Object 86 Arbitration Register
CAN_MOAR87     	.equ	0xf0019af8	; Message Object 87 Arbitration Register
CAN_MOAR88     	.equ	0xf0019b18	; Message Object 88 Arbitration Register
CAN_MOAR89     	.equ	0xf0019b38	; Message Object 89 Arbitration Register
CAN_MOAR9      	.equ	0xf0019138	; Message Object 9 Arbitration Register
CAN_MOAR90     	.equ	0xf0019b58	; Message Object 90 Arbitration Register
CAN_MOAR91     	.equ	0xf0019b78	; Message Object 91 Arbitration Register
CAN_MOAR92     	.equ	0xf0019b98	; Message Object 92 Arbitration Register
CAN_MOAR93     	.equ	0xf0019bb8	; Message Object 93 Arbitration Register
CAN_MOAR94     	.equ	0xf0019bd8	; Message Object 94 Arbitration Register
CAN_MOAR95     	.equ	0xf0019bf8	; Message Object 95 Arbitration Register
CAN_MOAR96     	.equ	0xf0019c18	; Message Object 96 Arbitration Register
CAN_MOAR97     	.equ	0xf0019c38	; Message Object 97 Arbitration Register
CAN_MOAR98     	.equ	0xf0019c58	; Message Object 98 Arbitration Register
CAN_MOAR99     	.equ	0xf0019c78	; Message Object 99 Arbitration Register
CAN_MOCTR0     	.equ	0xf001901c	; Message Object 0 Control Register
CAN_MOCTR1     	.equ	0xf001903c	; Message Object 1 Control Register
CAN_MOCTR10    	.equ	0xf001915c	; Message Object 10 Control Register
CAN_MOCTR100   	.equ	0xf0019c9c	; Message Object 100 Control Register
CAN_MOCTR101   	.equ	0xf0019cbc	; Message Object 101 Control Register
CAN_MOCTR102   	.equ	0xf0019cdc	; Message Object 102 Control Register
CAN_MOCTR103   	.equ	0xf0019cfc	; Message Object 103 Control Register
CAN_MOCTR104   	.equ	0xf0019d1c	; Message Object 104 Control Register
CAN_MOCTR105   	.equ	0xf0019d3c	; Message Object 105 Control Register
CAN_MOCTR106   	.equ	0xf0019d5c	; Message Object 106 Control Register
CAN_MOCTR107   	.equ	0xf0019d7c	; Message Object 107 Control Register
CAN_MOCTR108   	.equ	0xf0019d9c	; Message Object 108 Control Register
CAN_MOCTR109   	.equ	0xf0019dbc	; Message Object 109 Control Register
CAN_MOCTR11    	.equ	0xf001917c	; Message Object 11 Control Register
CAN_MOCTR110   	.equ	0xf0019ddc	; Message Object 110 Control Register
CAN_MOCTR111   	.equ	0xf0019dfc	; Message Object 111 Control Register
CAN_MOCTR112   	.equ	0xf0019e1c	; Message Object 112 Control Register
CAN_MOCTR113   	.equ	0xf0019e3c	; Message Object 113 Control Register
CAN_MOCTR114   	.equ	0xf0019e5c	; Message Object 114 Control Register
CAN_MOCTR115   	.equ	0xf0019e7c	; Message Object 115 Control Register
CAN_MOCTR116   	.equ	0xf0019e9c	; Message Object 116 Control Register
CAN_MOCTR117   	.equ	0xf0019ebc	; Message Object 117 Control Register
CAN_MOCTR118   	.equ	0xf0019edc	; Message Object 118 Control Register
CAN_MOCTR119   	.equ	0xf0019efc	; Message Object 119 Control Register
CAN_MOCTR12    	.equ	0xf001919c	; Message Object 12 Control Register
CAN_MOCTR120   	.equ	0xf0019f1c	; Message Object 120 Control Register
CAN_MOCTR121   	.equ	0xf0019f3c	; Message Object 121 Control Register
CAN_MOCTR122   	.equ	0xf0019f5c	; Message Object 122 Control Register
CAN_MOCTR123   	.equ	0xf0019f7c	; Message Object 123 Control Register
CAN_MOCTR124   	.equ	0xf0019f9c	; Message Object 124 Control Register
CAN_MOCTR125   	.equ	0xf0019fbc	; Message Object 125 Control Register
CAN_MOCTR126   	.equ	0xf0019fdc	; Message Object 126 Control Register
CAN_MOCTR127   	.equ	0xf0019ffc	; Message Object 127 Control Register
CAN_MOCTR128   	.equ	0xf001a01c	; Message Object 128 Control Register
CAN_MOCTR129   	.equ	0xf001a03c	; Message Object 129 Control Register
CAN_MOCTR13    	.equ	0xf00191bc	; Message Object 13 Control Register
CAN_MOCTR130   	.equ	0xf001a05c	; Message Object 130 Control Register
CAN_MOCTR131   	.equ	0xf001a07c	; Message Object 131 Control Register
CAN_MOCTR132   	.equ	0xf001a09c	; Message Object 132 Control Register
CAN_MOCTR133   	.equ	0xf001a0bc	; Message Object 133 Control Register
CAN_MOCTR134   	.equ	0xf001a0dc	; Message Object 134 Control Register
CAN_MOCTR135   	.equ	0xf001a0fc	; Message Object 135 Control Register
CAN_MOCTR136   	.equ	0xf001a11c	; Message Object 136 Control Register
CAN_MOCTR137   	.equ	0xf001a13c	; Message Object 137 Control Register
CAN_MOCTR138   	.equ	0xf001a15c	; Message Object 138 Control Register
CAN_MOCTR139   	.equ	0xf001a17c	; Message Object 139 Control Register
CAN_MOCTR14    	.equ	0xf00191dc	; Message Object 14 Control Register
CAN_MOCTR140   	.equ	0xf001a19c	; Message Object 140 Control Register
CAN_MOCTR141   	.equ	0xf001a1bc	; Message Object 141 Control Register
CAN_MOCTR142   	.equ	0xf001a1dc	; Message Object 142 Control Register
CAN_MOCTR143   	.equ	0xf001a1fc	; Message Object 143 Control Register
CAN_MOCTR144   	.equ	0xf001a21c	; Message Object 144 Control Register
CAN_MOCTR145   	.equ	0xf001a23c	; Message Object 145 Control Register
CAN_MOCTR146   	.equ	0xf001a25c	; Message Object 146 Control Register
CAN_MOCTR147   	.equ	0xf001a27c	; Message Object 147 Control Register
CAN_MOCTR148   	.equ	0xf001a29c	; Message Object 148 Control Register
CAN_MOCTR149   	.equ	0xf001a2bc	; Message Object 149 Control Register
CAN_MOCTR15    	.equ	0xf00191fc	; Message Object 15 Control Register
CAN_MOCTR150   	.equ	0xf001a2dc	; Message Object 150 Control Register
CAN_MOCTR151   	.equ	0xf001a2fc	; Message Object 151 Control Register
CAN_MOCTR152   	.equ	0xf001a31c	; Message Object 152 Control Register
CAN_MOCTR153   	.equ	0xf001a33c	; Message Object 153 Control Register
CAN_MOCTR154   	.equ	0xf001a35c	; Message Object 154 Control Register
CAN_MOCTR155   	.equ	0xf001a37c	; Message Object 155 Control Register
CAN_MOCTR156   	.equ	0xf001a39c	; Message Object 156 Control Register
CAN_MOCTR157   	.equ	0xf001a3bc	; Message Object 157 Control Register
CAN_MOCTR158   	.equ	0xf001a3dc	; Message Object 158 Control Register
CAN_MOCTR159   	.equ	0xf001a3fc	; Message Object 159 Control Register
CAN_MOCTR16    	.equ	0xf001921c	; Message Object 16 Control Register
CAN_MOCTR160   	.equ	0xf001a41c	; Message Object 160 Control Register
CAN_MOCTR161   	.equ	0xf001a43c	; Message Object 161 Control Register
CAN_MOCTR162   	.equ	0xf001a45c	; Message Object 162 Control Register
CAN_MOCTR163   	.equ	0xf001a47c	; Message Object 163 Control Register
CAN_MOCTR164   	.equ	0xf001a49c	; Message Object 164 Control Register
CAN_MOCTR165   	.equ	0xf001a4bc	; Message Object 165 Control Register
CAN_MOCTR166   	.equ	0xf001a4dc	; Message Object 166 Control Register
CAN_MOCTR167   	.equ	0xf001a4fc	; Message Object 167 Control Register
CAN_MOCTR168   	.equ	0xf001a51c	; Message Object 168 Control Register
CAN_MOCTR169   	.equ	0xf001a53c	; Message Object 169 Control Register
CAN_MOCTR17    	.equ	0xf001923c	; Message Object 17 Control Register
CAN_MOCTR170   	.equ	0xf001a55c	; Message Object 170 Control Register
CAN_MOCTR171   	.equ	0xf001a57c	; Message Object 171 Control Register
CAN_MOCTR172   	.equ	0xf001a59c	; Message Object 172 Control Register
CAN_MOCTR173   	.equ	0xf001a5bc	; Message Object 173 Control Register
CAN_MOCTR174   	.equ	0xf001a5dc	; Message Object 174 Control Register
CAN_MOCTR175   	.equ	0xf001a5fc	; Message Object 175 Control Register
CAN_MOCTR176   	.equ	0xf001a61c	; Message Object 176 Control Register
CAN_MOCTR177   	.equ	0xf001a63c	; Message Object 177 Control Register
CAN_MOCTR178   	.equ	0xf001a65c	; Message Object 178 Control Register
CAN_MOCTR179   	.equ	0xf001a67c	; Message Object 179 Control Register
CAN_MOCTR18    	.equ	0xf001925c	; Message Object 18 Control Register
CAN_MOCTR180   	.equ	0xf001a69c	; Message Object 180 Control Register
CAN_MOCTR181   	.equ	0xf001a6bc	; Message Object 181 Control Register
CAN_MOCTR182   	.equ	0xf001a6dc	; Message Object 182 Control Register
CAN_MOCTR183   	.equ	0xf001a6fc	; Message Object 183 Control Register
CAN_MOCTR184   	.equ	0xf001a71c	; Message Object 184 Control Register
CAN_MOCTR185   	.equ	0xf001a73c	; Message Object 185 Control Register
CAN_MOCTR186   	.equ	0xf001a75c	; Message Object 186 Control Register
CAN_MOCTR187   	.equ	0xf001a77c	; Message Object 187 Control Register
CAN_MOCTR188   	.equ	0xf001a79c	; Message Object 188 Control Register
CAN_MOCTR189   	.equ	0xf001a7bc	; Message Object 189 Control Register
CAN_MOCTR19    	.equ	0xf001927c	; Message Object 19 Control Register
CAN_MOCTR190   	.equ	0xf001a7dc	; Message Object 190 Control Register
CAN_MOCTR191   	.equ	0xf001a7fc	; Message Object 191 Control Register
CAN_MOCTR192   	.equ	0xf001a81c	; Message Object 192 Control Register
CAN_MOCTR193   	.equ	0xf001a83c	; Message Object 193 Control Register
CAN_MOCTR194   	.equ	0xf001a85c	; Message Object 194 Control Register
CAN_MOCTR195   	.equ	0xf001a87c	; Message Object 195 Control Register
CAN_MOCTR196   	.equ	0xf001a89c	; Message Object 196 Control Register
CAN_MOCTR197   	.equ	0xf001a8bc	; Message Object 197 Control Register
CAN_MOCTR198   	.equ	0xf001a8dc	; Message Object 198 Control Register
CAN_MOCTR199   	.equ	0xf001a8fc	; Message Object 199 Control Register
CAN_MOCTR2     	.equ	0xf001905c	; Message Object 2 Control Register
CAN_MOCTR20    	.equ	0xf001929c	; Message Object 20 Control Register
CAN_MOCTR200   	.equ	0xf001a91c	; Message Object 200 Control Register
CAN_MOCTR201   	.equ	0xf001a93c	; Message Object 201 Control Register
CAN_MOCTR202   	.equ	0xf001a95c	; Message Object 202 Control Register
CAN_MOCTR203   	.equ	0xf001a97c	; Message Object 203 Control Register
CAN_MOCTR204   	.equ	0xf001a99c	; Message Object 204 Control Register
CAN_MOCTR205   	.equ	0xf001a9bc	; Message Object 205 Control Register
CAN_MOCTR206   	.equ	0xf001a9dc	; Message Object 206 Control Register
CAN_MOCTR207   	.equ	0xf001a9fc	; Message Object 207 Control Register
CAN_MOCTR208   	.equ	0xf001aa1c	; Message Object 208 Control Register
CAN_MOCTR209   	.equ	0xf001aa3c	; Message Object 209 Control Register
CAN_MOCTR21    	.equ	0xf00192bc	; Message Object 21 Control Register
CAN_MOCTR210   	.equ	0xf001aa5c	; Message Object 210 Control Register
CAN_MOCTR211   	.equ	0xf001aa7c	; Message Object 211 Control Register
CAN_MOCTR212   	.equ	0xf001aa9c	; Message Object 212 Control Register
CAN_MOCTR213   	.equ	0xf001aabc	; Message Object 213 Control Register
CAN_MOCTR214   	.equ	0xf001aadc	; Message Object 214 Control Register
CAN_MOCTR215   	.equ	0xf001aafc	; Message Object 215 Control Register
CAN_MOCTR216   	.equ	0xf001ab1c	; Message Object 216 Control Register
CAN_MOCTR217   	.equ	0xf001ab3c	; Message Object 217 Control Register
CAN_MOCTR218   	.equ	0xf001ab5c	; Message Object 218 Control Register
CAN_MOCTR219   	.equ	0xf001ab7c	; Message Object 219 Control Register
CAN_MOCTR22    	.equ	0xf00192dc	; Message Object 22 Control Register
CAN_MOCTR220   	.equ	0xf001ab9c	; Message Object 220 Control Register
CAN_MOCTR221   	.equ	0xf001abbc	; Message Object 221 Control Register
CAN_MOCTR222   	.equ	0xf001abdc	; Message Object 222 Control Register
CAN_MOCTR223   	.equ	0xf001abfc	; Message Object 223 Control Register
CAN_MOCTR224   	.equ	0xf001ac1c	; Message Object 224 Control Register
CAN_MOCTR225   	.equ	0xf001ac3c	; Message Object 225 Control Register
CAN_MOCTR226   	.equ	0xf001ac5c	; Message Object 226 Control Register
CAN_MOCTR227   	.equ	0xf001ac7c	; Message Object 227 Control Register
CAN_MOCTR228   	.equ	0xf001ac9c	; Message Object 228 Control Register
CAN_MOCTR229   	.equ	0xf001acbc	; Message Object 229 Control Register
CAN_MOCTR23    	.equ	0xf00192fc	; Message Object 23 Control Register
CAN_MOCTR230   	.equ	0xf001acdc	; Message Object 230 Control Register
CAN_MOCTR231   	.equ	0xf001acfc	; Message Object 231 Control Register
CAN_MOCTR232   	.equ	0xf001ad1c	; Message Object 232 Control Register
CAN_MOCTR233   	.equ	0xf001ad3c	; Message Object 233 Control Register
CAN_MOCTR234   	.equ	0xf001ad5c	; Message Object 234 Control Register
CAN_MOCTR235   	.equ	0xf001ad7c	; Message Object 235 Control Register
CAN_MOCTR236   	.equ	0xf001ad9c	; Message Object 236 Control Register
CAN_MOCTR237   	.equ	0xf001adbc	; Message Object 237 Control Register
CAN_MOCTR238   	.equ	0xf001addc	; Message Object 238 Control Register
CAN_MOCTR239   	.equ	0xf001adfc	; Message Object 239 Control Register
CAN_MOCTR24    	.equ	0xf001931c	; Message Object 24 Control Register
CAN_MOCTR240   	.equ	0xf001ae1c	; Message Object 240 Control Register
CAN_MOCTR241   	.equ	0xf001ae3c	; Message Object 241 Control Register
CAN_MOCTR242   	.equ	0xf001ae5c	; Message Object 242 Control Register
CAN_MOCTR243   	.equ	0xf001ae7c	; Message Object 243 Control Register
CAN_MOCTR244   	.equ	0xf001ae9c	; Message Object 244 Control Register
CAN_MOCTR245   	.equ	0xf001aebc	; Message Object 245 Control Register
CAN_MOCTR246   	.equ	0xf001aedc	; Message Object 246 Control Register
CAN_MOCTR247   	.equ	0xf001aefc	; Message Object 247 Control Register
CAN_MOCTR248   	.equ	0xf001af1c	; Message Object 248 Control Register
CAN_MOCTR249   	.equ	0xf001af3c	; Message Object 249 Control Register
CAN_MOCTR25    	.equ	0xf001933c	; Message Object 25 Control Register
CAN_MOCTR250   	.equ	0xf001af5c	; Message Object 250 Control Register
CAN_MOCTR251   	.equ	0xf001af7c	; Message Object 251 Control Register
CAN_MOCTR252   	.equ	0xf001af9c	; Message Object 252 Control Register
CAN_MOCTR253   	.equ	0xf001afbc	; Message Object 253 Control Register
CAN_MOCTR254   	.equ	0xf001afdc	; Message Object 254 Control Register
CAN_MOCTR255   	.equ	0xf001affc	; Message Object 255 Control Register
CAN_MOCTR26    	.equ	0xf001935c	; Message Object 26 Control Register
CAN_MOCTR27    	.equ	0xf001937c	; Message Object 27 Control Register
CAN_MOCTR28    	.equ	0xf001939c	; Message Object 28 Control Register
CAN_MOCTR29    	.equ	0xf00193bc	; Message Object 29 Control Register
CAN_MOCTR3     	.equ	0xf001907c	; Message Object 3 Control Register
CAN_MOCTR30    	.equ	0xf00193dc	; Message Object 30 Control Register
CAN_MOCTR31    	.equ	0xf00193fc	; Message Object 31 Control Register
CAN_MOCTR32    	.equ	0xf001941c	; Message Object 32 Control Register
CAN_MOCTR33    	.equ	0xf001943c	; Message Object 33 Control Register
CAN_MOCTR34    	.equ	0xf001945c	; Message Object 34 Control Register
CAN_MOCTR35    	.equ	0xf001947c	; Message Object 35 Control Register
CAN_MOCTR36    	.equ	0xf001949c	; Message Object 36 Control Register
CAN_MOCTR37    	.equ	0xf00194bc	; Message Object 37 Control Register
CAN_MOCTR38    	.equ	0xf00194dc	; Message Object 38 Control Register
CAN_MOCTR39    	.equ	0xf00194fc	; Message Object 39 Control Register
CAN_MOCTR4     	.equ	0xf001909c	; Message Object 4 Control Register
CAN_MOCTR40    	.equ	0xf001951c	; Message Object 40 Control Register
CAN_MOCTR41    	.equ	0xf001953c	; Message Object 41 Control Register
CAN_MOCTR42    	.equ	0xf001955c	; Message Object 42 Control Register
CAN_MOCTR43    	.equ	0xf001957c	; Message Object 43 Control Register
CAN_MOCTR44    	.equ	0xf001959c	; Message Object 44 Control Register
CAN_MOCTR45    	.equ	0xf00195bc	; Message Object 45 Control Register
CAN_MOCTR46    	.equ	0xf00195dc	; Message Object 46 Control Register
CAN_MOCTR47    	.equ	0xf00195fc	; Message Object 47 Control Register
CAN_MOCTR48    	.equ	0xf001961c	; Message Object 48 Control Register
CAN_MOCTR49    	.equ	0xf001963c	; Message Object 49 Control Register
CAN_MOCTR5     	.equ	0xf00190bc	; Message Object 5 Control Register
CAN_MOCTR50    	.equ	0xf001965c	; Message Object 50 Control Register
CAN_MOCTR51    	.equ	0xf001967c	; Message Object 51 Control Register
CAN_MOCTR52    	.equ	0xf001969c	; Message Object 52 Control Register
CAN_MOCTR53    	.equ	0xf00196bc	; Message Object 53 Control Register
CAN_MOCTR54    	.equ	0xf00196dc	; Message Object 54 Control Register
CAN_MOCTR55    	.equ	0xf00196fc	; Message Object 55 Control Register
CAN_MOCTR56    	.equ	0xf001971c	; Message Object 56 Control Register
CAN_MOCTR57    	.equ	0xf001973c	; Message Object 57 Control Register
CAN_MOCTR58    	.equ	0xf001975c	; Message Object 58 Control Register
CAN_MOCTR59    	.equ	0xf001977c	; Message Object 59 Control Register
CAN_MOCTR6     	.equ	0xf00190dc	; Message Object 6 Control Register
CAN_MOCTR60    	.equ	0xf001979c	; Message Object 60 Control Register
CAN_MOCTR61    	.equ	0xf00197bc	; Message Object 61 Control Register
CAN_MOCTR62    	.equ	0xf00197dc	; Message Object 62 Control Register
CAN_MOCTR63    	.equ	0xf00197fc	; Message Object 63 Control Register
CAN_MOCTR64    	.equ	0xf001981c	; Message Object 64 Control Register
CAN_MOCTR65    	.equ	0xf001983c	; Message Object 65 Control Register
CAN_MOCTR66    	.equ	0xf001985c	; Message Object 66 Control Register
CAN_MOCTR67    	.equ	0xf001987c	; Message Object 67 Control Register
CAN_MOCTR68    	.equ	0xf001989c	; Message Object 68 Control Register
CAN_MOCTR69    	.equ	0xf00198bc	; Message Object 69 Control Register
CAN_MOCTR7     	.equ	0xf00190fc	; Message Object 7 Control Register
CAN_MOCTR70    	.equ	0xf00198dc	; Message Object 70 Control Register
CAN_MOCTR71    	.equ	0xf00198fc	; Message Object 71 Control Register
CAN_MOCTR72    	.equ	0xf001991c	; Message Object 72 Control Register
CAN_MOCTR73    	.equ	0xf001993c	; Message Object 73 Control Register
CAN_MOCTR74    	.equ	0xf001995c	; Message Object 74 Control Register
CAN_MOCTR75    	.equ	0xf001997c	; Message Object 75 Control Register
CAN_MOCTR76    	.equ	0xf001999c	; Message Object 76 Control Register
CAN_MOCTR77    	.equ	0xf00199bc	; Message Object 77 Control Register
CAN_MOCTR78    	.equ	0xf00199dc	; Message Object 78 Control Register
CAN_MOCTR79    	.equ	0xf00199fc	; Message Object 79 Control Register
CAN_MOCTR8     	.equ	0xf001911c	; Message Object 8 Control Register
CAN_MOCTR80    	.equ	0xf0019a1c	; Message Object 80 Control Register
CAN_MOCTR81    	.equ	0xf0019a3c	; Message Object 81 Control Register
CAN_MOCTR82    	.equ	0xf0019a5c	; Message Object 82 Control Register
CAN_MOCTR83    	.equ	0xf0019a7c	; Message Object 83 Control Register
CAN_MOCTR84    	.equ	0xf0019a9c	; Message Object 84 Control Register
CAN_MOCTR85    	.equ	0xf0019abc	; Message Object 85 Control Register
CAN_MOCTR86    	.equ	0xf0019adc	; Message Object 86 Control Register
CAN_MOCTR87    	.equ	0xf0019afc	; Message Object 87 Control Register
CAN_MOCTR88    	.equ	0xf0019b1c	; Message Object 88 Control Register
CAN_MOCTR89    	.equ	0xf0019b3c	; Message Object 89 Control Register
CAN_MOCTR9     	.equ	0xf001913c	; Message Object 9 Control Register
CAN_MOCTR90    	.equ	0xf0019b5c	; Message Object 90 Control Register
CAN_MOCTR91    	.equ	0xf0019b7c	; Message Object 91 Control Register
CAN_MOCTR92    	.equ	0xf0019b9c	; Message Object 92 Control Register
CAN_MOCTR93    	.equ	0xf0019bbc	; Message Object 93 Control Register
CAN_MOCTR94    	.equ	0xf0019bdc	; Message Object 94 Control Register
CAN_MOCTR95    	.equ	0xf0019bfc	; Message Object 95 Control Register
CAN_MOCTR96    	.equ	0xf0019c1c	; Message Object 96 Control Register
CAN_MOCTR97    	.equ	0xf0019c3c	; Message Object 97 Control Register
CAN_MOCTR98    	.equ	0xf0019c5c	; Message Object 98 Control Register
CAN_MOCTR99    	.equ	0xf0019c7c	; Message Object 99 Control Register
CAN_MODATAH0   	.equ	0xf0019014	; Message Object 0 Data Register High
CAN_MODATAH1   	.equ	0xf0019034	; Message Object 1 Data Register High
CAN_MODATAH10  	.equ	0xf0019154	; Message Object 10 Data Register High
CAN_MODATAH100 	.equ	0xf0019c94	; Message Object 100 Data Register High
CAN_MODATAH101 	.equ	0xf0019cb4	; Message Object 101 Data Register High
CAN_MODATAH102 	.equ	0xf0019cd4	; Message Object 102 Data Register High
CAN_MODATAH103 	.equ	0xf0019cf4	; Message Object 103 Data Register High
CAN_MODATAH104 	.equ	0xf0019d14	; Message Object 104 Data Register High
CAN_MODATAH105 	.equ	0xf0019d34	; Message Object 105 Data Register High
CAN_MODATAH106 	.equ	0xf0019d54	; Message Object 106 Data Register High
CAN_MODATAH107 	.equ	0xf0019d74	; Message Object 107 Data Register High
CAN_MODATAH108 	.equ	0xf0019d94	; Message Object 108 Data Register High
CAN_MODATAH109 	.equ	0xf0019db4	; Message Object 109 Data Register High
CAN_MODATAH11  	.equ	0xf0019174	; Message Object 11 Data Register High
CAN_MODATAH110 	.equ	0xf0019dd4	; Message Object 110 Data Register High
CAN_MODATAH111 	.equ	0xf0019df4	; Message Object 111 Data Register High
CAN_MODATAH112 	.equ	0xf0019e14	; Message Object 112 Data Register High
CAN_MODATAH113 	.equ	0xf0019e34	; Message Object 113 Data Register High
CAN_MODATAH114 	.equ	0xf0019e54	; Message Object 114 Data Register High
CAN_MODATAH115 	.equ	0xf0019e74	; Message Object 115 Data Register High
CAN_MODATAH116 	.equ	0xf0019e94	; Message Object 116 Data Register High
CAN_MODATAH117 	.equ	0xf0019eb4	; Message Object 117 Data Register High
CAN_MODATAH118 	.equ	0xf0019ed4	; Message Object 118 Data Register High
CAN_MODATAH119 	.equ	0xf0019ef4	; Message Object 119 Data Register High
CAN_MODATAH12  	.equ	0xf0019194	; Message Object 12 Data Register High
CAN_MODATAH120 	.equ	0xf0019f14	; Message Object 120 Data Register High
CAN_MODATAH121 	.equ	0xf0019f34	; Message Object 121 Data Register High
CAN_MODATAH122 	.equ	0xf0019f54	; Message Object 122 Data Register High
CAN_MODATAH123 	.equ	0xf0019f74	; Message Object 123 Data Register High
CAN_MODATAH124 	.equ	0xf0019f94	; Message Object 124 Data Register High
CAN_MODATAH125 	.equ	0xf0019fb4	; Message Object 125 Data Register High
CAN_MODATAH126 	.equ	0xf0019fd4	; Message Object 126 Data Register High
CAN_MODATAH127 	.equ	0xf0019ff4	; Message Object 127 Data Register High
CAN_MODATAH128 	.equ	0xf001a014	; Message Object 128 Data Register High
CAN_MODATAH129 	.equ	0xf001a034	; Message Object 129 Data Register High
CAN_MODATAH13  	.equ	0xf00191b4	; Message Object 13 Data Register High
CAN_MODATAH130 	.equ	0xf001a054	; Message Object 130 Data Register High
CAN_MODATAH131 	.equ	0xf001a074	; Message Object 131 Data Register High
CAN_MODATAH132 	.equ	0xf001a094	; Message Object 132 Data Register High
CAN_MODATAH133 	.equ	0xf001a0b4	; Message Object 133 Data Register High
CAN_MODATAH134 	.equ	0xf001a0d4	; Message Object 134 Data Register High
CAN_MODATAH135 	.equ	0xf001a0f4	; Message Object 135 Data Register High
CAN_MODATAH136 	.equ	0xf001a114	; Message Object 136 Data Register High
CAN_MODATAH137 	.equ	0xf001a134	; Message Object 137 Data Register High
CAN_MODATAH138 	.equ	0xf001a154	; Message Object 138 Data Register High
CAN_MODATAH139 	.equ	0xf001a174	; Message Object 139 Data Register High
CAN_MODATAH14  	.equ	0xf00191d4	; Message Object 14 Data Register High
CAN_MODATAH140 	.equ	0xf001a194	; Message Object 140 Data Register High
CAN_MODATAH141 	.equ	0xf001a1b4	; Message Object 141 Data Register High
CAN_MODATAH142 	.equ	0xf001a1d4	; Message Object 142 Data Register High
CAN_MODATAH143 	.equ	0xf001a1f4	; Message Object 143 Data Register High
CAN_MODATAH144 	.equ	0xf001a214	; Message Object 144 Data Register High
CAN_MODATAH145 	.equ	0xf001a234	; Message Object 145 Data Register High
CAN_MODATAH146 	.equ	0xf001a254	; Message Object 146 Data Register High
CAN_MODATAH147 	.equ	0xf001a274	; Message Object 147 Data Register High
CAN_MODATAH148 	.equ	0xf001a294	; Message Object 148 Data Register High
CAN_MODATAH149 	.equ	0xf001a2b4	; Message Object 149 Data Register High
CAN_MODATAH15  	.equ	0xf00191f4	; Message Object 15 Data Register High
CAN_MODATAH150 	.equ	0xf001a2d4	; Message Object 150 Data Register High
CAN_MODATAH151 	.equ	0xf001a2f4	; Message Object 151 Data Register High
CAN_MODATAH152 	.equ	0xf001a314	; Message Object 152 Data Register High
CAN_MODATAH153 	.equ	0xf001a334	; Message Object 153 Data Register High
CAN_MODATAH154 	.equ	0xf001a354	; Message Object 154 Data Register High
CAN_MODATAH155 	.equ	0xf001a374	; Message Object 155 Data Register High
CAN_MODATAH156 	.equ	0xf001a394	; Message Object 156 Data Register High
CAN_MODATAH157 	.equ	0xf001a3b4	; Message Object 157 Data Register High
CAN_MODATAH158 	.equ	0xf001a3d4	; Message Object 158 Data Register High
CAN_MODATAH159 	.equ	0xf001a3f4	; Message Object 159 Data Register High
CAN_MODATAH16  	.equ	0xf0019214	; Message Object 16 Data Register High
CAN_MODATAH160 	.equ	0xf001a414	; Message Object 160 Data Register High
CAN_MODATAH161 	.equ	0xf001a434	; Message Object 161 Data Register High
CAN_MODATAH162 	.equ	0xf001a454	; Message Object 162 Data Register High
CAN_MODATAH163 	.equ	0xf001a474	; Message Object 163 Data Register High
CAN_MODATAH164 	.equ	0xf001a494	; Message Object 164 Data Register High
CAN_MODATAH165 	.equ	0xf001a4b4	; Message Object 165 Data Register High
CAN_MODATAH166 	.equ	0xf001a4d4	; Message Object 166 Data Register High
CAN_MODATAH167 	.equ	0xf001a4f4	; Message Object 167 Data Register High
CAN_MODATAH168 	.equ	0xf001a514	; Message Object 168 Data Register High
CAN_MODATAH169 	.equ	0xf001a534	; Message Object 169 Data Register High
CAN_MODATAH17  	.equ	0xf0019234	; Message Object 17 Data Register High
CAN_MODATAH170 	.equ	0xf001a554	; Message Object 170 Data Register High
CAN_MODATAH171 	.equ	0xf001a574	; Message Object 171 Data Register High
CAN_MODATAH172 	.equ	0xf001a594	; Message Object 172 Data Register High
CAN_MODATAH173 	.equ	0xf001a5b4	; Message Object 173 Data Register High
CAN_MODATAH174 	.equ	0xf001a5d4	; Message Object 174 Data Register High
CAN_MODATAH175 	.equ	0xf001a5f4	; Message Object 175 Data Register High
CAN_MODATAH176 	.equ	0xf001a614	; Message Object 176 Data Register High
CAN_MODATAH177 	.equ	0xf001a634	; Message Object 177 Data Register High
CAN_MODATAH178 	.equ	0xf001a654	; Message Object 178 Data Register High
CAN_MODATAH179 	.equ	0xf001a674	; Message Object 179 Data Register High
CAN_MODATAH18  	.equ	0xf0019254	; Message Object 18 Data Register High
CAN_MODATAH180 	.equ	0xf001a694	; Message Object 180 Data Register High
CAN_MODATAH181 	.equ	0xf001a6b4	; Message Object 181 Data Register High
CAN_MODATAH182 	.equ	0xf001a6d4	; Message Object 182 Data Register High
CAN_MODATAH183 	.equ	0xf001a6f4	; Message Object 183 Data Register High
CAN_MODATAH184 	.equ	0xf001a714	; Message Object 184 Data Register High
CAN_MODATAH185 	.equ	0xf001a734	; Message Object 185 Data Register High
CAN_MODATAH186 	.equ	0xf001a754	; Message Object 186 Data Register High
CAN_MODATAH187 	.equ	0xf001a774	; Message Object 187 Data Register High
CAN_MODATAH188 	.equ	0xf001a794	; Message Object 188 Data Register High
CAN_MODATAH189 	.equ	0xf001a7b4	; Message Object 189 Data Register High
CAN_MODATAH19  	.equ	0xf0019274	; Message Object 19 Data Register High
CAN_MODATAH190 	.equ	0xf001a7d4	; Message Object 190 Data Register High
CAN_MODATAH191 	.equ	0xf001a7f4	; Message Object 191 Data Register High
CAN_MODATAH192 	.equ	0xf001a814	; Message Object 192 Data Register High
CAN_MODATAH193 	.equ	0xf001a834	; Message Object 193 Data Register High
CAN_MODATAH194 	.equ	0xf001a854	; Message Object 194 Data Register High
CAN_MODATAH195 	.equ	0xf001a874	; Message Object 195 Data Register High
CAN_MODATAH196 	.equ	0xf001a894	; Message Object 196 Data Register High
CAN_MODATAH197 	.equ	0xf001a8b4	; Message Object 197 Data Register High
CAN_MODATAH198 	.equ	0xf001a8d4	; Message Object 198 Data Register High
CAN_MODATAH199 	.equ	0xf001a8f4	; Message Object 199 Data Register High
CAN_MODATAH2   	.equ	0xf0019054	; Message Object 2 Data Register High
CAN_MODATAH20  	.equ	0xf0019294	; Message Object 20 Data Register High
CAN_MODATAH200 	.equ	0xf001a914	; Message Object 200 Data Register High
CAN_MODATAH201 	.equ	0xf001a934	; Message Object 201 Data Register High
CAN_MODATAH202 	.equ	0xf001a954	; Message Object 202 Data Register High
CAN_MODATAH203 	.equ	0xf001a974	; Message Object 203 Data Register High
CAN_MODATAH204 	.equ	0xf001a994	; Message Object 204 Data Register High
CAN_MODATAH205 	.equ	0xf001a9b4	; Message Object 205 Data Register High
CAN_MODATAH206 	.equ	0xf001a9d4	; Message Object 206 Data Register High
CAN_MODATAH207 	.equ	0xf001a9f4	; Message Object 207 Data Register High
CAN_MODATAH208 	.equ	0xf001aa14	; Message Object 208 Data Register High
CAN_MODATAH209 	.equ	0xf001aa34	; Message Object 209 Data Register High
CAN_MODATAH21  	.equ	0xf00192b4	; Message Object 21 Data Register High
CAN_MODATAH210 	.equ	0xf001aa54	; Message Object 210 Data Register High
CAN_MODATAH211 	.equ	0xf001aa74	; Message Object 211 Data Register High
CAN_MODATAH212 	.equ	0xf001aa94	; Message Object 212 Data Register High
CAN_MODATAH213 	.equ	0xf001aab4	; Message Object 213 Data Register High
CAN_MODATAH214 	.equ	0xf001aad4	; Message Object 214 Data Register High
CAN_MODATAH215 	.equ	0xf001aaf4	; Message Object 215 Data Register High
CAN_MODATAH216 	.equ	0xf001ab14	; Message Object 216 Data Register High
CAN_MODATAH217 	.equ	0xf001ab34	; Message Object 217 Data Register High
CAN_MODATAH218 	.equ	0xf001ab54	; Message Object 218 Data Register High
CAN_MODATAH219 	.equ	0xf001ab74	; Message Object 219 Data Register High
CAN_MODATAH22  	.equ	0xf00192d4	; Message Object 22 Data Register High
CAN_MODATAH220 	.equ	0xf001ab94	; Message Object 220 Data Register High
CAN_MODATAH221 	.equ	0xf001abb4	; Message Object 221 Data Register High
CAN_MODATAH222 	.equ	0xf001abd4	; Message Object 222 Data Register High
CAN_MODATAH223 	.equ	0xf001abf4	; Message Object 223 Data Register High
CAN_MODATAH224 	.equ	0xf001ac14	; Message Object 224 Data Register High
CAN_MODATAH225 	.equ	0xf001ac34	; Message Object 225 Data Register High
CAN_MODATAH226 	.equ	0xf001ac54	; Message Object 226 Data Register High
CAN_MODATAH227 	.equ	0xf001ac74	; Message Object 227 Data Register High
CAN_MODATAH228 	.equ	0xf001ac94	; Message Object 228 Data Register High
CAN_MODATAH229 	.equ	0xf001acb4	; Message Object 229 Data Register High
CAN_MODATAH23  	.equ	0xf00192f4	; Message Object 23 Data Register High
CAN_MODATAH230 	.equ	0xf001acd4	; Message Object 230 Data Register High
CAN_MODATAH231 	.equ	0xf001acf4	; Message Object 231 Data Register High
CAN_MODATAH232 	.equ	0xf001ad14	; Message Object 232 Data Register High
CAN_MODATAH233 	.equ	0xf001ad34	; Message Object 233 Data Register High
CAN_MODATAH234 	.equ	0xf001ad54	; Message Object 234 Data Register High
CAN_MODATAH235 	.equ	0xf001ad74	; Message Object 235 Data Register High
CAN_MODATAH236 	.equ	0xf001ad94	; Message Object 236 Data Register High
CAN_MODATAH237 	.equ	0xf001adb4	; Message Object 237 Data Register High
CAN_MODATAH238 	.equ	0xf001add4	; Message Object 238 Data Register High
CAN_MODATAH239 	.equ	0xf001adf4	; Message Object 239 Data Register High
CAN_MODATAH24  	.equ	0xf0019314	; Message Object 24 Data Register High
CAN_MODATAH240 	.equ	0xf001ae14	; Message Object 240 Data Register High
CAN_MODATAH241 	.equ	0xf001ae34	; Message Object 241 Data Register High
CAN_MODATAH242 	.equ	0xf001ae54	; Message Object 242 Data Register High
CAN_MODATAH243 	.equ	0xf001ae74	; Message Object 243 Data Register High
CAN_MODATAH244 	.equ	0xf001ae94	; Message Object 244 Data Register High
CAN_MODATAH245 	.equ	0xf001aeb4	; Message Object 245 Data Register High
CAN_MODATAH246 	.equ	0xf001aed4	; Message Object 246 Data Register High
CAN_MODATAH247 	.equ	0xf001aef4	; Message Object 247 Data Register High
CAN_MODATAH248 	.equ	0xf001af14	; Message Object 248 Data Register High
CAN_MODATAH249 	.equ	0xf001af34	; Message Object 249 Data Register High
CAN_MODATAH25  	.equ	0xf0019334	; Message Object 25 Data Register High
CAN_MODATAH250 	.equ	0xf001af54	; Message Object 250 Data Register High
CAN_MODATAH251 	.equ	0xf001af74	; Message Object 251 Data Register High
CAN_MODATAH252 	.equ	0xf001af94	; Message Object 252 Data Register High
CAN_MODATAH253 	.equ	0xf001afb4	; Message Object 253 Data Register High
CAN_MODATAH254 	.equ	0xf001afd4	; Message Object 254 Data Register High
CAN_MODATAH255 	.equ	0xf001aff4	; Message Object 255 Data Register High
CAN_MODATAH26  	.equ	0xf0019354	; Message Object 26 Data Register High
CAN_MODATAH27  	.equ	0xf0019374	; Message Object 27 Data Register High
CAN_MODATAH28  	.equ	0xf0019394	; Message Object 28 Data Register High
CAN_MODATAH29  	.equ	0xf00193b4	; Message Object 29 Data Register High
CAN_MODATAH3   	.equ	0xf0019074	; Message Object 3 Data Register High
CAN_MODATAH30  	.equ	0xf00193d4	; Message Object 30 Data Register High
CAN_MODATAH31  	.equ	0xf00193f4	; Message Object 31 Data Register High
CAN_MODATAH32  	.equ	0xf0019414	; Message Object 32 Data Register High
CAN_MODATAH33  	.equ	0xf0019434	; Message Object 33 Data Register High
CAN_MODATAH34  	.equ	0xf0019454	; Message Object 34 Data Register High
CAN_MODATAH35  	.equ	0xf0019474	; Message Object 35 Data Register High
CAN_MODATAH36  	.equ	0xf0019494	; Message Object 36 Data Register High
CAN_MODATAH37  	.equ	0xf00194b4	; Message Object 37 Data Register High
CAN_MODATAH38  	.equ	0xf00194d4	; Message Object 38 Data Register High
CAN_MODATAH39  	.equ	0xf00194f4	; Message Object 39 Data Register High
CAN_MODATAH4   	.equ	0xf0019094	; Message Object 4 Data Register High
CAN_MODATAH40  	.equ	0xf0019514	; Message Object 40 Data Register High
CAN_MODATAH41  	.equ	0xf0019534	; Message Object 41 Data Register High
CAN_MODATAH42  	.equ	0xf0019554	; Message Object 42 Data Register High
CAN_MODATAH43  	.equ	0xf0019574	; Message Object 43 Data Register High
CAN_MODATAH44  	.equ	0xf0019594	; Message Object 44 Data Register High
CAN_MODATAH45  	.equ	0xf00195b4	; Message Object 45 Data Register High
CAN_MODATAH46  	.equ	0xf00195d4	; Message Object 46 Data Register High
CAN_MODATAH47  	.equ	0xf00195f4	; Message Object 47 Data Register High
CAN_MODATAH48  	.equ	0xf0019614	; Message Object 48 Data Register High
CAN_MODATAH49  	.equ	0xf0019634	; Message Object 49 Data Register High
CAN_MODATAH5   	.equ	0xf00190b4	; Message Object 5 Data Register High
CAN_MODATAH50  	.equ	0xf0019654	; Message Object 50 Data Register High
CAN_MODATAH51  	.equ	0xf0019674	; Message Object 51 Data Register High
CAN_MODATAH52  	.equ	0xf0019694	; Message Object 52 Data Register High
CAN_MODATAH53  	.equ	0xf00196b4	; Message Object 53 Data Register High
CAN_MODATAH54  	.equ	0xf00196d4	; Message Object 54 Data Register High
CAN_MODATAH55  	.equ	0xf00196f4	; Message Object 55 Data Register High
CAN_MODATAH56  	.equ	0xf0019714	; Message Object 56 Data Register High
CAN_MODATAH57  	.equ	0xf0019734	; Message Object 57 Data Register High
CAN_MODATAH58  	.equ	0xf0019754	; Message Object 58 Data Register High
CAN_MODATAH59  	.equ	0xf0019774	; Message Object 59 Data Register High
CAN_MODATAH6   	.equ	0xf00190d4	; Message Object 6 Data Register High
CAN_MODATAH60  	.equ	0xf0019794	; Message Object 60 Data Register High
CAN_MODATAH61  	.equ	0xf00197b4	; Message Object 61 Data Register High
CAN_MODATAH62  	.equ	0xf00197d4	; Message Object 62 Data Register High
CAN_MODATAH63  	.equ	0xf00197f4	; Message Object 63 Data Register High
CAN_MODATAH64  	.equ	0xf0019814	; Message Object 64 Data Register High
CAN_MODATAH65  	.equ	0xf0019834	; Message Object 65 Data Register High
CAN_MODATAH66  	.equ	0xf0019854	; Message Object 66 Data Register High
CAN_MODATAH67  	.equ	0xf0019874	; Message Object 67 Data Register High
CAN_MODATAH68  	.equ	0xf0019894	; Message Object 68 Data Register High
CAN_MODATAH69  	.equ	0xf00198b4	; Message Object 69 Data Register High
CAN_MODATAH7   	.equ	0xf00190f4	; Message Object 7 Data Register High
CAN_MODATAH70  	.equ	0xf00198d4	; Message Object 70 Data Register High
CAN_MODATAH71  	.equ	0xf00198f4	; Message Object 71 Data Register High
CAN_MODATAH72  	.equ	0xf0019914	; Message Object 72 Data Register High
CAN_MODATAH73  	.equ	0xf0019934	; Message Object 73 Data Register High
CAN_MODATAH74  	.equ	0xf0019954	; Message Object 74 Data Register High
CAN_MODATAH75  	.equ	0xf0019974	; Message Object 75 Data Register High
CAN_MODATAH76  	.equ	0xf0019994	; Message Object 76 Data Register High
CAN_MODATAH77  	.equ	0xf00199b4	; Message Object 77 Data Register High
CAN_MODATAH78  	.equ	0xf00199d4	; Message Object 78 Data Register High
CAN_MODATAH79  	.equ	0xf00199f4	; Message Object 79 Data Register High
CAN_MODATAH8   	.equ	0xf0019114	; Message Object 8 Data Register High
CAN_MODATAH80  	.equ	0xf0019a14	; Message Object 80 Data Register High
CAN_MODATAH81  	.equ	0xf0019a34	; Message Object 81 Data Register High
CAN_MODATAH82  	.equ	0xf0019a54	; Message Object 82 Data Register High
CAN_MODATAH83  	.equ	0xf0019a74	; Message Object 83 Data Register High
CAN_MODATAH84  	.equ	0xf0019a94	; Message Object 84 Data Register High
CAN_MODATAH85  	.equ	0xf0019ab4	; Message Object 85 Data Register High
CAN_MODATAH86  	.equ	0xf0019ad4	; Message Object 86 Data Register High
CAN_MODATAH87  	.equ	0xf0019af4	; Message Object 87 Data Register High
CAN_MODATAH88  	.equ	0xf0019b14	; Message Object 88 Data Register High
CAN_MODATAH89  	.equ	0xf0019b34	; Message Object 89 Data Register High
CAN_MODATAH9   	.equ	0xf0019134	; Message Object 9 Data Register High
CAN_MODATAH90  	.equ	0xf0019b54	; Message Object 90 Data Register High
CAN_MODATAH91  	.equ	0xf0019b74	; Message Object 91 Data Register High
CAN_MODATAH92  	.equ	0xf0019b94	; Message Object 92 Data Register High
CAN_MODATAH93  	.equ	0xf0019bb4	; Message Object 93 Data Register High
CAN_MODATAH94  	.equ	0xf0019bd4	; Message Object 94 Data Register High
CAN_MODATAH95  	.equ	0xf0019bf4	; Message Object 95 Data Register High
CAN_MODATAH96  	.equ	0xf0019c14	; Message Object 96 Data Register High
CAN_MODATAH97  	.equ	0xf0019c34	; Message Object 97 Data Register High
CAN_MODATAH98  	.equ	0xf0019c54	; Message Object 98 Data Register High
CAN_MODATAH99  	.equ	0xf0019c74	; Message Object 99 Data Register High
CAN_MODATAL0   	.equ	0xf0019010	; Message Object 0 Data Register Low
CAN_MODATAL1   	.equ	0xf0019030	; Message Object 1 Data Register Low
CAN_MODATAL10  	.equ	0xf0019150	; Message Object 10 Data Register Low
CAN_MODATAL100 	.equ	0xf0019c90	; Message Object 100 Data Register Low
CAN_MODATAL101 	.equ	0xf0019cb0	; Message Object 101 Data Register Low
CAN_MODATAL102 	.equ	0xf0019cd0	; Message Object 102 Data Register Low
CAN_MODATAL103 	.equ	0xf0019cf0	; Message Object 103 Data Register Low
CAN_MODATAL104 	.equ	0xf0019d10	; Message Object 104 Data Register Low
CAN_MODATAL105 	.equ	0xf0019d30	; Message Object 105 Data Register Low
CAN_MODATAL106 	.equ	0xf0019d50	; Message Object 106 Data Register Low
CAN_MODATAL107 	.equ	0xf0019d70	; Message Object 107 Data Register Low
CAN_MODATAL108 	.equ	0xf0019d90	; Message Object 108 Data Register Low
CAN_MODATAL109 	.equ	0xf0019db0	; Message Object 109 Data Register Low
CAN_MODATAL11  	.equ	0xf0019170	; Message Object 11 Data Register Low
CAN_MODATAL110 	.equ	0xf0019dd0	; Message Object 110 Data Register Low
CAN_MODATAL111 	.equ	0xf0019df0	; Message Object 111 Data Register Low
CAN_MODATAL112 	.equ	0xf0019e10	; Message Object 112 Data Register Low
CAN_MODATAL113 	.equ	0xf0019e30	; Message Object 113 Data Register Low
CAN_MODATAL114 	.equ	0xf0019e50	; Message Object 114 Data Register Low
CAN_MODATAL115 	.equ	0xf0019e70	; Message Object 115 Data Register Low
CAN_MODATAL116 	.equ	0xf0019e90	; Message Object 116 Data Register Low
CAN_MODATAL117 	.equ	0xf0019eb0	; Message Object 117 Data Register Low
CAN_MODATAL118 	.equ	0xf0019ed0	; Message Object 118 Data Register Low
CAN_MODATAL119 	.equ	0xf0019ef0	; Message Object 119 Data Register Low
CAN_MODATAL12  	.equ	0xf0019190	; Message Object 12 Data Register Low
CAN_MODATAL120 	.equ	0xf0019f10	; Message Object 120 Data Register Low
CAN_MODATAL121 	.equ	0xf0019f30	; Message Object 121 Data Register Low
CAN_MODATAL122 	.equ	0xf0019f50	; Message Object 122 Data Register Low
CAN_MODATAL123 	.equ	0xf0019f70	; Message Object 123 Data Register Low
CAN_MODATAL124 	.equ	0xf0019f90	; Message Object 124 Data Register Low
CAN_MODATAL125 	.equ	0xf0019fb0	; Message Object 125 Data Register Low
CAN_MODATAL126 	.equ	0xf0019fd0	; Message Object 126 Data Register Low
CAN_MODATAL127 	.equ	0xf0019ff0	; Message Object 127 Data Register Low
CAN_MODATAL128 	.equ	0xf001a010	; Message Object 128 Data Register Low
CAN_MODATAL129 	.equ	0xf001a030	; Message Object 129 Data Register Low
CAN_MODATAL13  	.equ	0xf00191b0	; Message Object 13 Data Register Low
CAN_MODATAL130 	.equ	0xf001a050	; Message Object 130 Data Register Low
CAN_MODATAL131 	.equ	0xf001a070	; Message Object 131 Data Register Low
CAN_MODATAL132 	.equ	0xf001a090	; Message Object 132 Data Register Low
CAN_MODATAL133 	.equ	0xf001a0b0	; Message Object 133 Data Register Low
CAN_MODATAL134 	.equ	0xf001a0d0	; Message Object 134 Data Register Low
CAN_MODATAL135 	.equ	0xf001a0f0	; Message Object 135 Data Register Low
CAN_MODATAL136 	.equ	0xf001a110	; Message Object 136 Data Register Low
CAN_MODATAL137 	.equ	0xf001a130	; Message Object 137 Data Register Low
CAN_MODATAL138 	.equ	0xf001a150	; Message Object 138 Data Register Low
CAN_MODATAL139 	.equ	0xf001a170	; Message Object 139 Data Register Low
CAN_MODATAL14  	.equ	0xf00191d0	; Message Object 14 Data Register Low
CAN_MODATAL140 	.equ	0xf001a190	; Message Object 140 Data Register Low
CAN_MODATAL141 	.equ	0xf001a1b0	; Message Object 141 Data Register Low
CAN_MODATAL142 	.equ	0xf001a1d0	; Message Object 142 Data Register Low
CAN_MODATAL143 	.equ	0xf001a1f0	; Message Object 143 Data Register Low
CAN_MODATAL144 	.equ	0xf001a210	; Message Object 144 Data Register Low
CAN_MODATAL145 	.equ	0xf001a230	; Message Object 145 Data Register Low
CAN_MODATAL146 	.equ	0xf001a250	; Message Object 146 Data Register Low
CAN_MODATAL147 	.equ	0xf001a270	; Message Object 147 Data Register Low
CAN_MODATAL148 	.equ	0xf001a290	; Message Object 148 Data Register Low
CAN_MODATAL149 	.equ	0xf001a2b0	; Message Object 149 Data Register Low
CAN_MODATAL15  	.equ	0xf00191f0	; Message Object 15 Data Register Low
CAN_MODATAL150 	.equ	0xf001a2d0	; Message Object 150 Data Register Low
CAN_MODATAL151 	.equ	0xf001a2f0	; Message Object 151 Data Register Low
CAN_MODATAL152 	.equ	0xf001a310	; Message Object 152 Data Register Low
CAN_MODATAL153 	.equ	0xf001a330	; Message Object 153 Data Register Low
CAN_MODATAL154 	.equ	0xf001a350	; Message Object 154 Data Register Low
CAN_MODATAL155 	.equ	0xf001a370	; Message Object 155 Data Register Low
CAN_MODATAL156 	.equ	0xf001a390	; Message Object 156 Data Register Low
CAN_MODATAL157 	.equ	0xf001a3b0	; Message Object 157 Data Register Low
CAN_MODATAL158 	.equ	0xf001a3d0	; Message Object 158 Data Register Low
CAN_MODATAL159 	.equ	0xf001a3f0	; Message Object 159 Data Register Low
CAN_MODATAL16  	.equ	0xf0019210	; Message Object 16 Data Register Low
CAN_MODATAL160 	.equ	0xf001a410	; Message Object 160 Data Register Low
CAN_MODATAL161 	.equ	0xf001a430	; Message Object 161 Data Register Low
CAN_MODATAL162 	.equ	0xf001a450	; Message Object 162 Data Register Low
CAN_MODATAL163 	.equ	0xf001a470	; Message Object 163 Data Register Low
CAN_MODATAL164 	.equ	0xf001a490	; Message Object 164 Data Register Low
CAN_MODATAL165 	.equ	0xf001a4b0	; Message Object 165 Data Register Low
CAN_MODATAL166 	.equ	0xf001a4d0	; Message Object 166 Data Register Low
CAN_MODATAL167 	.equ	0xf001a4f0	; Message Object 167 Data Register Low
CAN_MODATAL168 	.equ	0xf001a510	; Message Object 168 Data Register Low
CAN_MODATAL169 	.equ	0xf001a530	; Message Object 169 Data Register Low
CAN_MODATAL17  	.equ	0xf0019230	; Message Object 17 Data Register Low
CAN_MODATAL170 	.equ	0xf001a550	; Message Object 170 Data Register Low
CAN_MODATAL171 	.equ	0xf001a570	; Message Object 171 Data Register Low
CAN_MODATAL172 	.equ	0xf001a590	; Message Object 172 Data Register Low
CAN_MODATAL173 	.equ	0xf001a5b0	; Message Object 173 Data Register Low
CAN_MODATAL174 	.equ	0xf001a5d0	; Message Object 174 Data Register Low
CAN_MODATAL175 	.equ	0xf001a5f0	; Message Object 175 Data Register Low
CAN_MODATAL176 	.equ	0xf001a610	; Message Object 176 Data Register Low
CAN_MODATAL177 	.equ	0xf001a630	; Message Object 177 Data Register Low
CAN_MODATAL178 	.equ	0xf001a650	; Message Object 178 Data Register Low
CAN_MODATAL179 	.equ	0xf001a670	; Message Object 179 Data Register Low
CAN_MODATAL18  	.equ	0xf0019250	; Message Object 18 Data Register Low
CAN_MODATAL180 	.equ	0xf001a690	; Message Object 180 Data Register Low
CAN_MODATAL181 	.equ	0xf001a6b0	; Message Object 181 Data Register Low
CAN_MODATAL182 	.equ	0xf001a6d0	; Message Object 182 Data Register Low
CAN_MODATAL183 	.equ	0xf001a6f0	; Message Object 183 Data Register Low
CAN_MODATAL184 	.equ	0xf001a710	; Message Object 184 Data Register Low
CAN_MODATAL185 	.equ	0xf001a730	; Message Object 185 Data Register Low
CAN_MODATAL186 	.equ	0xf001a750	; Message Object 186 Data Register Low
CAN_MODATAL187 	.equ	0xf001a770	; Message Object 187 Data Register Low
CAN_MODATAL188 	.equ	0xf001a790	; Message Object 188 Data Register Low
CAN_MODATAL189 	.equ	0xf001a7b0	; Message Object 189 Data Register Low
CAN_MODATAL19  	.equ	0xf0019270	; Message Object 19 Data Register Low
CAN_MODATAL190 	.equ	0xf001a7d0	; Message Object 190 Data Register Low
CAN_MODATAL191 	.equ	0xf001a7f0	; Message Object 191 Data Register Low
CAN_MODATAL192 	.equ	0xf001a810	; Message Object 192 Data Register Low
CAN_MODATAL193 	.equ	0xf001a830	; Message Object 193 Data Register Low
CAN_MODATAL194 	.equ	0xf001a850	; Message Object 194 Data Register Low
CAN_MODATAL195 	.equ	0xf001a870	; Message Object 195 Data Register Low
CAN_MODATAL196 	.equ	0xf001a890	; Message Object 196 Data Register Low
CAN_MODATAL197 	.equ	0xf001a8b0	; Message Object 197 Data Register Low
CAN_MODATAL198 	.equ	0xf001a8d0	; Message Object 198 Data Register Low
CAN_MODATAL199 	.equ	0xf001a8f0	; Message Object 199 Data Register Low
CAN_MODATAL2   	.equ	0xf0019050	; Message Object 2 Data Register Low
CAN_MODATAL20  	.equ	0xf0019290	; Message Object 20 Data Register Low
CAN_MODATAL200 	.equ	0xf001a910	; Message Object 200 Data Register Low
CAN_MODATAL201 	.equ	0xf001a930	; Message Object 201 Data Register Low
CAN_MODATAL202 	.equ	0xf001a950	; Message Object 202 Data Register Low
CAN_MODATAL203 	.equ	0xf001a970	; Message Object 203 Data Register Low
CAN_MODATAL204 	.equ	0xf001a990	; Message Object 204 Data Register Low
CAN_MODATAL205 	.equ	0xf001a9b0	; Message Object 205 Data Register Low
CAN_MODATAL206 	.equ	0xf001a9d0	; Message Object 206 Data Register Low
CAN_MODATAL207 	.equ	0xf001a9f0	; Message Object 207 Data Register Low
CAN_MODATAL208 	.equ	0xf001aa10	; Message Object 208 Data Register Low
CAN_MODATAL209 	.equ	0xf001aa30	; Message Object 209 Data Register Low
CAN_MODATAL21  	.equ	0xf00192b0	; Message Object 21 Data Register Low
CAN_MODATAL210 	.equ	0xf001aa50	; Message Object 210 Data Register Low
CAN_MODATAL211 	.equ	0xf001aa70	; Message Object 211 Data Register Low
CAN_MODATAL212 	.equ	0xf001aa90	; Message Object 212 Data Register Low
CAN_MODATAL213 	.equ	0xf001aab0	; Message Object 213 Data Register Low
CAN_MODATAL214 	.equ	0xf001aad0	; Message Object 214 Data Register Low
CAN_MODATAL215 	.equ	0xf001aaf0	; Message Object 215 Data Register Low
CAN_MODATAL216 	.equ	0xf001ab10	; Message Object 216 Data Register Low
CAN_MODATAL217 	.equ	0xf001ab30	; Message Object 217 Data Register Low
CAN_MODATAL218 	.equ	0xf001ab50	; Message Object 218 Data Register Low
CAN_MODATAL219 	.equ	0xf001ab70	; Message Object 219 Data Register Low
CAN_MODATAL22  	.equ	0xf00192d0	; Message Object 22 Data Register Low
CAN_MODATAL220 	.equ	0xf001ab90	; Message Object 220 Data Register Low
CAN_MODATAL221 	.equ	0xf001abb0	; Message Object 221 Data Register Low
CAN_MODATAL222 	.equ	0xf001abd0	; Message Object 222 Data Register Low
CAN_MODATAL223 	.equ	0xf001abf0	; Message Object 223 Data Register Low
CAN_MODATAL224 	.equ	0xf001ac10	; Message Object 224 Data Register Low
CAN_MODATAL225 	.equ	0xf001ac30	; Message Object 225 Data Register Low
CAN_MODATAL226 	.equ	0xf001ac50	; Message Object 226 Data Register Low
CAN_MODATAL227 	.equ	0xf001ac70	; Message Object 227 Data Register Low
CAN_MODATAL228 	.equ	0xf001ac90	; Message Object 228 Data Register Low
CAN_MODATAL229 	.equ	0xf001acb0	; Message Object 229 Data Register Low
CAN_MODATAL23  	.equ	0xf00192f0	; Message Object 23 Data Register Low
CAN_MODATAL230 	.equ	0xf001acd0	; Message Object 230 Data Register Low
CAN_MODATAL231 	.equ	0xf001acf0	; Message Object 231 Data Register Low
CAN_MODATAL232 	.equ	0xf001ad10	; Message Object 232 Data Register Low
CAN_MODATAL233 	.equ	0xf001ad30	; Message Object 233 Data Register Low
CAN_MODATAL234 	.equ	0xf001ad50	; Message Object 234 Data Register Low
CAN_MODATAL235 	.equ	0xf001ad70	; Message Object 235 Data Register Low
CAN_MODATAL236 	.equ	0xf001ad90	; Message Object 236 Data Register Low
CAN_MODATAL237 	.equ	0xf001adb0	; Message Object 237 Data Register Low
CAN_MODATAL238 	.equ	0xf001add0	; Message Object 238 Data Register Low
CAN_MODATAL239 	.equ	0xf001adf0	; Message Object 239 Data Register Low
CAN_MODATAL24  	.equ	0xf0019310	; Message Object 24 Data Register Low
CAN_MODATAL240 	.equ	0xf001ae10	; Message Object 240 Data Register Low
CAN_MODATAL241 	.equ	0xf001ae30	; Message Object 241 Data Register Low
CAN_MODATAL242 	.equ	0xf001ae50	; Message Object 242 Data Register Low
CAN_MODATAL243 	.equ	0xf001ae70	; Message Object 243 Data Register Low
CAN_MODATAL244 	.equ	0xf001ae90	; Message Object 244 Data Register Low
CAN_MODATAL245 	.equ	0xf001aeb0	; Message Object 245 Data Register Low
CAN_MODATAL246 	.equ	0xf001aed0	; Message Object 246 Data Register Low
CAN_MODATAL247 	.equ	0xf001aef0	; Message Object 247 Data Register Low
CAN_MODATAL248 	.equ	0xf001af10	; Message Object 248 Data Register Low
CAN_MODATAL249 	.equ	0xf001af30	; Message Object 249 Data Register Low
CAN_MODATAL25  	.equ	0xf0019330	; Message Object 25 Data Register Low
CAN_MODATAL250 	.equ	0xf001af50	; Message Object 250 Data Register Low
CAN_MODATAL251 	.equ	0xf001af70	; Message Object 251 Data Register Low
CAN_MODATAL252 	.equ	0xf001af90	; Message Object 252 Data Register Low
CAN_MODATAL253 	.equ	0xf001afb0	; Message Object 253 Data Register Low
CAN_MODATAL254 	.equ	0xf001afd0	; Message Object 254 Data Register Low
CAN_MODATAL255 	.equ	0xf001aff0	; Message Object 255 Data Register Low
CAN_MODATAL26  	.equ	0xf0019350	; Message Object 26 Data Register Low
CAN_MODATAL27  	.equ	0xf0019370	; Message Object 27 Data Register Low
CAN_MODATAL28  	.equ	0xf0019390	; Message Object 28 Data Register Low
CAN_MODATAL29  	.equ	0xf00193b0	; Message Object 29 Data Register Low
CAN_MODATAL3   	.equ	0xf0019070	; Message Object 3 Data Register Low
CAN_MODATAL30  	.equ	0xf00193d0	; Message Object 30 Data Register Low
CAN_MODATAL31  	.equ	0xf00193f0	; Message Object 31 Data Register Low
CAN_MODATAL32  	.equ	0xf0019410	; Message Object 32 Data Register Low
CAN_MODATAL33  	.equ	0xf0019430	; Message Object 33 Data Register Low
CAN_MODATAL34  	.equ	0xf0019450	; Message Object 34 Data Register Low
CAN_MODATAL35  	.equ	0xf0019470	; Message Object 35 Data Register Low
CAN_MODATAL36  	.equ	0xf0019490	; Message Object 36 Data Register Low
CAN_MODATAL37  	.equ	0xf00194b0	; Message Object 37 Data Register Low
CAN_MODATAL38  	.equ	0xf00194d0	; Message Object 38 Data Register Low
CAN_MODATAL39  	.equ	0xf00194f0	; Message Object 39 Data Register Low
CAN_MODATAL4   	.equ	0xf0019090	; Message Object 4 Data Register Low
CAN_MODATAL40  	.equ	0xf0019510	; Message Object 40 Data Register Low
CAN_MODATAL41  	.equ	0xf0019530	; Message Object 41 Data Register Low
CAN_MODATAL42  	.equ	0xf0019550	; Message Object 42 Data Register Low
CAN_MODATAL43  	.equ	0xf0019570	; Message Object 43 Data Register Low
CAN_MODATAL44  	.equ	0xf0019590	; Message Object 44 Data Register Low
CAN_MODATAL45  	.equ	0xf00195b0	; Message Object 45 Data Register Low
CAN_MODATAL46  	.equ	0xf00195d0	; Message Object 46 Data Register Low
CAN_MODATAL47  	.equ	0xf00195f0	; Message Object 47 Data Register Low
CAN_MODATAL48  	.equ	0xf0019610	; Message Object 48 Data Register Low
CAN_MODATAL49  	.equ	0xf0019630	; Message Object 49 Data Register Low
CAN_MODATAL5   	.equ	0xf00190b0	; Message Object 5 Data Register Low
CAN_MODATAL50  	.equ	0xf0019650	; Message Object 50 Data Register Low
CAN_MODATAL51  	.equ	0xf0019670	; Message Object 51 Data Register Low
CAN_MODATAL52  	.equ	0xf0019690	; Message Object 52 Data Register Low
CAN_MODATAL53  	.equ	0xf00196b0	; Message Object 53 Data Register Low
CAN_MODATAL54  	.equ	0xf00196d0	; Message Object 54 Data Register Low
CAN_MODATAL55  	.equ	0xf00196f0	; Message Object 55 Data Register Low
CAN_MODATAL56  	.equ	0xf0019710	; Message Object 56 Data Register Low
CAN_MODATAL57  	.equ	0xf0019730	; Message Object 57 Data Register Low
CAN_MODATAL58  	.equ	0xf0019750	; Message Object 58 Data Register Low
CAN_MODATAL59  	.equ	0xf0019770	; Message Object 59 Data Register Low
CAN_MODATAL6   	.equ	0xf00190d0	; Message Object 6 Data Register Low
CAN_MODATAL60  	.equ	0xf0019790	; Message Object 60 Data Register Low
CAN_MODATAL61  	.equ	0xf00197b0	; Message Object 61 Data Register Low
CAN_MODATAL62  	.equ	0xf00197d0	; Message Object 62 Data Register Low
CAN_MODATAL63  	.equ	0xf00197f0	; Message Object 63 Data Register Low
CAN_MODATAL64  	.equ	0xf0019810	; Message Object 64 Data Register Low
CAN_MODATAL65  	.equ	0xf0019830	; Message Object 65 Data Register Low
CAN_MODATAL66  	.equ	0xf0019850	; Message Object 66 Data Register Low
CAN_MODATAL67  	.equ	0xf0019870	; Message Object 67 Data Register Low
CAN_MODATAL68  	.equ	0xf0019890	; Message Object 68 Data Register Low
CAN_MODATAL69  	.equ	0xf00198b0	; Message Object 69 Data Register Low
CAN_MODATAL7   	.equ	0xf00190f0	; Message Object 7 Data Register Low
CAN_MODATAL70  	.equ	0xf00198d0	; Message Object 70 Data Register Low
CAN_MODATAL71  	.equ	0xf00198f0	; Message Object 71 Data Register Low
CAN_MODATAL72  	.equ	0xf0019910	; Message Object 72 Data Register Low
CAN_MODATAL73  	.equ	0xf0019930	; Message Object 73 Data Register Low
CAN_MODATAL74  	.equ	0xf0019950	; Message Object 74 Data Register Low
CAN_MODATAL75  	.equ	0xf0019970	; Message Object 75 Data Register Low
CAN_MODATAL76  	.equ	0xf0019990	; Message Object 76 Data Register Low
CAN_MODATAL77  	.equ	0xf00199b0	; Message Object 77 Data Register Low
CAN_MODATAL78  	.equ	0xf00199d0	; Message Object 78 Data Register Low
CAN_MODATAL79  	.equ	0xf00199f0	; Message Object 79 Data Register Low
CAN_MODATAL8   	.equ	0xf0019110	; Message Object 8 Data Register Low
CAN_MODATAL80  	.equ	0xf0019a10	; Message Object 80 Data Register Low
CAN_MODATAL81  	.equ	0xf0019a30	; Message Object 81 Data Register Low
CAN_MODATAL82  	.equ	0xf0019a50	; Message Object 82 Data Register Low
CAN_MODATAL83  	.equ	0xf0019a70	; Message Object 83 Data Register Low
CAN_MODATAL84  	.equ	0xf0019a90	; Message Object 84 Data Register Low
CAN_MODATAL85  	.equ	0xf0019ab0	; Message Object 85 Data Register Low
CAN_MODATAL86  	.equ	0xf0019ad0	; Message Object 86 Data Register Low
CAN_MODATAL87  	.equ	0xf0019af0	; Message Object 87 Data Register Low
CAN_MODATAL88  	.equ	0xf0019b10	; Message Object 88 Data Register Low
CAN_MODATAL89  	.equ	0xf0019b30	; Message Object 89 Data Register Low
CAN_MODATAL9   	.equ	0xf0019130	; Message Object 9 Data Register Low
CAN_MODATAL90  	.equ	0xf0019b50	; Message Object 90 Data Register Low
CAN_MODATAL91  	.equ	0xf0019b70	; Message Object 91 Data Register Low
CAN_MODATAL92  	.equ	0xf0019b90	; Message Object 92 Data Register Low
CAN_MODATAL93  	.equ	0xf0019bb0	; Message Object 93 Data Register Low
CAN_MODATAL94  	.equ	0xf0019bd0	; Message Object 94 Data Register Low
CAN_MODATAL95  	.equ	0xf0019bf0	; Message Object 95 Data Register Low
CAN_MODATAL96  	.equ	0xf0019c10	; Message Object 96 Data Register Low
CAN_MODATAL97  	.equ	0xf0019c30	; Message Object 97 Data Register Low
CAN_MODATAL98  	.equ	0xf0019c50	; Message Object 98 Data Register Low
CAN_MODATAL99  	.equ	0xf0019c70	; Message Object 99 Data Register Low
CAN_MOFCR0     	.equ	0xf0019000	; Message Object 0 Function Control Register
CAN_MOFCR1     	.equ	0xf0019020	; Message Object 1 Function Control Register
CAN_MOFCR10    	.equ	0xf0019140	; Message Object 10 Function Control Register
CAN_MOFCR100   	.equ	0xf0019c80	; Message Object 100 Function Control Register
CAN_MOFCR101   	.equ	0xf0019ca0	; Message Object 101 Function Control Register
CAN_MOFCR102   	.equ	0xf0019cc0	; Message Object 102 Function Control Register
CAN_MOFCR103   	.equ	0xf0019ce0	; Message Object 103 Function Control Register
CAN_MOFCR104   	.equ	0xf0019d00	; Message Object 104 Function Control Register
CAN_MOFCR105   	.equ	0xf0019d20	; Message Object 105 Function Control Register
CAN_MOFCR106   	.equ	0xf0019d40	; Message Object 106 Function Control Register
CAN_MOFCR107   	.equ	0xf0019d60	; Message Object 107 Function Control Register
CAN_MOFCR108   	.equ	0xf0019d80	; Message Object 108 Function Control Register
CAN_MOFCR109   	.equ	0xf0019da0	; Message Object 109 Function Control Register
CAN_MOFCR11    	.equ	0xf0019160	; Message Object 11 Function Control Register
CAN_MOFCR110   	.equ	0xf0019dc0	; Message Object 110 Function Control Register
CAN_MOFCR111   	.equ	0xf0019de0	; Message Object 111 Function Control Register
CAN_MOFCR112   	.equ	0xf0019e00	; Message Object 112 Function Control Register
CAN_MOFCR113   	.equ	0xf0019e20	; Message Object 113 Function Control Register
CAN_MOFCR114   	.equ	0xf0019e40	; Message Object 114 Function Control Register
CAN_MOFCR115   	.equ	0xf0019e60	; Message Object 115 Function Control Register
CAN_MOFCR116   	.equ	0xf0019e80	; Message Object 116 Function Control Register
CAN_MOFCR117   	.equ	0xf0019ea0	; Message Object 117 Function Control Register
CAN_MOFCR118   	.equ	0xf0019ec0	; Message Object 118 Function Control Register
CAN_MOFCR119   	.equ	0xf0019ee0	; Message Object 119 Function Control Register
CAN_MOFCR12    	.equ	0xf0019180	; Message Object 12 Function Control Register
CAN_MOFCR120   	.equ	0xf0019f00	; Message Object 120 Function Control Register
CAN_MOFCR121   	.equ	0xf0019f20	; Message Object 121 Function Control Register
CAN_MOFCR122   	.equ	0xf0019f40	; Message Object 122 Function Control Register
CAN_MOFCR123   	.equ	0xf0019f60	; Message Object 123 Function Control Register
CAN_MOFCR124   	.equ	0xf0019f80	; Message Object 124 Function Control Register
CAN_MOFCR125   	.equ	0xf0019fa0	; Message Object 125 Function Control Register
CAN_MOFCR126   	.equ	0xf0019fc0	; Message Object 126 Function Control Register
CAN_MOFCR127   	.equ	0xf0019fe0	; Message Object 127 Function Control Register
CAN_MOFCR128   	.equ	0xf001a000	; Message Object 128 Function Control Register
CAN_MOFCR129   	.equ	0xf001a020	; Message Object 129 Function Control Register
CAN_MOFCR13    	.equ	0xf00191a0	; Message Object 13 Function Control Register
CAN_MOFCR130   	.equ	0xf001a040	; Message Object 130 Function Control Register
CAN_MOFCR131   	.equ	0xf001a060	; Message Object 131 Function Control Register
CAN_MOFCR132   	.equ	0xf001a080	; Message Object 132 Function Control Register
CAN_MOFCR133   	.equ	0xf001a0a0	; Message Object 133 Function Control Register
CAN_MOFCR134   	.equ	0xf001a0c0	; Message Object 134 Function Control Register
CAN_MOFCR135   	.equ	0xf001a0e0	; Message Object 135 Function Control Register
CAN_MOFCR136   	.equ	0xf001a100	; Message Object 136 Function Control Register
CAN_MOFCR137   	.equ	0xf001a120	; Message Object 137 Function Control Register
CAN_MOFCR138   	.equ	0xf001a140	; Message Object 138 Function Control Register
CAN_MOFCR139   	.equ	0xf001a160	; Message Object 139 Function Control Register
CAN_MOFCR14    	.equ	0xf00191c0	; Message Object 14 Function Control Register
CAN_MOFCR140   	.equ	0xf001a180	; Message Object 140 Function Control Register
CAN_MOFCR141   	.equ	0xf001a1a0	; Message Object 141 Function Control Register
CAN_MOFCR142   	.equ	0xf001a1c0	; Message Object 142 Function Control Register
CAN_MOFCR143   	.equ	0xf001a1e0	; Message Object 143 Function Control Register
CAN_MOFCR144   	.equ	0xf001a200	; Message Object 144 Function Control Register
CAN_MOFCR145   	.equ	0xf001a220	; Message Object 145 Function Control Register
CAN_MOFCR146   	.equ	0xf001a240	; Message Object 146 Function Control Register
CAN_MOFCR147   	.equ	0xf001a260	; Message Object 147 Function Control Register
CAN_MOFCR148   	.equ	0xf001a280	; Message Object 148 Function Control Register
CAN_MOFCR149   	.equ	0xf001a2a0	; Message Object 149 Function Control Register
CAN_MOFCR15    	.equ	0xf00191e0	; Message Object 15 Function Control Register
CAN_MOFCR150   	.equ	0xf001a2c0	; Message Object 150 Function Control Register
CAN_MOFCR151   	.equ	0xf001a2e0	; Message Object 151 Function Control Register
CAN_MOFCR152   	.equ	0xf001a300	; Message Object 152 Function Control Register
CAN_MOFCR153   	.equ	0xf001a320	; Message Object 153 Function Control Register
CAN_MOFCR154   	.equ	0xf001a340	; Message Object 154 Function Control Register
CAN_MOFCR155   	.equ	0xf001a360	; Message Object 155 Function Control Register
CAN_MOFCR156   	.equ	0xf001a380	; Message Object 156 Function Control Register
CAN_MOFCR157   	.equ	0xf001a3a0	; Message Object 157 Function Control Register
CAN_MOFCR158   	.equ	0xf001a3c0	; Message Object 158 Function Control Register
CAN_MOFCR159   	.equ	0xf001a3e0	; Message Object 159 Function Control Register
CAN_MOFCR16    	.equ	0xf0019200	; Message Object 16 Function Control Register
CAN_MOFCR160   	.equ	0xf001a400	; Message Object 160 Function Control Register
CAN_MOFCR161   	.equ	0xf001a420	; Message Object 161 Function Control Register
CAN_MOFCR162   	.equ	0xf001a440	; Message Object 162 Function Control Register
CAN_MOFCR163   	.equ	0xf001a460	; Message Object 163 Function Control Register
CAN_MOFCR164   	.equ	0xf001a480	; Message Object 164 Function Control Register
CAN_MOFCR165   	.equ	0xf001a4a0	; Message Object 165 Function Control Register
CAN_MOFCR166   	.equ	0xf001a4c0	; Message Object 166 Function Control Register
CAN_MOFCR167   	.equ	0xf001a4e0	; Message Object 167 Function Control Register
CAN_MOFCR168   	.equ	0xf001a500	; Message Object 168 Function Control Register
CAN_MOFCR169   	.equ	0xf001a520	; Message Object 169 Function Control Register
CAN_MOFCR17    	.equ	0xf0019220	; Message Object 17 Function Control Register
CAN_MOFCR170   	.equ	0xf001a540	; Message Object 170 Function Control Register
CAN_MOFCR171   	.equ	0xf001a560	; Message Object 171 Function Control Register
CAN_MOFCR172   	.equ	0xf001a580	; Message Object 172 Function Control Register
CAN_MOFCR173   	.equ	0xf001a5a0	; Message Object 173 Function Control Register
CAN_MOFCR174   	.equ	0xf001a5c0	; Message Object 174 Function Control Register
CAN_MOFCR175   	.equ	0xf001a5e0	; Message Object 175 Function Control Register
CAN_MOFCR176   	.equ	0xf001a600	; Message Object 176 Function Control Register
CAN_MOFCR177   	.equ	0xf001a620	; Message Object 177 Function Control Register
CAN_MOFCR178   	.equ	0xf001a640	; Message Object 178 Function Control Register
CAN_MOFCR179   	.equ	0xf001a660	; Message Object 179 Function Control Register
CAN_MOFCR18    	.equ	0xf0019240	; Message Object 18 Function Control Register
CAN_MOFCR180   	.equ	0xf001a680	; Message Object 180 Function Control Register
CAN_MOFCR181   	.equ	0xf001a6a0	; Message Object 181 Function Control Register
CAN_MOFCR182   	.equ	0xf001a6c0	; Message Object 182 Function Control Register
CAN_MOFCR183   	.equ	0xf001a6e0	; Message Object 183 Function Control Register
CAN_MOFCR184   	.equ	0xf001a700	; Message Object 184 Function Control Register
CAN_MOFCR185   	.equ	0xf001a720	; Message Object 185 Function Control Register
CAN_MOFCR186   	.equ	0xf001a740	; Message Object 186 Function Control Register
CAN_MOFCR187   	.equ	0xf001a760	; Message Object 187 Function Control Register
CAN_MOFCR188   	.equ	0xf001a780	; Message Object 188 Function Control Register
CAN_MOFCR189   	.equ	0xf001a7a0	; Message Object 189 Function Control Register
CAN_MOFCR19    	.equ	0xf0019260	; Message Object 19 Function Control Register
CAN_MOFCR190   	.equ	0xf001a7c0	; Message Object 190 Function Control Register
CAN_MOFCR191   	.equ	0xf001a7e0	; Message Object 191 Function Control Register
CAN_MOFCR192   	.equ	0xf001a800	; Message Object 192 Function Control Register
CAN_MOFCR193   	.equ	0xf001a820	; Message Object 193 Function Control Register
CAN_MOFCR194   	.equ	0xf001a840	; Message Object 194 Function Control Register
CAN_MOFCR195   	.equ	0xf001a860	; Message Object 195 Function Control Register
CAN_MOFCR196   	.equ	0xf001a880	; Message Object 196 Function Control Register
CAN_MOFCR197   	.equ	0xf001a8a0	; Message Object 197 Function Control Register
CAN_MOFCR198   	.equ	0xf001a8c0	; Message Object 198 Function Control Register
CAN_MOFCR199   	.equ	0xf001a8e0	; Message Object 199 Function Control Register
CAN_MOFCR2     	.equ	0xf0019040	; Message Object 2 Function Control Register
CAN_MOFCR20    	.equ	0xf0019280	; Message Object 20 Function Control Register
CAN_MOFCR200   	.equ	0xf001a900	; Message Object 200 Function Control Register
CAN_MOFCR201   	.equ	0xf001a920	; Message Object 201 Function Control Register
CAN_MOFCR202   	.equ	0xf001a940	; Message Object 202 Function Control Register
CAN_MOFCR203   	.equ	0xf001a960	; Message Object 203 Function Control Register
CAN_MOFCR204   	.equ	0xf001a980	; Message Object 204 Function Control Register
CAN_MOFCR205   	.equ	0xf001a9a0	; Message Object 205 Function Control Register
CAN_MOFCR206   	.equ	0xf001a9c0	; Message Object 206 Function Control Register
CAN_MOFCR207   	.equ	0xf001a9e0	; Message Object 207 Function Control Register
CAN_MOFCR208   	.equ	0xf001aa00	; Message Object 208 Function Control Register
CAN_MOFCR209   	.equ	0xf001aa20	; Message Object 209 Function Control Register
CAN_MOFCR21    	.equ	0xf00192a0	; Message Object 21 Function Control Register
CAN_MOFCR210   	.equ	0xf001aa40	; Message Object 210 Function Control Register
CAN_MOFCR211   	.equ	0xf001aa60	; Message Object 211 Function Control Register
CAN_MOFCR212   	.equ	0xf001aa80	; Message Object 212 Function Control Register
CAN_MOFCR213   	.equ	0xf001aaa0	; Message Object 213 Function Control Register
CAN_MOFCR214   	.equ	0xf001aac0	; Message Object 214 Function Control Register
CAN_MOFCR215   	.equ	0xf001aae0	; Message Object 215 Function Control Register
CAN_MOFCR216   	.equ	0xf001ab00	; Message Object 216 Function Control Register
CAN_MOFCR217   	.equ	0xf001ab20	; Message Object 217 Function Control Register
CAN_MOFCR218   	.equ	0xf001ab40	; Message Object 218 Function Control Register
CAN_MOFCR219   	.equ	0xf001ab60	; Message Object 219 Function Control Register
CAN_MOFCR22    	.equ	0xf00192c0	; Message Object 22 Function Control Register
CAN_MOFCR220   	.equ	0xf001ab80	; Message Object 220 Function Control Register
CAN_MOFCR221   	.equ	0xf001aba0	; Message Object 221 Function Control Register
CAN_MOFCR222   	.equ	0xf001abc0	; Message Object 222 Function Control Register
CAN_MOFCR223   	.equ	0xf001abe0	; Message Object 223 Function Control Register
CAN_MOFCR224   	.equ	0xf001ac00	; Message Object 224 Function Control Register
CAN_MOFCR225   	.equ	0xf001ac20	; Message Object 225 Function Control Register
CAN_MOFCR226   	.equ	0xf001ac40	; Message Object 226 Function Control Register
CAN_MOFCR227   	.equ	0xf001ac60	; Message Object 227 Function Control Register
CAN_MOFCR228   	.equ	0xf001ac80	; Message Object 228 Function Control Register
CAN_MOFCR229   	.equ	0xf001aca0	; Message Object 229 Function Control Register
CAN_MOFCR23    	.equ	0xf00192e0	; Message Object 23 Function Control Register
CAN_MOFCR230   	.equ	0xf001acc0	; Message Object 230 Function Control Register
CAN_MOFCR231   	.equ	0xf001ace0	; Message Object 231 Function Control Register
CAN_MOFCR232   	.equ	0xf001ad00	; Message Object 232 Function Control Register
CAN_MOFCR233   	.equ	0xf001ad20	; Message Object 233 Function Control Register
CAN_MOFCR234   	.equ	0xf001ad40	; Message Object 234 Function Control Register
CAN_MOFCR235   	.equ	0xf001ad60	; Message Object 235 Function Control Register
CAN_MOFCR236   	.equ	0xf001ad80	; Message Object 236 Function Control Register
CAN_MOFCR237   	.equ	0xf001ada0	; Message Object 237 Function Control Register
CAN_MOFCR238   	.equ	0xf001adc0	; Message Object 238 Function Control Register
CAN_MOFCR239   	.equ	0xf001ade0	; Message Object 239 Function Control Register
CAN_MOFCR24    	.equ	0xf0019300	; Message Object 24 Function Control Register
CAN_MOFCR240   	.equ	0xf001ae00	; Message Object 240 Function Control Register
CAN_MOFCR241   	.equ	0xf001ae20	; Message Object 241 Function Control Register
CAN_MOFCR242   	.equ	0xf001ae40	; Message Object 242 Function Control Register
CAN_MOFCR243   	.equ	0xf001ae60	; Message Object 243 Function Control Register
CAN_MOFCR244   	.equ	0xf001ae80	; Message Object 244 Function Control Register
CAN_MOFCR245   	.equ	0xf001aea0	; Message Object 245 Function Control Register
CAN_MOFCR246   	.equ	0xf001aec0	; Message Object 246 Function Control Register
CAN_MOFCR247   	.equ	0xf001aee0	; Message Object 247 Function Control Register
CAN_MOFCR248   	.equ	0xf001af00	; Message Object 248 Function Control Register
CAN_MOFCR249   	.equ	0xf001af20	; Message Object 249 Function Control Register
CAN_MOFCR25    	.equ	0xf0019320	; Message Object 25 Function Control Register
CAN_MOFCR250   	.equ	0xf001af40	; Message Object 250 Function Control Register
CAN_MOFCR251   	.equ	0xf001af60	; Message Object 251 Function Control Register
CAN_MOFCR252   	.equ	0xf001af80	; Message Object 252 Function Control Register
CAN_MOFCR253   	.equ	0xf001afa0	; Message Object 253 Function Control Register
CAN_MOFCR254   	.equ	0xf001afc0	; Message Object 254 Function Control Register
CAN_MOFCR255   	.equ	0xf001afe0	; Message Object 255 Function Control Register
CAN_MOFCR26    	.equ	0xf0019340	; Message Object 26 Function Control Register
CAN_MOFCR27    	.equ	0xf0019360	; Message Object 27 Function Control Register
CAN_MOFCR28    	.equ	0xf0019380	; Message Object 28 Function Control Register
CAN_MOFCR29    	.equ	0xf00193a0	; Message Object 29 Function Control Register
CAN_MOFCR3     	.equ	0xf0019060	; Message Object 3 Function Control Register
CAN_MOFCR30    	.equ	0xf00193c0	; Message Object 30 Function Control Register
CAN_MOFCR31    	.equ	0xf00193e0	; Message Object 31 Function Control Register
CAN_MOFCR32    	.equ	0xf0019400	; Message Object 32 Function Control Register
CAN_MOFCR33    	.equ	0xf0019420	; Message Object 33 Function Control Register
CAN_MOFCR34    	.equ	0xf0019440	; Message Object 34 Function Control Register
CAN_MOFCR35    	.equ	0xf0019460	; Message Object 35 Function Control Register
CAN_MOFCR36    	.equ	0xf0019480	; Message Object 36 Function Control Register
CAN_MOFCR37    	.equ	0xf00194a0	; Message Object 37 Function Control Register
CAN_MOFCR38    	.equ	0xf00194c0	; Message Object 38 Function Control Register
CAN_MOFCR39    	.equ	0xf00194e0	; Message Object 39 Function Control Register
CAN_MOFCR4     	.equ	0xf0019080	; Message Object 4 Function Control Register
CAN_MOFCR40    	.equ	0xf0019500	; Message Object 40 Function Control Register
CAN_MOFCR41    	.equ	0xf0019520	; Message Object 41 Function Control Register
CAN_MOFCR42    	.equ	0xf0019540	; Message Object 42 Function Control Register
CAN_MOFCR43    	.equ	0xf0019560	; Message Object 43 Function Control Register
CAN_MOFCR44    	.equ	0xf0019580	; Message Object 44 Function Control Register
CAN_MOFCR45    	.equ	0xf00195a0	; Message Object 45 Function Control Register
CAN_MOFCR46    	.equ	0xf00195c0	; Message Object 46 Function Control Register
CAN_MOFCR47    	.equ	0xf00195e0	; Message Object 47 Function Control Register
CAN_MOFCR48    	.equ	0xf0019600	; Message Object 48 Function Control Register
CAN_MOFCR49    	.equ	0xf0019620	; Message Object 49 Function Control Register
CAN_MOFCR5     	.equ	0xf00190a0	; Message Object 5 Function Control Register
CAN_MOFCR50    	.equ	0xf0019640	; Message Object 50 Function Control Register
CAN_MOFCR51    	.equ	0xf0019660	; Message Object 51 Function Control Register
CAN_MOFCR52    	.equ	0xf0019680	; Message Object 52 Function Control Register
CAN_MOFCR53    	.equ	0xf00196a0	; Message Object 53 Function Control Register
CAN_MOFCR54    	.equ	0xf00196c0	; Message Object 54 Function Control Register
CAN_MOFCR55    	.equ	0xf00196e0	; Message Object 55 Function Control Register
CAN_MOFCR56    	.equ	0xf0019700	; Message Object 56 Function Control Register
CAN_MOFCR57    	.equ	0xf0019720	; Message Object 57 Function Control Register
CAN_MOFCR58    	.equ	0xf0019740	; Message Object 58 Function Control Register
CAN_MOFCR59    	.equ	0xf0019760	; Message Object 59 Function Control Register
CAN_MOFCR6     	.equ	0xf00190c0	; Message Object 6 Function Control Register
CAN_MOFCR60    	.equ	0xf0019780	; Message Object 60 Function Control Register
CAN_MOFCR61    	.equ	0xf00197a0	; Message Object 61 Function Control Register
CAN_MOFCR62    	.equ	0xf00197c0	; Message Object 62 Function Control Register
CAN_MOFCR63    	.equ	0xf00197e0	; Message Object 63 Function Control Register
CAN_MOFCR64    	.equ	0xf0019800	; Message Object 64 Function Control Register
CAN_MOFCR65    	.equ	0xf0019820	; Message Object 65 Function Control Register
CAN_MOFCR66    	.equ	0xf0019840	; Message Object 66 Function Control Register
CAN_MOFCR67    	.equ	0xf0019860	; Message Object 67 Function Control Register
CAN_MOFCR68    	.equ	0xf0019880	; Message Object 68 Function Control Register
CAN_MOFCR69    	.equ	0xf00198a0	; Message Object 69 Function Control Register
CAN_MOFCR7     	.equ	0xf00190e0	; Message Object 7 Function Control Register
CAN_MOFCR70    	.equ	0xf00198c0	; Message Object 70 Function Control Register
CAN_MOFCR71    	.equ	0xf00198e0	; Message Object 71 Function Control Register
CAN_MOFCR72    	.equ	0xf0019900	; Message Object 72 Function Control Register
CAN_MOFCR73    	.equ	0xf0019920	; Message Object 73 Function Control Register
CAN_MOFCR74    	.equ	0xf0019940	; Message Object 74 Function Control Register
CAN_MOFCR75    	.equ	0xf0019960	; Message Object 75 Function Control Register
CAN_MOFCR76    	.equ	0xf0019980	; Message Object 76 Function Control Register
CAN_MOFCR77    	.equ	0xf00199a0	; Message Object 77 Function Control Register
CAN_MOFCR78    	.equ	0xf00199c0	; Message Object 78 Function Control Register
CAN_MOFCR79    	.equ	0xf00199e0	; Message Object 79 Function Control Register
CAN_MOFCR8     	.equ	0xf0019100	; Message Object 8 Function Control Register
CAN_MOFCR80    	.equ	0xf0019a00	; Message Object 80 Function Control Register
CAN_MOFCR81    	.equ	0xf0019a20	; Message Object 81 Function Control Register
CAN_MOFCR82    	.equ	0xf0019a40	; Message Object 82 Function Control Register
CAN_MOFCR83    	.equ	0xf0019a60	; Message Object 83 Function Control Register
CAN_MOFCR84    	.equ	0xf0019a80	; Message Object 84 Function Control Register
CAN_MOFCR85    	.equ	0xf0019aa0	; Message Object 85 Function Control Register
CAN_MOFCR86    	.equ	0xf0019ac0	; Message Object 86 Function Control Register
CAN_MOFCR87    	.equ	0xf0019ae0	; Message Object 87 Function Control Register
CAN_MOFCR88    	.equ	0xf0019b00	; Message Object 88 Function Control Register
CAN_MOFCR89    	.equ	0xf0019b20	; Message Object 89 Function Control Register
CAN_MOFCR9     	.equ	0xf0019120	; Message Object 9 Function Control Register
CAN_MOFCR90    	.equ	0xf0019b40	; Message Object 90 Function Control Register
CAN_MOFCR91    	.equ	0xf0019b60	; Message Object 91 Function Control Register
CAN_MOFCR92    	.equ	0xf0019b80	; Message Object 92 Function Control Register
CAN_MOFCR93    	.equ	0xf0019ba0	; Message Object 93 Function Control Register
CAN_MOFCR94    	.equ	0xf0019bc0	; Message Object 94 Function Control Register
CAN_MOFCR95    	.equ	0xf0019be0	; Message Object 95 Function Control Register
CAN_MOFCR96    	.equ	0xf0019c00	; Message Object 96 Function Control Register
CAN_MOFCR97    	.equ	0xf0019c20	; Message Object 97 Function Control Register
CAN_MOFCR98    	.equ	0xf0019c40	; Message Object 98 Function Control Register
CAN_MOFCR99    	.equ	0xf0019c60	; Message Object 99 Function Control Register
CAN_MOFGPR0    	.equ	0xf0019004	; Message Object 0 FIFO/Gateway Pointer Register
CAN_MOFGPR1    	.equ	0xf0019024	; Message Object 1 FIFO/Gateway Pointer Register
CAN_MOFGPR10   	.equ	0xf0019144	; Message Object 10 FIFO/Gateway Pointer Register
CAN_MOFGPR100  	.equ	0xf0019c84	; Message Object 100 FIFO/Gateway Pointer Register
CAN_MOFGPR101  	.equ	0xf0019ca4	; Message Object 101 FIFO/Gateway Pointer Register
CAN_MOFGPR102  	.equ	0xf0019cc4	; Message Object 102 FIFO/Gateway Pointer Register
CAN_MOFGPR103  	.equ	0xf0019ce4	; Message Object 103 FIFO/Gateway Pointer Register
CAN_MOFGPR104  	.equ	0xf0019d04	; Message Object 104 FIFO/Gateway Pointer Register
CAN_MOFGPR105  	.equ	0xf0019d24	; Message Object 105 FIFO/Gateway Pointer Register
CAN_MOFGPR106  	.equ	0xf0019d44	; Message Object 106 FIFO/Gateway Pointer Register
CAN_MOFGPR107  	.equ	0xf0019d64	; Message Object 107 FIFO/Gateway Pointer Register
CAN_MOFGPR108  	.equ	0xf0019d84	; Message Object 108 FIFO/Gateway Pointer Register
CAN_MOFGPR109  	.equ	0xf0019da4	; Message Object 109 FIFO/Gateway Pointer Register
CAN_MOFGPR11   	.equ	0xf0019164	; Message Object 11 FIFO/Gateway Pointer Register
CAN_MOFGPR110  	.equ	0xf0019dc4	; Message Object 110 FIFO/Gateway Pointer Register
CAN_MOFGPR111  	.equ	0xf0019de4	; Message Object 111 FIFO/Gateway Pointer Register
CAN_MOFGPR112  	.equ	0xf0019e04	; Message Object 112 FIFO/Gateway Pointer Register
CAN_MOFGPR113  	.equ	0xf0019e24	; Message Object 113 FIFO/Gateway Pointer Register
CAN_MOFGPR114  	.equ	0xf0019e44	; Message Object 114 FIFO/Gateway Pointer Register
CAN_MOFGPR115  	.equ	0xf0019e64	; Message Object 115 FIFO/Gateway Pointer Register
CAN_MOFGPR116  	.equ	0xf0019e84	; Message Object 116 FIFO/Gateway Pointer Register
CAN_MOFGPR117  	.equ	0xf0019ea4	; Message Object 117 FIFO/Gateway Pointer Register
CAN_MOFGPR118  	.equ	0xf0019ec4	; Message Object 118 FIFO/Gateway Pointer Register
CAN_MOFGPR119  	.equ	0xf0019ee4	; Message Object 119 FIFO/Gateway Pointer Register
CAN_MOFGPR12   	.equ	0xf0019184	; Message Object 12 FIFO/Gateway Pointer Register
CAN_MOFGPR120  	.equ	0xf0019f04	; Message Object 120 FIFO/Gateway Pointer Register
CAN_MOFGPR121  	.equ	0xf0019f24	; Message Object 121 FIFO/Gateway Pointer Register
CAN_MOFGPR122  	.equ	0xf0019f44	; Message Object 122 FIFO/Gateway Pointer Register
CAN_MOFGPR123  	.equ	0xf0019f64	; Message Object 123 FIFO/Gateway Pointer Register
CAN_MOFGPR124  	.equ	0xf0019f84	; Message Object 124 FIFO/Gateway Pointer Register
CAN_MOFGPR125  	.equ	0xf0019fa4	; Message Object 125 FIFO/Gateway Pointer Register
CAN_MOFGPR126  	.equ	0xf0019fc4	; Message Object 126 FIFO/Gateway Pointer Register
CAN_MOFGPR127  	.equ	0xf0019fe4	; Message Object 127 FIFO/Gateway Pointer Register
CAN_MOFGPR128  	.equ	0xf001a004	; Message Object 128 FIFO/Gateway Pointer Register
CAN_MOFGPR129  	.equ	0xf001a024	; Message Object 129 FIFO/Gateway Pointer Register
CAN_MOFGPR13   	.equ	0xf00191a4	; Message Object 13 FIFO/Gateway Pointer Register
CAN_MOFGPR130  	.equ	0xf001a044	; Message Object 130 FIFO/Gateway Pointer Register
CAN_MOFGPR131  	.equ	0xf001a064	; Message Object 131 FIFO/Gateway Pointer Register
CAN_MOFGPR132  	.equ	0xf001a084	; Message Object 132 FIFO/Gateway Pointer Register
CAN_MOFGPR133  	.equ	0xf001a0a4	; Message Object 133 FIFO/Gateway Pointer Register
CAN_MOFGPR134  	.equ	0xf001a0c4	; Message Object 134 FIFO/Gateway Pointer Register
CAN_MOFGPR135  	.equ	0xf001a0e4	; Message Object 135 FIFO/Gateway Pointer Register
CAN_MOFGPR136  	.equ	0xf001a104	; Message Object 136 FIFO/Gateway Pointer Register
CAN_MOFGPR137  	.equ	0xf001a124	; Message Object 137 FIFO/Gateway Pointer Register
CAN_MOFGPR138  	.equ	0xf001a144	; Message Object 138 FIFO/Gateway Pointer Register
CAN_MOFGPR139  	.equ	0xf001a164	; Message Object 139 FIFO/Gateway Pointer Register
CAN_MOFGPR14   	.equ	0xf00191c4	; Message Object 14 FIFO/Gateway Pointer Register
CAN_MOFGPR140  	.equ	0xf001a184	; Message Object 140 FIFO/Gateway Pointer Register
CAN_MOFGPR141  	.equ	0xf001a1a4	; Message Object 141 FIFO/Gateway Pointer Register
CAN_MOFGPR142  	.equ	0xf001a1c4	; Message Object 142 FIFO/Gateway Pointer Register
CAN_MOFGPR143  	.equ	0xf001a1e4	; Message Object 143 FIFO/Gateway Pointer Register
CAN_MOFGPR144  	.equ	0xf001a204	; Message Object 144 FIFO/Gateway Pointer Register
CAN_MOFGPR145  	.equ	0xf001a224	; Message Object 145 FIFO/Gateway Pointer Register
CAN_MOFGPR146  	.equ	0xf001a244	; Message Object 146 FIFO/Gateway Pointer Register
CAN_MOFGPR147  	.equ	0xf001a264	; Message Object 147 FIFO/Gateway Pointer Register
CAN_MOFGPR148  	.equ	0xf001a284	; Message Object 148 FIFO/Gateway Pointer Register
CAN_MOFGPR149  	.equ	0xf001a2a4	; Message Object 149 FIFO/Gateway Pointer Register
CAN_MOFGPR15   	.equ	0xf00191e4	; Message Object 15 FIFO/Gateway Pointer Register
CAN_MOFGPR150  	.equ	0xf001a2c4	; Message Object 150 FIFO/Gateway Pointer Register
CAN_MOFGPR151  	.equ	0xf001a2e4	; Message Object 151 FIFO/Gateway Pointer Register
CAN_MOFGPR152  	.equ	0xf001a304	; Message Object 152 FIFO/Gateway Pointer Register
CAN_MOFGPR153  	.equ	0xf001a324	; Message Object 153 FIFO/Gateway Pointer Register
CAN_MOFGPR154  	.equ	0xf001a344	; Message Object 154 FIFO/Gateway Pointer Register
CAN_MOFGPR155  	.equ	0xf001a364	; Message Object 155 FIFO/Gateway Pointer Register
CAN_MOFGPR156  	.equ	0xf001a384	; Message Object 156 FIFO/Gateway Pointer Register
CAN_MOFGPR157  	.equ	0xf001a3a4	; Message Object 157 FIFO/Gateway Pointer Register
CAN_MOFGPR158  	.equ	0xf001a3c4	; Message Object 158 FIFO/Gateway Pointer Register
CAN_MOFGPR159  	.equ	0xf001a3e4	; Message Object 159 FIFO/Gateway Pointer Register
CAN_MOFGPR16   	.equ	0xf0019204	; Message Object 16 FIFO/Gateway Pointer Register
CAN_MOFGPR160  	.equ	0xf001a404	; Message Object 160 FIFO/Gateway Pointer Register
CAN_MOFGPR161  	.equ	0xf001a424	; Message Object 161 FIFO/Gateway Pointer Register
CAN_MOFGPR162  	.equ	0xf001a444	; Message Object 162 FIFO/Gateway Pointer Register
CAN_MOFGPR163  	.equ	0xf001a464	; Message Object 163 FIFO/Gateway Pointer Register
CAN_MOFGPR164  	.equ	0xf001a484	; Message Object 164 FIFO/Gateway Pointer Register
CAN_MOFGPR165  	.equ	0xf001a4a4	; Message Object 165 FIFO/Gateway Pointer Register
CAN_MOFGPR166  	.equ	0xf001a4c4	; Message Object 166 FIFO/Gateway Pointer Register
CAN_MOFGPR167  	.equ	0xf001a4e4	; Message Object 167 FIFO/Gateway Pointer Register
CAN_MOFGPR168  	.equ	0xf001a504	; Message Object 168 FIFO/Gateway Pointer Register
CAN_MOFGPR169  	.equ	0xf001a524	; Message Object 169 FIFO/Gateway Pointer Register
CAN_MOFGPR17   	.equ	0xf0019224	; Message Object 17 FIFO/Gateway Pointer Register
CAN_MOFGPR170  	.equ	0xf001a544	; Message Object 170 FIFO/Gateway Pointer Register
CAN_MOFGPR171  	.equ	0xf001a564	; Message Object 171 FIFO/Gateway Pointer Register
CAN_MOFGPR172  	.equ	0xf001a584	; Message Object 172 FIFO/Gateway Pointer Register
CAN_MOFGPR173  	.equ	0xf001a5a4	; Message Object 173 FIFO/Gateway Pointer Register
CAN_MOFGPR174  	.equ	0xf001a5c4	; Message Object 174 FIFO/Gateway Pointer Register
CAN_MOFGPR175  	.equ	0xf001a5e4	; Message Object 175 FIFO/Gateway Pointer Register
CAN_MOFGPR176  	.equ	0xf001a604	; Message Object 176 FIFO/Gateway Pointer Register
CAN_MOFGPR177  	.equ	0xf001a624	; Message Object 177 FIFO/Gateway Pointer Register
CAN_MOFGPR178  	.equ	0xf001a644	; Message Object 178 FIFO/Gateway Pointer Register
CAN_MOFGPR179  	.equ	0xf001a664	; Message Object 179 FIFO/Gateway Pointer Register
CAN_MOFGPR18   	.equ	0xf0019244	; Message Object 18 FIFO/Gateway Pointer Register
CAN_MOFGPR180  	.equ	0xf001a684	; Message Object 180 FIFO/Gateway Pointer Register
CAN_MOFGPR181  	.equ	0xf001a6a4	; Message Object 181 FIFO/Gateway Pointer Register
CAN_MOFGPR182  	.equ	0xf001a6c4	; Message Object 182 FIFO/Gateway Pointer Register
CAN_MOFGPR183  	.equ	0xf001a6e4	; Message Object 183 FIFO/Gateway Pointer Register
CAN_MOFGPR184  	.equ	0xf001a704	; Message Object 184 FIFO/Gateway Pointer Register
CAN_MOFGPR185  	.equ	0xf001a724	; Message Object 185 FIFO/Gateway Pointer Register
CAN_MOFGPR186  	.equ	0xf001a744	; Message Object 186 FIFO/Gateway Pointer Register
CAN_MOFGPR187  	.equ	0xf001a764	; Message Object 187 FIFO/Gateway Pointer Register
CAN_MOFGPR188  	.equ	0xf001a784	; Message Object 188 FIFO/Gateway Pointer Register
CAN_MOFGPR189  	.equ	0xf001a7a4	; Message Object 189 FIFO/Gateway Pointer Register
CAN_MOFGPR19   	.equ	0xf0019264	; Message Object 19 FIFO/Gateway Pointer Register
CAN_MOFGPR190  	.equ	0xf001a7c4	; Message Object 190 FIFO/Gateway Pointer Register
CAN_MOFGPR191  	.equ	0xf001a7e4	; Message Object 191 FIFO/Gateway Pointer Register
CAN_MOFGPR192  	.equ	0xf001a804	; Message Object 192 FIFO/Gateway Pointer Register
CAN_MOFGPR193  	.equ	0xf001a824	; Message Object 193 FIFO/Gateway Pointer Register
CAN_MOFGPR194  	.equ	0xf001a844	; Message Object 194 FIFO/Gateway Pointer Register
CAN_MOFGPR195  	.equ	0xf001a864	; Message Object 195 FIFO/Gateway Pointer Register
CAN_MOFGPR196  	.equ	0xf001a884	; Message Object 196 FIFO/Gateway Pointer Register
CAN_MOFGPR197  	.equ	0xf001a8a4	; Message Object 197 FIFO/Gateway Pointer Register
CAN_MOFGPR198  	.equ	0xf001a8c4	; Message Object 198 FIFO/Gateway Pointer Register
CAN_MOFGPR199  	.equ	0xf001a8e4	; Message Object 199 FIFO/Gateway Pointer Register
CAN_MOFGPR2    	.equ	0xf0019044	; Message Object 2 FIFO/Gateway Pointer Register
CAN_MOFGPR20   	.equ	0xf0019284	; Message Object 20 FIFO/Gateway Pointer Register
CAN_MOFGPR200  	.equ	0xf001a904	; Message Object 200 FIFO/Gateway Pointer Register
CAN_MOFGPR201  	.equ	0xf001a924	; Message Object 201 FIFO/Gateway Pointer Register
CAN_MOFGPR202  	.equ	0xf001a944	; Message Object 202 FIFO/Gateway Pointer Register
CAN_MOFGPR203  	.equ	0xf001a964	; Message Object 203 FIFO/Gateway Pointer Register
CAN_MOFGPR204  	.equ	0xf001a984	; Message Object 204 FIFO/Gateway Pointer Register
CAN_MOFGPR205  	.equ	0xf001a9a4	; Message Object 205 FIFO/Gateway Pointer Register
CAN_MOFGPR206  	.equ	0xf001a9c4	; Message Object 206 FIFO/Gateway Pointer Register
CAN_MOFGPR207  	.equ	0xf001a9e4	; Message Object 207 FIFO/Gateway Pointer Register
CAN_MOFGPR208  	.equ	0xf001aa04	; Message Object 208 FIFO/Gateway Pointer Register
CAN_MOFGPR209  	.equ	0xf001aa24	; Message Object 209 FIFO/Gateway Pointer Register
CAN_MOFGPR21   	.equ	0xf00192a4	; Message Object 21 FIFO/Gateway Pointer Register
CAN_MOFGPR210  	.equ	0xf001aa44	; Message Object 210 FIFO/Gateway Pointer Register
CAN_MOFGPR211  	.equ	0xf001aa64	; Message Object 211 FIFO/Gateway Pointer Register
CAN_MOFGPR212  	.equ	0xf001aa84	; Message Object 212 FIFO/Gateway Pointer Register
CAN_MOFGPR213  	.equ	0xf001aaa4	; Message Object 213 FIFO/Gateway Pointer Register
CAN_MOFGPR214  	.equ	0xf001aac4	; Message Object 214 FIFO/Gateway Pointer Register
CAN_MOFGPR215  	.equ	0xf001aae4	; Message Object 215 FIFO/Gateway Pointer Register
CAN_MOFGPR216  	.equ	0xf001ab04	; Message Object 216 FIFO/Gateway Pointer Register
CAN_MOFGPR217  	.equ	0xf001ab24	; Message Object 217 FIFO/Gateway Pointer Register
CAN_MOFGPR218  	.equ	0xf001ab44	; Message Object 218 FIFO/Gateway Pointer Register
CAN_MOFGPR219  	.equ	0xf001ab64	; Message Object 219 FIFO/Gateway Pointer Register
CAN_MOFGPR22   	.equ	0xf00192c4	; Message Object 22 FIFO/Gateway Pointer Register
CAN_MOFGPR220  	.equ	0xf001ab84	; Message Object 220 FIFO/Gateway Pointer Register
CAN_MOFGPR221  	.equ	0xf001aba4	; Message Object 221 FIFO/Gateway Pointer Register
CAN_MOFGPR222  	.equ	0xf001abc4	; Message Object 222 FIFO/Gateway Pointer Register
CAN_MOFGPR223  	.equ	0xf001abe4	; Message Object 223 FIFO/Gateway Pointer Register
CAN_MOFGPR224  	.equ	0xf001ac04	; Message Object 224 FIFO/Gateway Pointer Register
CAN_MOFGPR225  	.equ	0xf001ac24	; Message Object 225 FIFO/Gateway Pointer Register
CAN_MOFGPR226  	.equ	0xf001ac44	; Message Object 226 FIFO/Gateway Pointer Register
CAN_MOFGPR227  	.equ	0xf001ac64	; Message Object 227 FIFO/Gateway Pointer Register
CAN_MOFGPR228  	.equ	0xf001ac84	; Message Object 228 FIFO/Gateway Pointer Register
CAN_MOFGPR229  	.equ	0xf001aca4	; Message Object 229 FIFO/Gateway Pointer Register
CAN_MOFGPR23   	.equ	0xf00192e4	; Message Object 23 FIFO/Gateway Pointer Register
CAN_MOFGPR230  	.equ	0xf001acc4	; Message Object 230 FIFO/Gateway Pointer Register
CAN_MOFGPR231  	.equ	0xf001ace4	; Message Object 231 FIFO/Gateway Pointer Register
CAN_MOFGPR232  	.equ	0xf001ad04	; Message Object 232 FIFO/Gateway Pointer Register
CAN_MOFGPR233  	.equ	0xf001ad24	; Message Object 233 FIFO/Gateway Pointer Register
CAN_MOFGPR234  	.equ	0xf001ad44	; Message Object 234 FIFO/Gateway Pointer Register
CAN_MOFGPR235  	.equ	0xf001ad64	; Message Object 235 FIFO/Gateway Pointer Register
CAN_MOFGPR236  	.equ	0xf001ad84	; Message Object 236 FIFO/Gateway Pointer Register
CAN_MOFGPR237  	.equ	0xf001ada4	; Message Object 237 FIFO/Gateway Pointer Register
CAN_MOFGPR238  	.equ	0xf001adc4	; Message Object 238 FIFO/Gateway Pointer Register
CAN_MOFGPR239  	.equ	0xf001ade4	; Message Object 239 FIFO/Gateway Pointer Register
CAN_MOFGPR24   	.equ	0xf0019304	; Message Object 24 FIFO/Gateway Pointer Register
CAN_MOFGPR240  	.equ	0xf001ae04	; Message Object 240 FIFO/Gateway Pointer Register
CAN_MOFGPR241  	.equ	0xf001ae24	; Message Object 241 FIFO/Gateway Pointer Register
CAN_MOFGPR242  	.equ	0xf001ae44	; Message Object 242 FIFO/Gateway Pointer Register
CAN_MOFGPR243  	.equ	0xf001ae64	; Message Object 243 FIFO/Gateway Pointer Register
CAN_MOFGPR244  	.equ	0xf001ae84	; Message Object 244 FIFO/Gateway Pointer Register
CAN_MOFGPR245  	.equ	0xf001aea4	; Message Object 245 FIFO/Gateway Pointer Register
CAN_MOFGPR246  	.equ	0xf001aec4	; Message Object 246 FIFO/Gateway Pointer Register
CAN_MOFGPR247  	.equ	0xf001aee4	; Message Object 247 FIFO/Gateway Pointer Register
CAN_MOFGPR248  	.equ	0xf001af04	; Message Object 248 FIFO/Gateway Pointer Register
CAN_MOFGPR249  	.equ	0xf001af24	; Message Object 249 FIFO/Gateway Pointer Register
CAN_MOFGPR25   	.equ	0xf0019324	; Message Object 25 FIFO/Gateway Pointer Register
CAN_MOFGPR250  	.equ	0xf001af44	; Message Object 250 FIFO/Gateway Pointer Register
CAN_MOFGPR251  	.equ	0xf001af64	; Message Object 251 FIFO/Gateway Pointer Register
CAN_MOFGPR252  	.equ	0xf001af84	; Message Object 252 FIFO/Gateway Pointer Register
CAN_MOFGPR253  	.equ	0xf001afa4	; Message Object 253 FIFO/Gateway Pointer Register
CAN_MOFGPR254  	.equ	0xf001afc4	; Message Object 254 FIFO/Gateway Pointer Register
CAN_MOFGPR255  	.equ	0xf001afe4	; Message Object 255 FIFO/Gateway Pointer Register
CAN_MOFGPR26   	.equ	0xf0019344	; Message Object 26 FIFO/Gateway Pointer Register
CAN_MOFGPR27   	.equ	0xf0019364	; Message Object 27 FIFO/Gateway Pointer Register
CAN_MOFGPR28   	.equ	0xf0019384	; Message Object 28 FIFO/Gateway Pointer Register
CAN_MOFGPR29   	.equ	0xf00193a4	; Message Object 29 FIFO/Gateway Pointer Register
CAN_MOFGPR3    	.equ	0xf0019064	; Message Object 3 FIFO/Gateway Pointer Register
CAN_MOFGPR30   	.equ	0xf00193c4	; Message Object 30 FIFO/Gateway Pointer Register
CAN_MOFGPR31   	.equ	0xf00193e4	; Message Object 31 FIFO/Gateway Pointer Register
CAN_MOFGPR32   	.equ	0xf0019404	; Message Object 32 FIFO/Gateway Pointer Register
CAN_MOFGPR33   	.equ	0xf0019424	; Message Object 33 FIFO/Gateway Pointer Register
CAN_MOFGPR34   	.equ	0xf0019444	; Message Object 34 FIFO/Gateway Pointer Register
CAN_MOFGPR35   	.equ	0xf0019464	; Message Object 35 FIFO/Gateway Pointer Register
CAN_MOFGPR36   	.equ	0xf0019484	; Message Object 36 FIFO/Gateway Pointer Register
CAN_MOFGPR37   	.equ	0xf00194a4	; Message Object 37 FIFO/Gateway Pointer Register
CAN_MOFGPR38   	.equ	0xf00194c4	; Message Object 38 FIFO/Gateway Pointer Register
CAN_MOFGPR39   	.equ	0xf00194e4	; Message Object 39 FIFO/Gateway Pointer Register
CAN_MOFGPR4    	.equ	0xf0019084	; Message Object 4 FIFO/Gateway Pointer Register
CAN_MOFGPR40   	.equ	0xf0019504	; Message Object 40 FIFO/Gateway Pointer Register
CAN_MOFGPR41   	.equ	0xf0019524	; Message Object 41 FIFO/Gateway Pointer Register
CAN_MOFGPR42   	.equ	0xf0019544	; Message Object 42 FIFO/Gateway Pointer Register
CAN_MOFGPR43   	.equ	0xf0019564	; Message Object 43 FIFO/Gateway Pointer Register
CAN_MOFGPR44   	.equ	0xf0019584	; Message Object 44 FIFO/Gateway Pointer Register
CAN_MOFGPR45   	.equ	0xf00195a4	; Message Object 45 FIFO/Gateway Pointer Register
CAN_MOFGPR46   	.equ	0xf00195c4	; Message Object 46 FIFO/Gateway Pointer Register
CAN_MOFGPR47   	.equ	0xf00195e4	; Message Object 47 FIFO/Gateway Pointer Register
CAN_MOFGPR48   	.equ	0xf0019604	; Message Object 48 FIFO/Gateway Pointer Register
CAN_MOFGPR49   	.equ	0xf0019624	; Message Object 49 FIFO/Gateway Pointer Register
CAN_MOFGPR5    	.equ	0xf00190a4	; Message Object 5 FIFO/Gateway Pointer Register
CAN_MOFGPR50   	.equ	0xf0019644	; Message Object 50 FIFO/Gateway Pointer Register
CAN_MOFGPR51   	.equ	0xf0019664	; Message Object 51 FIFO/Gateway Pointer Register
CAN_MOFGPR52   	.equ	0xf0019684	; Message Object 52 FIFO/Gateway Pointer Register
CAN_MOFGPR53   	.equ	0xf00196a4	; Message Object 53 FIFO/Gateway Pointer Register
CAN_MOFGPR54   	.equ	0xf00196c4	; Message Object 54 FIFO/Gateway Pointer Register
CAN_MOFGPR55   	.equ	0xf00196e4	; Message Object 55 FIFO/Gateway Pointer Register
CAN_MOFGPR56   	.equ	0xf0019704	; Message Object 56 FIFO/Gateway Pointer Register
CAN_MOFGPR57   	.equ	0xf0019724	; Message Object 57 FIFO/Gateway Pointer Register
CAN_MOFGPR58   	.equ	0xf0019744	; Message Object 58 FIFO/Gateway Pointer Register
CAN_MOFGPR59   	.equ	0xf0019764	; Message Object 59 FIFO/Gateway Pointer Register
CAN_MOFGPR6    	.equ	0xf00190c4	; Message Object 6 FIFO/Gateway Pointer Register
CAN_MOFGPR60   	.equ	0xf0019784	; Message Object 60 FIFO/Gateway Pointer Register
CAN_MOFGPR61   	.equ	0xf00197a4	; Message Object 61 FIFO/Gateway Pointer Register
CAN_MOFGPR62   	.equ	0xf00197c4	; Message Object 62 FIFO/Gateway Pointer Register
CAN_MOFGPR63   	.equ	0xf00197e4	; Message Object 63 FIFO/Gateway Pointer Register
CAN_MOFGPR64   	.equ	0xf0019804	; Message Object 64 FIFO/Gateway Pointer Register
CAN_MOFGPR65   	.equ	0xf0019824	; Message Object 65 FIFO/Gateway Pointer Register
CAN_MOFGPR66   	.equ	0xf0019844	; Message Object 66 FIFO/Gateway Pointer Register
CAN_MOFGPR67   	.equ	0xf0019864	; Message Object 67 FIFO/Gateway Pointer Register
CAN_MOFGPR68   	.equ	0xf0019884	; Message Object 68 FIFO/Gateway Pointer Register
CAN_MOFGPR69   	.equ	0xf00198a4	; Message Object 69 FIFO/Gateway Pointer Register
CAN_MOFGPR7    	.equ	0xf00190e4	; Message Object 7 FIFO/Gateway Pointer Register
CAN_MOFGPR70   	.equ	0xf00198c4	; Message Object 70 FIFO/Gateway Pointer Register
CAN_MOFGPR71   	.equ	0xf00198e4	; Message Object 71 FIFO/Gateway Pointer Register
CAN_MOFGPR72   	.equ	0xf0019904	; Message Object 72 FIFO/Gateway Pointer Register
CAN_MOFGPR73   	.equ	0xf0019924	; Message Object 73 FIFO/Gateway Pointer Register
CAN_MOFGPR74   	.equ	0xf0019944	; Message Object 74 FIFO/Gateway Pointer Register
CAN_MOFGPR75   	.equ	0xf0019964	; Message Object 75 FIFO/Gateway Pointer Register
CAN_MOFGPR76   	.equ	0xf0019984	; Message Object 76 FIFO/Gateway Pointer Register
CAN_MOFGPR77   	.equ	0xf00199a4	; Message Object 77 FIFO/Gateway Pointer Register
CAN_MOFGPR78   	.equ	0xf00199c4	; Message Object 78 FIFO/Gateway Pointer Register
CAN_MOFGPR79   	.equ	0xf00199e4	; Message Object 79 FIFO/Gateway Pointer Register
CAN_MOFGPR8    	.equ	0xf0019104	; Message Object 8 FIFO/Gateway Pointer Register
CAN_MOFGPR80   	.equ	0xf0019a04	; Message Object 80 FIFO/Gateway Pointer Register
CAN_MOFGPR81   	.equ	0xf0019a24	; Message Object 81 FIFO/Gateway Pointer Register
CAN_MOFGPR82   	.equ	0xf0019a44	; Message Object 82 FIFO/Gateway Pointer Register
CAN_MOFGPR83   	.equ	0xf0019a64	; Message Object 83 FIFO/Gateway Pointer Register
CAN_MOFGPR84   	.equ	0xf0019a84	; Message Object 84 FIFO/Gateway Pointer Register
CAN_MOFGPR85   	.equ	0xf0019aa4	; Message Object 85 FIFO/Gateway Pointer Register
CAN_MOFGPR86   	.equ	0xf0019ac4	; Message Object 86 FIFO/Gateway Pointer Register
CAN_MOFGPR87   	.equ	0xf0019ae4	; Message Object 87 FIFO/Gateway Pointer Register
CAN_MOFGPR88   	.equ	0xf0019b04	; Message Object 88 FIFO/Gateway Pointer Register
CAN_MOFGPR89   	.equ	0xf0019b24	; Message Object 89 FIFO/Gateway Pointer Register
CAN_MOFGPR9    	.equ	0xf0019124	; Message Object 9 FIFO/Gateway Pointer Register
CAN_MOFGPR90   	.equ	0xf0019b44	; Message Object 90 FIFO/Gateway Pointer Register
CAN_MOFGPR91   	.equ	0xf0019b64	; Message Object 91 FIFO/Gateway Pointer Register
CAN_MOFGPR92   	.equ	0xf0019b84	; Message Object 92 FIFO/Gateway Pointer Register
CAN_MOFGPR93   	.equ	0xf0019ba4	; Message Object 93 FIFO/Gateway Pointer Register
CAN_MOFGPR94   	.equ	0xf0019bc4	; Message Object 94 FIFO/Gateway Pointer Register
CAN_MOFGPR95   	.equ	0xf0019be4	; Message Object 95 FIFO/Gateway Pointer Register
CAN_MOFGPR96   	.equ	0xf0019c04	; Message Object 96 FIFO/Gateway Pointer Register
CAN_MOFGPR97   	.equ	0xf0019c24	; Message Object 97 FIFO/Gateway Pointer Register
CAN_MOFGPR98   	.equ	0xf0019c44	; Message Object 98 FIFO/Gateway Pointer Register
CAN_MOFGPR99   	.equ	0xf0019c64	; Message Object 99 FIFO/Gateway Pointer Register
CAN_MOIPR0     	.equ	0xf0019008	; Message Object 0 Interrupt Pointer Register
CAN_MOIPR1     	.equ	0xf0019028	; Message Object 1 Interrupt Pointer Register
CAN_MOIPR10    	.equ	0xf0019148	; Message Object 10 Interrupt Pointer Register
CAN_MOIPR100   	.equ	0xf0019c88	; Message Object 100 Interrupt Pointer Register
CAN_MOIPR101   	.equ	0xf0019ca8	; Message Object 101 Interrupt Pointer Register
CAN_MOIPR102   	.equ	0xf0019cc8	; Message Object 102 Interrupt Pointer Register
CAN_MOIPR103   	.equ	0xf0019ce8	; Message Object 103 Interrupt Pointer Register
CAN_MOIPR104   	.equ	0xf0019d08	; Message Object 104 Interrupt Pointer Register
CAN_MOIPR105   	.equ	0xf0019d28	; Message Object 105 Interrupt Pointer Register
CAN_MOIPR106   	.equ	0xf0019d48	; Message Object 106 Interrupt Pointer Register
CAN_MOIPR107   	.equ	0xf0019d68	; Message Object 107 Interrupt Pointer Register
CAN_MOIPR108   	.equ	0xf0019d88	; Message Object 108 Interrupt Pointer Register
CAN_MOIPR109   	.equ	0xf0019da8	; Message Object 109 Interrupt Pointer Register
CAN_MOIPR11    	.equ	0xf0019168	; Message Object 11 Interrupt Pointer Register
CAN_MOIPR110   	.equ	0xf0019dc8	; Message Object 110 Interrupt Pointer Register
CAN_MOIPR111   	.equ	0xf0019de8	; Message Object 111 Interrupt Pointer Register
CAN_MOIPR112   	.equ	0xf0019e08	; Message Object 112 Interrupt Pointer Register
CAN_MOIPR113   	.equ	0xf0019e28	; Message Object 113 Interrupt Pointer Register
CAN_MOIPR114   	.equ	0xf0019e48	; Message Object 114 Interrupt Pointer Register
CAN_MOIPR115   	.equ	0xf0019e68	; Message Object 115 Interrupt Pointer Register
CAN_MOIPR116   	.equ	0xf0019e88	; Message Object 116 Interrupt Pointer Register
CAN_MOIPR117   	.equ	0xf0019ea8	; Message Object 117 Interrupt Pointer Register
CAN_MOIPR118   	.equ	0xf0019ec8	; Message Object 118 Interrupt Pointer Register
CAN_MOIPR119   	.equ	0xf0019ee8	; Message Object 119 Interrupt Pointer Register
CAN_MOIPR12    	.equ	0xf0019188	; Message Object 12 Interrupt Pointer Register
CAN_MOIPR120   	.equ	0xf0019f08	; Message Object 120 Interrupt Pointer Register
CAN_MOIPR121   	.equ	0xf0019f28	; Message Object 121 Interrupt Pointer Register
CAN_MOIPR122   	.equ	0xf0019f48	; Message Object 122 Interrupt Pointer Register
CAN_MOIPR123   	.equ	0xf0019f68	; Message Object 123 Interrupt Pointer Register
CAN_MOIPR124   	.equ	0xf0019f88	; Message Object 124 Interrupt Pointer Register
CAN_MOIPR125   	.equ	0xf0019fa8	; Message Object 125 Interrupt Pointer Register
CAN_MOIPR126   	.equ	0xf0019fc8	; Message Object 126 Interrupt Pointer Register
CAN_MOIPR127   	.equ	0xf0019fe8	; Message Object 127 Interrupt Pointer Register
CAN_MOIPR128   	.equ	0xf001a008	; Message Object 128 Interrupt Pointer Register
CAN_MOIPR129   	.equ	0xf001a028	; Message Object 129 Interrupt Pointer Register
CAN_MOIPR13    	.equ	0xf00191a8	; Message Object 13 Interrupt Pointer Register
CAN_MOIPR130   	.equ	0xf001a048	; Message Object 130 Interrupt Pointer Register
CAN_MOIPR131   	.equ	0xf001a068	; Message Object 131 Interrupt Pointer Register
CAN_MOIPR132   	.equ	0xf001a088	; Message Object 132 Interrupt Pointer Register
CAN_MOIPR133   	.equ	0xf001a0a8	; Message Object 133 Interrupt Pointer Register
CAN_MOIPR134   	.equ	0xf001a0c8	; Message Object 134 Interrupt Pointer Register
CAN_MOIPR135   	.equ	0xf001a0e8	; Message Object 135 Interrupt Pointer Register
CAN_MOIPR136   	.equ	0xf001a108	; Message Object 136 Interrupt Pointer Register
CAN_MOIPR137   	.equ	0xf001a128	; Message Object 137 Interrupt Pointer Register
CAN_MOIPR138   	.equ	0xf001a148	; Message Object 138 Interrupt Pointer Register
CAN_MOIPR139   	.equ	0xf001a168	; Message Object 139 Interrupt Pointer Register
CAN_MOIPR14    	.equ	0xf00191c8	; Message Object 14 Interrupt Pointer Register
CAN_MOIPR140   	.equ	0xf001a188	; Message Object 140 Interrupt Pointer Register
CAN_MOIPR141   	.equ	0xf001a1a8	; Message Object 141 Interrupt Pointer Register
CAN_MOIPR142   	.equ	0xf001a1c8	; Message Object 142 Interrupt Pointer Register
CAN_MOIPR143   	.equ	0xf001a1e8	; Message Object 143 Interrupt Pointer Register
CAN_MOIPR144   	.equ	0xf001a208	; Message Object 144 Interrupt Pointer Register
CAN_MOIPR145   	.equ	0xf001a228	; Message Object 145 Interrupt Pointer Register
CAN_MOIPR146   	.equ	0xf001a248	; Message Object 146 Interrupt Pointer Register
CAN_MOIPR147   	.equ	0xf001a268	; Message Object 147 Interrupt Pointer Register
CAN_MOIPR148   	.equ	0xf001a288	; Message Object 148 Interrupt Pointer Register
CAN_MOIPR149   	.equ	0xf001a2a8	; Message Object 149 Interrupt Pointer Register
CAN_MOIPR15    	.equ	0xf00191e8	; Message Object 15 Interrupt Pointer Register
CAN_MOIPR150   	.equ	0xf001a2c8	; Message Object 150 Interrupt Pointer Register
CAN_MOIPR151   	.equ	0xf001a2e8	; Message Object 151 Interrupt Pointer Register
CAN_MOIPR152   	.equ	0xf001a308	; Message Object 152 Interrupt Pointer Register
CAN_MOIPR153   	.equ	0xf001a328	; Message Object 153 Interrupt Pointer Register
CAN_MOIPR154   	.equ	0xf001a348	; Message Object 154 Interrupt Pointer Register
CAN_MOIPR155   	.equ	0xf001a368	; Message Object 155 Interrupt Pointer Register
CAN_MOIPR156   	.equ	0xf001a388	; Message Object 156 Interrupt Pointer Register
CAN_MOIPR157   	.equ	0xf001a3a8	; Message Object 157 Interrupt Pointer Register
CAN_MOIPR158   	.equ	0xf001a3c8	; Message Object 158 Interrupt Pointer Register
CAN_MOIPR159   	.equ	0xf001a3e8	; Message Object 159 Interrupt Pointer Register
CAN_MOIPR16    	.equ	0xf0019208	; Message Object 16 Interrupt Pointer Register
CAN_MOIPR160   	.equ	0xf001a408	; Message Object 160 Interrupt Pointer Register
CAN_MOIPR161   	.equ	0xf001a428	; Message Object 161 Interrupt Pointer Register
CAN_MOIPR162   	.equ	0xf001a448	; Message Object 162 Interrupt Pointer Register
CAN_MOIPR163   	.equ	0xf001a468	; Message Object 163 Interrupt Pointer Register
CAN_MOIPR164   	.equ	0xf001a488	; Message Object 164 Interrupt Pointer Register
CAN_MOIPR165   	.equ	0xf001a4a8	; Message Object 165 Interrupt Pointer Register
CAN_MOIPR166   	.equ	0xf001a4c8	; Message Object 166 Interrupt Pointer Register
CAN_MOIPR167   	.equ	0xf001a4e8	; Message Object 167 Interrupt Pointer Register
CAN_MOIPR168   	.equ	0xf001a508	; Message Object 168 Interrupt Pointer Register
CAN_MOIPR169   	.equ	0xf001a528	; Message Object 169 Interrupt Pointer Register
CAN_MOIPR17    	.equ	0xf0019228	; Message Object 17 Interrupt Pointer Register
CAN_MOIPR170   	.equ	0xf001a548	; Message Object 170 Interrupt Pointer Register
CAN_MOIPR171   	.equ	0xf001a568	; Message Object 171 Interrupt Pointer Register
CAN_MOIPR172   	.equ	0xf001a588	; Message Object 172 Interrupt Pointer Register
CAN_MOIPR173   	.equ	0xf001a5a8	; Message Object 173 Interrupt Pointer Register
CAN_MOIPR174   	.equ	0xf001a5c8	; Message Object 174 Interrupt Pointer Register
CAN_MOIPR175   	.equ	0xf001a5e8	; Message Object 175 Interrupt Pointer Register
CAN_MOIPR176   	.equ	0xf001a608	; Message Object 176 Interrupt Pointer Register
CAN_MOIPR177   	.equ	0xf001a628	; Message Object 177 Interrupt Pointer Register
CAN_MOIPR178   	.equ	0xf001a648	; Message Object 178 Interrupt Pointer Register
CAN_MOIPR179   	.equ	0xf001a668	; Message Object 179 Interrupt Pointer Register
CAN_MOIPR18    	.equ	0xf0019248	; Message Object 18 Interrupt Pointer Register
CAN_MOIPR180   	.equ	0xf001a688	; Message Object 180 Interrupt Pointer Register
CAN_MOIPR181   	.equ	0xf001a6a8	; Message Object 181 Interrupt Pointer Register
CAN_MOIPR182   	.equ	0xf001a6c8	; Message Object 182 Interrupt Pointer Register
CAN_MOIPR183   	.equ	0xf001a6e8	; Message Object 183 Interrupt Pointer Register
CAN_MOIPR184   	.equ	0xf001a708	; Message Object 184 Interrupt Pointer Register
CAN_MOIPR185   	.equ	0xf001a728	; Message Object 185 Interrupt Pointer Register
CAN_MOIPR186   	.equ	0xf001a748	; Message Object 186 Interrupt Pointer Register
CAN_MOIPR187   	.equ	0xf001a768	; Message Object 187 Interrupt Pointer Register
CAN_MOIPR188   	.equ	0xf001a788	; Message Object 188 Interrupt Pointer Register
CAN_MOIPR189   	.equ	0xf001a7a8	; Message Object 189 Interrupt Pointer Register
CAN_MOIPR19    	.equ	0xf0019268	; Message Object 19 Interrupt Pointer Register
CAN_MOIPR190   	.equ	0xf001a7c8	; Message Object 190 Interrupt Pointer Register
CAN_MOIPR191   	.equ	0xf001a7e8	; Message Object 191 Interrupt Pointer Register
CAN_MOIPR192   	.equ	0xf001a808	; Message Object 192 Interrupt Pointer Register
CAN_MOIPR193   	.equ	0xf001a828	; Message Object 193 Interrupt Pointer Register
CAN_MOIPR194   	.equ	0xf001a848	; Message Object 194 Interrupt Pointer Register
CAN_MOIPR195   	.equ	0xf001a868	; Message Object 195 Interrupt Pointer Register
CAN_MOIPR196   	.equ	0xf001a888	; Message Object 196 Interrupt Pointer Register
CAN_MOIPR197   	.equ	0xf001a8a8	; Message Object 197 Interrupt Pointer Register
CAN_MOIPR198   	.equ	0xf001a8c8	; Message Object 198 Interrupt Pointer Register
CAN_MOIPR199   	.equ	0xf001a8e8	; Message Object 199 Interrupt Pointer Register
CAN_MOIPR2     	.equ	0xf0019048	; Message Object 2 Interrupt Pointer Register
CAN_MOIPR20    	.equ	0xf0019288	; Message Object 20 Interrupt Pointer Register
CAN_MOIPR200   	.equ	0xf001a908	; Message Object 200 Interrupt Pointer Register
CAN_MOIPR201   	.equ	0xf001a928	; Message Object 201 Interrupt Pointer Register
CAN_MOIPR202   	.equ	0xf001a948	; Message Object 202 Interrupt Pointer Register
CAN_MOIPR203   	.equ	0xf001a968	; Message Object 203 Interrupt Pointer Register
CAN_MOIPR204   	.equ	0xf001a988	; Message Object 204 Interrupt Pointer Register
CAN_MOIPR205   	.equ	0xf001a9a8	; Message Object 205 Interrupt Pointer Register
CAN_MOIPR206   	.equ	0xf001a9c8	; Message Object 206 Interrupt Pointer Register
CAN_MOIPR207   	.equ	0xf001a9e8	; Message Object 207 Interrupt Pointer Register
CAN_MOIPR208   	.equ	0xf001aa08	; Message Object 208 Interrupt Pointer Register
CAN_MOIPR209   	.equ	0xf001aa28	; Message Object 209 Interrupt Pointer Register
CAN_MOIPR21    	.equ	0xf00192a8	; Message Object 21 Interrupt Pointer Register
CAN_MOIPR210   	.equ	0xf001aa48	; Message Object 210 Interrupt Pointer Register
CAN_MOIPR211   	.equ	0xf001aa68	; Message Object 211 Interrupt Pointer Register
CAN_MOIPR212   	.equ	0xf001aa88	; Message Object 212 Interrupt Pointer Register
CAN_MOIPR213   	.equ	0xf001aaa8	; Message Object 213 Interrupt Pointer Register
CAN_MOIPR214   	.equ	0xf001aac8	; Message Object 214 Interrupt Pointer Register
CAN_MOIPR215   	.equ	0xf001aae8	; Message Object 215 Interrupt Pointer Register
CAN_MOIPR216   	.equ	0xf001ab08	; Message Object 216 Interrupt Pointer Register
CAN_MOIPR217   	.equ	0xf001ab28	; Message Object 217 Interrupt Pointer Register
CAN_MOIPR218   	.equ	0xf001ab48	; Message Object 218 Interrupt Pointer Register
CAN_MOIPR219   	.equ	0xf001ab68	; Message Object 219 Interrupt Pointer Register
CAN_MOIPR22    	.equ	0xf00192c8	; Message Object 22 Interrupt Pointer Register
CAN_MOIPR220   	.equ	0xf001ab88	; Message Object 220 Interrupt Pointer Register
CAN_MOIPR221   	.equ	0xf001aba8	; Message Object 221 Interrupt Pointer Register
CAN_MOIPR222   	.equ	0xf001abc8	; Message Object 222 Interrupt Pointer Register
CAN_MOIPR223   	.equ	0xf001abe8	; Message Object 223 Interrupt Pointer Register
CAN_MOIPR224   	.equ	0xf001ac08	; Message Object 224 Interrupt Pointer Register
CAN_MOIPR225   	.equ	0xf001ac28	; Message Object 225 Interrupt Pointer Register
CAN_MOIPR226   	.equ	0xf001ac48	; Message Object 226 Interrupt Pointer Register
CAN_MOIPR227   	.equ	0xf001ac68	; Message Object 227 Interrupt Pointer Register
CAN_MOIPR228   	.equ	0xf001ac88	; Message Object 228 Interrupt Pointer Register
CAN_MOIPR229   	.equ	0xf001aca8	; Message Object 229 Interrupt Pointer Register
CAN_MOIPR23    	.equ	0xf00192e8	; Message Object 23 Interrupt Pointer Register
CAN_MOIPR230   	.equ	0xf001acc8	; Message Object 230 Interrupt Pointer Register
CAN_MOIPR231   	.equ	0xf001ace8	; Message Object 231 Interrupt Pointer Register
CAN_MOIPR232   	.equ	0xf001ad08	; Message Object 232 Interrupt Pointer Register
CAN_MOIPR233   	.equ	0xf001ad28	; Message Object 233 Interrupt Pointer Register
CAN_MOIPR234   	.equ	0xf001ad48	; Message Object 234 Interrupt Pointer Register
CAN_MOIPR235   	.equ	0xf001ad68	; Message Object 235 Interrupt Pointer Register
CAN_MOIPR236   	.equ	0xf001ad88	; Message Object 236 Interrupt Pointer Register
CAN_MOIPR237   	.equ	0xf001ada8	; Message Object 237 Interrupt Pointer Register
CAN_MOIPR238   	.equ	0xf001adc8	; Message Object 238 Interrupt Pointer Register
CAN_MOIPR239   	.equ	0xf001ade8	; Message Object 239 Interrupt Pointer Register
CAN_MOIPR24    	.equ	0xf0019308	; Message Object 24 Interrupt Pointer Register
CAN_MOIPR240   	.equ	0xf001ae08	; Message Object 240 Interrupt Pointer Register
CAN_MOIPR241   	.equ	0xf001ae28	; Message Object 241 Interrupt Pointer Register
CAN_MOIPR242   	.equ	0xf001ae48	; Message Object 242 Interrupt Pointer Register
CAN_MOIPR243   	.equ	0xf001ae68	; Message Object 243 Interrupt Pointer Register
CAN_MOIPR244   	.equ	0xf001ae88	; Message Object 244 Interrupt Pointer Register
CAN_MOIPR245   	.equ	0xf001aea8	; Message Object 245 Interrupt Pointer Register
CAN_MOIPR246   	.equ	0xf001aec8	; Message Object 246 Interrupt Pointer Register
CAN_MOIPR247   	.equ	0xf001aee8	; Message Object 247 Interrupt Pointer Register
CAN_MOIPR248   	.equ	0xf001af08	; Message Object 248 Interrupt Pointer Register
CAN_MOIPR249   	.equ	0xf001af28	; Message Object 249 Interrupt Pointer Register
CAN_MOIPR25    	.equ	0xf0019328	; Message Object 25 Interrupt Pointer Register
CAN_MOIPR250   	.equ	0xf001af48	; Message Object 250 Interrupt Pointer Register
CAN_MOIPR251   	.equ	0xf001af68	; Message Object 251 Interrupt Pointer Register
CAN_MOIPR252   	.equ	0xf001af88	; Message Object 252 Interrupt Pointer Register
CAN_MOIPR253   	.equ	0xf001afa8	; Message Object 253 Interrupt Pointer Register
CAN_MOIPR254   	.equ	0xf001afc8	; Message Object 254 Interrupt Pointer Register
CAN_MOIPR255   	.equ	0xf001afe8	; Message Object 255 Interrupt Pointer Register
CAN_MOIPR26    	.equ	0xf0019348	; Message Object 26 Interrupt Pointer Register
CAN_MOIPR27    	.equ	0xf0019368	; Message Object 27 Interrupt Pointer Register
CAN_MOIPR28    	.equ	0xf0019388	; Message Object 28 Interrupt Pointer Register
CAN_MOIPR29    	.equ	0xf00193a8	; Message Object 29 Interrupt Pointer Register
CAN_MOIPR3     	.equ	0xf0019068	; Message Object 3 Interrupt Pointer Register
CAN_MOIPR30    	.equ	0xf00193c8	; Message Object 30 Interrupt Pointer Register
CAN_MOIPR31    	.equ	0xf00193e8	; Message Object 31 Interrupt Pointer Register
CAN_MOIPR32    	.equ	0xf0019408	; Message Object 32 Interrupt Pointer Register
CAN_MOIPR33    	.equ	0xf0019428	; Message Object 33 Interrupt Pointer Register
CAN_MOIPR34    	.equ	0xf0019448	; Message Object 34 Interrupt Pointer Register
CAN_MOIPR35    	.equ	0xf0019468	; Message Object 35 Interrupt Pointer Register
CAN_MOIPR36    	.equ	0xf0019488	; Message Object 36 Interrupt Pointer Register
CAN_MOIPR37    	.equ	0xf00194a8	; Message Object 37 Interrupt Pointer Register
CAN_MOIPR38    	.equ	0xf00194c8	; Message Object 38 Interrupt Pointer Register
CAN_MOIPR39    	.equ	0xf00194e8	; Message Object 39 Interrupt Pointer Register
CAN_MOIPR4     	.equ	0xf0019088	; Message Object 4 Interrupt Pointer Register
CAN_MOIPR40    	.equ	0xf0019508	; Message Object 40 Interrupt Pointer Register
CAN_MOIPR41    	.equ	0xf0019528	; Message Object 41 Interrupt Pointer Register
CAN_MOIPR42    	.equ	0xf0019548	; Message Object 42 Interrupt Pointer Register
CAN_MOIPR43    	.equ	0xf0019568	; Message Object 43 Interrupt Pointer Register
CAN_MOIPR44    	.equ	0xf0019588	; Message Object 44 Interrupt Pointer Register
CAN_MOIPR45    	.equ	0xf00195a8	; Message Object 45 Interrupt Pointer Register
CAN_MOIPR46    	.equ	0xf00195c8	; Message Object 46 Interrupt Pointer Register
CAN_MOIPR47    	.equ	0xf00195e8	; Message Object 47 Interrupt Pointer Register
CAN_MOIPR48    	.equ	0xf0019608	; Message Object 48 Interrupt Pointer Register
CAN_MOIPR49    	.equ	0xf0019628	; Message Object 49 Interrupt Pointer Register
CAN_MOIPR5     	.equ	0xf00190a8	; Message Object 5 Interrupt Pointer Register
CAN_MOIPR50    	.equ	0xf0019648	; Message Object 50 Interrupt Pointer Register
CAN_MOIPR51    	.equ	0xf0019668	; Message Object 51 Interrupt Pointer Register
CAN_MOIPR52    	.equ	0xf0019688	; Message Object 52 Interrupt Pointer Register
CAN_MOIPR53    	.equ	0xf00196a8	; Message Object 53 Interrupt Pointer Register
CAN_MOIPR54    	.equ	0xf00196c8	; Message Object 54 Interrupt Pointer Register
CAN_MOIPR55    	.equ	0xf00196e8	; Message Object 55 Interrupt Pointer Register
CAN_MOIPR56    	.equ	0xf0019708	; Message Object 56 Interrupt Pointer Register
CAN_MOIPR57    	.equ	0xf0019728	; Message Object 57 Interrupt Pointer Register
CAN_MOIPR58    	.equ	0xf0019748	; Message Object 58 Interrupt Pointer Register
CAN_MOIPR59    	.equ	0xf0019768	; Message Object 59 Interrupt Pointer Register
CAN_MOIPR6     	.equ	0xf00190c8	; Message Object 6 Interrupt Pointer Register
CAN_MOIPR60    	.equ	0xf0019788	; Message Object 60 Interrupt Pointer Register
CAN_MOIPR61    	.equ	0xf00197a8	; Message Object 61 Interrupt Pointer Register
CAN_MOIPR62    	.equ	0xf00197c8	; Message Object 62 Interrupt Pointer Register
CAN_MOIPR63    	.equ	0xf00197e8	; Message Object 63 Interrupt Pointer Register
CAN_MOIPR64    	.equ	0xf0019808	; Message Object 64 Interrupt Pointer Register
CAN_MOIPR65    	.equ	0xf0019828	; Message Object 65 Interrupt Pointer Register
CAN_MOIPR66    	.equ	0xf0019848	; Message Object 66 Interrupt Pointer Register
CAN_MOIPR67    	.equ	0xf0019868	; Message Object 67 Interrupt Pointer Register
CAN_MOIPR68    	.equ	0xf0019888	; Message Object 68 Interrupt Pointer Register
CAN_MOIPR69    	.equ	0xf00198a8	; Message Object 69 Interrupt Pointer Register
CAN_MOIPR7     	.equ	0xf00190e8	; Message Object 7 Interrupt Pointer Register
CAN_MOIPR70    	.equ	0xf00198c8	; Message Object 70 Interrupt Pointer Register
CAN_MOIPR71    	.equ	0xf00198e8	; Message Object 71 Interrupt Pointer Register
CAN_MOIPR72    	.equ	0xf0019908	; Message Object 72 Interrupt Pointer Register
CAN_MOIPR73    	.equ	0xf0019928	; Message Object 73 Interrupt Pointer Register
CAN_MOIPR74    	.equ	0xf0019948	; Message Object 74 Interrupt Pointer Register
CAN_MOIPR75    	.equ	0xf0019968	; Message Object 75 Interrupt Pointer Register
CAN_MOIPR76    	.equ	0xf0019988	; Message Object 76 Interrupt Pointer Register
CAN_MOIPR77    	.equ	0xf00199a8	; Message Object 77 Interrupt Pointer Register
CAN_MOIPR78    	.equ	0xf00199c8	; Message Object 78 Interrupt Pointer Register
CAN_MOIPR79    	.equ	0xf00199e8	; Message Object 79 Interrupt Pointer Register
CAN_MOIPR8     	.equ	0xf0019108	; Message Object 8 Interrupt Pointer Register
CAN_MOIPR80    	.equ	0xf0019a08	; Message Object 80 Interrupt Pointer Register
CAN_MOIPR81    	.equ	0xf0019a28	; Message Object 81 Interrupt Pointer Register
CAN_MOIPR82    	.equ	0xf0019a48	; Message Object 82 Interrupt Pointer Register
CAN_MOIPR83    	.equ	0xf0019a68	; Message Object 83 Interrupt Pointer Register
CAN_MOIPR84    	.equ	0xf0019a88	; Message Object 84 Interrupt Pointer Register
CAN_MOIPR85    	.equ	0xf0019aa8	; Message Object 85 Interrupt Pointer Register
CAN_MOIPR86    	.equ	0xf0019ac8	; Message Object 86 Interrupt Pointer Register
CAN_MOIPR87    	.equ	0xf0019ae8	; Message Object 87 Interrupt Pointer Register
CAN_MOIPR88    	.equ	0xf0019b08	; Message Object 88 Interrupt Pointer Register
CAN_MOIPR89    	.equ	0xf0019b28	; Message Object 89 Interrupt Pointer Register
CAN_MOIPR9     	.equ	0xf0019128	; Message Object 9 Interrupt Pointer Register
CAN_MOIPR90    	.equ	0xf0019b48	; Message Object 90 Interrupt Pointer Register
CAN_MOIPR91    	.equ	0xf0019b68	; Message Object 91 Interrupt Pointer Register
CAN_MOIPR92    	.equ	0xf0019b88	; Message Object 92 Interrupt Pointer Register
CAN_MOIPR93    	.equ	0xf0019ba8	; Message Object 93 Interrupt Pointer Register
CAN_MOIPR94    	.equ	0xf0019bc8	; Message Object 94 Interrupt Pointer Register
CAN_MOIPR95    	.equ	0xf0019be8	; Message Object 95 Interrupt Pointer Register
CAN_MOIPR96    	.equ	0xf0019c08	; Message Object 96 Interrupt Pointer Register
CAN_MOIPR97    	.equ	0xf0019c28	; Message Object 97 Interrupt Pointer Register
CAN_MOIPR98    	.equ	0xf0019c48	; Message Object 98 Interrupt Pointer Register
CAN_MOIPR99    	.equ	0xf0019c68	; Message Object 99 Interrupt Pointer Register
CAN_MOSTAT0    	.equ	0xf001901c	; Message Object 0 Status Register
CAN_MOSTAT1    	.equ	0xf001903c	; Message Object 1 Status Register
CAN_MOSTAT10   	.equ	0xf001915c	; Message Object 10 Status Register
CAN_MOSTAT100  	.equ	0xf0019c9c	; Message Object 100 Status Register
CAN_MOSTAT101  	.equ	0xf0019cbc	; Message Object 101 Status Register
CAN_MOSTAT102  	.equ	0xf0019cdc	; Message Object 102 Status Register
CAN_MOSTAT103  	.equ	0xf0019cfc	; Message Object 103 Status Register
CAN_MOSTAT104  	.equ	0xf0019d1c	; Message Object 104 Status Register
CAN_MOSTAT105  	.equ	0xf0019d3c	; Message Object 105 Status Register
CAN_MOSTAT106  	.equ	0xf0019d5c	; Message Object 106 Status Register
CAN_MOSTAT107  	.equ	0xf0019d7c	; Message Object 107 Status Register
CAN_MOSTAT108  	.equ	0xf0019d9c	; Message Object 108 Status Register
CAN_MOSTAT109  	.equ	0xf0019dbc	; Message Object 109 Status Register
CAN_MOSTAT11   	.equ	0xf001917c	; Message Object 11 Status Register
CAN_MOSTAT110  	.equ	0xf0019ddc	; Message Object 110 Status Register
CAN_MOSTAT111  	.equ	0xf0019dfc	; Message Object 111 Status Register
CAN_MOSTAT112  	.equ	0xf0019e1c	; Message Object 112 Status Register
CAN_MOSTAT113  	.equ	0xf0019e3c	; Message Object 113 Status Register
CAN_MOSTAT114  	.equ	0xf0019e5c	; Message Object 114 Status Register
CAN_MOSTAT115  	.equ	0xf0019e7c	; Message Object 115 Status Register
CAN_MOSTAT116  	.equ	0xf0019e9c	; Message Object 116 Status Register
CAN_MOSTAT117  	.equ	0xf0019ebc	; Message Object 117 Status Register
CAN_MOSTAT118  	.equ	0xf0019edc	; Message Object 118 Status Register
CAN_MOSTAT119  	.equ	0xf0019efc	; Message Object 119 Status Register
CAN_MOSTAT12   	.equ	0xf001919c	; Message Object 12 Status Register
CAN_MOSTAT120  	.equ	0xf0019f1c	; Message Object 120 Status Register
CAN_MOSTAT121  	.equ	0xf0019f3c	; Message Object 121 Status Register
CAN_MOSTAT122  	.equ	0xf0019f5c	; Message Object 122 Status Register
CAN_MOSTAT123  	.equ	0xf0019f7c	; Message Object 123 Status Register
CAN_MOSTAT124  	.equ	0xf0019f9c	; Message Object 124 Status Register
CAN_MOSTAT125  	.equ	0xf0019fbc	; Message Object 125 Status Register
CAN_MOSTAT126  	.equ	0xf0019fdc	; Message Object 126 Status Register
CAN_MOSTAT127  	.equ	0xf0019ffc	; Message Object 127 Status Register
CAN_MOSTAT128  	.equ	0xf001a01c	; Message Object 128 Status Register
CAN_MOSTAT129  	.equ	0xf001a03c	; Message Object 129 Status Register
CAN_MOSTAT13   	.equ	0xf00191bc	; Message Object 13 Status Register
CAN_MOSTAT130  	.equ	0xf001a05c	; Message Object 130 Status Register
CAN_MOSTAT131  	.equ	0xf001a07c	; Message Object 131 Status Register
CAN_MOSTAT132  	.equ	0xf001a09c	; Message Object 132 Status Register
CAN_MOSTAT133  	.equ	0xf001a0bc	; Message Object 133 Status Register
CAN_MOSTAT134  	.equ	0xf001a0dc	; Message Object 134 Status Register
CAN_MOSTAT135  	.equ	0xf001a0fc	; Message Object 135 Status Register
CAN_MOSTAT136  	.equ	0xf001a11c	; Message Object 136 Status Register
CAN_MOSTAT137  	.equ	0xf001a13c	; Message Object 137 Status Register
CAN_MOSTAT138  	.equ	0xf001a15c	; Message Object 138 Status Register
CAN_MOSTAT139  	.equ	0xf001a17c	; Message Object 139 Status Register
CAN_MOSTAT14   	.equ	0xf00191dc	; Message Object 14 Status Register
CAN_MOSTAT140  	.equ	0xf001a19c	; Message Object 140 Status Register
CAN_MOSTAT141  	.equ	0xf001a1bc	; Message Object 141 Status Register
CAN_MOSTAT142  	.equ	0xf001a1dc	; Message Object 142 Status Register
CAN_MOSTAT143  	.equ	0xf001a1fc	; Message Object 143 Status Register
CAN_MOSTAT144  	.equ	0xf001a21c	; Message Object 144 Status Register
CAN_MOSTAT145  	.equ	0xf001a23c	; Message Object 145 Status Register
CAN_MOSTAT146  	.equ	0xf001a25c	; Message Object 146 Status Register
CAN_MOSTAT147  	.equ	0xf001a27c	; Message Object 147 Status Register
CAN_MOSTAT148  	.equ	0xf001a29c	; Message Object 148 Status Register
CAN_MOSTAT149  	.equ	0xf001a2bc	; Message Object 149 Status Register
CAN_MOSTAT15   	.equ	0xf00191fc	; Message Object 15 Status Register
CAN_MOSTAT150  	.equ	0xf001a2dc	; Message Object 150 Status Register
CAN_MOSTAT151  	.equ	0xf001a2fc	; Message Object 151 Status Register
CAN_MOSTAT152  	.equ	0xf001a31c	; Message Object 152 Status Register
CAN_MOSTAT153  	.equ	0xf001a33c	; Message Object 153 Status Register
CAN_MOSTAT154  	.equ	0xf001a35c	; Message Object 154 Status Register
CAN_MOSTAT155  	.equ	0xf001a37c	; Message Object 155 Status Register
CAN_MOSTAT156  	.equ	0xf001a39c	; Message Object 156 Status Register
CAN_MOSTAT157  	.equ	0xf001a3bc	; Message Object 157 Status Register
CAN_MOSTAT158  	.equ	0xf001a3dc	; Message Object 158 Status Register
CAN_MOSTAT159  	.equ	0xf001a3fc	; Message Object 159 Status Register
CAN_MOSTAT16   	.equ	0xf001921c	; Message Object 16 Status Register
CAN_MOSTAT160  	.equ	0xf001a41c	; Message Object 160 Status Register
CAN_MOSTAT161  	.equ	0xf001a43c	; Message Object 161 Status Register
CAN_MOSTAT162  	.equ	0xf001a45c	; Message Object 162 Status Register
CAN_MOSTAT163  	.equ	0xf001a47c	; Message Object 163 Status Register
CAN_MOSTAT164  	.equ	0xf001a49c	; Message Object 164 Status Register
CAN_MOSTAT165  	.equ	0xf001a4bc	; Message Object 165 Status Register
CAN_MOSTAT166  	.equ	0xf001a4dc	; Message Object 166 Status Register
CAN_MOSTAT167  	.equ	0xf001a4fc	; Message Object 167 Status Register
CAN_MOSTAT168  	.equ	0xf001a51c	; Message Object 168 Status Register
CAN_MOSTAT169  	.equ	0xf001a53c	; Message Object 169 Status Register
CAN_MOSTAT17   	.equ	0xf001923c	; Message Object 17 Status Register
CAN_MOSTAT170  	.equ	0xf001a55c	; Message Object 170 Status Register
CAN_MOSTAT171  	.equ	0xf001a57c	; Message Object 171 Status Register
CAN_MOSTAT172  	.equ	0xf001a59c	; Message Object 172 Status Register
CAN_MOSTAT173  	.equ	0xf001a5bc	; Message Object 173 Status Register
CAN_MOSTAT174  	.equ	0xf001a5dc	; Message Object 174 Status Register
CAN_MOSTAT175  	.equ	0xf001a5fc	; Message Object 175 Status Register
CAN_MOSTAT176  	.equ	0xf001a61c	; Message Object 176 Status Register
CAN_MOSTAT177  	.equ	0xf001a63c	; Message Object 177 Status Register
CAN_MOSTAT178  	.equ	0xf001a65c	; Message Object 178 Status Register
CAN_MOSTAT179  	.equ	0xf001a67c	; Message Object 179 Status Register
CAN_MOSTAT18   	.equ	0xf001925c	; Message Object 18 Status Register
CAN_MOSTAT180  	.equ	0xf001a69c	; Message Object 180 Status Register
CAN_MOSTAT181  	.equ	0xf001a6bc	; Message Object 181 Status Register
CAN_MOSTAT182  	.equ	0xf001a6dc	; Message Object 182 Status Register
CAN_MOSTAT183  	.equ	0xf001a6fc	; Message Object 183 Status Register
CAN_MOSTAT184  	.equ	0xf001a71c	; Message Object 184 Status Register
CAN_MOSTAT185  	.equ	0xf001a73c	; Message Object 185 Status Register
CAN_MOSTAT186  	.equ	0xf001a75c	; Message Object 186 Status Register
CAN_MOSTAT187  	.equ	0xf001a77c	; Message Object 187 Status Register
CAN_MOSTAT188  	.equ	0xf001a79c	; Message Object 188 Status Register
CAN_MOSTAT189  	.equ	0xf001a7bc	; Message Object 189 Status Register
CAN_MOSTAT19   	.equ	0xf001927c	; Message Object 19 Status Register
CAN_MOSTAT190  	.equ	0xf001a7dc	; Message Object 190 Status Register
CAN_MOSTAT191  	.equ	0xf001a7fc	; Message Object 191 Status Register
CAN_MOSTAT192  	.equ	0xf001a81c	; Message Object 192 Status Register
CAN_MOSTAT193  	.equ	0xf001a83c	; Message Object 193 Status Register
CAN_MOSTAT194  	.equ	0xf001a85c	; Message Object 194 Status Register
CAN_MOSTAT195  	.equ	0xf001a87c	; Message Object 195 Status Register
CAN_MOSTAT196  	.equ	0xf001a89c	; Message Object 196 Status Register
CAN_MOSTAT197  	.equ	0xf001a8bc	; Message Object 197 Status Register
CAN_MOSTAT198  	.equ	0xf001a8dc	; Message Object 198 Status Register
CAN_MOSTAT199  	.equ	0xf001a8fc	; Message Object 199 Status Register
CAN_MOSTAT2    	.equ	0xf001905c	; Message Object 2 Status Register
CAN_MOSTAT20   	.equ	0xf001929c	; Message Object 20 Status Register
CAN_MOSTAT200  	.equ	0xf001a91c	; Message Object 200 Status Register
CAN_MOSTAT201  	.equ	0xf001a93c	; Message Object 201 Status Register
CAN_MOSTAT202  	.equ	0xf001a95c	; Message Object 202 Status Register
CAN_MOSTAT203  	.equ	0xf001a97c	; Message Object 203 Status Register
CAN_MOSTAT204  	.equ	0xf001a99c	; Message Object 204 Status Register
CAN_MOSTAT205  	.equ	0xf001a9bc	; Message Object 205 Status Register
CAN_MOSTAT206  	.equ	0xf001a9dc	; Message Object 206 Status Register
CAN_MOSTAT207  	.equ	0xf001a9fc	; Message Object 207 Status Register
CAN_MOSTAT208  	.equ	0xf001aa1c	; Message Object 208 Status Register
CAN_MOSTAT209  	.equ	0xf001aa3c	; Message Object 209 Status Register
CAN_MOSTAT21   	.equ	0xf00192bc	; Message Object 21 Status Register
CAN_MOSTAT210  	.equ	0xf001aa5c	; Message Object 210 Status Register
CAN_MOSTAT211  	.equ	0xf001aa7c	; Message Object 211 Status Register
CAN_MOSTAT212  	.equ	0xf001aa9c	; Message Object 212 Status Register
CAN_MOSTAT213  	.equ	0xf001aabc	; Message Object 213 Status Register
CAN_MOSTAT214  	.equ	0xf001aadc	; Message Object 214 Status Register
CAN_MOSTAT215  	.equ	0xf001aafc	; Message Object 215 Status Register
CAN_MOSTAT216  	.equ	0xf001ab1c	; Message Object 216 Status Register
CAN_MOSTAT217  	.equ	0xf001ab3c	; Message Object 217 Status Register
CAN_MOSTAT218  	.equ	0xf001ab5c	; Message Object 218 Status Register
CAN_MOSTAT219  	.equ	0xf001ab7c	; Message Object 219 Status Register
CAN_MOSTAT22   	.equ	0xf00192dc	; Message Object 22 Status Register
CAN_MOSTAT220  	.equ	0xf001ab9c	; Message Object 220 Status Register
CAN_MOSTAT221  	.equ	0xf001abbc	; Message Object 221 Status Register
CAN_MOSTAT222  	.equ	0xf001abdc	; Message Object 222 Status Register
CAN_MOSTAT223  	.equ	0xf001abfc	; Message Object 223 Status Register
CAN_MOSTAT224  	.equ	0xf001ac1c	; Message Object 224 Status Register
CAN_MOSTAT225  	.equ	0xf001ac3c	; Message Object 225 Status Register
CAN_MOSTAT226  	.equ	0xf001ac5c	; Message Object 226 Status Register
CAN_MOSTAT227  	.equ	0xf001ac7c	; Message Object 227 Status Register
CAN_MOSTAT228  	.equ	0xf001ac9c	; Message Object 228 Status Register
CAN_MOSTAT229  	.equ	0xf001acbc	; Message Object 229 Status Register
CAN_MOSTAT23   	.equ	0xf00192fc	; Message Object 23 Status Register
CAN_MOSTAT230  	.equ	0xf001acdc	; Message Object 230 Status Register
CAN_MOSTAT231  	.equ	0xf001acfc	; Message Object 231 Status Register
CAN_MOSTAT232  	.equ	0xf001ad1c	; Message Object 232 Status Register
CAN_MOSTAT233  	.equ	0xf001ad3c	; Message Object 233 Status Register
CAN_MOSTAT234  	.equ	0xf001ad5c	; Message Object 234 Status Register
CAN_MOSTAT235  	.equ	0xf001ad7c	; Message Object 235 Status Register
CAN_MOSTAT236  	.equ	0xf001ad9c	; Message Object 236 Status Register
CAN_MOSTAT237  	.equ	0xf001adbc	; Message Object 237 Status Register
CAN_MOSTAT238  	.equ	0xf001addc	; Message Object 238 Status Register
CAN_MOSTAT239  	.equ	0xf001adfc	; Message Object 239 Status Register
CAN_MOSTAT24   	.equ	0xf001931c	; Message Object 24 Status Register
CAN_MOSTAT240  	.equ	0xf001ae1c	; Message Object 240 Status Register
CAN_MOSTAT241  	.equ	0xf001ae3c	; Message Object 241 Status Register
CAN_MOSTAT242  	.equ	0xf001ae5c	; Message Object 242 Status Register
CAN_MOSTAT243  	.equ	0xf001ae7c	; Message Object 243 Status Register
CAN_MOSTAT244  	.equ	0xf001ae9c	; Message Object 244 Status Register
CAN_MOSTAT245  	.equ	0xf001aebc	; Message Object 245 Status Register
CAN_MOSTAT246  	.equ	0xf001aedc	; Message Object 246 Status Register
CAN_MOSTAT247  	.equ	0xf001aefc	; Message Object 247 Status Register
CAN_MOSTAT248  	.equ	0xf001af1c	; Message Object 248 Status Register
CAN_MOSTAT249  	.equ	0xf001af3c	; Message Object 249 Status Register
CAN_MOSTAT25   	.equ	0xf001933c	; Message Object 25 Status Register
CAN_MOSTAT250  	.equ	0xf001af5c	; Message Object 250 Status Register
CAN_MOSTAT251  	.equ	0xf001af7c	; Message Object 251 Status Register
CAN_MOSTAT252  	.equ	0xf001af9c	; Message Object 252 Status Register
CAN_MOSTAT253  	.equ	0xf001afbc	; Message Object 253 Status Register
CAN_MOSTAT254  	.equ	0xf001afdc	; Message Object 254 Status Register
CAN_MOSTAT255  	.equ	0xf001affc	; Message Object 255 Status Register
CAN_MOSTAT26   	.equ	0xf001935c	; Message Object 26 Status Register
CAN_MOSTAT27   	.equ	0xf001937c	; Message Object 27 Status Register
CAN_MOSTAT28   	.equ	0xf001939c	; Message Object 28 Status Register
CAN_MOSTAT29   	.equ	0xf00193bc	; Message Object 29 Status Register
CAN_MOSTAT3    	.equ	0xf001907c	; Message Object 3 Status Register
CAN_MOSTAT30   	.equ	0xf00193dc	; Message Object 30 Status Register
CAN_MOSTAT31   	.equ	0xf00193fc	; Message Object 31 Status Register
CAN_MOSTAT32   	.equ	0xf001941c	; Message Object 32 Status Register
CAN_MOSTAT33   	.equ	0xf001943c	; Message Object 33 Status Register
CAN_MOSTAT34   	.equ	0xf001945c	; Message Object 34 Status Register
CAN_MOSTAT35   	.equ	0xf001947c	; Message Object 35 Status Register
CAN_MOSTAT36   	.equ	0xf001949c	; Message Object 36 Status Register
CAN_MOSTAT37   	.equ	0xf00194bc	; Message Object 37 Status Register
CAN_MOSTAT38   	.equ	0xf00194dc	; Message Object 38 Status Register
CAN_MOSTAT39   	.equ	0xf00194fc	; Message Object 39 Status Register
CAN_MOSTAT4    	.equ	0xf001909c	; Message Object 4 Status Register
CAN_MOSTAT40   	.equ	0xf001951c	; Message Object 40 Status Register
CAN_MOSTAT41   	.equ	0xf001953c	; Message Object 41 Status Register
CAN_MOSTAT42   	.equ	0xf001955c	; Message Object 42 Status Register
CAN_MOSTAT43   	.equ	0xf001957c	; Message Object 43 Status Register
CAN_MOSTAT44   	.equ	0xf001959c	; Message Object 44 Status Register
CAN_MOSTAT45   	.equ	0xf00195bc	; Message Object 45 Status Register
CAN_MOSTAT46   	.equ	0xf00195dc	; Message Object 46 Status Register
CAN_MOSTAT47   	.equ	0xf00195fc	; Message Object 47 Status Register
CAN_MOSTAT48   	.equ	0xf001961c	; Message Object 48 Status Register
CAN_MOSTAT49   	.equ	0xf001963c	; Message Object 49 Status Register
CAN_MOSTAT5    	.equ	0xf00190bc	; Message Object 5 Status Register
CAN_MOSTAT50   	.equ	0xf001965c	; Message Object 50 Status Register
CAN_MOSTAT51   	.equ	0xf001967c	; Message Object 51 Status Register
CAN_MOSTAT52   	.equ	0xf001969c	; Message Object 52 Status Register
CAN_MOSTAT53   	.equ	0xf00196bc	; Message Object 53 Status Register
CAN_MOSTAT54   	.equ	0xf00196dc	; Message Object 54 Status Register
CAN_MOSTAT55   	.equ	0xf00196fc	; Message Object 55 Status Register
CAN_MOSTAT56   	.equ	0xf001971c	; Message Object 56 Status Register
CAN_MOSTAT57   	.equ	0xf001973c	; Message Object 57 Status Register
CAN_MOSTAT58   	.equ	0xf001975c	; Message Object 58 Status Register
CAN_MOSTAT59   	.equ	0xf001977c	; Message Object 59 Status Register
CAN_MOSTAT6    	.equ	0xf00190dc	; Message Object 6 Status Register
CAN_MOSTAT60   	.equ	0xf001979c	; Message Object 60 Status Register
CAN_MOSTAT61   	.equ	0xf00197bc	; Message Object 61 Status Register
CAN_MOSTAT62   	.equ	0xf00197dc	; Message Object 62 Status Register
CAN_MOSTAT63   	.equ	0xf00197fc	; Message Object 63 Status Register
CAN_MOSTAT64   	.equ	0xf001981c	; Message Object 64 Status Register
CAN_MOSTAT65   	.equ	0xf001983c	; Message Object 65 Status Register
CAN_MOSTAT66   	.equ	0xf001985c	; Message Object 66 Status Register
CAN_MOSTAT67   	.equ	0xf001987c	; Message Object 67 Status Register
CAN_MOSTAT68   	.equ	0xf001989c	; Message Object 68 Status Register
CAN_MOSTAT69   	.equ	0xf00198bc	; Message Object 69 Status Register
CAN_MOSTAT7    	.equ	0xf00190fc	; Message Object 7 Status Register
CAN_MOSTAT70   	.equ	0xf00198dc	; Message Object 70 Status Register
CAN_MOSTAT71   	.equ	0xf00198fc	; Message Object 71 Status Register
CAN_MOSTAT72   	.equ	0xf001991c	; Message Object 72 Status Register
CAN_MOSTAT73   	.equ	0xf001993c	; Message Object 73 Status Register
CAN_MOSTAT74   	.equ	0xf001995c	; Message Object 74 Status Register
CAN_MOSTAT75   	.equ	0xf001997c	; Message Object 75 Status Register
CAN_MOSTAT76   	.equ	0xf001999c	; Message Object 76 Status Register
CAN_MOSTAT77   	.equ	0xf00199bc	; Message Object 77 Status Register
CAN_MOSTAT78   	.equ	0xf00199dc	; Message Object 78 Status Register
CAN_MOSTAT79   	.equ	0xf00199fc	; Message Object 79 Status Register
CAN_MOSTAT8    	.equ	0xf001911c	; Message Object 8 Status Register
CAN_MOSTAT80   	.equ	0xf0019a1c	; Message Object 80 Status Register
CAN_MOSTAT81   	.equ	0xf0019a3c	; Message Object 81 Status Register
CAN_MOSTAT82   	.equ	0xf0019a5c	; Message Object 82 Status Register
CAN_MOSTAT83   	.equ	0xf0019a7c	; Message Object 83 Status Register
CAN_MOSTAT84   	.equ	0xf0019a9c	; Message Object 84 Status Register
CAN_MOSTAT85   	.equ	0xf0019abc	; Message Object 85 Status Register
CAN_MOSTAT86   	.equ	0xf0019adc	; Message Object 86 Status Register
CAN_MOSTAT87   	.equ	0xf0019afc	; Message Object 87 Status Register
CAN_MOSTAT88   	.equ	0xf0019b1c	; Message Object 88 Status Register
CAN_MOSTAT89   	.equ	0xf0019b3c	; Message Object 89 Status Register
CAN_MOSTAT9    	.equ	0xf001913c	; Message Object 9 Status Register
CAN_MOSTAT90   	.equ	0xf0019b5c	; Message Object 90 Status Register
CAN_MOSTAT91   	.equ	0xf0019b7c	; Message Object 91 Status Register
CAN_MOSTAT92   	.equ	0xf0019b9c	; Message Object 92 Status Register
CAN_MOSTAT93   	.equ	0xf0019bbc	; Message Object 93 Status Register
CAN_MOSTAT94   	.equ	0xf0019bdc	; Message Object 94 Status Register
CAN_MOSTAT95   	.equ	0xf0019bfc	; Message Object 95 Status Register
CAN_MOSTAT96   	.equ	0xf0019c1c	; Message Object 96 Status Register
CAN_MOSTAT97   	.equ	0xf0019c3c	; Message Object 97 Status Register
CAN_MOSTAT98   	.equ	0xf0019c5c	; Message Object 98 Status Register
CAN_MOSTAT99   	.equ	0xf0019c7c	; Message Object 99 Status Register
CAN_MSID0      	.equ	0xf0018180	; Message Index Register 0
CAN_MSID1      	.equ	0xf0018184	; Message Index Register 1
CAN_MSID2      	.equ	0xf0018188	; Message Index Register 2
CAN_MSID3      	.equ	0xf001818c	; Message Index Register 3
CAN_MSID4      	.equ	0xf0018190	; Message Index Register 4
CAN_MSID5      	.equ	0xf0018194	; Message Index Register 5
CAN_MSID6      	.equ	0xf0018198	; Message Index Register 6
CAN_MSID7      	.equ	0xf001819c	; Message Index Register 7
CAN_MSIMASK    	.equ	0xf00181c0	; Message Index Mask Register
CAN_MSPND0     	.equ	0xf0018140	; Message Pending Register 0
CAN_MSPND1     	.equ	0xf0018144	; Message Pending Register 1
CAN_MSPND2     	.equ	0xf0018148	; Message Pending Register 2
CAN_MSPND3     	.equ	0xf001814c	; Message Pending Register 3
CAN_MSPND4     	.equ	0xf0018150	; Message Pending Register 4
CAN_MSPND5     	.equ	0xf0018154	; Message Pending Register 5
CAN_MSPND6     	.equ	0xf0018158	; Message Pending Register 6
CAN_MSPND7     	.equ	0xf001815c	; Message Pending Register 7
CAN_NBTR0      	.equ	0xf0018210	; Node 0 Bit Timing Register
CAN_NBTR1      	.equ	0xf0018310	; Node 1 Bit Timing Register
CAN_NBTR2      	.equ	0xf0018410	; Node 2 Bit Timing Register
CAN_NBTR3      	.equ	0xf0018510	; Node 3 Bit Timing Register
CAN_NCR0       	.equ	0xf0018200	; Node 0 Control Register
CAN_NCR1       	.equ	0xf0018300	; Node 1 Control Register
CAN_NCR2       	.equ	0xf0018400	; Node 2 Control Register
CAN_NCR3       	.equ	0xf0018500	; Node 3 Control Register
CAN_NECNT0     	.equ	0xf0018214	; Node 0 Error Counter Register
CAN_NECNT1     	.equ	0xf0018314	; Node 1 Error Counter Register
CAN_NECNT2     	.equ	0xf0018414	; Node 2 Error Counter Register
CAN_NECNT3     	.equ	0xf0018514	; Node 3 Error Counter Register
CAN_NFCR0      	.equ	0xf0018218	; Node 0 Frame Counter Register
CAN_NFCR1      	.equ	0xf0018318	; Node 1 Frame Counter Register
CAN_NFCR2      	.equ	0xf0018418	; Node 2 Frame Counter Register
CAN_NFCR3      	.equ	0xf0018518	; Node 3 Frame Counter Register
CAN_NIPR0      	.equ	0xf0018208	; Node 0 Interrupt Pointer Register
CAN_NIPR1      	.equ	0xf0018308	; Node 1 Interrupt Pointer Register
CAN_NIPR2      	.equ	0xf0018408	; Node 2 Interrupt Pointer Register
CAN_NIPR3      	.equ	0xf0018508	; Node 3 Interrupt Pointer Register
CAN_NPCR0      	.equ	0xf001820c	; Node 0 Port Control Register
CAN_NPCR1      	.equ	0xf001830c	; Node 1 Port Control Register
CAN_NPCR2      	.equ	0xf001840c	; Node 2 Port Control Register
CAN_NPCR3      	.equ	0xf001850c	; Node 3 Port Control Register
CAN_NSR0       	.equ	0xf0018204	; Node 0 Status Register
CAN_NSR1       	.equ	0xf0018304	; Node 1 Status Register
CAN_NSR2       	.equ	0xf0018404	; Node 2 Status Register
CAN_NSR3       	.equ	0xf0018504	; Node 3 Status Register
CAN_NTATTR0    	.equ	0xf0018224	; Node 0 Timer A Transmit Trigger Register
CAN_NTATTR1    	.equ	0xf0018324	; Node 1 Timer A Transmit Trigger Register
CAN_NTATTR2    	.equ	0xf0018424	; Node 2 Timer A Transmit Trigger Register
CAN_NTATTR3    	.equ	0xf0018524	; Node 3 Timer A Transmit Trigger Register
CAN_NTBTTR0    	.equ	0xf0018228	; Node 0 Timer B Transmit Trigger Register
CAN_NTBTTR1    	.equ	0xf0018328	; Node 1 Timer B Transmit Trigger Register
CAN_NTBTTR2    	.equ	0xf0018428	; Node 2 Timer B Transmit Trigger Register
CAN_NTBTTR3    	.equ	0xf0018528	; Node 3 Timer B Transmit Trigger Register
CAN_NTCCR0     	.equ	0xf001821c	; Node 0 Timer Clock Control Register
CAN_NTCCR1     	.equ	0xf001831c	; Node 1 Timer Clock Control Register
CAN_NTCCR2     	.equ	0xf001841c	; Node 2 Timer Clock Control Register
CAN_NTCCR3     	.equ	0xf001851c	; Node 3 Timer Clock Control Register
CAN_NTCTTR0    	.equ	0xf001822c	; Node 0 Timer C Transmit Trigger Register
CAN_NTCTTR1    	.equ	0xf001832c	; Node 1 Timer C Transmit Trigger Register
CAN_NTCTTR2    	.equ	0xf001842c	; Node 2 Timer C Transmit Trigger Register
CAN_NTCTTR3    	.equ	0xf001852c	; Node 3 Timer C Transmit Trigger Register
CAN_NTRTR0     	.equ	0xf0018220	; Node 0 Timer Receive Timeout Register
CAN_NTRTR1     	.equ	0xf0018320	; Node 1 Timer Receive Timeout Register
CAN_NTRTR2     	.equ	0xf0018420	; Node 2 Timer Receive Timeout Register
CAN_NTRTR3     	.equ	0xf0018520	; Node 3 Timer Receive Timeout Register
CAN_OCS        	.equ	0xf00180e8	; OCDS Control and Status
CAN_PANCTR     	.equ	0xf00181c4	; Panel Control Register
SENT_ACCEN0    	.equ	0xf00030fc	; Access Enable Register 0
SENT_ACCEN1    	.equ	0xf00030f8	; Access Enable Register 1
SENT_CFDR0     	.equ	0xf0003104	; Channel Fractional Divider Register 0
SENT_CFDR1     	.equ	0xf0003144	; Channel Fractional Divider Register 1
SENT_CFDR10    	.equ	0xf0003384	; Channel Fractional Divider Register 10
SENT_CFDR11    	.equ	0xf00033c4	; Channel Fractional Divider Register 11
SENT_CFDR12    	.equ	0xf0003404	; Channel Fractional Divider Register 12
SENT_CFDR13    	.equ	0xf0003444	; Channel Fractional Divider Register 13
SENT_CFDR14    	.equ	0xf0003484	; Channel Fractional Divider Register 14
SENT_CFDR2     	.equ	0xf0003184	; Channel Fractional Divider Register 2
SENT_CFDR3     	.equ	0xf00031c4	; Channel Fractional Divider Register 3
SENT_CFDR4     	.equ	0xf0003204	; Channel Fractional Divider Register 4
SENT_CFDR5     	.equ	0xf0003244	; Channel Fractional Divider Register 5
SENT_CFDR6     	.equ	0xf0003284	; Channel Fractional Divider Register 6
SENT_CFDR7     	.equ	0xf00032c4	; Channel Fractional Divider Register 7
SENT_CFDR8     	.equ	0xf0003304	; Channel Fractional Divider Register 8
SENT_CFDR9     	.equ	0xf0003344	; Channel Fractional Divider Register 9
SENT_CLC       	.equ	0xf0003000	; Clock Control Register
SENT_CPDR0     	.equ	0xf0003100	; Channel Pre Divider Register 0
SENT_CPDR1     	.equ	0xf0003140	; Channel Pre Divider Register 1
SENT_CPDR10    	.equ	0xf0003380	; Channel Pre Divider Register 10
SENT_CPDR11    	.equ	0xf00033c0	; Channel Pre Divider Register 11
SENT_CPDR12    	.equ	0xf0003400	; Channel Pre Divider Register 12
SENT_CPDR13    	.equ	0xf0003440	; Channel Pre Divider Register 13
SENT_CPDR14    	.equ	0xf0003480	; Channel Pre Divider Register 14
SENT_CPDR2     	.equ	0xf0003180	; Channel Pre Divider Register 2
SENT_CPDR3     	.equ	0xf00031c0	; Channel Pre Divider Register 3
SENT_CPDR4     	.equ	0xf0003200	; Channel Pre Divider Register 4
SENT_CPDR5     	.equ	0xf0003240	; Channel Pre Divider Register 5
SENT_CPDR6     	.equ	0xf0003280	; Channel Pre Divider Register 6
SENT_CPDR7     	.equ	0xf00032c0	; Channel Pre Divider Register 7
SENT_CPDR8     	.equ	0xf0003300	; Channel Pre Divider Register 8
SENT_CPDR9     	.equ	0xf0003340	; Channel Pre Divider Register 9
SENT_FDR       	.equ	0xf000300c	; SENT Fractional Divider Register
SENT_ID        	.equ	0xf0003008	; Module Identification Register
SENT_INP0      	.equ	0xf0003130	; Interrupt Node Pointer Register 0
SENT_INP1      	.equ	0xf0003170	; Interrupt Node Pointer Register 1
SENT_INP10     	.equ	0xf00033b0	; Interrupt Node Pointer Register 10
SENT_INP11     	.equ	0xf00033f0	; Interrupt Node Pointer Register 11
SENT_INP12     	.equ	0xf0003430	; Interrupt Node Pointer Register 12
SENT_INP13     	.equ	0xf0003470	; Interrupt Node Pointer Register 13
SENT_INP14     	.equ	0xf00034b0	; Interrupt Node Pointer Register 14
SENT_INP2      	.equ	0xf00031b0	; Interrupt Node Pointer Register 2
SENT_INP3      	.equ	0xf00031f0	; Interrupt Node Pointer Register 3
SENT_INP4      	.equ	0xf0003230	; Interrupt Node Pointer Register 4
SENT_INP5      	.equ	0xf0003270	; Interrupt Node Pointer Register 5
SENT_INP6      	.equ	0xf00032b0	; Interrupt Node Pointer Register 6
SENT_INP7      	.equ	0xf00032f0	; Interrupt Node Pointer Register 7
SENT_INP8      	.equ	0xf0003330	; Interrupt Node Pointer Register 8
SENT_INP9      	.equ	0xf0003370	; Interrupt Node Pointer Register 9
SENT_INTCLR0   	.equ	0xf0003128	; Interrupt Clear Register 0
SENT_INTCLR1   	.equ	0xf0003168	; Interrupt Clear Register 1
SENT_INTCLR10  	.equ	0xf00033a8	; Interrupt Clear Register 10
SENT_INTCLR11  	.equ	0xf00033e8	; Interrupt Clear Register 11
SENT_INTCLR12  	.equ	0xf0003428	; Interrupt Clear Register 12
SENT_INTCLR13  	.equ	0xf0003468	; Interrupt Clear Register 13
SENT_INTCLR14  	.equ	0xf00034a8	; Interrupt Clear Register 14
SENT_INTCLR2   	.equ	0xf00031a8	; Interrupt Clear Register 2
SENT_INTCLR3   	.equ	0xf00031e8	; Interrupt Clear Register 3
SENT_INTCLR4   	.equ	0xf0003228	; Interrupt Clear Register 4
SENT_INTCLR5   	.equ	0xf0003268	; Interrupt Clear Register 5
SENT_INTCLR6   	.equ	0xf00032a8	; Interrupt Clear Register 6
SENT_INTCLR7   	.equ	0xf00032e8	; Interrupt Clear Register 7
SENT_INTCLR8   	.equ	0xf0003328	; Interrupt Clear Register 8
SENT_INTCLR9   	.equ	0xf0003368	; Interrupt Clear Register 9
SENT_INTEN0    	.equ	0xf000312c	; Interrupt Enable Register 0
SENT_INTEN1    	.equ	0xf000316c	; Interrupt Enable Register 1
SENT_INTEN10   	.equ	0xf00033ac	; Interrupt Enable Register 10
SENT_INTEN11   	.equ	0xf00033ec	; Interrupt Enable Register 11
SENT_INTEN12   	.equ	0xf000342c	; Interrupt Enable Register 12
SENT_INTEN13   	.equ	0xf000346c	; Interrupt Enable Register 13
SENT_INTEN14   	.equ	0xf00034ac	; Interrupt Enable Register 14
SENT_INTEN2    	.equ	0xf00031ac	; Interrupt Enable Register 2
SENT_INTEN3    	.equ	0xf00031ec	; Interrupt Enable Register 3
SENT_INTEN4    	.equ	0xf000322c	; Interrupt Enable Register 4
SENT_INTEN5    	.equ	0xf000326c	; Interrupt Enable Register 5
SENT_INTEN6    	.equ	0xf00032ac	; Interrupt Enable Register 6
SENT_INTEN7    	.equ	0xf00032ec	; Interrupt Enable Register 7
SENT_INTEN8    	.equ	0xf000332c	; Interrupt Enable Register 8
SENT_INTEN9    	.equ	0xf000336c	; Interrupt Enable Register 9
SENT_INTOV     	.equ	0xf0003014	; Interrupt Overview Register
SENT_INTSET0   	.equ	0xf0003124	; Interrupt Set Register 0
SENT_INTSET1   	.equ	0xf0003164	; Interrupt Set Register 1
SENT_INTSET10  	.equ	0xf00033a4	; Interrupt Set Register 10
SENT_INTSET11  	.equ	0xf00033e4	; Interrupt Set Register 11
SENT_INTSET12  	.equ	0xf0003424	; Interrupt Set Register 12
SENT_INTSET13  	.equ	0xf0003464	; Interrupt Set Register 13
SENT_INTSET14  	.equ	0xf00034a4	; Interrupt Set Register 14
SENT_INTSET2   	.equ	0xf00031a4	; Interrupt Set Register 2
SENT_INTSET3   	.equ	0xf00031e4	; Interrupt Set Register 3
SENT_INTSET4   	.equ	0xf0003224	; Interrupt Set Register 4
SENT_INTSET5   	.equ	0xf0003264	; Interrupt Set Register 5
SENT_INTSET6   	.equ	0xf00032a4	; Interrupt Set Register 6
SENT_INTSET7   	.equ	0xf00032e4	; Interrupt Set Register 7
SENT_INTSET8   	.equ	0xf0003324	; Interrupt Set Register 8
SENT_INTSET9   	.equ	0xf0003364	; Interrupt Set Register 9
SENT_INTSTAT0  	.equ	0xf0003120	; Interrupt Status Register 0
SENT_INTSTAT1  	.equ	0xf0003160	; Interrupt Status Register 1
SENT_INTSTAT10 	.equ	0xf00033a0	; Interrupt Status Register 10
SENT_INTSTAT11 	.equ	0xf00033e0	; Interrupt Status Register 11
SENT_INTSTAT12 	.equ	0xf0003420	; Interrupt Status Register 12
SENT_INTSTAT13 	.equ	0xf0003460	; Interrupt Status Register 13
SENT_INTSTAT14 	.equ	0xf00034a0	; Interrupt Status Register 14
SENT_INTSTAT2  	.equ	0xf00031a0	; Interrupt Status Register 2
SENT_INTSTAT3  	.equ	0xf00031e0	; Interrupt Status Register 3
SENT_INTSTAT4  	.equ	0xf0003220	; Interrupt Status Register 4
SENT_INTSTAT5  	.equ	0xf0003260	; Interrupt Status Register 5
SENT_INTSTAT6  	.equ	0xf00032a0	; Interrupt Status Register 6
SENT_INTSTAT7  	.equ	0xf00032e0	; Interrupt Status Register 7
SENT_INTSTAT8  	.equ	0xf0003320	; Interrupt Status Register 8
SENT_INTSTAT9  	.equ	0xf0003360	; Interrupt Status Register 9
SENT_IOCR0     	.equ	0xf0003114	; Input and Output Control Register 0
SENT_IOCR1     	.equ	0xf0003154	; Input and Output Control Register 1
SENT_IOCR10    	.equ	0xf0003394	; Input and Output Control Register 10
SENT_IOCR11    	.equ	0xf00033d4	; Input and Output Control Register 11
SENT_IOCR12    	.equ	0xf0003414	; Input and Output Control Register 12
SENT_IOCR13    	.equ	0xf0003454	; Input and Output Control Register 13
SENT_IOCR14    	.equ	0xf0003494	; Input and Output Control Register 14
SENT_IOCR2     	.equ	0xf0003194	; Input and Output Control Register 2
SENT_IOCR3     	.equ	0xf00031d4	; Input and Output Control Register 3
SENT_IOCR4     	.equ	0xf0003214	; Input and Output Control Register 4
SENT_IOCR5     	.equ	0xf0003254	; Input and Output Control Register 5
SENT_IOCR6     	.equ	0xf0003294	; Input and Output Control Register 6
SENT_IOCR7     	.equ	0xf00032d4	; Input and Output Control Register 7
SENT_IOCR8     	.equ	0xf0003314	; Input and Output Control Register 8
SENT_IOCR9     	.equ	0xf0003354	; Input and Output Control Register 9
SENT_KRST0     	.equ	0xf00030f4	; Kernel Reset Register 0
SENT_KRST1     	.equ	0xf00030f0	; Kernel Reset Register 1
SENT_KRSTCLR   	.equ	0xf00030ec	; Kernel Reset Status Clear Register
SENT_OCS       	.equ	0xf00030e8	; OCDS Control and Status
SENT_RCR0      	.equ	0xf0003108	; Receiver Control Register 0
SENT_RCR1      	.equ	0xf0003148	; Receiver Control Register 1
SENT_RCR10     	.equ	0xf0003388	; Receiver Control Register 10
SENT_RCR11     	.equ	0xf00033c8	; Receiver Control Register 11
SENT_RCR12     	.equ	0xf0003408	; Receiver Control Register 12
SENT_RCR13     	.equ	0xf0003448	; Receiver Control Register 13
SENT_RCR14     	.equ	0xf0003488	; Receiver Control Register 14
SENT_RCR2      	.equ	0xf0003188	; Receiver Control Register 2
SENT_RCR3      	.equ	0xf00031c8	; Receiver Control Register 3
SENT_RCR4      	.equ	0xf0003208	; Receiver Control Register 4
SENT_RCR5      	.equ	0xf0003248	; Receiver Control Register 5
SENT_RCR6      	.equ	0xf0003288	; Receiver Control Register 6
SENT_RCR7      	.equ	0xf00032c8	; Receiver Control Register 7
SENT_RCR8      	.equ	0xf0003308	; Receiver Control Register 8
SENT_RCR9      	.equ	0xf0003348	; Receiver Control Register 9
SENT_RDR0      	.equ	0xf0003080	; Receive Data Register 0
SENT_RDR1      	.equ	0xf0003084	; Receive Data Register 1
SENT_RDR10     	.equ	0xf00030a8	; Receive Data Register 10
SENT_RDR11     	.equ	0xf00030ac	; Receive Data Register 11
SENT_RDR12     	.equ	0xf00030b0	; Receive Data Register 12
SENT_RDR13     	.equ	0xf00030b4	; Receive Data Register 13
SENT_RDR14     	.equ	0xf00030b8	; Receive Data Register 14
SENT_RDR2      	.equ	0xf0003088	; Receive Data Register 2
SENT_RDR3      	.equ	0xf000308c	; Receive Data Register 3
SENT_RDR4      	.equ	0xf0003090	; Receive Data Register 4
SENT_RDR5      	.equ	0xf0003094	; Receive Data Register 5
SENT_RDR6      	.equ	0xf0003098	; Receive Data Register 6
SENT_RDR7      	.equ	0xf000309c	; Receive Data Register 7
SENT_RDR8      	.equ	0xf00030a0	; Receive Data Register 8
SENT_RDR9      	.equ	0xf00030a4	; Receive Data Register 9
SENT_RSR0      	.equ	0xf000310c	; Receive Status Register 0
SENT_RSR1      	.equ	0xf000314c	; Receive Status Register 1
SENT_RSR10     	.equ	0xf000338c	; Receive Status Register 10
SENT_RSR11     	.equ	0xf00033cc	; Receive Status Register 11
SENT_RSR12     	.equ	0xf000340c	; Receive Status Register 12
SENT_RSR13     	.equ	0xf000344c	; Receive Status Register 13
SENT_RSR14     	.equ	0xf000348c	; Receive Status Register 14
SENT_RSR2      	.equ	0xf000318c	; Receive Status Register 2
SENT_RSR3      	.equ	0xf00031cc	; Receive Status Register 3
SENT_RSR4      	.equ	0xf000320c	; Receive Status Register 4
SENT_RSR5      	.equ	0xf000324c	; Receive Status Register 5
SENT_RSR6      	.equ	0xf000328c	; Receive Status Register 6
SENT_RSR7      	.equ	0xf00032cc	; Receive Status Register 7
SENT_RSR8      	.equ	0xf000330c	; Receive Status Register 8
SENT_RSR9      	.equ	0xf000334c	; Receive Status Register 9
SENT_RTS0      	.equ	0xf0003a80	; Receive Time Stamp Register 0
SENT_RTS1      	.equ	0xf0003a84	; Receive Time Stamp Register 1
SENT_RTS10     	.equ	0xf0003aa8	; Receive Time Stamp Register 10
SENT_RTS11     	.equ	0xf0003aac	; Receive Time Stamp Register 11
SENT_RTS12     	.equ	0xf0003ab0	; Receive Time Stamp Register 12
SENT_RTS13     	.equ	0xf0003ab4	; Receive Time Stamp Register 13
SENT_RTS14     	.equ	0xf0003ab8	; Receive Time Stamp Register 14
SENT_RTS2      	.equ	0xf0003a88	; Receive Time Stamp Register 2
SENT_RTS3      	.equ	0xf0003a8c	; Receive Time Stamp Register 3
SENT_RTS4      	.equ	0xf0003a90	; Receive Time Stamp Register 4
SENT_RTS5      	.equ	0xf0003a94	; Receive Time Stamp Register 5
SENT_RTS6      	.equ	0xf0003a98	; Receive Time Stamp Register 6
SENT_RTS7      	.equ	0xf0003a9c	; Receive Time Stamp Register 7
SENT_RTS8      	.equ	0xf0003aa0	; Receive Time Stamp Register 8
SENT_RTS9      	.equ	0xf0003aa4	; Receive Time Stamp Register 9
SENT_SCR0      	.equ	0xf0003118	; SPC Control Register 0
SENT_SCR1      	.equ	0xf0003158	; SPC Control Register 1
SENT_SCR10     	.equ	0xf0003398	; SPC Control Register 10
SENT_SCR11     	.equ	0xf00033d8	; SPC Control Register 11
SENT_SCR12     	.equ	0xf0003418	; SPC Control Register 12
SENT_SCR13     	.equ	0xf0003458	; SPC Control Register 13
SENT_SCR14     	.equ	0xf0003498	; SPC Control Register 14
SENT_SCR2      	.equ	0xf0003198	; SPC Control Register 2
SENT_SCR3      	.equ	0xf00031d8	; SPC Control Register 3
SENT_SCR4      	.equ	0xf0003218	; SPC Control Register 4
SENT_SCR5      	.equ	0xf0003258	; SPC Control Register 5
SENT_SCR6      	.equ	0xf0003298	; SPC Control Register 6
SENT_SCR7      	.equ	0xf00032d8	; SPC Control Register 7
SENT_SCR8      	.equ	0xf0003318	; SPC Control Register 8
SENT_SCR9      	.equ	0xf0003358	; SPC Control Register 9
SENT_SDS0      	.equ	0xf0003110	; Serial Data and Status Register 0
SENT_SDS1      	.equ	0xf0003150	; Serial Data and Status Register 1
SENT_SDS10     	.equ	0xf0003390	; Serial Data and Status Register 10
SENT_SDS11     	.equ	0xf00033d0	; Serial Data and Status Register 11
SENT_SDS12     	.equ	0xf0003410	; Serial Data and Status Register 12
SENT_SDS13     	.equ	0xf0003450	; Serial Data and Status Register 13
SENT_SDS14     	.equ	0xf0003490	; Serial Data and Status Register 14
SENT_SDS2      	.equ	0xf0003190	; Serial Data and Status Register 2
SENT_SDS3      	.equ	0xf00031d0	; Serial Data and Status Register 3
SENT_SDS4      	.equ	0xf0003210	; Serial Data and Status Register 4
SENT_SDS5      	.equ	0xf0003250	; Serial Data and Status Register 5
SENT_SDS6      	.equ	0xf0003290	; Serial Data and Status Register 6
SENT_SDS7      	.equ	0xf00032d0	; Serial Data and Status Register 7
SENT_SDS8      	.equ	0xf0003310	; Serial Data and Status Register 8
SENT_SDS9      	.equ	0xf0003350	; Serial Data and Status Register 9
SENT_TPD       	.equ	0xf000301c	; Time Stamp Predivider Register
SENT_TSR       	.equ	0xf0003018	; Time Stamp Register
SENT_VIEW0     	.equ	0xf000311c	; Receive Data View Register 0
SENT_VIEW1     	.equ	0xf000315c	; Receive Data View Register 1
SENT_VIEW10    	.equ	0xf000339c	; Receive Data View Register 10
SENT_VIEW11    	.equ	0xf00033dc	; Receive Data View Register 11
SENT_VIEW12    	.equ	0xf000341c	; Receive Data View Register 12
SENT_VIEW13    	.equ	0xf000345c	; Receive Data View Register 13
SENT_VIEW14    	.equ	0xf000349c	; Receive Data View Register 14
SENT_VIEW2     	.equ	0xf000319c	; Receive Data View Register 2
SENT_VIEW3     	.equ	0xf00031dc	; Receive Data View Register 3
SENT_VIEW4     	.equ	0xf000321c	; Receive Data View Register 4
SENT_VIEW5     	.equ	0xf000325c	; Receive Data View Register 5
SENT_VIEW6     	.equ	0xf000329c	; Receive Data View Register 6
SENT_VIEW7     	.equ	0xf00032dc	; Receive Data View Register 7
SENT_VIEW8     	.equ	0xf000331c	; Receive Data View Register 8
SENT_VIEW9     	.equ	0xf000335c	; Receive Data View Register 9
SENT_WDT0      	.equ	0xf0003134	; Watch Dog Timer Register 0
SENT_WDT1      	.equ	0xf0003174	; Watch Dog Timer Register 1
SENT_WDT10     	.equ	0xf00033b4	; Watch Dog Timer Register 10
SENT_WDT11     	.equ	0xf00033f4	; Watch Dog Timer Register 11
SENT_WDT12     	.equ	0xf0003434	; Watch Dog Timer Register 12
SENT_WDT13     	.equ	0xf0003474	; Watch Dog Timer Register 13
SENT_WDT14     	.equ	0xf00034b4	; Watch Dog Timer Register 14
SENT_WDT2      	.equ	0xf00031b4	; Watch Dog Timer Register 2
SENT_WDT3      	.equ	0xf00031f4	; Watch Dog Timer Register 3
SENT_WDT4      	.equ	0xf0003234	; Watch Dog Timer Register 4
SENT_WDT5      	.equ	0xf0003274	; Watch Dog Timer Register 5
SENT_WDT6      	.equ	0xf00032b4	; Watch Dog Timer Register 6
SENT_WDT7      	.equ	0xf00032f4	; Watch Dog Timer Register 7
SENT_WDT8      	.equ	0xf0003334	; Watch Dog Timer Register 8
SENT_WDT9      	.equ	0xf0003374	; Watch Dog Timer Register 9
ERAY1_ACCEN0   	.equ	0xf00178fc	; Access Enable Register 0
ERAY1_ACCEN1   	.equ	0xf00178f8	; Access Enable Register 1
ERAY1_ACS      	.equ	0xf0017128	; Aggregated Channel Status
ERAY1_CCEV     	.equ	0xf0017104	; Communication Controller Error Vector
ERAY1_CCSV     	.equ	0xf0017100	; Communication Controller Status Vector
ERAY1_CLC      	.equ	0xf0017000	; Clock Control Register
ERAY1_CREL     	.equ	0xf00173f0	; Core Release Register
ERAY1_CUST1    	.equ	0xf0017004	; Busy and Input Buffer Control Register
ERAY1_CUST3    	.equ	0xf001700c	; Customer Interface Timeout Counter
ERAY1_EIER     	.equ	0xf0017034	; Error Service Request Enable Reset
ERAY1_EIES     	.equ	0xf0017030	; Error Service Request Enable Set
ERAY1_EILS     	.equ	0xf0017028	; Error Service Request Line Select
ERAY1_EIR      	.equ	0xf0017020	; Error Service Request Register
ERAY1_ENDN     	.equ	0xf00173f4	; Endian Register
ERAY1_ESID01   	.equ	0xf0017130	; Even Sync ID Symbol Window 01
ERAY1_ESID02   	.equ	0xf0017134	; Even Sync ID Symbol Window 02
ERAY1_ESID03   	.equ	0xf0017138	; Even Sync ID Symbol Window 03
ERAY1_ESID04   	.equ	0xf001713c	; Even Sync ID Symbol Window 04
ERAY1_ESID05   	.equ	0xf0017140	; Even Sync ID Symbol Window 05
ERAY1_ESID06   	.equ	0xf0017144	; Even Sync ID Symbol Window 06
ERAY1_ESID07   	.equ	0xf0017148	; Even Sync ID Symbol Window 07
ERAY1_ESID08   	.equ	0xf001714c	; Even Sync ID Symbol Window 08
ERAY1_ESID09   	.equ	0xf0017150	; Even Sync ID Symbol Window 09
ERAY1_ESID10   	.equ	0xf0017154	; Even Sync ID Symbol Window 10
ERAY1_ESID11   	.equ	0xf0017158	; Even Sync ID Symbol Window 11
ERAY1_ESID12   	.equ	0xf001715c	; Even Sync ID Symbol Window 12
ERAY1_ESID13   	.equ	0xf0017160	; Even Sync ID Symbol Window 13
ERAY1_ESID14   	.equ	0xf0017164	; Even Sync ID Symbol Window 14
ERAY1_ESID15   	.equ	0xf0017168	; Even Sync ID Symbol Window 15
ERAY1_FCL      	.equ	0xf001730c	; FIFO Critical Level
ERAY1_FRF      	.equ	0xf0017304	; FIFO Rejection Filter
ERAY1_FRFM     	.equ	0xf0017308	; FIFO Rejection Filter Mask
ERAY1_FSR      	.equ	0xf0017318	; FIFO Status Register
ERAY1_GTUC01   	.equ	0xf00170a0	; GTU Configuration Register 1
ERAY1_GTUC02   	.equ	0xf00170a4	; GTU Configuration Register 2
ERAY1_GTUC03   	.equ	0xf00170a8	; GTU Configuration Register 3
ERAY1_GTUC04   	.equ	0xf00170ac	; GTU Configuration Register 4
ERAY1_GTUC05   	.equ	0xf00170b0	; GTU Configuration Register 5
ERAY1_GTUC06   	.equ	0xf00170b4	; GTU Configuration Register 6
ERAY1_GTUC07   	.equ	0xf00170b8	; GTU Configuration Register 7
ERAY1_GTUC08   	.equ	0xf00170bc	; GTU Configuration Register 8
ERAY1_GTUC09   	.equ	0xf00170c0	; GTU Configuration Register 9
ERAY1_GTUC10   	.equ	0xf00170c4	; GTU Configuration Register 10
ERAY1_GTUC11   	.equ	0xf00170c8	; GTU Configuration Register 11
ERAY1_IBCM     	.equ	0xf0017510	; Input Buffer Command Mask
ERAY1_IBCR     	.equ	0xf0017514	; Input Buffer Command Request
ERAY1_ID       	.equ	0xf0017008	; Module Identification Register
ERAY1_ILE      	.equ	0xf0017040	; Service Request Line Enable
ERAY1_KRST0    	.equ	0xf00178f4	; Kernel Reset Register 0
ERAY1_KRST1    	.equ	0xf00178f0	; Kernel Reset Register 1
ERAY1_KRSTCLR  	.equ	0xf00178ec	; Kernel Reset Status Clear Register
ERAY1_LCK      	.equ	0xf001701c	; Lock Register
ERAY1_LDTS     	.equ	0xf0017314	; Last Dynamic Transmit Slot
ERAY1_MBS      	.equ	0xf001770c	; Message Buffer Status
ERAY1_MBSC1    	.equ	0xf0017340	; Message Buffer Status Changed 1
ERAY1_MBSC2    	.equ	0xf0017344	; Message Buffer Status Changed 2
ERAY1_MBSC3    	.equ	0xf0017348	; Message Buffer Status Changed 3
ERAY1_MBSC4    	.equ	0xf001734c	; Message Buffer Status Changed 4
ERAY1_MHDC     	.equ	0xf0017098	; MHD Configuration Register
ERAY1_MHDF     	.equ	0xf001731c	; Message Handler Constraints Flags
ERAY1_MHDS     	.equ	0xf0017310	; Message Handler Status
ERAY1_MRC      	.equ	0xf0017300	; Message RAM Configuration
ERAY1_MSIC1    	.equ	0xf00173b8	; Message Buffer Status Changed Interrupt Control 1
ERAY1_MSIC2    	.equ	0xf00173bc	; Message Buffer Status Changed Interrupt Control 2
ERAY1_MSIC3    	.equ	0xf00173c0	; Message Buffer Status Changed Interrupt Control 3
ERAY1_MSIC4    	.equ	0xf00173c4	; Message Buffer Status Changed Interrupt Control 4
ERAY1_MTCCV    	.equ	0xf0017114	; Macrotick and Cycle Counter Value
ERAY1_NDAT1    	.equ	0xf0017330	; New Data Register 1
ERAY1_NDAT2    	.equ	0xf0017334	; New Data Register 2
ERAY1_NDAT3    	.equ	0xf0017338	; New Data Register 3
ERAY1_NDAT4    	.equ	0xf001733c	; New Data Register 4
ERAY1_NDIC1    	.equ	0xf00173a8	; New Data Interrupt Control 1
ERAY1_NDIC2    	.equ	0xf00173ac	; New Data Interrupt Control 2
ERAY1_NDIC3    	.equ	0xf00173b0	; New Data Interrupt Control 3
ERAY1_NDIC4    	.equ	0xf00173b4	; New Data Interrupt Control 4
ERAY1_NEMC     	.equ	0xf001708c	; NEM Configuration Register
ERAY1_NMV1     	.equ	0xf00171b0	; Network Management Vector 1
ERAY1_NMV2     	.equ	0xf00171b4	; Network Management Vector 2
ERAY1_NMV3     	.equ	0xf00171b8	; Network Management Vector 3
ERAY1_OBCM     	.equ	0xf0017710	; Output Buffer Command Mask
ERAY1_OBCR     	.equ	0xf0017714	; Output Buffer Command Request
ERAY1_OCS      	.equ	0xf00178e8	; OCDS Control and Status
ERAY1_OCV      	.equ	0xf001711c	; Offset Correction Value
ERAY1_OSID01   	.equ	0xf0017170	; Odd Sync ID Symbol Window 01
ERAY1_OSID02   	.equ	0xf0017174	; Odd Sync ID Symbol Window 02
ERAY1_OSID03   	.equ	0xf0017178	; Odd Sync ID Symbol Window 03
ERAY1_OSID04   	.equ	0xf001717c	; Odd Sync ID Symbol Window 04
ERAY1_OSID05   	.equ	0xf0017180	; Odd Sync ID Symbol Window 05
ERAY1_OSID06   	.equ	0xf0017184	; Odd Sync ID Symbol Window 06
ERAY1_OSID07   	.equ	0xf0017188	; Odd Sync ID Symbol Window 07
ERAY1_OSID08   	.equ	0xf001718c	; Odd Sync ID Symbol Window 08
ERAY1_OSID09   	.equ	0xf0017190	; Odd Sync ID Symbol Window 09
ERAY1_OSID10   	.equ	0xf0017194	; Odd Sync ID Symbol Window 10
ERAY1_OSID11   	.equ	0xf0017198	; Odd Sync ID Symbol Window 11
ERAY1_OSID12   	.equ	0xf001719c	; Odd Sync ID Symbol Window 12
ERAY1_OSID13   	.equ	0xf00171a0	; Odd Sync ID Symbol Window 13
ERAY1_OSID14   	.equ	0xf00171a4	; Odd Sync ID Symbol Window 14
ERAY1_OSID15   	.equ	0xf00171a8	; Odd Sync ID Symbol Window 15
ERAY1_OTSS     	.equ	0xf0017870	; OCDS Trigger Set Select
ERAY1_PRTC1    	.equ	0xf0017090	; PRT Configuration Register 1
ERAY1_PRTC2    	.equ	0xf0017094	; PRT Configuration Register 2
ERAY1_RCV      	.equ	0xf0017118	; Rate Correction Value
ERAY1_RDDS01   	.equ	0xf0017600	; Read Data Section 01
ERAY1_RDDS02   	.equ	0xf0017604	; Read Data Section 02
ERAY1_RDDS03   	.equ	0xf0017608	; Read Data Section 03
ERAY1_RDDS04   	.equ	0xf001760c	; Read Data Section 04
ERAY1_RDDS05   	.equ	0xf0017610	; Read Data Section 05
ERAY1_RDDS06   	.equ	0xf0017614	; Read Data Section 06
ERAY1_RDDS07   	.equ	0xf0017618	; Read Data Section 07
ERAY1_RDDS08   	.equ	0xf001761c	; Read Data Section 08
ERAY1_RDDS09   	.equ	0xf0017620	; Read Data Section 09
ERAY1_RDDS10   	.equ	0xf0017624	; Read Data Section 10
ERAY1_RDDS11   	.equ	0xf0017628	; Read Data Section 11
ERAY1_RDDS12   	.equ	0xf001762c	; Read Data Section 12
ERAY1_RDDS13   	.equ	0xf0017630	; Read Data Section 13
ERAY1_RDDS14   	.equ	0xf0017634	; Read Data Section 14
ERAY1_RDDS15   	.equ	0xf0017638	; Read Data Section 15
ERAY1_RDDS16   	.equ	0xf001763c	; Read Data Section 16
ERAY1_RDDS17   	.equ	0xf0017640	; Read Data Section 17
ERAY1_RDDS18   	.equ	0xf0017644	; Read Data Section 18
ERAY1_RDDS19   	.equ	0xf0017648	; Read Data Section 19
ERAY1_RDDS20   	.equ	0xf001764c	; Read Data Section 20
ERAY1_RDDS21   	.equ	0xf0017650	; Read Data Section 21
ERAY1_RDDS22   	.equ	0xf0017654	; Read Data Section 22
ERAY1_RDDS23   	.equ	0xf0017658	; Read Data Section 23
ERAY1_RDDS24   	.equ	0xf001765c	; Read Data Section 24
ERAY1_RDDS25   	.equ	0xf0017660	; Read Data Section 25
ERAY1_RDDS26   	.equ	0xf0017664	; Read Data Section 26
ERAY1_RDDS27   	.equ	0xf0017668	; Read Data Section 27
ERAY1_RDDS28   	.equ	0xf001766c	; Read Data Section 28
ERAY1_RDDS29   	.equ	0xf0017670	; Read Data Section 29
ERAY1_RDDS30   	.equ	0xf0017674	; Read Data Section 30
ERAY1_RDDS31   	.equ	0xf0017678	; Read Data Section 31
ERAY1_RDDS32   	.equ	0xf001767c	; Read Data Section 32
ERAY1_RDDS33   	.equ	0xf0017680	; Read Data Section 33
ERAY1_RDDS34   	.equ	0xf0017684	; Read Data Section 34
ERAY1_RDDS35   	.equ	0xf0017688	; Read Data Section 35
ERAY1_RDDS36   	.equ	0xf001768c	; Read Data Section 36
ERAY1_RDDS37   	.equ	0xf0017690	; Read Data Section 37
ERAY1_RDDS38   	.equ	0xf0017694	; Read Data Section 38
ERAY1_RDDS39   	.equ	0xf0017698	; Read Data Section 39
ERAY1_RDDS40   	.equ	0xf001769c	; Read Data Section 40
ERAY1_RDDS41   	.equ	0xf00176a0	; Read Data Section 41
ERAY1_RDDS42   	.equ	0xf00176a4	; Read Data Section 42
ERAY1_RDDS43   	.equ	0xf00176a8	; Read Data Section 43
ERAY1_RDDS44   	.equ	0xf00176ac	; Read Data Section 44
ERAY1_RDDS45   	.equ	0xf00176b0	; Read Data Section 45
ERAY1_RDDS46   	.equ	0xf00176b4	; Read Data Section 46
ERAY1_RDDS47   	.equ	0xf00176b8	; Read Data Section 47
ERAY1_RDDS48   	.equ	0xf00176bc	; Read Data Section 48
ERAY1_RDDS49   	.equ	0xf00176c0	; Read Data Section 49
ERAY1_RDDS50   	.equ	0xf00176c4	; Read Data Section 50
ERAY1_RDDS51   	.equ	0xf00176c8	; Read Data Section 51
ERAY1_RDDS52   	.equ	0xf00176cc	; Read Data Section 52
ERAY1_RDDS53   	.equ	0xf00176d0	; Read Data Section 53
ERAY1_RDDS54   	.equ	0xf00176d4	; Read Data Section 54
ERAY1_RDDS55   	.equ	0xf00176d8	; Read Data Section 55
ERAY1_RDDS56   	.equ	0xf00176dc	; Read Data Section 56
ERAY1_RDDS57   	.equ	0xf00176e0	; Read Data Section 57
ERAY1_RDDS58   	.equ	0xf00176e4	; Read Data Section 58
ERAY1_RDDS59   	.equ	0xf00176e8	; Read Data Section 59
ERAY1_RDDS60   	.equ	0xf00176ec	; Read Data Section 60
ERAY1_RDDS61   	.equ	0xf00176f0	; Read Data Section 61
ERAY1_RDDS62   	.equ	0xf00176f4	; Read Data Section 62
ERAY1_RDDS63   	.equ	0xf00176f8	; Read Data Section 63
ERAY1_RDDS64   	.equ	0xf00176fc	; Read Data Section 64
ERAY1_RDHS1    	.equ	0xf0017700	; Read Header Section 1
ERAY1_RDHS2    	.equ	0xf0017704	; Read Header Section 2
ERAY1_RDHS3    	.equ	0xf0017708	; Read Header Section 3
ERAY1_SCV      	.equ	0xf0017110	; Slot Counter Value
ERAY1_SFS      	.equ	0xf0017120	; SYNC Frame Status
ERAY1_SIER     	.equ	0xf001703c	; Status Service Request Enable Reset
ERAY1_SIES     	.equ	0xf0017038	; Status Service Request Enable Set
ERAY1_SILS     	.equ	0xf001702c	; Status Service Request Line Select
ERAY1_SIR      	.equ	0xf0017024	; Status Service Request Register
ERAY1_STPW1    	.equ	0xf001704c	; Stop Watch Register 1
ERAY1_STPW2    	.equ	0xf0017050	; Stop Watch Register 2
ERAY1_SUCC1    	.equ	0xf0017080	; SUC Configuration Register 1
ERAY1_SUCC2    	.equ	0xf0017084	; SUC Configuration Register 2
ERAY1_SUCC3    	.equ	0xf0017088	; SUC Configuration Register 3
ERAY1_SWNIT    	.equ	0xf0017124	; Symbol Window and Network Idle Time Status
ERAY1_T0C      	.equ	0xf0017044	; Timer 0 Configuration
ERAY1_T1C      	.equ	0xf0017048	; Timer 1 Configuration
ERAY1_TEST1    	.equ	0xf0017010	; Test Register 1
ERAY1_TEST2    	.equ	0xf0017014	; Test Register 2
ERAY1_TXRQ1    	.equ	0xf0017320	; Transmission Request Register 1
ERAY1_TXRQ2    	.equ	0xf0017324	; Transmission Request Register 2
ERAY1_TXRQ3    	.equ	0xf0017328	; Transmission Request Register 3
ERAY1_TXRQ4    	.equ	0xf001732c	; Transmission Request Register 4
ERAY1_WRDS01   	.equ	0xf0017400	; Write Data Section 01
ERAY1_WRDS02   	.equ	0xf0017404	; Write Data Section 02
ERAY1_WRDS03   	.equ	0xf0017408	; Write Data Section 03
ERAY1_WRDS04   	.equ	0xf001740c	; Write Data Section 04
ERAY1_WRDS05   	.equ	0xf0017410	; Write Data Section 05
ERAY1_WRDS06   	.equ	0xf0017414	; Write Data Section 06
ERAY1_WRDS07   	.equ	0xf0017418	; Write Data Section 07
ERAY1_WRDS08   	.equ	0xf001741c	; Write Data Section 08
ERAY1_WRDS09   	.equ	0xf0017420	; Write Data Section 09
ERAY1_WRDS10   	.equ	0xf0017424	; Write Data Section 10
ERAY1_WRDS11   	.equ	0xf0017428	; Write Data Section 11
ERAY1_WRDS12   	.equ	0xf001742c	; Write Data Section 12
ERAY1_WRDS13   	.equ	0xf0017430	; Write Data Section 13
ERAY1_WRDS14   	.equ	0xf0017434	; Write Data Section 14
ERAY1_WRDS15   	.equ	0xf0017438	; Write Data Section 15
ERAY1_WRDS16   	.equ	0xf001743c	; Write Data Section 16
ERAY1_WRDS17   	.equ	0xf0017440	; Write Data Section 17
ERAY1_WRDS18   	.equ	0xf0017444	; Write Data Section 18
ERAY1_WRDS19   	.equ	0xf0017448	; Write Data Section 19
ERAY1_WRDS20   	.equ	0xf001744c	; Write Data Section 20
ERAY1_WRDS21   	.equ	0xf0017450	; Write Data Section 21
ERAY1_WRDS22   	.equ	0xf0017454	; Write Data Section 22
ERAY1_WRDS23   	.equ	0xf0017458	; Write Data Section 23
ERAY1_WRDS24   	.equ	0xf001745c	; Write Data Section 24
ERAY1_WRDS25   	.equ	0xf0017460	; Write Data Section 25
ERAY1_WRDS26   	.equ	0xf0017464	; Write Data Section 26
ERAY1_WRDS27   	.equ	0xf0017468	; Write Data Section 27
ERAY1_WRDS28   	.equ	0xf001746c	; Write Data Section 28
ERAY1_WRDS29   	.equ	0xf0017470	; Write Data Section 29
ERAY1_WRDS30   	.equ	0xf0017474	; Write Data Section 30
ERAY1_WRDS31   	.equ	0xf0017478	; Write Data Section 31
ERAY1_WRDS32   	.equ	0xf001747c	; Write Data Section 32
ERAY1_WRDS33   	.equ	0xf0017480	; Write Data Section 33
ERAY1_WRDS34   	.equ	0xf0017484	; Write Data Section 34
ERAY1_WRDS35   	.equ	0xf0017488	; Write Data Section 35
ERAY1_WRDS36   	.equ	0xf001748c	; Write Data Section 36
ERAY1_WRDS37   	.equ	0xf0017490	; Write Data Section 37
ERAY1_WRDS38   	.equ	0xf0017494	; Write Data Section 38
ERAY1_WRDS39   	.equ	0xf0017498	; Write Data Section 39
ERAY1_WRDS40   	.equ	0xf001749c	; Write Data Section 40
ERAY1_WRDS41   	.equ	0xf00174a0	; Write Data Section 41
ERAY1_WRDS42   	.equ	0xf00174a4	; Write Data Section 42
ERAY1_WRDS43   	.equ	0xf00174a8	; Write Data Section 43
ERAY1_WRDS44   	.equ	0xf00174ac	; Write Data Section 44
ERAY1_WRDS45   	.equ	0xf00174b0	; Write Data Section 45
ERAY1_WRDS46   	.equ	0xf00174b4	; Write Data Section 46
ERAY1_WRDS47   	.equ	0xf00174b8	; Write Data Section 47
ERAY1_WRDS48   	.equ	0xf00174bc	; Write Data Section 48
ERAY1_WRDS49   	.equ	0xf00174c0	; Write Data Section 49
ERAY1_WRDS50   	.equ	0xf00174c4	; Write Data Section 50
ERAY1_WRDS51   	.equ	0xf00174c8	; Write Data Section 51
ERAY1_WRDS52   	.equ	0xf00174cc	; Write Data Section 52
ERAY1_WRDS53   	.equ	0xf00174d0	; Write Data Section 53
ERAY1_WRDS54   	.equ	0xf00174d4	; Write Data Section 54
ERAY1_WRDS55   	.equ	0xf00174d8	; Write Data Section 55
ERAY1_WRDS56   	.equ	0xf00174dc	; Write Data Section 56
ERAY1_WRDS57   	.equ	0xf00174e0	; Write Data Section 57
ERAY1_WRDS58   	.equ	0xf00174e4	; Write Data Section 58
ERAY1_WRDS59   	.equ	0xf00174e8	; Write Data Section 59
ERAY1_WRDS60   	.equ	0xf00174ec	; Write Data Section 60
ERAY1_WRDS61   	.equ	0xf00174f0	; Write Data Section 61
ERAY1_WRDS62   	.equ	0xf00174f4	; Write Data Section 62
ERAY1_WRDS63   	.equ	0xf00174f8	; Write Data Section 63
ERAY1_WRDS64   	.equ	0xf00174fc	; Write Data Section 64
ERAY1_WRHS1    	.equ	0xf0017500	; Write Header Section 1
ERAY1_WRHS2    	.equ	0xf0017504	; Write Header Section 2
ERAY1_WRHS3    	.equ	0xf0017508	; Write Header Section 3
ERAY_ACCEN0    	.equ	0xf001c8fc	; Access Enable Register 0
ERAY_ACCEN1    	.equ	0xf001c8f8	; Access Enable Register 1
ERAY_ACS       	.equ	0xf001c128	; Aggregated Channel Status
ERAY_CCEV      	.equ	0xf001c104	; Communication Controller Error Vector
ERAY_CCSV      	.equ	0xf001c100	; Communication Controller Status Vector
ERAY_CLC       	.equ	0xf001c000	; Clock Control Register
ERAY_CREL      	.equ	0xf001c3f0	; Core Release Register
ERAY_CUST1     	.equ	0xf001c004	; Busy and Input Buffer Control Register
ERAY_CUST3     	.equ	0xf001c00c	; Customer Interface Timeout Counter
ERAY_EIER      	.equ	0xf001c034	; Error Service Request Enable Reset
ERAY_EIES      	.equ	0xf001c030	; Error Service Request Enable Set
ERAY_EILS      	.equ	0xf001c028	; Error Service Request Line Select
ERAY_EIR       	.equ	0xf001c020	; Error Service Request Register
ERAY_ENDN      	.equ	0xf001c3f4	; Endian Register
ERAY_ESID01    	.equ	0xf001c130	; Even Sync ID Symbol Window 01
ERAY_ESID02    	.equ	0xf001c134	; Even Sync ID Symbol Window 02
ERAY_ESID03    	.equ	0xf001c138	; Even Sync ID Symbol Window 03
ERAY_ESID04    	.equ	0xf001c13c	; Even Sync ID Symbol Window 04
ERAY_ESID05    	.equ	0xf001c140	; Even Sync ID Symbol Window 05
ERAY_ESID06    	.equ	0xf001c144	; Even Sync ID Symbol Window 06
ERAY_ESID07    	.equ	0xf001c148	; Even Sync ID Symbol Window 07
ERAY_ESID08    	.equ	0xf001c14c	; Even Sync ID Symbol Window 08
ERAY_ESID09    	.equ	0xf001c150	; Even Sync ID Symbol Window 09
ERAY_ESID10    	.equ	0xf001c154	; Even Sync ID Symbol Window 10
ERAY_ESID11    	.equ	0xf001c158	; Even Sync ID Symbol Window 11
ERAY_ESID12    	.equ	0xf001c15c	; Even Sync ID Symbol Window 12
ERAY_ESID13    	.equ	0xf001c160	; Even Sync ID Symbol Window 13
ERAY_ESID14    	.equ	0xf001c164	; Even Sync ID Symbol Window 14
ERAY_ESID15    	.equ	0xf001c168	; Even Sync ID Symbol Window 15
ERAY_FCL       	.equ	0xf001c30c	; FIFO Critical Level
ERAY_FRF       	.equ	0xf001c304	; FIFO Rejection Filter
ERAY_FRFM      	.equ	0xf001c308	; FIFO Rejection Filter Mask
ERAY_FSR       	.equ	0xf001c318	; FIFO Status Register
ERAY_GTUC01    	.equ	0xf001c0a0	; GTU Configuration Register 1
ERAY_GTUC02    	.equ	0xf001c0a4	; GTU Configuration Register 2
ERAY_GTUC03    	.equ	0xf001c0a8	; GTU Configuration Register 3
ERAY_GTUC04    	.equ	0xf001c0ac	; GTU Configuration Register 4
ERAY_GTUC05    	.equ	0xf001c0b0	; GTU Configuration Register 5
ERAY_GTUC06    	.equ	0xf001c0b4	; GTU Configuration Register 6
ERAY_GTUC07    	.equ	0xf001c0b8	; GTU Configuration Register 7
ERAY_GTUC08    	.equ	0xf001c0bc	; GTU Configuration Register 8
ERAY_GTUC09    	.equ	0xf001c0c0	; GTU Configuration Register 9
ERAY_GTUC10    	.equ	0xf001c0c4	; GTU Configuration Register 10
ERAY_GTUC11    	.equ	0xf001c0c8	; GTU Configuration Register 11
ERAY_IBCM      	.equ	0xf001c510	; Input Buffer Command Mask
ERAY_IBCR      	.equ	0xf001c514	; Input Buffer Command Request
ERAY_ID        	.equ	0xf001c008	; Module Identification Register
ERAY_ILE       	.equ	0xf001c040	; Service Request Line Enable
ERAY_KRST0     	.equ	0xf001c8f4	; Kernel Reset Register 0
ERAY_KRST1     	.equ	0xf001c8f0	; Kernel Reset Register 1
ERAY_KRSTCLR   	.equ	0xf001c8ec	; Kernel Reset Status Clear Register
ERAY_LCK       	.equ	0xf001c01c	; Lock Register
ERAY_LDTS      	.equ	0xf001c314	; Last Dynamic Transmit Slot
ERAY_MBS       	.equ	0xf001c70c	; Message Buffer Status
ERAY_MBSC1     	.equ	0xf001c340	; Message Buffer Status Changed 1
ERAY_MBSC2     	.equ	0xf001c344	; Message Buffer Status Changed 2
ERAY_MBSC3     	.equ	0xf001c348	; Message Buffer Status Changed 3
ERAY_MBSC4     	.equ	0xf001c34c	; Message Buffer Status Changed 4
ERAY_MHDC      	.equ	0xf001c098	; MHD Configuration Register
ERAY_MHDF      	.equ	0xf001c31c	; Message Handler Constraints Flags
ERAY_MHDS      	.equ	0xf001c310	; Message Handler Status
ERAY_MRC       	.equ	0xf001c300	; Message RAM Configuration
ERAY_MSIC1     	.equ	0xf001c3b8	; Message Buffer Status Changed Interrupt Control 1
ERAY_MSIC2     	.equ	0xf001c3bc	; Message Buffer Status Changed Interrupt Control 2
ERAY_MSIC3     	.equ	0xf001c3c0	; Message Buffer Status Changed Interrupt Control 3
ERAY_MSIC4     	.equ	0xf001c3c4	; Message Buffer Status Changed Interrupt Control 4
ERAY_MTCCV     	.equ	0xf001c114	; Macrotick and Cycle Counter Value
ERAY_NDAT1     	.equ	0xf001c330	; New Data Register 1
ERAY_NDAT2     	.equ	0xf001c334	; New Data Register 2
ERAY_NDAT3     	.equ	0xf001c338	; New Data Register 3
ERAY_NDAT4     	.equ	0xf001c33c	; New Data Register 4
ERAY_NDIC1     	.equ	0xf001c3a8	; New Data Interrupt Control 1
ERAY_NDIC2     	.equ	0xf001c3ac	; New Data Interrupt Control 2
ERAY_NDIC3     	.equ	0xf001c3b0	; New Data Interrupt Control 3
ERAY_NDIC4     	.equ	0xf001c3b4	; New Data Interrupt Control 4
ERAY_NEMC      	.equ	0xf001c08c	; NEM Configuration Register
ERAY_NMV1      	.equ	0xf001c1b0	; Network Management Vector 1
ERAY_NMV2      	.equ	0xf001c1b4	; Network Management Vector 2
ERAY_NMV3      	.equ	0xf001c1b8	; Network Management Vector 3
ERAY_OBCM      	.equ	0xf001c710	; Output Buffer Command Mask
ERAY_OBCR      	.equ	0xf001c714	; Output Buffer Command Request
ERAY_OCS       	.equ	0xf001c8e8	; OCDS Control and Status
ERAY_OCV       	.equ	0xf001c11c	; Offset Correction Value
ERAY_OSID01    	.equ	0xf001c170	; Odd Sync ID Symbol Window 01
ERAY_OSID02    	.equ	0xf001c174	; Odd Sync ID Symbol Window 02
ERAY_OSID03    	.equ	0xf001c178	; Odd Sync ID Symbol Window 03
ERAY_OSID04    	.equ	0xf001c17c	; Odd Sync ID Symbol Window 04
ERAY_OSID05    	.equ	0xf001c180	; Odd Sync ID Symbol Window 05
ERAY_OSID06    	.equ	0xf001c184	; Odd Sync ID Symbol Window 06
ERAY_OSID07    	.equ	0xf001c188	; Odd Sync ID Symbol Window 07
ERAY_OSID08    	.equ	0xf001c18c	; Odd Sync ID Symbol Window 08
ERAY_OSID09    	.equ	0xf001c190	; Odd Sync ID Symbol Window 09
ERAY_OSID10    	.equ	0xf001c194	; Odd Sync ID Symbol Window 10
ERAY_OSID11    	.equ	0xf001c198	; Odd Sync ID Symbol Window 11
ERAY_OSID12    	.equ	0xf001c19c	; Odd Sync ID Symbol Window 12
ERAY_OSID13    	.equ	0xf001c1a0	; Odd Sync ID Symbol Window 13
ERAY_OSID14    	.equ	0xf001c1a4	; Odd Sync ID Symbol Window 14
ERAY_OSID15    	.equ	0xf001c1a8	; Odd Sync ID Symbol Window 15
ERAY_OTSS      	.equ	0xf001c870	; OCDS Trigger Set Select
ERAY_PRTC1     	.equ	0xf001c090	; PRT Configuration Register 1
ERAY_PRTC2     	.equ	0xf001c094	; PRT Configuration Register 2
ERAY_RCV       	.equ	0xf001c118	; Rate Correction Value
ERAY_RDDS01    	.equ	0xf001c600	; Read Data Section 01
ERAY_RDDS02    	.equ	0xf001c604	; Read Data Section 02
ERAY_RDDS03    	.equ	0xf001c608	; Read Data Section 03
ERAY_RDDS04    	.equ	0xf001c60c	; Read Data Section 04
ERAY_RDDS05    	.equ	0xf001c610	; Read Data Section 05
ERAY_RDDS06    	.equ	0xf001c614	; Read Data Section 06
ERAY_RDDS07    	.equ	0xf001c618	; Read Data Section 07
ERAY_RDDS08    	.equ	0xf001c61c	; Read Data Section 08
ERAY_RDDS09    	.equ	0xf001c620	; Read Data Section 09
ERAY_RDDS10    	.equ	0xf001c624	; Read Data Section 10
ERAY_RDDS11    	.equ	0xf001c628	; Read Data Section 11
ERAY_RDDS12    	.equ	0xf001c62c	; Read Data Section 12
ERAY_RDDS13    	.equ	0xf001c630	; Read Data Section 13
ERAY_RDDS14    	.equ	0xf001c634	; Read Data Section 14
ERAY_RDDS15    	.equ	0xf001c638	; Read Data Section 15
ERAY_RDDS16    	.equ	0xf001c63c	; Read Data Section 16
ERAY_RDDS17    	.equ	0xf001c640	; Read Data Section 17
ERAY_RDDS18    	.equ	0xf001c644	; Read Data Section 18
ERAY_RDDS19    	.equ	0xf001c648	; Read Data Section 19
ERAY_RDDS20    	.equ	0xf001c64c	; Read Data Section 20
ERAY_RDDS21    	.equ	0xf001c650	; Read Data Section 21
ERAY_RDDS22    	.equ	0xf001c654	; Read Data Section 22
ERAY_RDDS23    	.equ	0xf001c658	; Read Data Section 23
ERAY_RDDS24    	.equ	0xf001c65c	; Read Data Section 24
ERAY_RDDS25    	.equ	0xf001c660	; Read Data Section 25
ERAY_RDDS26    	.equ	0xf001c664	; Read Data Section 26
ERAY_RDDS27    	.equ	0xf001c668	; Read Data Section 27
ERAY_RDDS28    	.equ	0xf001c66c	; Read Data Section 28
ERAY_RDDS29    	.equ	0xf001c670	; Read Data Section 29
ERAY_RDDS30    	.equ	0xf001c674	; Read Data Section 30
ERAY_RDDS31    	.equ	0xf001c678	; Read Data Section 31
ERAY_RDDS32    	.equ	0xf001c67c	; Read Data Section 32
ERAY_RDDS33    	.equ	0xf001c680	; Read Data Section 33
ERAY_RDDS34    	.equ	0xf001c684	; Read Data Section 34
ERAY_RDDS35    	.equ	0xf001c688	; Read Data Section 35
ERAY_RDDS36    	.equ	0xf001c68c	; Read Data Section 36
ERAY_RDDS37    	.equ	0xf001c690	; Read Data Section 37
ERAY_RDDS38    	.equ	0xf001c694	; Read Data Section 38
ERAY_RDDS39    	.equ	0xf001c698	; Read Data Section 39
ERAY_RDDS40    	.equ	0xf001c69c	; Read Data Section 40
ERAY_RDDS41    	.equ	0xf001c6a0	; Read Data Section 41
ERAY_RDDS42    	.equ	0xf001c6a4	; Read Data Section 42
ERAY_RDDS43    	.equ	0xf001c6a8	; Read Data Section 43
ERAY_RDDS44    	.equ	0xf001c6ac	; Read Data Section 44
ERAY_RDDS45    	.equ	0xf001c6b0	; Read Data Section 45
ERAY_RDDS46    	.equ	0xf001c6b4	; Read Data Section 46
ERAY_RDDS47    	.equ	0xf001c6b8	; Read Data Section 47
ERAY_RDDS48    	.equ	0xf001c6bc	; Read Data Section 48
ERAY_RDDS49    	.equ	0xf001c6c0	; Read Data Section 49
ERAY_RDDS50    	.equ	0xf001c6c4	; Read Data Section 50
ERAY_RDDS51    	.equ	0xf001c6c8	; Read Data Section 51
ERAY_RDDS52    	.equ	0xf001c6cc	; Read Data Section 52
ERAY_RDDS53    	.equ	0xf001c6d0	; Read Data Section 53
ERAY_RDDS54    	.equ	0xf001c6d4	; Read Data Section 54
ERAY_RDDS55    	.equ	0xf001c6d8	; Read Data Section 55
ERAY_RDDS56    	.equ	0xf001c6dc	; Read Data Section 56
ERAY_RDDS57    	.equ	0xf001c6e0	; Read Data Section 57
ERAY_RDDS58    	.equ	0xf001c6e4	; Read Data Section 58
ERAY_RDDS59    	.equ	0xf001c6e8	; Read Data Section 59
ERAY_RDDS60    	.equ	0xf001c6ec	; Read Data Section 60
ERAY_RDDS61    	.equ	0xf001c6f0	; Read Data Section 61
ERAY_RDDS62    	.equ	0xf001c6f4	; Read Data Section 62
ERAY_RDDS63    	.equ	0xf001c6f8	; Read Data Section 63
ERAY_RDDS64    	.equ	0xf001c6fc	; Read Data Section 64
ERAY_RDHS1     	.equ	0xf001c700	; Read Header Section 1
ERAY_RDHS2     	.equ	0xf001c704	; Read Header Section 2
ERAY_RDHS3     	.equ	0xf001c708	; Read Header Section 3
ERAY_SCV       	.equ	0xf001c110	; Slot Counter Value
ERAY_SFS       	.equ	0xf001c120	; SYNC Frame Status
ERAY_SIER      	.equ	0xf001c03c	; Status Service Request Enable Reset
ERAY_SIES      	.equ	0xf001c038	; Status Service Request Enable Set
ERAY_SILS      	.equ	0xf001c02c	; Status Service Request Line Select
ERAY_SIR       	.equ	0xf001c024	; Status Service Request Register
ERAY_STPW1     	.equ	0xf001c04c	; Stop Watch Register 1
ERAY_STPW2     	.equ	0xf001c050	; Stop Watch Register 2
ERAY_SUCC1     	.equ	0xf001c080	; SUC Configuration Register 1
ERAY_SUCC2     	.equ	0xf001c084	; SUC Configuration Register 2
ERAY_SUCC3     	.equ	0xf001c088	; SUC Configuration Register 3
ERAY_SWNIT     	.equ	0xf001c124	; Symbol Window and Network Idle Time Status
ERAY_T0C       	.equ	0xf001c044	; Timer 0 Configuration
ERAY_T1C       	.equ	0xf001c048	; Timer 1 Configuration
ERAY_TEST1     	.equ	0xf001c010	; Test Register 1
ERAY_TEST2     	.equ	0xf001c014	; Test Register 2
ERAY_TXRQ1     	.equ	0xf001c320	; Transmission Request Register 1
ERAY_TXRQ2     	.equ	0xf001c324	; Transmission Request Register 2
ERAY_TXRQ3     	.equ	0xf001c328	; Transmission Request Register 3
ERAY_TXRQ4     	.equ	0xf001c32c	; Transmission Request Register 4
ERAY_WRDS01    	.equ	0xf001c400	; Write Data Section 01
ERAY_WRDS02    	.equ	0xf001c404	; Write Data Section 02
ERAY_WRDS03    	.equ	0xf001c408	; Write Data Section 03
ERAY_WRDS04    	.equ	0xf001c40c	; Write Data Section 04
ERAY_WRDS05    	.equ	0xf001c410	; Write Data Section 05
ERAY_WRDS06    	.equ	0xf001c414	; Write Data Section 06
ERAY_WRDS07    	.equ	0xf001c418	; Write Data Section 07
ERAY_WRDS08    	.equ	0xf001c41c	; Write Data Section 08
ERAY_WRDS09    	.equ	0xf001c420	; Write Data Section 09
ERAY_WRDS10    	.equ	0xf001c424	; Write Data Section 10
ERAY_WRDS11    	.equ	0xf001c428	; Write Data Section 11
ERAY_WRDS12    	.equ	0xf001c42c	; Write Data Section 12
ERAY_WRDS13    	.equ	0xf001c430	; Write Data Section 13
ERAY_WRDS14    	.equ	0xf001c434	; Write Data Section 14
ERAY_WRDS15    	.equ	0xf001c438	; Write Data Section 15
ERAY_WRDS16    	.equ	0xf001c43c	; Write Data Section 16
ERAY_WRDS17    	.equ	0xf001c440	; Write Data Section 17
ERAY_WRDS18    	.equ	0xf001c444	; Write Data Section 18
ERAY_WRDS19    	.equ	0xf001c448	; Write Data Section 19
ERAY_WRDS20    	.equ	0xf001c44c	; Write Data Section 20
ERAY_WRDS21    	.equ	0xf001c450	; Write Data Section 21
ERAY_WRDS22    	.equ	0xf001c454	; Write Data Section 22
ERAY_WRDS23    	.equ	0xf001c458	; Write Data Section 23
ERAY_WRDS24    	.equ	0xf001c45c	; Write Data Section 24
ERAY_WRDS25    	.equ	0xf001c460	; Write Data Section 25
ERAY_WRDS26    	.equ	0xf001c464	; Write Data Section 26
ERAY_WRDS27    	.equ	0xf001c468	; Write Data Section 27
ERAY_WRDS28    	.equ	0xf001c46c	; Write Data Section 28
ERAY_WRDS29    	.equ	0xf001c470	; Write Data Section 29
ERAY_WRDS30    	.equ	0xf001c474	; Write Data Section 30
ERAY_WRDS31    	.equ	0xf001c478	; Write Data Section 31
ERAY_WRDS32    	.equ	0xf001c47c	; Write Data Section 32
ERAY_WRDS33    	.equ	0xf001c480	; Write Data Section 33
ERAY_WRDS34    	.equ	0xf001c484	; Write Data Section 34
ERAY_WRDS35    	.equ	0xf001c488	; Write Data Section 35
ERAY_WRDS36    	.equ	0xf001c48c	; Write Data Section 36
ERAY_WRDS37    	.equ	0xf001c490	; Write Data Section 37
ERAY_WRDS38    	.equ	0xf001c494	; Write Data Section 38
ERAY_WRDS39    	.equ	0xf001c498	; Write Data Section 39
ERAY_WRDS40    	.equ	0xf001c49c	; Write Data Section 40
ERAY_WRDS41    	.equ	0xf001c4a0	; Write Data Section 41
ERAY_WRDS42    	.equ	0xf001c4a4	; Write Data Section 42
ERAY_WRDS43    	.equ	0xf001c4a8	; Write Data Section 43
ERAY_WRDS44    	.equ	0xf001c4ac	; Write Data Section 44
ERAY_WRDS45    	.equ	0xf001c4b0	; Write Data Section 45
ERAY_WRDS46    	.equ	0xf001c4b4	; Write Data Section 46
ERAY_WRDS47    	.equ	0xf001c4b8	; Write Data Section 47
ERAY_WRDS48    	.equ	0xf001c4bc	; Write Data Section 48
ERAY_WRDS49    	.equ	0xf001c4c0	; Write Data Section 49
ERAY_WRDS50    	.equ	0xf001c4c4	; Write Data Section 50
ERAY_WRDS51    	.equ	0xf001c4c8	; Write Data Section 51
ERAY_WRDS52    	.equ	0xf001c4cc	; Write Data Section 52
ERAY_WRDS53    	.equ	0xf001c4d0	; Write Data Section 53
ERAY_WRDS54    	.equ	0xf001c4d4	; Write Data Section 54
ERAY_WRDS55    	.equ	0xf001c4d8	; Write Data Section 55
ERAY_WRDS56    	.equ	0xf001c4dc	; Write Data Section 56
ERAY_WRDS57    	.equ	0xf001c4e0	; Write Data Section 57
ERAY_WRDS58    	.equ	0xf001c4e4	; Write Data Section 58
ERAY_WRDS59    	.equ	0xf001c4e8	; Write Data Section 59
ERAY_WRDS60    	.equ	0xf001c4ec	; Write Data Section 60
ERAY_WRDS61    	.equ	0xf001c4f0	; Write Data Section 61
ERAY_WRDS62    	.equ	0xf001c4f4	; Write Data Section 62
ERAY_WRDS63    	.equ	0xf001c4f8	; Write Data Section 63
ERAY_WRDS64    	.equ	0xf001c4fc	; Write Data Section 64
ERAY_WRHS1     	.equ	0xf001c500	; Write Header Section 1
ERAY_WRHS2     	.equ	0xf001c504	; Write Header Section 2
ERAY_WRHS3     	.equ	0xf001c508	; Write Header Section 3
GTM_ACCEN0     	.equ	0xf019fdfc	; Access Enable Register 0
GTM_ACCEN1     	.equ	0xf019fdf8	; Access Enable Register 1
GTM_ADCTRIG0OUT0	.equ	0xf019fdb0	; ADC Trigger 0 Output Select 0 Register
GTM_ADCTRIG0OUT1	.equ	0xf019fdb4	; ADC Trigger 0 Output Select 1 Register
GTM_ADCTRIG1OUT0	.equ	0xf019fdb8	; ADC Trigger 1 Output Select 0 Register
GTM_ADCTRIG1OUT1	.equ	0xf019fdbc	; ADC Trigger 1 Output Select 1 Register
GTM_AEI_ADDR_XPT	.equ	0xf010000c	; GTM AEI Timeout Exception Address Register
GTM_AFD0_CH0_BUF_ACC	.equ	0xf0118080	; AFD0 FIFO0 Channel 0 Buffer Access Register
GTM_AFD0_CH1_BUF_ACC	.equ	0xf0118090	; AFD0 FIFO0 Channel 1 Buffer Access Register
GTM_AFD0_CH2_BUF_ACC	.equ	0xf01180a0	; AFD0 FIFO0 Channel 2 Buffer Access Register
GTM_AFD0_CH3_BUF_ACC	.equ	0xf01180b0	; AFD0 FIFO0 Channel 3 Buffer Access Register
GTM_AFD0_CH4_BUF_ACC	.equ	0xf01180c0	; AFD0 FIFO0 Channel 4 Buffer Access Register
GTM_AFD0_CH5_BUF_ACC	.equ	0xf01180d0	; AFD0 FIFO0 Channel 5 Buffer Access Register
GTM_AFD0_CH6_BUF_ACC	.equ	0xf01180e0	; AFD0 FIFO0 Channel 6 Buffer Access Register
GTM_AFD0_CH7_BUF_ACC	.equ	0xf01180f0	; AFD0 FIFO0 Channel 7 Buffer Access Register
GTM_ARU_ACCESS 	.equ	0xf0100280	; ARU Access Register
GTM_ARU_DATA_H 	.equ	0xf0100284	; ARU Access Register Upper Data Word
GTM_ARU_DATA_L 	.equ	0xf0100288	; ARU Access Register Lower Data Word
GTM_ARU_DBG_ACCESS0	.equ	0xf010028c	; Debug Access Channel 0
GTM_ARU_DBG_ACCESS1	.equ	0xf0100298	; Debug Access Channel 0
GTM_ARU_DBG_DATA0_H	.equ	0xf0100290	; Debug Access 0 Transfer Register Upper Data Word
GTM_ARU_DBG_DATA0_L	.equ	0xf0100294	; Debug Access 0 Transfer Register Lower Data Word
GTM_ARU_DBG_DATA1_H	.equ	0xf010029c	; Debug Access 1 Transfer Register Upper Data Word
GTM_ARU_DBG_DATA1_L	.equ	0xf01002a0	; Debug Access 1 Transfer Register Lower Data Word
GTM_ARU_IRQ_EN 	.equ	0xf01002a8	; ARU Interrupt Enable Register
GTM_ARU_IRQ_FORCINT	.equ	0xf01002ac	; ARU_NEW_DATA_IRQ Forcing Interrupt Register
GTM_ARU_IRQ_MODE	.equ	0xf01002b0	; IRQ Mode Configuration Register
GTM_ARU_IRQ_NOTIFY	.equ	0xf01002a4	; ARU Interrupt Notification Register
GTM_ATOM0_AGC_ACT_TB	.equ	0xf010d04c	; TOM0 TGC0 Action Time Base Register
GTM_ATOM0_AGC_ENDIS_CTRL	.equ	0xf010d044	; ATOM0 AGC Enable/Disable Control Register
GTM_ATOM0_AGC_ENDIS_STAT	.equ	0xf010d048	; ATOM0 AGC Enable/Disable Status Register
GTM_ATOM0_AGC_FUPD_CTRL	.equ	0xf010d058	; ATOM0 AGC Force Update Control Register
GTM_ATOM0_AGC_GLB_CTRL	.equ	0xf010d040	; ATOM0 AGC Global control register
GTM_ATOM0_AGC_INT_TRIG	.equ	0xf010d05c	; ATOM0 AGC Internal Trigger Control Register
GTM_ATOM0_AGC_OUTEN_CTRL	.equ	0xf010d050	; ATOM0 AGC Output Enable Control Register
GTM_ATOM0_AGC_OUTEN_STAT	.equ	0xf010d054	; ATOM0 AGC Output Enable Status Register
GTM_ATOM0_CH0_CM0	.equ	0xf010d010	; ATOM0 Channel 0 CCU0 Compare Register
GTM_ATOM0_CH0_CM1	.equ	0xf010d014	; ATOM0 Channel 0 CCU1 Compare Register
GTM_ATOM0_CH0_CN0	.equ	0xf010d018	; ATOM0 Channel 0 CCU0 Counter Register
GTM_ATOM0_CH0_CTRL	.equ	0xf010d004	; ATOM0 Channel 0 Control Register
GTM_ATOM0_CH0_CTRL_SOMC	.equ	0xf010d004	; ATOM0 Channel 0 Control in SOMC mode Register
GTM_ATOM0_CH0_CTRL_SOMI	.equ	0xf010d004	; ATOM0 Channel 0 Control in SOMI mode Register
GTM_ATOM0_CH0_CTRL_SOMP	.equ	0xf010d004	; ATOM0 Channel 0 Control in SOMP mode Register
GTM_ATOM0_CH0_CTRL_SOMS	.equ	0xf010d004	; ATOM0 Channel 0 Control in SOMS mode Register
GTM_ATOM0_CH0_IRQ_EN	.equ	0xf010d024	; ATOM0 Channel 0 Interrupt Enable Register
GTM_ATOM0_CH0_IRQ_FORCINT	.equ	0xf010d028	; ATOM0 Channel 0 Software Interrupt Generation Register
GTM_ATOM0_CH0_IRQ_MODE	.equ	0xf010d02c	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH0_IRQ_NOTIFY	.equ	0xf010d020	; ATOM0 Channel 0 Interrupt Notification Register
GTM_ATOM0_CH0_RDADDR	.equ	0xf010d000	; ATOM0 Channel 0 ARU Read Address Register
GTM_ATOM0_CH0_SR0	.equ	0xf010d008	; ATOM0 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM0_CH0_SR1	.equ	0xf010d00c	; ATOM0 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM0_CH0_STAT	.equ	0xf010d01c	; ATOM0 Channel 0 Status Register
GTM_ATOM0_CH1_CM0	.equ	0xf010d090	; ATOM0 Channel 1 CCU0 Compare Register
GTM_ATOM0_CH1_CM1	.equ	0xf010d094	; ATOM0 Channel 1 CCU1 Compare Register
GTM_ATOM0_CH1_CN0	.equ	0xf010d098	; ATOM0 Channel 1 CCU0 Counter Register
GTM_ATOM0_CH1_CTRL	.equ	0xf010d084	; ATOM0 Channel 1 Control Register
GTM_ATOM0_CH1_CTRL_SOMC	.equ	0xf010d084	; ATOM0 Channel 1 Control in SOMC mode Register
GTM_ATOM0_CH1_CTRL_SOMI	.equ	0xf010d084	; ATOM0 Channel 1 Control in SOMI mode Register
GTM_ATOM0_CH1_CTRL_SOMP	.equ	0xf010d084	; ATOM0 Channel 1 Control in SOMP mode Register
GTM_ATOM0_CH1_CTRL_SOMS	.equ	0xf010d084	; ATOM0 Channel 1 Control in SOMS mode Register
GTM_ATOM0_CH1_IRQ_EN	.equ	0xf010d0a4	; ATOM0 Channel 1 Interrupt Enable Register
GTM_ATOM0_CH1_IRQ_FORCINT	.equ	0xf010d0a8	; ATOM0 Channel 1 Software Interrupt Generation Register
GTM_ATOM0_CH1_IRQ_MODE	.equ	0xf010d0ac	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH1_IRQ_NOTIFY	.equ	0xf010d0a0	; ATOM0 Channel 1 Interrupt Notification Register
GTM_ATOM0_CH1_RDADDR	.equ	0xf010d080	; ATOM0 Channel 1 ARU Read Address Register
GTM_ATOM0_CH1_SR0	.equ	0xf010d088	; ATOM0 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM0_CH1_SR1	.equ	0xf010d08c	; ATOM0 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM0_CH1_STAT	.equ	0xf010d09c	; ATOM0 Channel 1 Status Register
GTM_ATOM0_CH2_CM0	.equ	0xf010d110	; ATOM0 Channel 2 CCU0 Compare Register
GTM_ATOM0_CH2_CM1	.equ	0xf010d114	; ATOM0 Channel 2 CCU1 Compare Register
GTM_ATOM0_CH2_CN0	.equ	0xf010d118	; ATOM0 Channel 2 CCU0 Counter Register
GTM_ATOM0_CH2_CTRL	.equ	0xf010d104	; ATOM0 Channel 2 Control Register
GTM_ATOM0_CH2_CTRL_SOMC	.equ	0xf010d104	; ATOM0 Channel 2 Control in SOMC mode Register
GTM_ATOM0_CH2_CTRL_SOMI	.equ	0xf010d104	; ATOM0 Channel 2 Control in SOMI mode Register
GTM_ATOM0_CH2_CTRL_SOMP	.equ	0xf010d104	; ATOM0 Channel 2 Control in SOMP mode Register
GTM_ATOM0_CH2_CTRL_SOMS	.equ	0xf010d104	; ATOM0 Channel 2 Control in SOMS mode Register
GTM_ATOM0_CH2_IRQ_EN	.equ	0xf010d124	; ATOM0 Channel 2 Interrupt Enable Register
GTM_ATOM0_CH2_IRQ_FORCINT	.equ	0xf010d128	; ATOM0 Channel 2 Software Interrupt Generation Register
GTM_ATOM0_CH2_IRQ_MODE	.equ	0xf010d12c	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH2_IRQ_NOTIFY	.equ	0xf010d120	; ATOM0 Channel 2 Interrupt Notification Register
GTM_ATOM0_CH2_RDADDR	.equ	0xf010d100	; ATOM0 Channel 2 ARU Read Address Register
GTM_ATOM0_CH2_SR0	.equ	0xf010d108	; ATOM0 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM0_CH2_SR1	.equ	0xf010d10c	; ATOM0 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM0_CH2_STAT	.equ	0xf010d11c	; ATOM0 Channel 2 Status Register
GTM_ATOM0_CH3_CM0	.equ	0xf010d190	; ATOM0 Channel 3 CCU0 Compare Register
GTM_ATOM0_CH3_CM1	.equ	0xf010d194	; ATOM0 Channel 3 CCU1 Compare Register
GTM_ATOM0_CH3_CN0	.equ	0xf010d198	; ATOM0 Channel 3 CCU0 Counter Register
GTM_ATOM0_CH3_CTRL	.equ	0xf010d184	; ATOM0 Channel 3 Control Register
GTM_ATOM0_CH3_CTRL_SOMC	.equ	0xf010d184	; ATOM0 Channel 3 Control in SOMC mode Register
GTM_ATOM0_CH3_CTRL_SOMI	.equ	0xf010d184	; ATOM0 Channel 3 Control in SOMI mode Register
GTM_ATOM0_CH3_CTRL_SOMP	.equ	0xf010d184	; ATOM0 Channel 3 Control in SOMP mode Register
GTM_ATOM0_CH3_CTRL_SOMS	.equ	0xf010d184	; ATOM0 Channel 3 Control in SOMS mode Register
GTM_ATOM0_CH3_IRQ_EN	.equ	0xf010d1a4	; ATOM0 Channel 3 Interrupt Enable Register
GTM_ATOM0_CH3_IRQ_FORCINT	.equ	0xf010d1a8	; ATOM0 Channel 3 Software Interrupt Generation Register
GTM_ATOM0_CH3_IRQ_MODE	.equ	0xf010d1ac	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH3_IRQ_NOTIFY	.equ	0xf010d1a0	; ATOM0 Channel 3 Interrupt Notification Register
GTM_ATOM0_CH3_RDADDR	.equ	0xf010d180	; ATOM0 Channel 3 ARU Read Address Register
GTM_ATOM0_CH3_SR0	.equ	0xf010d188	; ATOM0 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM0_CH3_SR1	.equ	0xf010d18c	; ATOM0 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM0_CH3_STAT	.equ	0xf010d19c	; ATOM0 Channel 3 Status Register
GTM_ATOM0_CH4_CM0	.equ	0xf010d210	; ATOM0 Channel 4 CCU0 Compare Register
GTM_ATOM0_CH4_CM1	.equ	0xf010d214	; ATOM0 Channel 4 CCU1 Compare Register
GTM_ATOM0_CH4_CN0	.equ	0xf010d218	; ATOM0 Channel 4 CCU0 Counter Register
GTM_ATOM0_CH4_CTRL	.equ	0xf010d204	; ATOM0 Channel 4 Control Register
GTM_ATOM0_CH4_CTRL_SOMC	.equ	0xf010d204	; ATOM0 Channel 4 Control in SOMC mode Register
GTM_ATOM0_CH4_CTRL_SOMI	.equ	0xf010d204	; ATOM0 Channel 4 Control in SOMI mode Register
GTM_ATOM0_CH4_CTRL_SOMP	.equ	0xf010d204	; ATOM0 Channel 4 Control in SOMP mode Register
GTM_ATOM0_CH4_CTRL_SOMS	.equ	0xf010d204	; ATOM0 Channel 4 Control in SOMS mode Register
GTM_ATOM0_CH4_IRQ_EN	.equ	0xf010d224	; ATOM0 Channel 4 Interrupt Enable Register
GTM_ATOM0_CH4_IRQ_FORCINT	.equ	0xf010d228	; ATOM0 Channel 4 Software Interrupt Generation Register
GTM_ATOM0_CH4_IRQ_MODE	.equ	0xf010d22c	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH4_IRQ_NOTIFY	.equ	0xf010d220	; ATOM0 Channel 4 Interrupt Notification Register
GTM_ATOM0_CH4_RDADDR	.equ	0xf010d200	; ATOM0 Channel 4 ARU Read Address Register
GTM_ATOM0_CH4_SR0	.equ	0xf010d208	; ATOM0 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM0_CH4_SR1	.equ	0xf010d20c	; ATOM0 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM0_CH4_STAT	.equ	0xf010d21c	; ATOM0 Channel 4 Status Register
GTM_ATOM0_CH5_CM0	.equ	0xf010d290	; ATOM0 Channel 5 CCU0 Compare Register
GTM_ATOM0_CH5_CM1	.equ	0xf010d294	; ATOM0 Channel 5 CCU1 Compare Register
GTM_ATOM0_CH5_CN0	.equ	0xf010d298	; ATOM0 Channel 5 CCU0 Counter Register
GTM_ATOM0_CH5_CTRL	.equ	0xf010d284	; ATOM0 Channel 5 Control Register
GTM_ATOM0_CH5_CTRL_SOMC	.equ	0xf010d284	; ATOM0 Channel 5 Control in SOMC mode Register
GTM_ATOM0_CH5_CTRL_SOMI	.equ	0xf010d284	; ATOM0 Channel 5 Control in SOMI mode Register
GTM_ATOM0_CH5_CTRL_SOMP	.equ	0xf010d284	; ATOM0 Channel 5 Control in SOMP mode Register
GTM_ATOM0_CH5_CTRL_SOMS	.equ	0xf010d284	; ATOM0 Channel 5 Control in SOMS mode Register
GTM_ATOM0_CH5_IRQ_EN	.equ	0xf010d2a4	; ATOM0 Channel 5 Interrupt Enable Register
GTM_ATOM0_CH5_IRQ_FORCINT	.equ	0xf010d2a8	; ATOM0 Channel 5 Software Interrupt Generation Register
GTM_ATOM0_CH5_IRQ_MODE	.equ	0xf010d2ac	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH5_IRQ_NOTIFY	.equ	0xf010d2a0	; ATOM0 Channel 5 Interrupt Notification Register
GTM_ATOM0_CH5_RDADDR	.equ	0xf010d280	; ATOM0 Channel 5 ARU Read Address Register
GTM_ATOM0_CH5_SR0	.equ	0xf010d288	; ATOM0 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM0_CH5_SR1	.equ	0xf010d28c	; ATOM0 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM0_CH5_STAT	.equ	0xf010d29c	; ATOM0 Channel 5 Status Register
GTM_ATOM0_CH6_CM0	.equ	0xf010d310	; ATOM0 Channel 6 CCU0 Compare Register
GTM_ATOM0_CH6_CM1	.equ	0xf010d314	; ATOM0 Channel 6 CCU1 Compare Register
GTM_ATOM0_CH6_CN0	.equ	0xf010d318	; ATOM0 Channel 6 CCU0 Counter Register
GTM_ATOM0_CH6_CTRL	.equ	0xf010d304	; ATOM0 Channel 6 Control Register
GTM_ATOM0_CH6_CTRL_SOMC	.equ	0xf010d304	; ATOM0 Channel 6 Control in SOMC mode Register
GTM_ATOM0_CH6_CTRL_SOMI	.equ	0xf010d304	; ATOM0 Channel 6 Control in SOMI mode Register
GTM_ATOM0_CH6_CTRL_SOMP	.equ	0xf010d304	; ATOM0 Channel 6 Control in SOMP mode Register
GTM_ATOM0_CH6_CTRL_SOMS	.equ	0xf010d304	; ATOM0 Channel 6 Control in SOMS mode Register
GTM_ATOM0_CH6_IRQ_EN	.equ	0xf010d324	; ATOM0 Channel 6 Interrupt Enable Register
GTM_ATOM0_CH6_IRQ_FORCINT	.equ	0xf010d328	; ATOM0 Channel 6 Software Interrupt Generation Register
GTM_ATOM0_CH6_IRQ_MODE	.equ	0xf010d32c	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH6_IRQ_NOTIFY	.equ	0xf010d320	; ATOM0 Channel 6 Interrupt Notification Register
GTM_ATOM0_CH6_RDADDR	.equ	0xf010d300	; ATOM0 Channel 6 ARU Read Address Register
GTM_ATOM0_CH6_SR0	.equ	0xf010d308	; ATOM0 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM0_CH6_SR1	.equ	0xf010d30c	; ATOM0 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM0_CH6_STAT	.equ	0xf010d31c	; ATOM0 Channel 6 Status Register
GTM_ATOM0_CH7_CM0	.equ	0xf010d390	; ATOM0 Channel 7 CCU0 Compare Register
GTM_ATOM0_CH7_CM1	.equ	0xf010d394	; ATOM0 Channel 7 CCU1 Compare Register
GTM_ATOM0_CH7_CN0	.equ	0xf010d398	; ATOM0 Channel 7 CCU0 Counter Register
GTM_ATOM0_CH7_CTRL	.equ	0xf010d384	; ATOM0 Channel 7 Control Register
GTM_ATOM0_CH7_CTRL_SOMC	.equ	0xf010d384	; ATOM0 Channel 7 Control in SOMC mode Register
GTM_ATOM0_CH7_CTRL_SOMI	.equ	0xf010d384	; ATOM0 Channel 7 Control in SOMI mode Register
GTM_ATOM0_CH7_CTRL_SOMP	.equ	0xf010d384	; ATOM0 Channel 7 Control in SOMP mode Register
GTM_ATOM0_CH7_CTRL_SOMS	.equ	0xf010d384	; ATOM0 Channel 7 Control in SOMS mode Register
GTM_ATOM0_CH7_IRQ_EN	.equ	0xf010d3a4	; ATOM0 Channel 7 Interrupt Enable Register
GTM_ATOM0_CH7_IRQ_FORCINT	.equ	0xf010d3a8	; ATOM0 Channel 7 Software Interrupt Generation Register
GTM_ATOM0_CH7_IRQ_MODE	.equ	0xf010d3ac	; ATOM0 IRQ Mode Configuration Register
GTM_ATOM0_CH7_IRQ_NOTIFY	.equ	0xf010d3a0	; ATOM0 Channel 7 Interrupt Notification Register
GTM_ATOM0_CH7_RDADDR	.equ	0xf010d380	; ATOM0 Channel 7 ARU Read Address Register
GTM_ATOM0_CH7_SR0	.equ	0xf010d388	; ATOM0 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM0_CH7_SR1	.equ	0xf010d38c	; ATOM0 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM0_CH7_STAT	.equ	0xf010d39c	; ATOM0 Channel 7 Status Register
GTM_ATOM1_AGC_ACT_TB	.equ	0xf010d84c	; TOM1 TGC0 Action Time Base Register
GTM_ATOM1_AGC_ENDIS_CTRL	.equ	0xf010d844	; ATOM1 AGC Enable/Disable Control Register
GTM_ATOM1_AGC_ENDIS_STAT	.equ	0xf010d848	; ATOM1 AGC Enable/Disable Status Register
GTM_ATOM1_AGC_FUPD_CTRL	.equ	0xf010d858	; ATOM1 AGC Force Update Control Register
GTM_ATOM1_AGC_GLB_CTRL	.equ	0xf010d840	; ATOM1 AGC Global control register
GTM_ATOM1_AGC_INT_TRIG	.equ	0xf010d85c	; ATOM1 AGC Internal Trigger Control Register
GTM_ATOM1_AGC_OUTEN_CTRL	.equ	0xf010d850	; ATOM1 AGC Output Enable Control Register
GTM_ATOM1_AGC_OUTEN_STAT	.equ	0xf010d854	; ATOM1 AGC Output Enable Status Register
GTM_ATOM1_CH0_CM0	.equ	0xf010d810	; ATOM1 Channel 0 CCU0 Compare Register
GTM_ATOM1_CH0_CM1	.equ	0xf010d814	; ATOM1 Channel 0 CCU1 Compare Register
GTM_ATOM1_CH0_CN0	.equ	0xf010d818	; ATOM1 Channel 0 CCU0 Counter Register
GTM_ATOM1_CH0_CTRL	.equ	0xf010d804	; ATOM1 Channel 0 Control Register
GTM_ATOM1_CH0_CTRL_SOMC	.equ	0xf010d804	; ATOM1 Channel 0 Control in SOMC mode Register
GTM_ATOM1_CH0_CTRL_SOMI	.equ	0xf010d804	; ATOM1 Channel 0 Control in SOMI mode Register
GTM_ATOM1_CH0_CTRL_SOMP	.equ	0xf010d804	; ATOM1 Channel 0 Control in SOMP mode Register
GTM_ATOM1_CH0_CTRL_SOMS	.equ	0xf010d804	; ATOM1 Channel 0 Control in SOMS mode Register
GTM_ATOM1_CH0_IRQ_EN	.equ	0xf010d824	; ATOM1 Channel 0 Interrupt Enable Register
GTM_ATOM1_CH0_IRQ_FORCINT	.equ	0xf010d828	; ATOM1 Channel 0 Software Interrupt Generation Register
GTM_ATOM1_CH0_IRQ_MODE	.equ	0xf010d82c	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH0_IRQ_NOTIFY	.equ	0xf010d820	; ATOM1 Channel 0 Interrupt Notification Register
GTM_ATOM1_CH0_RDADDR	.equ	0xf010d800	; ATOM1 Channel 0 ARU Read Address Register
GTM_ATOM1_CH0_SR0	.equ	0xf010d808	; ATOM1 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM1_CH0_SR1	.equ	0xf010d80c	; ATOM1 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM1_CH0_STAT	.equ	0xf010d81c	; ATOM1 Channel 0 Status Register
GTM_ATOM1_CH1_CM0	.equ	0xf010d890	; ATOM1 Channel 1 CCU0 Compare Register
GTM_ATOM1_CH1_CM1	.equ	0xf010d894	; ATOM1 Channel 1 CCU1 Compare Register
GTM_ATOM1_CH1_CN0	.equ	0xf010d898	; ATOM1 Channel 1 CCU0 Counter Register
GTM_ATOM1_CH1_CTRL	.equ	0xf010d884	; ATOM1 Channel 1 Control Register
GTM_ATOM1_CH1_CTRL_SOMC	.equ	0xf010d884	; ATOM1 Channel 1 Control in SOMC mode Register
GTM_ATOM1_CH1_CTRL_SOMI	.equ	0xf010d884	; ATOM1 Channel 1 Control in SOMI mode Register
GTM_ATOM1_CH1_CTRL_SOMP	.equ	0xf010d884	; ATOM1 Channel 1 Control in SOMP mode Register
GTM_ATOM1_CH1_CTRL_SOMS	.equ	0xf010d884	; ATOM1 Channel 1 Control in SOMS mode Register
GTM_ATOM1_CH1_IRQ_EN	.equ	0xf010d8a4	; ATOM1 Channel 1 Interrupt Enable Register
GTM_ATOM1_CH1_IRQ_FORCINT	.equ	0xf010d8a8	; ATOM1 Channel 1 Software Interrupt Generation Register
GTM_ATOM1_CH1_IRQ_MODE	.equ	0xf010d8ac	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH1_IRQ_NOTIFY	.equ	0xf010d8a0	; ATOM1 Channel 1 Interrupt Notification Register
GTM_ATOM1_CH1_RDADDR	.equ	0xf010d880	; ATOM1 Channel 1 ARU Read Address Register
GTM_ATOM1_CH1_SR0	.equ	0xf010d888	; ATOM1 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM1_CH1_SR1	.equ	0xf010d88c	; ATOM1 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM1_CH1_STAT	.equ	0xf010d89c	; ATOM1 Channel 1 Status Register
GTM_ATOM1_CH2_CM0	.equ	0xf010d910	; ATOM1 Channel 2 CCU0 Compare Register
GTM_ATOM1_CH2_CM1	.equ	0xf010d914	; ATOM1 Channel 2 CCU1 Compare Register
GTM_ATOM1_CH2_CN0	.equ	0xf010d918	; ATOM1 Channel 2 CCU0 Counter Register
GTM_ATOM1_CH2_CTRL	.equ	0xf010d904	; ATOM1 Channel 2 Control Register
GTM_ATOM1_CH2_CTRL_SOMC	.equ	0xf010d904	; ATOM1 Channel 2 Control in SOMC mode Register
GTM_ATOM1_CH2_CTRL_SOMI	.equ	0xf010d904	; ATOM1 Channel 2 Control in SOMI mode Register
GTM_ATOM1_CH2_CTRL_SOMP	.equ	0xf010d904	; ATOM1 Channel 2 Control in SOMP mode Register
GTM_ATOM1_CH2_CTRL_SOMS	.equ	0xf010d904	; ATOM1 Channel 2 Control in SOMS mode Register
GTM_ATOM1_CH2_IRQ_EN	.equ	0xf010d924	; ATOM1 Channel 2 Interrupt Enable Register
GTM_ATOM1_CH2_IRQ_FORCINT	.equ	0xf010d928	; ATOM1 Channel 2 Software Interrupt Generation Register
GTM_ATOM1_CH2_IRQ_MODE	.equ	0xf010d92c	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH2_IRQ_NOTIFY	.equ	0xf010d920	; ATOM1 Channel 2 Interrupt Notification Register
GTM_ATOM1_CH2_RDADDR	.equ	0xf010d900	; ATOM1 Channel 2 ARU Read Address Register
GTM_ATOM1_CH2_SR0	.equ	0xf010d908	; ATOM1 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM1_CH2_SR1	.equ	0xf010d90c	; ATOM1 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM1_CH2_STAT	.equ	0xf010d91c	; ATOM1 Channel 2 Status Register
GTM_ATOM1_CH3_CM0	.equ	0xf010d990	; ATOM1 Channel 3 CCU0 Compare Register
GTM_ATOM1_CH3_CM1	.equ	0xf010d994	; ATOM1 Channel 3 CCU1 Compare Register
GTM_ATOM1_CH3_CN0	.equ	0xf010d998	; ATOM1 Channel 3 CCU0 Counter Register
GTM_ATOM1_CH3_CTRL	.equ	0xf010d984	; ATOM1 Channel 3 Control Register
GTM_ATOM1_CH3_CTRL_SOMC	.equ	0xf010d984	; ATOM1 Channel 3 Control in SOMC mode Register
GTM_ATOM1_CH3_CTRL_SOMI	.equ	0xf010d984	; ATOM1 Channel 3 Control in SOMI mode Register
GTM_ATOM1_CH3_CTRL_SOMP	.equ	0xf010d984	; ATOM1 Channel 3 Control in SOMP mode Register
GTM_ATOM1_CH3_CTRL_SOMS	.equ	0xf010d984	; ATOM1 Channel 3 Control in SOMS mode Register
GTM_ATOM1_CH3_IRQ_EN	.equ	0xf010d9a4	; ATOM1 Channel 3 Interrupt Enable Register
GTM_ATOM1_CH3_IRQ_FORCINT	.equ	0xf010d9a8	; ATOM1 Channel 3 Software Interrupt Generation Register
GTM_ATOM1_CH3_IRQ_MODE	.equ	0xf010d9ac	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH3_IRQ_NOTIFY	.equ	0xf010d9a0	; ATOM1 Channel 3 Interrupt Notification Register
GTM_ATOM1_CH3_RDADDR	.equ	0xf010d980	; ATOM1 Channel 3 ARU Read Address Register
GTM_ATOM1_CH3_SR0	.equ	0xf010d988	; ATOM1 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM1_CH3_SR1	.equ	0xf010d98c	; ATOM1 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM1_CH3_STAT	.equ	0xf010d99c	; ATOM1 Channel 3 Status Register
GTM_ATOM1_CH4_CM0	.equ	0xf010da10	; ATOM1 Channel 4 CCU0 Compare Register
GTM_ATOM1_CH4_CM1	.equ	0xf010da14	; ATOM1 Channel 4 CCU1 Compare Register
GTM_ATOM1_CH4_CN0	.equ	0xf010da18	; ATOM1 Channel 4 CCU0 Counter Register
GTM_ATOM1_CH4_CTRL	.equ	0xf010da04	; ATOM1 Channel 4 Control Register
GTM_ATOM1_CH4_CTRL_SOMC	.equ	0xf010da04	; ATOM1 Channel 4 Control in SOMC mode Register
GTM_ATOM1_CH4_CTRL_SOMI	.equ	0xf010da04	; ATOM1 Channel 4 Control in SOMI mode Register
GTM_ATOM1_CH4_CTRL_SOMP	.equ	0xf010da04	; ATOM1 Channel 4 Control in SOMP mode Register
GTM_ATOM1_CH4_CTRL_SOMS	.equ	0xf010da04	; ATOM1 Channel 4 Control in SOMS mode Register
GTM_ATOM1_CH4_IRQ_EN	.equ	0xf010da24	; ATOM1 Channel 4 Interrupt Enable Register
GTM_ATOM1_CH4_IRQ_FORCINT	.equ	0xf010da28	; ATOM1 Channel 4 Software Interrupt Generation Register
GTM_ATOM1_CH4_IRQ_MODE	.equ	0xf010da2c	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH4_IRQ_NOTIFY	.equ	0xf010da20	; ATOM1 Channel 4 Interrupt Notification Register
GTM_ATOM1_CH4_RDADDR	.equ	0xf010da00	; ATOM1 Channel 4 ARU Read Address Register
GTM_ATOM1_CH4_SR0	.equ	0xf010da08	; ATOM1 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM1_CH4_SR1	.equ	0xf010da0c	; ATOM1 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM1_CH4_STAT	.equ	0xf010da1c	; ATOM1 Channel 4 Status Register
GTM_ATOM1_CH5_CM0	.equ	0xf010da90	; ATOM1 Channel 5 CCU0 Compare Register
GTM_ATOM1_CH5_CM1	.equ	0xf010da94	; ATOM1 Channel 5 CCU1 Compare Register
GTM_ATOM1_CH5_CN0	.equ	0xf010da98	; ATOM1 Channel 5 CCU0 Counter Register
GTM_ATOM1_CH5_CTRL	.equ	0xf010da84	; ATOM1 Channel 5 Control Register
GTM_ATOM1_CH5_CTRL_SOMC	.equ	0xf010da84	; ATOM1 Channel 5 Control in SOMC mode Register
GTM_ATOM1_CH5_CTRL_SOMI	.equ	0xf010da84	; ATOM1 Channel 5 Control in SOMI mode Register
GTM_ATOM1_CH5_CTRL_SOMP	.equ	0xf010da84	; ATOM1 Channel 5 Control in SOMP mode Register
GTM_ATOM1_CH5_CTRL_SOMS	.equ	0xf010da84	; ATOM1 Channel 5 Control in SOMS mode Register
GTM_ATOM1_CH5_IRQ_EN	.equ	0xf010daa4	; ATOM1 Channel 5 Interrupt Enable Register
GTM_ATOM1_CH5_IRQ_FORCINT	.equ	0xf010daa8	; ATOM1 Channel 5 Software Interrupt Generation Register
GTM_ATOM1_CH5_IRQ_MODE	.equ	0xf010daac	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH5_IRQ_NOTIFY	.equ	0xf010daa0	; ATOM1 Channel 5 Interrupt Notification Register
GTM_ATOM1_CH5_RDADDR	.equ	0xf010da80	; ATOM1 Channel 5 ARU Read Address Register
GTM_ATOM1_CH5_SR0	.equ	0xf010da88	; ATOM1 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM1_CH5_SR1	.equ	0xf010da8c	; ATOM1 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM1_CH5_STAT	.equ	0xf010da9c	; ATOM1 Channel 5 Status Register
GTM_ATOM1_CH6_CM0	.equ	0xf010db10	; ATOM1 Channel 6 CCU0 Compare Register
GTM_ATOM1_CH6_CM1	.equ	0xf010db14	; ATOM1 Channel 6 CCU1 Compare Register
GTM_ATOM1_CH6_CN0	.equ	0xf010db18	; ATOM1 Channel 6 CCU0 Counter Register
GTM_ATOM1_CH6_CTRL	.equ	0xf010db04	; ATOM1 Channel 6 Control Register
GTM_ATOM1_CH6_CTRL_SOMC	.equ	0xf010db04	; ATOM1 Channel 6 Control in SOMC mode Register
GTM_ATOM1_CH6_CTRL_SOMI	.equ	0xf010db04	; ATOM1 Channel 6 Control in SOMI mode Register
GTM_ATOM1_CH6_CTRL_SOMP	.equ	0xf010db04	; ATOM1 Channel 6 Control in SOMP mode Register
GTM_ATOM1_CH6_CTRL_SOMS	.equ	0xf010db04	; ATOM1 Channel 6 Control in SOMS mode Register
GTM_ATOM1_CH6_IRQ_EN	.equ	0xf010db24	; ATOM1 Channel 6 Interrupt Enable Register
GTM_ATOM1_CH6_IRQ_FORCINT	.equ	0xf010db28	; ATOM1 Channel 6 Software Interrupt Generation Register
GTM_ATOM1_CH6_IRQ_MODE	.equ	0xf010db2c	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH6_IRQ_NOTIFY	.equ	0xf010db20	; ATOM1 Channel 6 Interrupt Notification Register
GTM_ATOM1_CH6_RDADDR	.equ	0xf010db00	; ATOM1 Channel 6 ARU Read Address Register
GTM_ATOM1_CH6_SR0	.equ	0xf010db08	; ATOM1 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM1_CH6_SR1	.equ	0xf010db0c	; ATOM1 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM1_CH6_STAT	.equ	0xf010db1c	; ATOM1 Channel 6 Status Register
GTM_ATOM1_CH7_CM0	.equ	0xf010db90	; ATOM1 Channel 7 CCU0 Compare Register
GTM_ATOM1_CH7_CM1	.equ	0xf010db94	; ATOM1 Channel 7 CCU1 Compare Register
GTM_ATOM1_CH7_CN0	.equ	0xf010db98	; ATOM1 Channel 7 CCU0 Counter Register
GTM_ATOM1_CH7_CTRL	.equ	0xf010db84	; ATOM1 Channel 7 Control Register
GTM_ATOM1_CH7_CTRL_SOMC	.equ	0xf010db84	; ATOM1 Channel 7 Control in SOMC mode Register
GTM_ATOM1_CH7_CTRL_SOMI	.equ	0xf010db84	; ATOM1 Channel 7 Control in SOMI mode Register
GTM_ATOM1_CH7_CTRL_SOMP	.equ	0xf010db84	; ATOM1 Channel 7 Control in SOMP mode Register
GTM_ATOM1_CH7_CTRL_SOMS	.equ	0xf010db84	; ATOM1 Channel 7 Control in SOMS mode Register
GTM_ATOM1_CH7_IRQ_EN	.equ	0xf010dba4	; ATOM1 Channel 7 Interrupt Enable Register
GTM_ATOM1_CH7_IRQ_FORCINT	.equ	0xf010dba8	; ATOM1 Channel 7 Software Interrupt Generation Register
GTM_ATOM1_CH7_IRQ_MODE	.equ	0xf010dbac	; ATOM1 IRQ Mode Configuration Register
GTM_ATOM1_CH7_IRQ_NOTIFY	.equ	0xf010dba0	; ATOM1 Channel 7 Interrupt Notification Register
GTM_ATOM1_CH7_RDADDR	.equ	0xf010db80	; ATOM1 Channel 7 ARU Read Address Register
GTM_ATOM1_CH7_SR0	.equ	0xf010db88	; ATOM1 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM1_CH7_SR1	.equ	0xf010db8c	; ATOM1 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM1_CH7_STAT	.equ	0xf010db9c	; ATOM1 Channel 7 Status Register
GTM_ATOM2_AGC_ACT_TB	.equ	0xf010e04c	; TOM2 TGC0 Action Time Base Register
GTM_ATOM2_AGC_ENDIS_CTRL	.equ	0xf010e044	; ATOM2 AGC Enable/Disable Control Register
GTM_ATOM2_AGC_ENDIS_STAT	.equ	0xf010e048	; ATOM2 AGC Enable/Disable Status Register
GTM_ATOM2_AGC_FUPD_CTRL	.equ	0xf010e058	; ATOM2 AGC Force Update Control Register
GTM_ATOM2_AGC_GLB_CTRL	.equ	0xf010e040	; ATOM2 AGC Global control register
GTM_ATOM2_AGC_INT_TRIG	.equ	0xf010e05c	; ATOM2 AGC Internal Trigger Control Register
GTM_ATOM2_AGC_OUTEN_CTRL	.equ	0xf010e050	; ATOM2 AGC Output Enable Control Register
GTM_ATOM2_AGC_OUTEN_STAT	.equ	0xf010e054	; ATOM2 AGC Output Enable Status Register
GTM_ATOM2_CH0_CM0	.equ	0xf010e010	; ATOM2 Channel 0 CCU0 Compare Register
GTM_ATOM2_CH0_CM1	.equ	0xf010e014	; ATOM2 Channel 0 CCU1 Compare Register
GTM_ATOM2_CH0_CN0	.equ	0xf010e018	; ATOM2 Channel 0 CCU0 Counter Register
GTM_ATOM2_CH0_CTRL	.equ	0xf010e004	; ATOM2 Channel 0 Control Register
GTM_ATOM2_CH0_CTRL_SOMC	.equ	0xf010e004	; ATOM2 Channel 0 Control in SOMC mode Register
GTM_ATOM2_CH0_CTRL_SOMI	.equ	0xf010e004	; ATOM2 Channel 0 Control in SOMI mode Register
GTM_ATOM2_CH0_CTRL_SOMP	.equ	0xf010e004	; ATOM2 Channel 0 Control in SOMP mode Register
GTM_ATOM2_CH0_CTRL_SOMS	.equ	0xf010e004	; ATOM2 Channel 0 Control in SOMS mode Register
GTM_ATOM2_CH0_IRQ_EN	.equ	0xf010e024	; ATOM2 Channel 0 Interrupt Enable Register
GTM_ATOM2_CH0_IRQ_FORCINT	.equ	0xf010e028	; ATOM2 Channel 0 Software Interrupt Generation Register
GTM_ATOM2_CH0_IRQ_MODE	.equ	0xf010e02c	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH0_IRQ_NOTIFY	.equ	0xf010e020	; ATOM2 Channel 0 Interrupt Notification Register
GTM_ATOM2_CH0_RDADDR	.equ	0xf010e000	; ATOM2 Channel 0 ARU Read Address Register
GTM_ATOM2_CH0_SR0	.equ	0xf010e008	; ATOM2 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM2_CH0_SR1	.equ	0xf010e00c	; ATOM2 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM2_CH0_STAT	.equ	0xf010e01c	; ATOM2 Channel 0 Status Register
GTM_ATOM2_CH1_CM0	.equ	0xf010e090	; ATOM2 Channel 1 CCU0 Compare Register
GTM_ATOM2_CH1_CM1	.equ	0xf010e094	; ATOM2 Channel 1 CCU1 Compare Register
GTM_ATOM2_CH1_CN0	.equ	0xf010e098	; ATOM2 Channel 1 CCU0 Counter Register
GTM_ATOM2_CH1_CTRL	.equ	0xf010e084	; ATOM2 Channel 1 Control Register
GTM_ATOM2_CH1_CTRL_SOMC	.equ	0xf010e084	; ATOM2 Channel 1 Control in SOMC mode Register
GTM_ATOM2_CH1_CTRL_SOMI	.equ	0xf010e084	; ATOM2 Channel 1 Control in SOMI mode Register
GTM_ATOM2_CH1_CTRL_SOMP	.equ	0xf010e084	; ATOM2 Channel 1 Control in SOMP mode Register
GTM_ATOM2_CH1_CTRL_SOMS	.equ	0xf010e084	; ATOM2 Channel 1 Control in SOMS mode Register
GTM_ATOM2_CH1_IRQ_EN	.equ	0xf010e0a4	; ATOM2 Channel 1 Interrupt Enable Register
GTM_ATOM2_CH1_IRQ_FORCINT	.equ	0xf010e0a8	; ATOM2 Channel 1 Software Interrupt Generation Register
GTM_ATOM2_CH1_IRQ_MODE	.equ	0xf010e0ac	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH1_IRQ_NOTIFY	.equ	0xf010e0a0	; ATOM2 Channel 1 Interrupt Notification Register
GTM_ATOM2_CH1_RDADDR	.equ	0xf010e080	; ATOM2 Channel 1 ARU Read Address Register
GTM_ATOM2_CH1_SR0	.equ	0xf010e088	; ATOM2 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM2_CH1_SR1	.equ	0xf010e08c	; ATOM2 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM2_CH1_STAT	.equ	0xf010e09c	; ATOM2 Channel 1 Status Register
GTM_ATOM2_CH2_CM0	.equ	0xf010e110	; ATOM2 Channel 2 CCU0 Compare Register
GTM_ATOM2_CH2_CM1	.equ	0xf010e114	; ATOM2 Channel 2 CCU1 Compare Register
GTM_ATOM2_CH2_CN0	.equ	0xf010e118	; ATOM2 Channel 2 CCU0 Counter Register
GTM_ATOM2_CH2_CTRL	.equ	0xf010e104	; ATOM2 Channel 2 Control Register
GTM_ATOM2_CH2_CTRL_SOMC	.equ	0xf010e104	; ATOM2 Channel 2 Control in SOMC mode Register
GTM_ATOM2_CH2_CTRL_SOMI	.equ	0xf010e104	; ATOM2 Channel 2 Control in SOMI mode Register
GTM_ATOM2_CH2_CTRL_SOMP	.equ	0xf010e104	; ATOM2 Channel 2 Control in SOMP mode Register
GTM_ATOM2_CH2_CTRL_SOMS	.equ	0xf010e104	; ATOM2 Channel 2 Control in SOMS mode Register
GTM_ATOM2_CH2_IRQ_EN	.equ	0xf010e124	; ATOM2 Channel 2 Interrupt Enable Register
GTM_ATOM2_CH2_IRQ_FORCINT	.equ	0xf010e128	; ATOM2 Channel 2 Software Interrupt Generation Register
GTM_ATOM2_CH2_IRQ_MODE	.equ	0xf010e12c	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH2_IRQ_NOTIFY	.equ	0xf010e120	; ATOM2 Channel 2 Interrupt Notification Register
GTM_ATOM2_CH2_RDADDR	.equ	0xf010e100	; ATOM2 Channel 2 ARU Read Address Register
GTM_ATOM2_CH2_SR0	.equ	0xf010e108	; ATOM2 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM2_CH2_SR1	.equ	0xf010e10c	; ATOM2 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM2_CH2_STAT	.equ	0xf010e11c	; ATOM2 Channel 2 Status Register
GTM_ATOM2_CH3_CM0	.equ	0xf010e190	; ATOM2 Channel 3 CCU0 Compare Register
GTM_ATOM2_CH3_CM1	.equ	0xf010e194	; ATOM2 Channel 3 CCU1 Compare Register
GTM_ATOM2_CH3_CN0	.equ	0xf010e198	; ATOM2 Channel 3 CCU0 Counter Register
GTM_ATOM2_CH3_CTRL	.equ	0xf010e184	; ATOM2 Channel 3 Control Register
GTM_ATOM2_CH3_CTRL_SOMC	.equ	0xf010e184	; ATOM2 Channel 3 Control in SOMC mode Register
GTM_ATOM2_CH3_CTRL_SOMI	.equ	0xf010e184	; ATOM2 Channel 3 Control in SOMI mode Register
GTM_ATOM2_CH3_CTRL_SOMP	.equ	0xf010e184	; ATOM2 Channel 3 Control in SOMP mode Register
GTM_ATOM2_CH3_CTRL_SOMS	.equ	0xf010e184	; ATOM2 Channel 3 Control in SOMS mode Register
GTM_ATOM2_CH3_IRQ_EN	.equ	0xf010e1a4	; ATOM2 Channel 3 Interrupt Enable Register
GTM_ATOM2_CH3_IRQ_FORCINT	.equ	0xf010e1a8	; ATOM2 Channel 3 Software Interrupt Generation Register
GTM_ATOM2_CH3_IRQ_MODE	.equ	0xf010e1ac	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH3_IRQ_NOTIFY	.equ	0xf010e1a0	; ATOM2 Channel 3 Interrupt Notification Register
GTM_ATOM2_CH3_RDADDR	.equ	0xf010e180	; ATOM2 Channel 3 ARU Read Address Register
GTM_ATOM2_CH3_SR0	.equ	0xf010e188	; ATOM2 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM2_CH3_SR1	.equ	0xf010e18c	; ATOM2 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM2_CH3_STAT	.equ	0xf010e19c	; ATOM2 Channel 3 Status Register
GTM_ATOM2_CH4_CM0	.equ	0xf010e210	; ATOM2 Channel 4 CCU0 Compare Register
GTM_ATOM2_CH4_CM1	.equ	0xf010e214	; ATOM2 Channel 4 CCU1 Compare Register
GTM_ATOM2_CH4_CN0	.equ	0xf010e218	; ATOM2 Channel 4 CCU0 Counter Register
GTM_ATOM2_CH4_CTRL	.equ	0xf010e204	; ATOM2 Channel 4 Control Register
GTM_ATOM2_CH4_CTRL_SOMC	.equ	0xf010e204	; ATOM2 Channel 4 Control in SOMC mode Register
GTM_ATOM2_CH4_CTRL_SOMI	.equ	0xf010e204	; ATOM2 Channel 4 Control in SOMI mode Register
GTM_ATOM2_CH4_CTRL_SOMP	.equ	0xf010e204	; ATOM2 Channel 4 Control in SOMP mode Register
GTM_ATOM2_CH4_CTRL_SOMS	.equ	0xf010e204	; ATOM2 Channel 4 Control in SOMS mode Register
GTM_ATOM2_CH4_IRQ_EN	.equ	0xf010e224	; ATOM2 Channel 4 Interrupt Enable Register
GTM_ATOM2_CH4_IRQ_FORCINT	.equ	0xf010e228	; ATOM2 Channel 4 Software Interrupt Generation Register
GTM_ATOM2_CH4_IRQ_MODE	.equ	0xf010e22c	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH4_IRQ_NOTIFY	.equ	0xf010e220	; ATOM2 Channel 4 Interrupt Notification Register
GTM_ATOM2_CH4_RDADDR	.equ	0xf010e200	; ATOM2 Channel 4 ARU Read Address Register
GTM_ATOM2_CH4_SR0	.equ	0xf010e208	; ATOM2 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM2_CH4_SR1	.equ	0xf010e20c	; ATOM2 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM2_CH4_STAT	.equ	0xf010e21c	; ATOM2 Channel 4 Status Register
GTM_ATOM2_CH5_CM0	.equ	0xf010e290	; ATOM2 Channel 5 CCU0 Compare Register
GTM_ATOM2_CH5_CM1	.equ	0xf010e294	; ATOM2 Channel 5 CCU1 Compare Register
GTM_ATOM2_CH5_CN0	.equ	0xf010e298	; ATOM2 Channel 5 CCU0 Counter Register
GTM_ATOM2_CH5_CTRL	.equ	0xf010e284	; ATOM2 Channel 5 Control Register
GTM_ATOM2_CH5_CTRL_SOMC	.equ	0xf010e284	; ATOM2 Channel 5 Control in SOMC mode Register
GTM_ATOM2_CH5_CTRL_SOMI	.equ	0xf010e284	; ATOM2 Channel 5 Control in SOMI mode Register
GTM_ATOM2_CH5_CTRL_SOMP	.equ	0xf010e284	; ATOM2 Channel 5 Control in SOMP mode Register
GTM_ATOM2_CH5_CTRL_SOMS	.equ	0xf010e284	; ATOM2 Channel 5 Control in SOMS mode Register
GTM_ATOM2_CH5_IRQ_EN	.equ	0xf010e2a4	; ATOM2 Channel 5 Interrupt Enable Register
GTM_ATOM2_CH5_IRQ_FORCINT	.equ	0xf010e2a8	; ATOM2 Channel 5 Software Interrupt Generation Register
GTM_ATOM2_CH5_IRQ_MODE	.equ	0xf010e2ac	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH5_IRQ_NOTIFY	.equ	0xf010e2a0	; ATOM2 Channel 5 Interrupt Notification Register
GTM_ATOM2_CH5_RDADDR	.equ	0xf010e280	; ATOM2 Channel 5 ARU Read Address Register
GTM_ATOM2_CH5_SR0	.equ	0xf010e288	; ATOM2 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM2_CH5_SR1	.equ	0xf010e28c	; ATOM2 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM2_CH5_STAT	.equ	0xf010e29c	; ATOM2 Channel 5 Status Register
GTM_ATOM2_CH6_CM0	.equ	0xf010e310	; ATOM2 Channel 6 CCU0 Compare Register
GTM_ATOM2_CH6_CM1	.equ	0xf010e314	; ATOM2 Channel 6 CCU1 Compare Register
GTM_ATOM2_CH6_CN0	.equ	0xf010e318	; ATOM2 Channel 6 CCU0 Counter Register
GTM_ATOM2_CH6_CTRL	.equ	0xf010e304	; ATOM2 Channel 6 Control Register
GTM_ATOM2_CH6_CTRL_SOMC	.equ	0xf010e304	; ATOM2 Channel 6 Control in SOMC mode Register
GTM_ATOM2_CH6_CTRL_SOMI	.equ	0xf010e304	; ATOM2 Channel 6 Control in SOMI mode Register
GTM_ATOM2_CH6_CTRL_SOMP	.equ	0xf010e304	; ATOM2 Channel 6 Control in SOMP mode Register
GTM_ATOM2_CH6_CTRL_SOMS	.equ	0xf010e304	; ATOM2 Channel 6 Control in SOMS mode Register
GTM_ATOM2_CH6_IRQ_EN	.equ	0xf010e324	; ATOM2 Channel 6 Interrupt Enable Register
GTM_ATOM2_CH6_IRQ_FORCINT	.equ	0xf010e328	; ATOM2 Channel 6 Software Interrupt Generation Register
GTM_ATOM2_CH6_IRQ_MODE	.equ	0xf010e32c	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH6_IRQ_NOTIFY	.equ	0xf010e320	; ATOM2 Channel 6 Interrupt Notification Register
GTM_ATOM2_CH6_RDADDR	.equ	0xf010e300	; ATOM2 Channel 6 ARU Read Address Register
GTM_ATOM2_CH6_SR0	.equ	0xf010e308	; ATOM2 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM2_CH6_SR1	.equ	0xf010e30c	; ATOM2 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM2_CH6_STAT	.equ	0xf010e31c	; ATOM2 Channel 6 Status Register
GTM_ATOM2_CH7_CM0	.equ	0xf010e390	; ATOM2 Channel 7 CCU0 Compare Register
GTM_ATOM2_CH7_CM1	.equ	0xf010e394	; ATOM2 Channel 7 CCU1 Compare Register
GTM_ATOM2_CH7_CN0	.equ	0xf010e398	; ATOM2 Channel 7 CCU0 Counter Register
GTM_ATOM2_CH7_CTRL	.equ	0xf010e384	; ATOM2 Channel 7 Control Register
GTM_ATOM2_CH7_CTRL_SOMC	.equ	0xf010e384	; ATOM2 Channel 7 Control in SOMC mode Register
GTM_ATOM2_CH7_CTRL_SOMI	.equ	0xf010e384	; ATOM2 Channel 7 Control in SOMI mode Register
GTM_ATOM2_CH7_CTRL_SOMP	.equ	0xf010e384	; ATOM2 Channel 7 Control in SOMP mode Register
GTM_ATOM2_CH7_CTRL_SOMS	.equ	0xf010e384	; ATOM2 Channel 7 Control in SOMS mode Register
GTM_ATOM2_CH7_IRQ_EN	.equ	0xf010e3a4	; ATOM2 Channel 7 Interrupt Enable Register
GTM_ATOM2_CH7_IRQ_FORCINT	.equ	0xf010e3a8	; ATOM2 Channel 7 Software Interrupt Generation Register
GTM_ATOM2_CH7_IRQ_MODE	.equ	0xf010e3ac	; ATOM2 IRQ Mode Configuration Register
GTM_ATOM2_CH7_IRQ_NOTIFY	.equ	0xf010e3a0	; ATOM2 Channel 7 Interrupt Notification Register
GTM_ATOM2_CH7_RDADDR	.equ	0xf010e380	; ATOM2 Channel 7 ARU Read Address Register
GTM_ATOM2_CH7_SR0	.equ	0xf010e388	; ATOM2 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM2_CH7_SR1	.equ	0xf010e38c	; ATOM2 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM2_CH7_STAT	.equ	0xf010e39c	; ATOM2 Channel 7 Status Register
GTM_ATOM3_AGC_ACT_TB	.equ	0xf010e84c	; TOM3 TGC0 Action Time Base Register
GTM_ATOM3_AGC_ENDIS_CTRL	.equ	0xf010e844	; ATOM3 AGC Enable/Disable Control Register
GTM_ATOM3_AGC_ENDIS_STAT	.equ	0xf010e848	; ATOM3 AGC Enable/Disable Status Register
GTM_ATOM3_AGC_FUPD_CTRL	.equ	0xf010e858	; ATOM3 AGC Force Update Control Register
GTM_ATOM3_AGC_GLB_CTRL	.equ	0xf010e840	; ATOM3 AGC Global control register
GTM_ATOM3_AGC_INT_TRIG	.equ	0xf010e85c	; ATOM3 AGC Internal Trigger Control Register
GTM_ATOM3_AGC_OUTEN_CTRL	.equ	0xf010e850	; ATOM3 AGC Output Enable Control Register
GTM_ATOM3_AGC_OUTEN_STAT	.equ	0xf010e854	; ATOM3 AGC Output Enable Status Register
GTM_ATOM3_CH0_CM0	.equ	0xf010e810	; ATOM3 Channel 0 CCU0 Compare Register
GTM_ATOM3_CH0_CM1	.equ	0xf010e814	; ATOM3 Channel 0 CCU1 Compare Register
GTM_ATOM3_CH0_CN0	.equ	0xf010e818	; ATOM3 Channel 0 CCU0 Counter Register
GTM_ATOM3_CH0_CTRL	.equ	0xf010e804	; ATOM3 Channel 0 Control Register
GTM_ATOM3_CH0_CTRL_SOMC	.equ	0xf010e804	; ATOM3 Channel 0 Control in SOMC mode Register
GTM_ATOM3_CH0_CTRL_SOMI	.equ	0xf010e804	; ATOM3 Channel 0 Control in SOMI mode Register
GTM_ATOM3_CH0_CTRL_SOMP	.equ	0xf010e804	; ATOM3 Channel 0 Control in SOMP mode Register
GTM_ATOM3_CH0_CTRL_SOMS	.equ	0xf010e804	; ATOM3 Channel 0 Control in SOMS mode Register
GTM_ATOM3_CH0_IRQ_EN	.equ	0xf010e824	; ATOM3 Channel 0 Interrupt Enable Register
GTM_ATOM3_CH0_IRQ_FORCINT	.equ	0xf010e828	; ATOM3 Channel 0 Software Interrupt Generation Register
GTM_ATOM3_CH0_IRQ_MODE	.equ	0xf010e82c	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH0_IRQ_NOTIFY	.equ	0xf010e820	; ATOM3 Channel 0 Interrupt Notification Register
GTM_ATOM3_CH0_RDADDR	.equ	0xf010e800	; ATOM3 Channel 0 ARU Read Address Register
GTM_ATOM3_CH0_SR0	.equ	0xf010e808	; ATOM3 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM3_CH0_SR1	.equ	0xf010e80c	; ATOM3 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM3_CH0_STAT	.equ	0xf010e81c	; ATOM3 Channel 0 Status Register
GTM_ATOM3_CH1_CM0	.equ	0xf010e890	; ATOM3 Channel 1 CCU0 Compare Register
GTM_ATOM3_CH1_CM1	.equ	0xf010e894	; ATOM3 Channel 1 CCU1 Compare Register
GTM_ATOM3_CH1_CN0	.equ	0xf010e898	; ATOM3 Channel 1 CCU0 Counter Register
GTM_ATOM3_CH1_CTRL	.equ	0xf010e884	; ATOM3 Channel 1 Control Register
GTM_ATOM3_CH1_CTRL_SOMC	.equ	0xf010e884	; ATOM3 Channel 1 Control in SOMC mode Register
GTM_ATOM3_CH1_CTRL_SOMI	.equ	0xf010e884	; ATOM3 Channel 1 Control in SOMI mode Register
GTM_ATOM3_CH1_CTRL_SOMP	.equ	0xf010e884	; ATOM3 Channel 1 Control in SOMP mode Register
GTM_ATOM3_CH1_CTRL_SOMS	.equ	0xf010e884	; ATOM3 Channel 1 Control in SOMS mode Register
GTM_ATOM3_CH1_IRQ_EN	.equ	0xf010e8a4	; ATOM3 Channel 1 Interrupt Enable Register
GTM_ATOM3_CH1_IRQ_FORCINT	.equ	0xf010e8a8	; ATOM3 Channel 1 Software Interrupt Generation Register
GTM_ATOM3_CH1_IRQ_MODE	.equ	0xf010e8ac	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH1_IRQ_NOTIFY	.equ	0xf010e8a0	; ATOM3 Channel 1 Interrupt Notification Register
GTM_ATOM3_CH1_RDADDR	.equ	0xf010e880	; ATOM3 Channel 1 ARU Read Address Register
GTM_ATOM3_CH1_SR0	.equ	0xf010e888	; ATOM3 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM3_CH1_SR1	.equ	0xf010e88c	; ATOM3 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM3_CH1_STAT	.equ	0xf010e89c	; ATOM3 Channel 1 Status Register
GTM_ATOM3_CH2_CM0	.equ	0xf010e910	; ATOM3 Channel 2 CCU0 Compare Register
GTM_ATOM3_CH2_CM1	.equ	0xf010e914	; ATOM3 Channel 2 CCU1 Compare Register
GTM_ATOM3_CH2_CN0	.equ	0xf010e918	; ATOM3 Channel 2 CCU0 Counter Register
GTM_ATOM3_CH2_CTRL	.equ	0xf010e904	; ATOM3 Channel 2 Control Register
GTM_ATOM3_CH2_CTRL_SOMC	.equ	0xf010e904	; ATOM3 Channel 2 Control in SOMC mode Register
GTM_ATOM3_CH2_CTRL_SOMI	.equ	0xf010e904	; ATOM3 Channel 2 Control in SOMI mode Register
GTM_ATOM3_CH2_CTRL_SOMP	.equ	0xf010e904	; ATOM3 Channel 2 Control in SOMP mode Register
GTM_ATOM3_CH2_CTRL_SOMS	.equ	0xf010e904	; ATOM3 Channel 2 Control in SOMS mode Register
GTM_ATOM3_CH2_IRQ_EN	.equ	0xf010e924	; ATOM3 Channel 2 Interrupt Enable Register
GTM_ATOM3_CH2_IRQ_FORCINT	.equ	0xf010e928	; ATOM3 Channel 2 Software Interrupt Generation Register
GTM_ATOM3_CH2_IRQ_MODE	.equ	0xf010e92c	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH2_IRQ_NOTIFY	.equ	0xf010e920	; ATOM3 Channel 2 Interrupt Notification Register
GTM_ATOM3_CH2_RDADDR	.equ	0xf010e900	; ATOM3 Channel 2 ARU Read Address Register
GTM_ATOM3_CH2_SR0	.equ	0xf010e908	; ATOM3 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM3_CH2_SR1	.equ	0xf010e90c	; ATOM3 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM3_CH2_STAT	.equ	0xf010e91c	; ATOM3 Channel 2 Status Register
GTM_ATOM3_CH3_CM0	.equ	0xf010e990	; ATOM3 Channel 3 CCU0 Compare Register
GTM_ATOM3_CH3_CM1	.equ	0xf010e994	; ATOM3 Channel 3 CCU1 Compare Register
GTM_ATOM3_CH3_CN0	.equ	0xf010e998	; ATOM3 Channel 3 CCU0 Counter Register
GTM_ATOM3_CH3_CTRL	.equ	0xf010e984	; ATOM3 Channel 3 Control Register
GTM_ATOM3_CH3_CTRL_SOMC	.equ	0xf010e984	; ATOM3 Channel 3 Control in SOMC mode Register
GTM_ATOM3_CH3_CTRL_SOMI	.equ	0xf010e984	; ATOM3 Channel 3 Control in SOMI mode Register
GTM_ATOM3_CH3_CTRL_SOMP	.equ	0xf010e984	; ATOM3 Channel 3 Control in SOMP mode Register
GTM_ATOM3_CH3_CTRL_SOMS	.equ	0xf010e984	; ATOM3 Channel 3 Control in SOMS mode Register
GTM_ATOM3_CH3_IRQ_EN	.equ	0xf010e9a4	; ATOM3 Channel 3 Interrupt Enable Register
GTM_ATOM3_CH3_IRQ_FORCINT	.equ	0xf010e9a8	; ATOM3 Channel 3 Software Interrupt Generation Register
GTM_ATOM3_CH3_IRQ_MODE	.equ	0xf010e9ac	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH3_IRQ_NOTIFY	.equ	0xf010e9a0	; ATOM3 Channel 3 Interrupt Notification Register
GTM_ATOM3_CH3_RDADDR	.equ	0xf010e980	; ATOM3 Channel 3 ARU Read Address Register
GTM_ATOM3_CH3_SR0	.equ	0xf010e988	; ATOM3 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM3_CH3_SR1	.equ	0xf010e98c	; ATOM3 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM3_CH3_STAT	.equ	0xf010e99c	; ATOM3 Channel 3 Status Register
GTM_ATOM3_CH4_CM0	.equ	0xf010ea10	; ATOM3 Channel 4 CCU0 Compare Register
GTM_ATOM3_CH4_CM1	.equ	0xf010ea14	; ATOM3 Channel 4 CCU1 Compare Register
GTM_ATOM3_CH4_CN0	.equ	0xf010ea18	; ATOM3 Channel 4 CCU0 Counter Register
GTM_ATOM3_CH4_CTRL	.equ	0xf010ea04	; ATOM3 Channel 4 Control Register
GTM_ATOM3_CH4_CTRL_SOMC	.equ	0xf010ea04	; ATOM3 Channel 4 Control in SOMC mode Register
GTM_ATOM3_CH4_CTRL_SOMI	.equ	0xf010ea04	; ATOM3 Channel 4 Control in SOMI mode Register
GTM_ATOM3_CH4_CTRL_SOMP	.equ	0xf010ea04	; ATOM3 Channel 4 Control in SOMP mode Register
GTM_ATOM3_CH4_CTRL_SOMS	.equ	0xf010ea04	; ATOM3 Channel 4 Control in SOMS mode Register
GTM_ATOM3_CH4_IRQ_EN	.equ	0xf010ea24	; ATOM3 Channel 4 Interrupt Enable Register
GTM_ATOM3_CH4_IRQ_FORCINT	.equ	0xf010ea28	; ATOM3 Channel 4 Software Interrupt Generation Register
GTM_ATOM3_CH4_IRQ_MODE	.equ	0xf010ea2c	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH4_IRQ_NOTIFY	.equ	0xf010ea20	; ATOM3 Channel 4 Interrupt Notification Register
GTM_ATOM3_CH4_RDADDR	.equ	0xf010ea00	; ATOM3 Channel 4 ARU Read Address Register
GTM_ATOM3_CH4_SR0	.equ	0xf010ea08	; ATOM3 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM3_CH4_SR1	.equ	0xf010ea0c	; ATOM3 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM3_CH4_STAT	.equ	0xf010ea1c	; ATOM3 Channel 4 Status Register
GTM_ATOM3_CH5_CM0	.equ	0xf010ea90	; ATOM3 Channel 5 CCU0 Compare Register
GTM_ATOM3_CH5_CM1	.equ	0xf010ea94	; ATOM3 Channel 5 CCU1 Compare Register
GTM_ATOM3_CH5_CN0	.equ	0xf010ea98	; ATOM3 Channel 5 CCU0 Counter Register
GTM_ATOM3_CH5_CTRL	.equ	0xf010ea84	; ATOM3 Channel 5 Control Register
GTM_ATOM3_CH5_CTRL_SOMC	.equ	0xf010ea84	; ATOM3 Channel 5 Control in SOMC mode Register
GTM_ATOM3_CH5_CTRL_SOMI	.equ	0xf010ea84	; ATOM3 Channel 5 Control in SOMI mode Register
GTM_ATOM3_CH5_CTRL_SOMP	.equ	0xf010ea84	; ATOM3 Channel 5 Control in SOMP mode Register
GTM_ATOM3_CH5_CTRL_SOMS	.equ	0xf010ea84	; ATOM3 Channel 5 Control in SOMS mode Register
GTM_ATOM3_CH5_IRQ_EN	.equ	0xf010eaa4	; ATOM3 Channel 5 Interrupt Enable Register
GTM_ATOM3_CH5_IRQ_FORCINT	.equ	0xf010eaa8	; ATOM3 Channel 5 Software Interrupt Generation Register
GTM_ATOM3_CH5_IRQ_MODE	.equ	0xf010eaac	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH5_IRQ_NOTIFY	.equ	0xf010eaa0	; ATOM3 Channel 5 Interrupt Notification Register
GTM_ATOM3_CH5_RDADDR	.equ	0xf010ea80	; ATOM3 Channel 5 ARU Read Address Register
GTM_ATOM3_CH5_SR0	.equ	0xf010ea88	; ATOM3 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM3_CH5_SR1	.equ	0xf010ea8c	; ATOM3 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM3_CH5_STAT	.equ	0xf010ea9c	; ATOM3 Channel 5 Status Register
GTM_ATOM3_CH6_CM0	.equ	0xf010eb10	; ATOM3 Channel 6 CCU0 Compare Register
GTM_ATOM3_CH6_CM1	.equ	0xf010eb14	; ATOM3 Channel 6 CCU1 Compare Register
GTM_ATOM3_CH6_CN0	.equ	0xf010eb18	; ATOM3 Channel 6 CCU0 Counter Register
GTM_ATOM3_CH6_CTRL	.equ	0xf010eb04	; ATOM3 Channel 6 Control Register
GTM_ATOM3_CH6_CTRL_SOMC	.equ	0xf010eb04	; ATOM3 Channel 6 Control in SOMC mode Register
GTM_ATOM3_CH6_CTRL_SOMI	.equ	0xf010eb04	; ATOM3 Channel 6 Control in SOMI mode Register
GTM_ATOM3_CH6_CTRL_SOMP	.equ	0xf010eb04	; ATOM3 Channel 6 Control in SOMP mode Register
GTM_ATOM3_CH6_CTRL_SOMS	.equ	0xf010eb04	; ATOM3 Channel 6 Control in SOMS mode Register
GTM_ATOM3_CH6_IRQ_EN	.equ	0xf010eb24	; ATOM3 Channel 6 Interrupt Enable Register
GTM_ATOM3_CH6_IRQ_FORCINT	.equ	0xf010eb28	; ATOM3 Channel 6 Software Interrupt Generation Register
GTM_ATOM3_CH6_IRQ_MODE	.equ	0xf010eb2c	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH6_IRQ_NOTIFY	.equ	0xf010eb20	; ATOM3 Channel 6 Interrupt Notification Register
GTM_ATOM3_CH6_RDADDR	.equ	0xf010eb00	; ATOM3 Channel 6 ARU Read Address Register
GTM_ATOM3_CH6_SR0	.equ	0xf010eb08	; ATOM3 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM3_CH6_SR1	.equ	0xf010eb0c	; ATOM3 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM3_CH6_STAT	.equ	0xf010eb1c	; ATOM3 Channel 6 Status Register
GTM_ATOM3_CH7_CM0	.equ	0xf010eb90	; ATOM3 Channel 7 CCU0 Compare Register
GTM_ATOM3_CH7_CM1	.equ	0xf010eb94	; ATOM3 Channel 7 CCU1 Compare Register
GTM_ATOM3_CH7_CN0	.equ	0xf010eb98	; ATOM3 Channel 7 CCU0 Counter Register
GTM_ATOM3_CH7_CTRL	.equ	0xf010eb84	; ATOM3 Channel 7 Control Register
GTM_ATOM3_CH7_CTRL_SOMC	.equ	0xf010eb84	; ATOM3 Channel 7 Control in SOMC mode Register
GTM_ATOM3_CH7_CTRL_SOMI	.equ	0xf010eb84	; ATOM3 Channel 7 Control in SOMI mode Register
GTM_ATOM3_CH7_CTRL_SOMP	.equ	0xf010eb84	; ATOM3 Channel 7 Control in SOMP mode Register
GTM_ATOM3_CH7_CTRL_SOMS	.equ	0xf010eb84	; ATOM3 Channel 7 Control in SOMS mode Register
GTM_ATOM3_CH7_IRQ_EN	.equ	0xf010eba4	; ATOM3 Channel 7 Interrupt Enable Register
GTM_ATOM3_CH7_IRQ_FORCINT	.equ	0xf010eba8	; ATOM3 Channel 7 Software Interrupt Generation Register
GTM_ATOM3_CH7_IRQ_MODE	.equ	0xf010ebac	; ATOM3 IRQ Mode Configuration Register
GTM_ATOM3_CH7_IRQ_NOTIFY	.equ	0xf010eba0	; ATOM3 Channel 7 Interrupt Notification Register
GTM_ATOM3_CH7_RDADDR	.equ	0xf010eb80	; ATOM3 Channel 7 ARU Read Address Register
GTM_ATOM3_CH7_SR0	.equ	0xf010eb88	; ATOM3 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM3_CH7_SR1	.equ	0xf010eb8c	; ATOM3 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM3_CH7_STAT	.equ	0xf010eb9c	; ATOM3 Channel 7 Status Register
GTM_ATOM4_AGC_ACT_TB	.equ	0xf010f04c	; TOM4 TGC0 Action Time Base Register
GTM_ATOM4_AGC_ENDIS_CTRL	.equ	0xf010f044	; ATOM4 AGC Enable/Disable Control Register
GTM_ATOM4_AGC_ENDIS_STAT	.equ	0xf010f048	; ATOM4 AGC Enable/Disable Status Register
GTM_ATOM4_AGC_FUPD_CTRL	.equ	0xf010f058	; ATOM4 AGC Force Update Control Register
GTM_ATOM4_AGC_GLB_CTRL	.equ	0xf010f040	; ATOM4 AGC Global control register
GTM_ATOM4_AGC_INT_TRIG	.equ	0xf010f05c	; ATOM4 AGC Internal Trigger Control Register
GTM_ATOM4_AGC_OUTEN_CTRL	.equ	0xf010f050	; ATOM4 AGC Output Enable Control Register
GTM_ATOM4_AGC_OUTEN_STAT	.equ	0xf010f054	; ATOM4 AGC Output Enable Status Register
GTM_ATOM4_CH0_CM0	.equ	0xf010f010	; ATOM4 Channel 0 CCU0 Compare Register
GTM_ATOM4_CH0_CM1	.equ	0xf010f014	; ATOM4 Channel 0 CCU1 Compare Register
GTM_ATOM4_CH0_CN0	.equ	0xf010f018	; ATOM4 Channel 0 CCU0 Counter Register
GTM_ATOM4_CH0_CTRL	.equ	0xf010f004	; ATOM4 Channel 0 Control Register
GTM_ATOM4_CH0_CTRL_SOMC	.equ	0xf010f004	; ATOM4 Channel 0 Control in SOMC mode Register
GTM_ATOM4_CH0_CTRL_SOMI	.equ	0xf010f004	; ATOM4 Channel 0 Control in SOMI mode Register
GTM_ATOM4_CH0_CTRL_SOMP	.equ	0xf010f004	; ATOM4 Channel 0 Control in SOMP mode Register
GTM_ATOM4_CH0_CTRL_SOMS	.equ	0xf010f004	; ATOM4 Channel 0 Control in SOMS mode Register
GTM_ATOM4_CH0_IRQ_EN	.equ	0xf010f024	; ATOM4 Channel 0 Interrupt Enable Register
GTM_ATOM4_CH0_IRQ_FORCINT	.equ	0xf010f028	; ATOM4 Channel 0 Software Interrupt Generation Register
GTM_ATOM4_CH0_IRQ_MODE	.equ	0xf010f02c	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH0_IRQ_NOTIFY	.equ	0xf010f020	; ATOM4 Channel 0 Interrupt Notification Register
GTM_ATOM4_CH0_RDADDR	.equ	0xf010f000	; ATOM4 Channel 0 ARU Read Address Register
GTM_ATOM4_CH0_SR0	.equ	0xf010f008	; ATOM4 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM4_CH0_SR1	.equ	0xf010f00c	; ATOM4 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM4_CH0_STAT	.equ	0xf010f01c	; ATOM4 Channel 0 Status Register
GTM_ATOM4_CH1_CM0	.equ	0xf010f090	; ATOM4 Channel 1 CCU0 Compare Register
GTM_ATOM4_CH1_CM1	.equ	0xf010f094	; ATOM4 Channel 1 CCU1 Compare Register
GTM_ATOM4_CH1_CN0	.equ	0xf010f098	; ATOM4 Channel 1 CCU0 Counter Register
GTM_ATOM4_CH1_CTRL	.equ	0xf010f084	; ATOM4 Channel 1 Control Register
GTM_ATOM4_CH1_CTRL_SOMC	.equ	0xf010f084	; ATOM4 Channel 1 Control in SOMC mode Register
GTM_ATOM4_CH1_CTRL_SOMI	.equ	0xf010f084	; ATOM4 Channel 1 Control in SOMI mode Register
GTM_ATOM4_CH1_CTRL_SOMP	.equ	0xf010f084	; ATOM4 Channel 1 Control in SOMP mode Register
GTM_ATOM4_CH1_CTRL_SOMS	.equ	0xf010f084	; ATOM4 Channel 1 Control in SOMS mode Register
GTM_ATOM4_CH1_IRQ_EN	.equ	0xf010f0a4	; ATOM4 Channel 1 Interrupt Enable Register
GTM_ATOM4_CH1_IRQ_FORCINT	.equ	0xf010f0a8	; ATOM4 Channel 1 Software Interrupt Generation Register
GTM_ATOM4_CH1_IRQ_MODE	.equ	0xf010f0ac	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH1_IRQ_NOTIFY	.equ	0xf010f0a0	; ATOM4 Channel 1 Interrupt Notification Register
GTM_ATOM4_CH1_RDADDR	.equ	0xf010f080	; ATOM4 Channel 1 ARU Read Address Register
GTM_ATOM4_CH1_SR0	.equ	0xf010f088	; ATOM4 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM4_CH1_SR1	.equ	0xf010f08c	; ATOM4 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM4_CH1_STAT	.equ	0xf010f09c	; ATOM4 Channel 1 Status Register
GTM_ATOM4_CH2_CM0	.equ	0xf010f110	; ATOM4 Channel 2 CCU0 Compare Register
GTM_ATOM4_CH2_CM1	.equ	0xf010f114	; ATOM4 Channel 2 CCU1 Compare Register
GTM_ATOM4_CH2_CN0	.equ	0xf010f118	; ATOM4 Channel 2 CCU0 Counter Register
GTM_ATOM4_CH2_CTRL	.equ	0xf010f104	; ATOM4 Channel 2 Control Register
GTM_ATOM4_CH2_CTRL_SOMC	.equ	0xf010f104	; ATOM4 Channel 2 Control in SOMC mode Register
GTM_ATOM4_CH2_CTRL_SOMI	.equ	0xf010f104	; ATOM4 Channel 2 Control in SOMI mode Register
GTM_ATOM4_CH2_CTRL_SOMP	.equ	0xf010f104	; ATOM4 Channel 2 Control in SOMP mode Register
GTM_ATOM4_CH2_CTRL_SOMS	.equ	0xf010f104	; ATOM4 Channel 2 Control in SOMS mode Register
GTM_ATOM4_CH2_IRQ_EN	.equ	0xf010f124	; ATOM4 Channel 2 Interrupt Enable Register
GTM_ATOM4_CH2_IRQ_FORCINT	.equ	0xf010f128	; ATOM4 Channel 2 Software Interrupt Generation Register
GTM_ATOM4_CH2_IRQ_MODE	.equ	0xf010f12c	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH2_IRQ_NOTIFY	.equ	0xf010f120	; ATOM4 Channel 2 Interrupt Notification Register
GTM_ATOM4_CH2_RDADDR	.equ	0xf010f100	; ATOM4 Channel 2 ARU Read Address Register
GTM_ATOM4_CH2_SR0	.equ	0xf010f108	; ATOM4 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM4_CH2_SR1	.equ	0xf010f10c	; ATOM4 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM4_CH2_STAT	.equ	0xf010f11c	; ATOM4 Channel 2 Status Register
GTM_ATOM4_CH3_CM0	.equ	0xf010f190	; ATOM4 Channel 3 CCU0 Compare Register
GTM_ATOM4_CH3_CM1	.equ	0xf010f194	; ATOM4 Channel 3 CCU1 Compare Register
GTM_ATOM4_CH3_CN0	.equ	0xf010f198	; ATOM4 Channel 3 CCU0 Counter Register
GTM_ATOM4_CH3_CTRL	.equ	0xf010f184	; ATOM4 Channel 3 Control Register
GTM_ATOM4_CH3_CTRL_SOMC	.equ	0xf010f184	; ATOM4 Channel 3 Control in SOMC mode Register
GTM_ATOM4_CH3_CTRL_SOMI	.equ	0xf010f184	; ATOM4 Channel 3 Control in SOMI mode Register
GTM_ATOM4_CH3_CTRL_SOMP	.equ	0xf010f184	; ATOM4 Channel 3 Control in SOMP mode Register
GTM_ATOM4_CH3_CTRL_SOMS	.equ	0xf010f184	; ATOM4 Channel 3 Control in SOMS mode Register
GTM_ATOM4_CH3_IRQ_EN	.equ	0xf010f1a4	; ATOM4 Channel 3 Interrupt Enable Register
GTM_ATOM4_CH3_IRQ_FORCINT	.equ	0xf010f1a8	; ATOM4 Channel 3 Software Interrupt Generation Register
GTM_ATOM4_CH3_IRQ_MODE	.equ	0xf010f1ac	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH3_IRQ_NOTIFY	.equ	0xf010f1a0	; ATOM4 Channel 3 Interrupt Notification Register
GTM_ATOM4_CH3_RDADDR	.equ	0xf010f180	; ATOM4 Channel 3 ARU Read Address Register
GTM_ATOM4_CH3_SR0	.equ	0xf010f188	; ATOM4 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM4_CH3_SR1	.equ	0xf010f18c	; ATOM4 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM4_CH3_STAT	.equ	0xf010f19c	; ATOM4 Channel 3 Status Register
GTM_ATOM4_CH4_CM0	.equ	0xf010f210	; ATOM4 Channel 4 CCU0 Compare Register
GTM_ATOM4_CH4_CM1	.equ	0xf010f214	; ATOM4 Channel 4 CCU1 Compare Register
GTM_ATOM4_CH4_CN0	.equ	0xf010f218	; ATOM4 Channel 4 CCU0 Counter Register
GTM_ATOM4_CH4_CTRL	.equ	0xf010f204	; ATOM4 Channel 4 Control Register
GTM_ATOM4_CH4_CTRL_SOMC	.equ	0xf010f204	; ATOM4 Channel 4 Control in SOMC mode Register
GTM_ATOM4_CH4_CTRL_SOMI	.equ	0xf010f204	; ATOM4 Channel 4 Control in SOMI mode Register
GTM_ATOM4_CH4_CTRL_SOMP	.equ	0xf010f204	; ATOM4 Channel 4 Control in SOMP mode Register
GTM_ATOM4_CH4_CTRL_SOMS	.equ	0xf010f204	; ATOM4 Channel 4 Control in SOMS mode Register
GTM_ATOM4_CH4_IRQ_EN	.equ	0xf010f224	; ATOM4 Channel 4 Interrupt Enable Register
GTM_ATOM4_CH4_IRQ_FORCINT	.equ	0xf010f228	; ATOM4 Channel 4 Software Interrupt Generation Register
GTM_ATOM4_CH4_IRQ_MODE	.equ	0xf010f22c	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH4_IRQ_NOTIFY	.equ	0xf010f220	; ATOM4 Channel 4 Interrupt Notification Register
GTM_ATOM4_CH4_RDADDR	.equ	0xf010f200	; ATOM4 Channel 4 ARU Read Address Register
GTM_ATOM4_CH4_SR0	.equ	0xf010f208	; ATOM4 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM4_CH4_SR1	.equ	0xf010f20c	; ATOM4 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM4_CH4_STAT	.equ	0xf010f21c	; ATOM4 Channel 4 Status Register
GTM_ATOM4_CH5_CM0	.equ	0xf010f290	; ATOM4 Channel 5 CCU0 Compare Register
GTM_ATOM4_CH5_CM1	.equ	0xf010f294	; ATOM4 Channel 5 CCU1 Compare Register
GTM_ATOM4_CH5_CN0	.equ	0xf010f298	; ATOM4 Channel 5 CCU0 Counter Register
GTM_ATOM4_CH5_CTRL	.equ	0xf010f284	; ATOM4 Channel 5 Control Register
GTM_ATOM4_CH5_CTRL_SOMC	.equ	0xf010f284	; ATOM4 Channel 5 Control in SOMC mode Register
GTM_ATOM4_CH5_CTRL_SOMI	.equ	0xf010f284	; ATOM4 Channel 5 Control in SOMI mode Register
GTM_ATOM4_CH5_CTRL_SOMP	.equ	0xf010f284	; ATOM4 Channel 5 Control in SOMP mode Register
GTM_ATOM4_CH5_CTRL_SOMS	.equ	0xf010f284	; ATOM4 Channel 5 Control in SOMS mode Register
GTM_ATOM4_CH5_IRQ_EN	.equ	0xf010f2a4	; ATOM4 Channel 5 Interrupt Enable Register
GTM_ATOM4_CH5_IRQ_FORCINT	.equ	0xf010f2a8	; ATOM4 Channel 5 Software Interrupt Generation Register
GTM_ATOM4_CH5_IRQ_MODE	.equ	0xf010f2ac	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH5_IRQ_NOTIFY	.equ	0xf010f2a0	; ATOM4 Channel 5 Interrupt Notification Register
GTM_ATOM4_CH5_RDADDR	.equ	0xf010f280	; ATOM4 Channel 5 ARU Read Address Register
GTM_ATOM4_CH5_SR0	.equ	0xf010f288	; ATOM4 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM4_CH5_SR1	.equ	0xf010f28c	; ATOM4 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM4_CH5_STAT	.equ	0xf010f29c	; ATOM4 Channel 5 Status Register
GTM_ATOM4_CH6_CM0	.equ	0xf010f310	; ATOM4 Channel 6 CCU0 Compare Register
GTM_ATOM4_CH6_CM1	.equ	0xf010f314	; ATOM4 Channel 6 CCU1 Compare Register
GTM_ATOM4_CH6_CN0	.equ	0xf010f318	; ATOM4 Channel 6 CCU0 Counter Register
GTM_ATOM4_CH6_CTRL	.equ	0xf010f304	; ATOM4 Channel 6 Control Register
GTM_ATOM4_CH6_CTRL_SOMC	.equ	0xf010f304	; ATOM4 Channel 6 Control in SOMC mode Register
GTM_ATOM4_CH6_CTRL_SOMI	.equ	0xf010f304	; ATOM4 Channel 6 Control in SOMI mode Register
GTM_ATOM4_CH6_CTRL_SOMP	.equ	0xf010f304	; ATOM4 Channel 6 Control in SOMP mode Register
GTM_ATOM4_CH6_CTRL_SOMS	.equ	0xf010f304	; ATOM4 Channel 6 Control in SOMS mode Register
GTM_ATOM4_CH6_IRQ_EN	.equ	0xf010f324	; ATOM4 Channel 6 Interrupt Enable Register
GTM_ATOM4_CH6_IRQ_FORCINT	.equ	0xf010f328	; ATOM4 Channel 6 Software Interrupt Generation Register
GTM_ATOM4_CH6_IRQ_MODE	.equ	0xf010f32c	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH6_IRQ_NOTIFY	.equ	0xf010f320	; ATOM4 Channel 6 Interrupt Notification Register
GTM_ATOM4_CH6_RDADDR	.equ	0xf010f300	; ATOM4 Channel 6 ARU Read Address Register
GTM_ATOM4_CH6_SR0	.equ	0xf010f308	; ATOM4 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM4_CH6_SR1	.equ	0xf010f30c	; ATOM4 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM4_CH6_STAT	.equ	0xf010f31c	; ATOM4 Channel 6 Status Register
GTM_ATOM4_CH7_CM0	.equ	0xf010f390	; ATOM4 Channel 7 CCU0 Compare Register
GTM_ATOM4_CH7_CM1	.equ	0xf010f394	; ATOM4 Channel 7 CCU1 Compare Register
GTM_ATOM4_CH7_CN0	.equ	0xf010f398	; ATOM4 Channel 7 CCU0 Counter Register
GTM_ATOM4_CH7_CTRL	.equ	0xf010f384	; ATOM4 Channel 7 Control Register
GTM_ATOM4_CH7_CTRL_SOMC	.equ	0xf010f384	; ATOM4 Channel 7 Control in SOMC mode Register
GTM_ATOM4_CH7_CTRL_SOMI	.equ	0xf010f384	; ATOM4 Channel 7 Control in SOMI mode Register
GTM_ATOM4_CH7_CTRL_SOMP	.equ	0xf010f384	; ATOM4 Channel 7 Control in SOMP mode Register
GTM_ATOM4_CH7_CTRL_SOMS	.equ	0xf010f384	; ATOM4 Channel 7 Control in SOMS mode Register
GTM_ATOM4_CH7_IRQ_EN	.equ	0xf010f3a4	; ATOM4 Channel 7 Interrupt Enable Register
GTM_ATOM4_CH7_IRQ_FORCINT	.equ	0xf010f3a8	; ATOM4 Channel 7 Software Interrupt Generation Register
GTM_ATOM4_CH7_IRQ_MODE	.equ	0xf010f3ac	; ATOM4 IRQ Mode Configuration Register
GTM_ATOM4_CH7_IRQ_NOTIFY	.equ	0xf010f3a0	; ATOM4 Channel 7 Interrupt Notification Register
GTM_ATOM4_CH7_RDADDR	.equ	0xf010f380	; ATOM4 Channel 7 ARU Read Address Register
GTM_ATOM4_CH7_SR0	.equ	0xf010f388	; ATOM4 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM4_CH7_SR1	.equ	0xf010f38c	; ATOM4 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM4_CH7_STAT	.equ	0xf010f39c	; ATOM4 Channel 7 Status Register
GTM_ATOM5_AGC_ACT_TB	.equ	0xf010f84c	; TOM5 TGC0 Action Time Base Register
GTM_ATOM5_AGC_ENDIS_CTRL	.equ	0xf010f844	; ATOM5 AGC Enable/Disable Control Register
GTM_ATOM5_AGC_ENDIS_STAT	.equ	0xf010f848	; ATOM5 AGC Enable/Disable Status Register
GTM_ATOM5_AGC_FUPD_CTRL	.equ	0xf010f858	; ATOM5 AGC Force Update Control Register
GTM_ATOM5_AGC_GLB_CTRL	.equ	0xf010f840	; ATOM5 AGC Global control register
GTM_ATOM5_AGC_INT_TRIG	.equ	0xf010f85c	; ATOM5 AGC Internal Trigger Control Register
GTM_ATOM5_AGC_OUTEN_CTRL	.equ	0xf010f850	; ATOM5 AGC Output Enable Control Register
GTM_ATOM5_AGC_OUTEN_STAT	.equ	0xf010f854	; ATOM5 AGC Output Enable Status Register
GTM_ATOM5_CH0_CM0	.equ	0xf010f810	; ATOM5 Channel 0 CCU0 Compare Register
GTM_ATOM5_CH0_CM1	.equ	0xf010f814	; ATOM5 Channel 0 CCU1 Compare Register
GTM_ATOM5_CH0_CN0	.equ	0xf010f818	; ATOM5 Channel 0 CCU0 Counter Register
GTM_ATOM5_CH0_CTRL	.equ	0xf010f804	; ATOM5 Channel 0 Control Register
GTM_ATOM5_CH0_CTRL_SOMC	.equ	0xf010f804	; ATOM5 Channel 0 Control in SOMC mode Register
GTM_ATOM5_CH0_CTRL_SOMI	.equ	0xf010f804	; ATOM5 Channel 0 Control in SOMI mode Register
GTM_ATOM5_CH0_CTRL_SOMP	.equ	0xf010f804	; ATOM5 Channel 0 Control in SOMP mode Register
GTM_ATOM5_CH0_CTRL_SOMS	.equ	0xf010f804	; ATOM5 Channel 0 Control in SOMS mode Register
GTM_ATOM5_CH0_IRQ_EN	.equ	0xf010f824	; ATOM5 Channel 0 Interrupt Enable Register
GTM_ATOM5_CH0_IRQ_FORCINT	.equ	0xf010f828	; ATOM5 Channel 0 Software Interrupt Generation Register
GTM_ATOM5_CH0_IRQ_MODE	.equ	0xf010f82c	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH0_IRQ_NOTIFY	.equ	0xf010f820	; ATOM5 Channel 0 Interrupt Notification Register
GTM_ATOM5_CH0_RDADDR	.equ	0xf010f800	; ATOM5 Channel 0 ARU Read Address Register
GTM_ATOM5_CH0_SR0	.equ	0xf010f808	; ATOM5 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM5_CH0_SR1	.equ	0xf010f80c	; ATOM5 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM5_CH0_STAT	.equ	0xf010f81c	; ATOM5 Channel 0 Status Register
GTM_ATOM5_CH1_CM0	.equ	0xf010f890	; ATOM5 Channel 1 CCU0 Compare Register
GTM_ATOM5_CH1_CM1	.equ	0xf010f894	; ATOM5 Channel 1 CCU1 Compare Register
GTM_ATOM5_CH1_CN0	.equ	0xf010f898	; ATOM5 Channel 1 CCU0 Counter Register
GTM_ATOM5_CH1_CTRL	.equ	0xf010f884	; ATOM5 Channel 1 Control Register
GTM_ATOM5_CH1_CTRL_SOMC	.equ	0xf010f884	; ATOM5 Channel 1 Control in SOMC mode Register
GTM_ATOM5_CH1_CTRL_SOMI	.equ	0xf010f884	; ATOM5 Channel 1 Control in SOMI mode Register
GTM_ATOM5_CH1_CTRL_SOMP	.equ	0xf010f884	; ATOM5 Channel 1 Control in SOMP mode Register
GTM_ATOM5_CH1_CTRL_SOMS	.equ	0xf010f884	; ATOM5 Channel 1 Control in SOMS mode Register
GTM_ATOM5_CH1_IRQ_EN	.equ	0xf010f8a4	; ATOM5 Channel 1 Interrupt Enable Register
GTM_ATOM5_CH1_IRQ_FORCINT	.equ	0xf010f8a8	; ATOM5 Channel 1 Software Interrupt Generation Register
GTM_ATOM5_CH1_IRQ_MODE	.equ	0xf010f8ac	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH1_IRQ_NOTIFY	.equ	0xf010f8a0	; ATOM5 Channel 1 Interrupt Notification Register
GTM_ATOM5_CH1_RDADDR	.equ	0xf010f880	; ATOM5 Channel 1 ARU Read Address Register
GTM_ATOM5_CH1_SR0	.equ	0xf010f888	; ATOM5 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM5_CH1_SR1	.equ	0xf010f88c	; ATOM5 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM5_CH1_STAT	.equ	0xf010f89c	; ATOM5 Channel 1 Status Register
GTM_ATOM5_CH2_CM0	.equ	0xf010f910	; ATOM5 Channel 2 CCU0 Compare Register
GTM_ATOM5_CH2_CM1	.equ	0xf010f914	; ATOM5 Channel 2 CCU1 Compare Register
GTM_ATOM5_CH2_CN0	.equ	0xf010f918	; ATOM5 Channel 2 CCU0 Counter Register
GTM_ATOM5_CH2_CTRL	.equ	0xf010f904	; ATOM5 Channel 2 Control Register
GTM_ATOM5_CH2_CTRL_SOMC	.equ	0xf010f904	; ATOM5 Channel 2 Control in SOMC mode Register
GTM_ATOM5_CH2_CTRL_SOMI	.equ	0xf010f904	; ATOM5 Channel 2 Control in SOMI mode Register
GTM_ATOM5_CH2_CTRL_SOMP	.equ	0xf010f904	; ATOM5 Channel 2 Control in SOMP mode Register
GTM_ATOM5_CH2_CTRL_SOMS	.equ	0xf010f904	; ATOM5 Channel 2 Control in SOMS mode Register
GTM_ATOM5_CH2_IRQ_EN	.equ	0xf010f924	; ATOM5 Channel 2 Interrupt Enable Register
GTM_ATOM5_CH2_IRQ_FORCINT	.equ	0xf010f928	; ATOM5 Channel 2 Software Interrupt Generation Register
GTM_ATOM5_CH2_IRQ_MODE	.equ	0xf010f92c	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH2_IRQ_NOTIFY	.equ	0xf010f920	; ATOM5 Channel 2 Interrupt Notification Register
GTM_ATOM5_CH2_RDADDR	.equ	0xf010f900	; ATOM5 Channel 2 ARU Read Address Register
GTM_ATOM5_CH2_SR0	.equ	0xf010f908	; ATOM5 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM5_CH2_SR1	.equ	0xf010f90c	; ATOM5 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM5_CH2_STAT	.equ	0xf010f91c	; ATOM5 Channel 2 Status Register
GTM_ATOM5_CH3_CM0	.equ	0xf010f990	; ATOM5 Channel 3 CCU0 Compare Register
GTM_ATOM5_CH3_CM1	.equ	0xf010f994	; ATOM5 Channel 3 CCU1 Compare Register
GTM_ATOM5_CH3_CN0	.equ	0xf010f998	; ATOM5 Channel 3 CCU0 Counter Register
GTM_ATOM5_CH3_CTRL	.equ	0xf010f984	; ATOM5 Channel 3 Control Register
GTM_ATOM5_CH3_CTRL_SOMC	.equ	0xf010f984	; ATOM5 Channel 3 Control in SOMC mode Register
GTM_ATOM5_CH3_CTRL_SOMI	.equ	0xf010f984	; ATOM5 Channel 3 Control in SOMI mode Register
GTM_ATOM5_CH3_CTRL_SOMP	.equ	0xf010f984	; ATOM5 Channel 3 Control in SOMP mode Register
GTM_ATOM5_CH3_CTRL_SOMS	.equ	0xf010f984	; ATOM5 Channel 3 Control in SOMS mode Register
GTM_ATOM5_CH3_IRQ_EN	.equ	0xf010f9a4	; ATOM5 Channel 3 Interrupt Enable Register
GTM_ATOM5_CH3_IRQ_FORCINT	.equ	0xf010f9a8	; ATOM5 Channel 3 Software Interrupt Generation Register
GTM_ATOM5_CH3_IRQ_MODE	.equ	0xf010f9ac	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH3_IRQ_NOTIFY	.equ	0xf010f9a0	; ATOM5 Channel 3 Interrupt Notification Register
GTM_ATOM5_CH3_RDADDR	.equ	0xf010f980	; ATOM5 Channel 3 ARU Read Address Register
GTM_ATOM5_CH3_SR0	.equ	0xf010f988	; ATOM5 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM5_CH3_SR1	.equ	0xf010f98c	; ATOM5 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM5_CH3_STAT	.equ	0xf010f99c	; ATOM5 Channel 3 Status Register
GTM_ATOM5_CH4_CM0	.equ	0xf010fa10	; ATOM5 Channel 4 CCU0 Compare Register
GTM_ATOM5_CH4_CM1	.equ	0xf010fa14	; ATOM5 Channel 4 CCU1 Compare Register
GTM_ATOM5_CH4_CN0	.equ	0xf010fa18	; ATOM5 Channel 4 CCU0 Counter Register
GTM_ATOM5_CH4_CTRL	.equ	0xf010fa04	; ATOM5 Channel 4 Control Register
GTM_ATOM5_CH4_CTRL_SOMC	.equ	0xf010fa04	; ATOM5 Channel 4 Control in SOMC mode Register
GTM_ATOM5_CH4_CTRL_SOMI	.equ	0xf010fa04	; ATOM5 Channel 4 Control in SOMI mode Register
GTM_ATOM5_CH4_CTRL_SOMP	.equ	0xf010fa04	; ATOM5 Channel 4 Control in SOMP mode Register
GTM_ATOM5_CH4_CTRL_SOMS	.equ	0xf010fa04	; ATOM5 Channel 4 Control in SOMS mode Register
GTM_ATOM5_CH4_IRQ_EN	.equ	0xf010fa24	; ATOM5 Channel 4 Interrupt Enable Register
GTM_ATOM5_CH4_IRQ_FORCINT	.equ	0xf010fa28	; ATOM5 Channel 4 Software Interrupt Generation Register
GTM_ATOM5_CH4_IRQ_MODE	.equ	0xf010fa2c	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH4_IRQ_NOTIFY	.equ	0xf010fa20	; ATOM5 Channel 4 Interrupt Notification Register
GTM_ATOM5_CH4_RDADDR	.equ	0xf010fa00	; ATOM5 Channel 4 ARU Read Address Register
GTM_ATOM5_CH4_SR0	.equ	0xf010fa08	; ATOM5 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM5_CH4_SR1	.equ	0xf010fa0c	; ATOM5 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM5_CH4_STAT	.equ	0xf010fa1c	; ATOM5 Channel 4 Status Register
GTM_ATOM5_CH5_CM0	.equ	0xf010fa90	; ATOM5 Channel 5 CCU0 Compare Register
GTM_ATOM5_CH5_CM1	.equ	0xf010fa94	; ATOM5 Channel 5 CCU1 Compare Register
GTM_ATOM5_CH5_CN0	.equ	0xf010fa98	; ATOM5 Channel 5 CCU0 Counter Register
GTM_ATOM5_CH5_CTRL	.equ	0xf010fa84	; ATOM5 Channel 5 Control Register
GTM_ATOM5_CH5_CTRL_SOMC	.equ	0xf010fa84	; ATOM5 Channel 5 Control in SOMC mode Register
GTM_ATOM5_CH5_CTRL_SOMI	.equ	0xf010fa84	; ATOM5 Channel 5 Control in SOMI mode Register
GTM_ATOM5_CH5_CTRL_SOMP	.equ	0xf010fa84	; ATOM5 Channel 5 Control in SOMP mode Register
GTM_ATOM5_CH5_CTRL_SOMS	.equ	0xf010fa84	; ATOM5 Channel 5 Control in SOMS mode Register
GTM_ATOM5_CH5_IRQ_EN	.equ	0xf010faa4	; ATOM5 Channel 5 Interrupt Enable Register
GTM_ATOM5_CH5_IRQ_FORCINT	.equ	0xf010faa8	; ATOM5 Channel 5 Software Interrupt Generation Register
GTM_ATOM5_CH5_IRQ_MODE	.equ	0xf010faac	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH5_IRQ_NOTIFY	.equ	0xf010faa0	; ATOM5 Channel 5 Interrupt Notification Register
GTM_ATOM5_CH5_RDADDR	.equ	0xf010fa80	; ATOM5 Channel 5 ARU Read Address Register
GTM_ATOM5_CH5_SR0	.equ	0xf010fa88	; ATOM5 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM5_CH5_SR1	.equ	0xf010fa8c	; ATOM5 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM5_CH5_STAT	.equ	0xf010fa9c	; ATOM5 Channel 5 Status Register
GTM_ATOM5_CH6_CM0	.equ	0xf010fb10	; ATOM5 Channel 6 CCU0 Compare Register
GTM_ATOM5_CH6_CM1	.equ	0xf010fb14	; ATOM5 Channel 6 CCU1 Compare Register
GTM_ATOM5_CH6_CN0	.equ	0xf010fb18	; ATOM5 Channel 6 CCU0 Counter Register
GTM_ATOM5_CH6_CTRL	.equ	0xf010fb04	; ATOM5 Channel 6 Control Register
GTM_ATOM5_CH6_CTRL_SOMC	.equ	0xf010fb04	; ATOM5 Channel 6 Control in SOMC mode Register
GTM_ATOM5_CH6_CTRL_SOMI	.equ	0xf010fb04	; ATOM5 Channel 6 Control in SOMI mode Register
GTM_ATOM5_CH6_CTRL_SOMP	.equ	0xf010fb04	; ATOM5 Channel 6 Control in SOMP mode Register
GTM_ATOM5_CH6_CTRL_SOMS	.equ	0xf010fb04	; ATOM5 Channel 6 Control in SOMS mode Register
GTM_ATOM5_CH6_IRQ_EN	.equ	0xf010fb24	; ATOM5 Channel 6 Interrupt Enable Register
GTM_ATOM5_CH6_IRQ_FORCINT	.equ	0xf010fb28	; ATOM5 Channel 6 Software Interrupt Generation Register
GTM_ATOM5_CH6_IRQ_MODE	.equ	0xf010fb2c	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH6_IRQ_NOTIFY	.equ	0xf010fb20	; ATOM5 Channel 6 Interrupt Notification Register
GTM_ATOM5_CH6_RDADDR	.equ	0xf010fb00	; ATOM5 Channel 6 ARU Read Address Register
GTM_ATOM5_CH6_SR0	.equ	0xf010fb08	; ATOM5 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM5_CH6_SR1	.equ	0xf010fb0c	; ATOM5 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM5_CH6_STAT	.equ	0xf010fb1c	; ATOM5 Channel 6 Status Register
GTM_ATOM5_CH7_CM0	.equ	0xf010fb90	; ATOM5 Channel 7 CCU0 Compare Register
GTM_ATOM5_CH7_CM1	.equ	0xf010fb94	; ATOM5 Channel 7 CCU1 Compare Register
GTM_ATOM5_CH7_CN0	.equ	0xf010fb98	; ATOM5 Channel 7 CCU0 Counter Register
GTM_ATOM5_CH7_CTRL	.equ	0xf010fb84	; ATOM5 Channel 7 Control Register
GTM_ATOM5_CH7_CTRL_SOMC	.equ	0xf010fb84	; ATOM5 Channel 7 Control in SOMC mode Register
GTM_ATOM5_CH7_CTRL_SOMI	.equ	0xf010fb84	; ATOM5 Channel 7 Control in SOMI mode Register
GTM_ATOM5_CH7_CTRL_SOMP	.equ	0xf010fb84	; ATOM5 Channel 7 Control in SOMP mode Register
GTM_ATOM5_CH7_CTRL_SOMS	.equ	0xf010fb84	; ATOM5 Channel 7 Control in SOMS mode Register
GTM_ATOM5_CH7_IRQ_EN	.equ	0xf010fba4	; ATOM5 Channel 7 Interrupt Enable Register
GTM_ATOM5_CH7_IRQ_FORCINT	.equ	0xf010fba8	; ATOM5 Channel 7 Software Interrupt Generation Register
GTM_ATOM5_CH7_IRQ_MODE	.equ	0xf010fbac	; ATOM5 IRQ Mode Configuration Register
GTM_ATOM5_CH7_IRQ_NOTIFY	.equ	0xf010fba0	; ATOM5 Channel 7 Interrupt Notification Register
GTM_ATOM5_CH7_RDADDR	.equ	0xf010fb80	; ATOM5 Channel 7 ARU Read Address Register
GTM_ATOM5_CH7_SR0	.equ	0xf010fb88	; ATOM5 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM5_CH7_SR1	.equ	0xf010fb8c	; ATOM5 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM5_CH7_STAT	.equ	0xf010fb9c	; ATOM5 Channel 7 Status Register
GTM_ATOM6_AGC_ACT_TB	.equ	0xf011004c	; TOM6 TGC0 Action Time Base Register
GTM_ATOM6_AGC_ENDIS_CTRL	.equ	0xf0110044	; ATOM6 AGC Enable/Disable Control Register
GTM_ATOM6_AGC_ENDIS_STAT	.equ	0xf0110048	; ATOM6 AGC Enable/Disable Status Register
GTM_ATOM6_AGC_FUPD_CTRL	.equ	0xf0110058	; ATOM6 AGC Force Update Control Register
GTM_ATOM6_AGC_GLB_CTRL	.equ	0xf0110040	; ATOM6 AGC Global control register
GTM_ATOM6_AGC_INT_TRIG	.equ	0xf011005c	; ATOM6 AGC Internal Trigger Control Register
GTM_ATOM6_AGC_OUTEN_CTRL	.equ	0xf0110050	; ATOM6 AGC Output Enable Control Register
GTM_ATOM6_AGC_OUTEN_STAT	.equ	0xf0110054	; ATOM6 AGC Output Enable Status Register
GTM_ATOM6_CH0_CM0	.equ	0xf0110010	; ATOM6 Channel 0 CCU0 Compare Register
GTM_ATOM6_CH0_CM1	.equ	0xf0110014	; ATOM6 Channel 0 CCU1 Compare Register
GTM_ATOM6_CH0_CN0	.equ	0xf0110018	; ATOM6 Channel 0 CCU0 Counter Register
GTM_ATOM6_CH0_CTRL	.equ	0xf0110004	; ATOM6 Channel 0 Control Register
GTM_ATOM6_CH0_CTRL_SOMC	.equ	0xf0110004	; ATOM6 Channel 0 Control in SOMC mode Register
GTM_ATOM6_CH0_CTRL_SOMI	.equ	0xf0110004	; ATOM6 Channel 0 Control in SOMI mode Register
GTM_ATOM6_CH0_CTRL_SOMP	.equ	0xf0110004	; ATOM6 Channel 0 Control in SOMP mode Register
GTM_ATOM6_CH0_CTRL_SOMS	.equ	0xf0110004	; ATOM6 Channel 0 Control in SOMS mode Register
GTM_ATOM6_CH0_IRQ_EN	.equ	0xf0110024	; ATOM6 Channel 0 Interrupt Enable Register
GTM_ATOM6_CH0_IRQ_FORCINT	.equ	0xf0110028	; ATOM6 Channel 0 Software Interrupt Generation Register
GTM_ATOM6_CH0_IRQ_MODE	.equ	0xf011002c	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH0_IRQ_NOTIFY	.equ	0xf0110020	; ATOM6 Channel 0 Interrupt Notification Register
GTM_ATOM6_CH0_RDADDR	.equ	0xf0110000	; ATOM6 Channel 0 ARU Read Address Register
GTM_ATOM6_CH0_SR0	.equ	0xf0110008	; ATOM6 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM6_CH0_SR1	.equ	0xf011000c	; ATOM6 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM6_CH0_STAT	.equ	0xf011001c	; ATOM6 Channel 0 Status Register
GTM_ATOM6_CH1_CM0	.equ	0xf0110090	; ATOM6 Channel 1 CCU0 Compare Register
GTM_ATOM6_CH1_CM1	.equ	0xf0110094	; ATOM6 Channel 1 CCU1 Compare Register
GTM_ATOM6_CH1_CN0	.equ	0xf0110098	; ATOM6 Channel 1 CCU0 Counter Register
GTM_ATOM6_CH1_CTRL	.equ	0xf0110084	; ATOM6 Channel 1 Control Register
GTM_ATOM6_CH1_CTRL_SOMC	.equ	0xf0110084	; ATOM6 Channel 1 Control in SOMC mode Register
GTM_ATOM6_CH1_CTRL_SOMI	.equ	0xf0110084	; ATOM6 Channel 1 Control in SOMI mode Register
GTM_ATOM6_CH1_CTRL_SOMP	.equ	0xf0110084	; ATOM6 Channel 1 Control in SOMP mode Register
GTM_ATOM6_CH1_CTRL_SOMS	.equ	0xf0110084	; ATOM6 Channel 1 Control in SOMS mode Register
GTM_ATOM6_CH1_IRQ_EN	.equ	0xf01100a4	; ATOM6 Channel 1 Interrupt Enable Register
GTM_ATOM6_CH1_IRQ_FORCINT	.equ	0xf01100a8	; ATOM6 Channel 1 Software Interrupt Generation Register
GTM_ATOM6_CH1_IRQ_MODE	.equ	0xf01100ac	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH1_IRQ_NOTIFY	.equ	0xf01100a0	; ATOM6 Channel 1 Interrupt Notification Register
GTM_ATOM6_CH1_RDADDR	.equ	0xf0110080	; ATOM6 Channel 1 ARU Read Address Register
GTM_ATOM6_CH1_SR0	.equ	0xf0110088	; ATOM6 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM6_CH1_SR1	.equ	0xf011008c	; ATOM6 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM6_CH1_STAT	.equ	0xf011009c	; ATOM6 Channel 1 Status Register
GTM_ATOM6_CH2_CM0	.equ	0xf0110110	; ATOM6 Channel 2 CCU0 Compare Register
GTM_ATOM6_CH2_CM1	.equ	0xf0110114	; ATOM6 Channel 2 CCU1 Compare Register
GTM_ATOM6_CH2_CN0	.equ	0xf0110118	; ATOM6 Channel 2 CCU0 Counter Register
GTM_ATOM6_CH2_CTRL	.equ	0xf0110104	; ATOM6 Channel 2 Control Register
GTM_ATOM6_CH2_CTRL_SOMC	.equ	0xf0110104	; ATOM6 Channel 2 Control in SOMC mode Register
GTM_ATOM6_CH2_CTRL_SOMI	.equ	0xf0110104	; ATOM6 Channel 2 Control in SOMI mode Register
GTM_ATOM6_CH2_CTRL_SOMP	.equ	0xf0110104	; ATOM6 Channel 2 Control in SOMP mode Register
GTM_ATOM6_CH2_CTRL_SOMS	.equ	0xf0110104	; ATOM6 Channel 2 Control in SOMS mode Register
GTM_ATOM6_CH2_IRQ_EN	.equ	0xf0110124	; ATOM6 Channel 2 Interrupt Enable Register
GTM_ATOM6_CH2_IRQ_FORCINT	.equ	0xf0110128	; ATOM6 Channel 2 Software Interrupt Generation Register
GTM_ATOM6_CH2_IRQ_MODE	.equ	0xf011012c	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH2_IRQ_NOTIFY	.equ	0xf0110120	; ATOM6 Channel 2 Interrupt Notification Register
GTM_ATOM6_CH2_RDADDR	.equ	0xf0110100	; ATOM6 Channel 2 ARU Read Address Register
GTM_ATOM6_CH2_SR0	.equ	0xf0110108	; ATOM6 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM6_CH2_SR1	.equ	0xf011010c	; ATOM6 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM6_CH2_STAT	.equ	0xf011011c	; ATOM6 Channel 2 Status Register
GTM_ATOM6_CH3_CM0	.equ	0xf0110190	; ATOM6 Channel 3 CCU0 Compare Register
GTM_ATOM6_CH3_CM1	.equ	0xf0110194	; ATOM6 Channel 3 CCU1 Compare Register
GTM_ATOM6_CH3_CN0	.equ	0xf0110198	; ATOM6 Channel 3 CCU0 Counter Register
GTM_ATOM6_CH3_CTRL	.equ	0xf0110184	; ATOM6 Channel 3 Control Register
GTM_ATOM6_CH3_CTRL_SOMC	.equ	0xf0110184	; ATOM6 Channel 3 Control in SOMC mode Register
GTM_ATOM6_CH3_CTRL_SOMI	.equ	0xf0110184	; ATOM6 Channel 3 Control in SOMI mode Register
GTM_ATOM6_CH3_CTRL_SOMP	.equ	0xf0110184	; ATOM6 Channel 3 Control in SOMP mode Register
GTM_ATOM6_CH3_CTRL_SOMS	.equ	0xf0110184	; ATOM6 Channel 3 Control in SOMS mode Register
GTM_ATOM6_CH3_IRQ_EN	.equ	0xf01101a4	; ATOM6 Channel 3 Interrupt Enable Register
GTM_ATOM6_CH3_IRQ_FORCINT	.equ	0xf01101a8	; ATOM6 Channel 3 Software Interrupt Generation Register
GTM_ATOM6_CH3_IRQ_MODE	.equ	0xf01101ac	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH3_IRQ_NOTIFY	.equ	0xf01101a0	; ATOM6 Channel 3 Interrupt Notification Register
GTM_ATOM6_CH3_RDADDR	.equ	0xf0110180	; ATOM6 Channel 3 ARU Read Address Register
GTM_ATOM6_CH3_SR0	.equ	0xf0110188	; ATOM6 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM6_CH3_SR1	.equ	0xf011018c	; ATOM6 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM6_CH3_STAT	.equ	0xf011019c	; ATOM6 Channel 3 Status Register
GTM_ATOM6_CH4_CM0	.equ	0xf0110210	; ATOM6 Channel 4 CCU0 Compare Register
GTM_ATOM6_CH4_CM1	.equ	0xf0110214	; ATOM6 Channel 4 CCU1 Compare Register
GTM_ATOM6_CH4_CN0	.equ	0xf0110218	; ATOM6 Channel 4 CCU0 Counter Register
GTM_ATOM6_CH4_CTRL	.equ	0xf0110204	; ATOM6 Channel 4 Control Register
GTM_ATOM6_CH4_CTRL_SOMC	.equ	0xf0110204	; ATOM6 Channel 4 Control in SOMC mode Register
GTM_ATOM6_CH4_CTRL_SOMI	.equ	0xf0110204	; ATOM6 Channel 4 Control in SOMI mode Register
GTM_ATOM6_CH4_CTRL_SOMP	.equ	0xf0110204	; ATOM6 Channel 4 Control in SOMP mode Register
GTM_ATOM6_CH4_CTRL_SOMS	.equ	0xf0110204	; ATOM6 Channel 4 Control in SOMS mode Register
GTM_ATOM6_CH4_IRQ_EN	.equ	0xf0110224	; ATOM6 Channel 4 Interrupt Enable Register
GTM_ATOM6_CH4_IRQ_FORCINT	.equ	0xf0110228	; ATOM6 Channel 4 Software Interrupt Generation Register
GTM_ATOM6_CH4_IRQ_MODE	.equ	0xf011022c	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH4_IRQ_NOTIFY	.equ	0xf0110220	; ATOM6 Channel 4 Interrupt Notification Register
GTM_ATOM6_CH4_RDADDR	.equ	0xf0110200	; ATOM6 Channel 4 ARU Read Address Register
GTM_ATOM6_CH4_SR0	.equ	0xf0110208	; ATOM6 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM6_CH4_SR1	.equ	0xf011020c	; ATOM6 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM6_CH4_STAT	.equ	0xf011021c	; ATOM6 Channel 4 Status Register
GTM_ATOM6_CH5_CM0	.equ	0xf0110290	; ATOM6 Channel 5 CCU0 Compare Register
GTM_ATOM6_CH5_CM1	.equ	0xf0110294	; ATOM6 Channel 5 CCU1 Compare Register
GTM_ATOM6_CH5_CN0	.equ	0xf0110298	; ATOM6 Channel 5 CCU0 Counter Register
GTM_ATOM6_CH5_CTRL	.equ	0xf0110284	; ATOM6 Channel 5 Control Register
GTM_ATOM6_CH5_CTRL_SOMC	.equ	0xf0110284	; ATOM6 Channel 5 Control in SOMC mode Register
GTM_ATOM6_CH5_CTRL_SOMI	.equ	0xf0110284	; ATOM6 Channel 5 Control in SOMI mode Register
GTM_ATOM6_CH5_CTRL_SOMP	.equ	0xf0110284	; ATOM6 Channel 5 Control in SOMP mode Register
GTM_ATOM6_CH5_CTRL_SOMS	.equ	0xf0110284	; ATOM6 Channel 5 Control in SOMS mode Register
GTM_ATOM6_CH5_IRQ_EN	.equ	0xf01102a4	; ATOM6 Channel 5 Interrupt Enable Register
GTM_ATOM6_CH5_IRQ_FORCINT	.equ	0xf01102a8	; ATOM6 Channel 5 Software Interrupt Generation Register
GTM_ATOM6_CH5_IRQ_MODE	.equ	0xf01102ac	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH5_IRQ_NOTIFY	.equ	0xf01102a0	; ATOM6 Channel 5 Interrupt Notification Register
GTM_ATOM6_CH5_RDADDR	.equ	0xf0110280	; ATOM6 Channel 5 ARU Read Address Register
GTM_ATOM6_CH5_SR0	.equ	0xf0110288	; ATOM6 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM6_CH5_SR1	.equ	0xf011028c	; ATOM6 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM6_CH5_STAT	.equ	0xf011029c	; ATOM6 Channel 5 Status Register
GTM_ATOM6_CH6_CM0	.equ	0xf0110310	; ATOM6 Channel 6 CCU0 Compare Register
GTM_ATOM6_CH6_CM1	.equ	0xf0110314	; ATOM6 Channel 6 CCU1 Compare Register
GTM_ATOM6_CH6_CN0	.equ	0xf0110318	; ATOM6 Channel 6 CCU0 Counter Register
GTM_ATOM6_CH6_CTRL	.equ	0xf0110304	; ATOM6 Channel 6 Control Register
GTM_ATOM6_CH6_CTRL_SOMC	.equ	0xf0110304	; ATOM6 Channel 6 Control in SOMC mode Register
GTM_ATOM6_CH6_CTRL_SOMI	.equ	0xf0110304	; ATOM6 Channel 6 Control in SOMI mode Register
GTM_ATOM6_CH6_CTRL_SOMP	.equ	0xf0110304	; ATOM6 Channel 6 Control in SOMP mode Register
GTM_ATOM6_CH6_CTRL_SOMS	.equ	0xf0110304	; ATOM6 Channel 6 Control in SOMS mode Register
GTM_ATOM6_CH6_IRQ_EN	.equ	0xf0110324	; ATOM6 Channel 6 Interrupt Enable Register
GTM_ATOM6_CH6_IRQ_FORCINT	.equ	0xf0110328	; ATOM6 Channel 6 Software Interrupt Generation Register
GTM_ATOM6_CH6_IRQ_MODE	.equ	0xf011032c	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH6_IRQ_NOTIFY	.equ	0xf0110320	; ATOM6 Channel 6 Interrupt Notification Register
GTM_ATOM6_CH6_RDADDR	.equ	0xf0110300	; ATOM6 Channel 6 ARU Read Address Register
GTM_ATOM6_CH6_SR0	.equ	0xf0110308	; ATOM6 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM6_CH6_SR1	.equ	0xf011030c	; ATOM6 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM6_CH6_STAT	.equ	0xf011031c	; ATOM6 Channel 6 Status Register
GTM_ATOM6_CH7_CM0	.equ	0xf0110390	; ATOM6 Channel 7 CCU0 Compare Register
GTM_ATOM6_CH7_CM1	.equ	0xf0110394	; ATOM6 Channel 7 CCU1 Compare Register
GTM_ATOM6_CH7_CN0	.equ	0xf0110398	; ATOM6 Channel 7 CCU0 Counter Register
GTM_ATOM6_CH7_CTRL	.equ	0xf0110384	; ATOM6 Channel 7 Control Register
GTM_ATOM6_CH7_CTRL_SOMC	.equ	0xf0110384	; ATOM6 Channel 7 Control in SOMC mode Register
GTM_ATOM6_CH7_CTRL_SOMI	.equ	0xf0110384	; ATOM6 Channel 7 Control in SOMI mode Register
GTM_ATOM6_CH7_CTRL_SOMP	.equ	0xf0110384	; ATOM6 Channel 7 Control in SOMP mode Register
GTM_ATOM6_CH7_CTRL_SOMS	.equ	0xf0110384	; ATOM6 Channel 7 Control in SOMS mode Register
GTM_ATOM6_CH7_IRQ_EN	.equ	0xf01103a4	; ATOM6 Channel 7 Interrupt Enable Register
GTM_ATOM6_CH7_IRQ_FORCINT	.equ	0xf01103a8	; ATOM6 Channel 7 Software Interrupt Generation Register
GTM_ATOM6_CH7_IRQ_MODE	.equ	0xf01103ac	; ATOM6 IRQ Mode Configuration Register
GTM_ATOM6_CH7_IRQ_NOTIFY	.equ	0xf01103a0	; ATOM6 Channel 7 Interrupt Notification Register
GTM_ATOM6_CH7_RDADDR	.equ	0xf0110380	; ATOM6 Channel 7 ARU Read Address Register
GTM_ATOM6_CH7_SR0	.equ	0xf0110388	; ATOM6 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM6_CH7_SR1	.equ	0xf011038c	; ATOM6 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM6_CH7_STAT	.equ	0xf011039c	; ATOM6 Channel 7 Status Register
GTM_ATOM7_AGC_ACT_TB	.equ	0xf011084c	; TOM7 TGC0 Action Time Base Register
GTM_ATOM7_AGC_ENDIS_CTRL	.equ	0xf0110844	; ATOM7 AGC Enable/Disable Control Register
GTM_ATOM7_AGC_ENDIS_STAT	.equ	0xf0110848	; ATOM7 AGC Enable/Disable Status Register
GTM_ATOM7_AGC_FUPD_CTRL	.equ	0xf0110858	; ATOM7 AGC Force Update Control Register
GTM_ATOM7_AGC_GLB_CTRL	.equ	0xf0110840	; ATOM7 AGC Global control register
GTM_ATOM7_AGC_INT_TRIG	.equ	0xf011085c	; ATOM7 AGC Internal Trigger Control Register
GTM_ATOM7_AGC_OUTEN_CTRL	.equ	0xf0110850	; ATOM7 AGC Output Enable Control Register
GTM_ATOM7_AGC_OUTEN_STAT	.equ	0xf0110854	; ATOM7 AGC Output Enable Status Register
GTM_ATOM7_CH0_CM0	.equ	0xf0110810	; ATOM7 Channel 0 CCU0 Compare Register
GTM_ATOM7_CH0_CM1	.equ	0xf0110814	; ATOM7 Channel 0 CCU1 Compare Register
GTM_ATOM7_CH0_CN0	.equ	0xf0110818	; ATOM7 Channel 0 CCU0 Counter Register
GTM_ATOM7_CH0_CTRL	.equ	0xf0110804	; ATOM7 Channel 0 Control Register
GTM_ATOM7_CH0_CTRL_SOMC	.equ	0xf0110804	; ATOM7 Channel 0 Control in SOMC mode Register
GTM_ATOM7_CH0_CTRL_SOMI	.equ	0xf0110804	; ATOM7 Channel 0 Control in SOMI mode Register
GTM_ATOM7_CH0_CTRL_SOMP	.equ	0xf0110804	; ATOM7 Channel 0 Control in SOMP mode Register
GTM_ATOM7_CH0_CTRL_SOMS	.equ	0xf0110804	; ATOM7 Channel 0 Control in SOMS mode Register
GTM_ATOM7_CH0_IRQ_EN	.equ	0xf0110824	; ATOM7 Channel 0 Interrupt Enable Register
GTM_ATOM7_CH0_IRQ_FORCINT	.equ	0xf0110828	; ATOM7 Channel 0 Software Interrupt Generation Register
GTM_ATOM7_CH0_IRQ_MODE	.equ	0xf011082c	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH0_IRQ_NOTIFY	.equ	0xf0110820	; ATOM7 Channel 0 Interrupt Notification Register
GTM_ATOM7_CH0_RDADDR	.equ	0xf0110800	; ATOM7 Channel 0 ARU Read Address Register
GTM_ATOM7_CH0_SR0	.equ	0xf0110808	; ATOM7 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM7_CH0_SR1	.equ	0xf011080c	; ATOM7 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM7_CH0_STAT	.equ	0xf011081c	; ATOM7 Channel 0 Status Register
GTM_ATOM7_CH1_CM0	.equ	0xf0110890	; ATOM7 Channel 1 CCU0 Compare Register
GTM_ATOM7_CH1_CM1	.equ	0xf0110894	; ATOM7 Channel 1 CCU1 Compare Register
GTM_ATOM7_CH1_CN0	.equ	0xf0110898	; ATOM7 Channel 1 CCU0 Counter Register
GTM_ATOM7_CH1_CTRL	.equ	0xf0110884	; ATOM7 Channel 1 Control Register
GTM_ATOM7_CH1_CTRL_SOMC	.equ	0xf0110884	; ATOM7 Channel 1 Control in SOMC mode Register
GTM_ATOM7_CH1_CTRL_SOMI	.equ	0xf0110884	; ATOM7 Channel 1 Control in SOMI mode Register
GTM_ATOM7_CH1_CTRL_SOMP	.equ	0xf0110884	; ATOM7 Channel 1 Control in SOMP mode Register
GTM_ATOM7_CH1_CTRL_SOMS	.equ	0xf0110884	; ATOM7 Channel 1 Control in SOMS mode Register
GTM_ATOM7_CH1_IRQ_EN	.equ	0xf01108a4	; ATOM7 Channel 1 Interrupt Enable Register
GTM_ATOM7_CH1_IRQ_FORCINT	.equ	0xf01108a8	; ATOM7 Channel 1 Software Interrupt Generation Register
GTM_ATOM7_CH1_IRQ_MODE	.equ	0xf01108ac	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH1_IRQ_NOTIFY	.equ	0xf01108a0	; ATOM7 Channel 1 Interrupt Notification Register
GTM_ATOM7_CH1_RDADDR	.equ	0xf0110880	; ATOM7 Channel 1 ARU Read Address Register
GTM_ATOM7_CH1_SR0	.equ	0xf0110888	; ATOM7 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM7_CH1_SR1	.equ	0xf011088c	; ATOM7 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM7_CH1_STAT	.equ	0xf011089c	; ATOM7 Channel 1 Status Register
GTM_ATOM7_CH2_CM0	.equ	0xf0110910	; ATOM7 Channel 2 CCU0 Compare Register
GTM_ATOM7_CH2_CM1	.equ	0xf0110914	; ATOM7 Channel 2 CCU1 Compare Register
GTM_ATOM7_CH2_CN0	.equ	0xf0110918	; ATOM7 Channel 2 CCU0 Counter Register
GTM_ATOM7_CH2_CTRL	.equ	0xf0110904	; ATOM7 Channel 2 Control Register
GTM_ATOM7_CH2_CTRL_SOMC	.equ	0xf0110904	; ATOM7 Channel 2 Control in SOMC mode Register
GTM_ATOM7_CH2_CTRL_SOMI	.equ	0xf0110904	; ATOM7 Channel 2 Control in SOMI mode Register
GTM_ATOM7_CH2_CTRL_SOMP	.equ	0xf0110904	; ATOM7 Channel 2 Control in SOMP mode Register
GTM_ATOM7_CH2_CTRL_SOMS	.equ	0xf0110904	; ATOM7 Channel 2 Control in SOMS mode Register
GTM_ATOM7_CH2_IRQ_EN	.equ	0xf0110924	; ATOM7 Channel 2 Interrupt Enable Register
GTM_ATOM7_CH2_IRQ_FORCINT	.equ	0xf0110928	; ATOM7 Channel 2 Software Interrupt Generation Register
GTM_ATOM7_CH2_IRQ_MODE	.equ	0xf011092c	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH2_IRQ_NOTIFY	.equ	0xf0110920	; ATOM7 Channel 2 Interrupt Notification Register
GTM_ATOM7_CH2_RDADDR	.equ	0xf0110900	; ATOM7 Channel 2 ARU Read Address Register
GTM_ATOM7_CH2_SR0	.equ	0xf0110908	; ATOM7 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM7_CH2_SR1	.equ	0xf011090c	; ATOM7 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM7_CH2_STAT	.equ	0xf011091c	; ATOM7 Channel 2 Status Register
GTM_ATOM7_CH3_CM0	.equ	0xf0110990	; ATOM7 Channel 3 CCU0 Compare Register
GTM_ATOM7_CH3_CM1	.equ	0xf0110994	; ATOM7 Channel 3 CCU1 Compare Register
GTM_ATOM7_CH3_CN0	.equ	0xf0110998	; ATOM7 Channel 3 CCU0 Counter Register
GTM_ATOM7_CH3_CTRL	.equ	0xf0110984	; ATOM7 Channel 3 Control Register
GTM_ATOM7_CH3_CTRL_SOMC	.equ	0xf0110984	; ATOM7 Channel 3 Control in SOMC mode Register
GTM_ATOM7_CH3_CTRL_SOMI	.equ	0xf0110984	; ATOM7 Channel 3 Control in SOMI mode Register
GTM_ATOM7_CH3_CTRL_SOMP	.equ	0xf0110984	; ATOM7 Channel 3 Control in SOMP mode Register
GTM_ATOM7_CH3_CTRL_SOMS	.equ	0xf0110984	; ATOM7 Channel 3 Control in SOMS mode Register
GTM_ATOM7_CH3_IRQ_EN	.equ	0xf01109a4	; ATOM7 Channel 3 Interrupt Enable Register
GTM_ATOM7_CH3_IRQ_FORCINT	.equ	0xf01109a8	; ATOM7 Channel 3 Software Interrupt Generation Register
GTM_ATOM7_CH3_IRQ_MODE	.equ	0xf01109ac	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH3_IRQ_NOTIFY	.equ	0xf01109a0	; ATOM7 Channel 3 Interrupt Notification Register
GTM_ATOM7_CH3_RDADDR	.equ	0xf0110980	; ATOM7 Channel 3 ARU Read Address Register
GTM_ATOM7_CH3_SR0	.equ	0xf0110988	; ATOM7 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM7_CH3_SR1	.equ	0xf011098c	; ATOM7 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM7_CH3_STAT	.equ	0xf011099c	; ATOM7 Channel 3 Status Register
GTM_ATOM7_CH4_CM0	.equ	0xf0110a10	; ATOM7 Channel 4 CCU0 Compare Register
GTM_ATOM7_CH4_CM1	.equ	0xf0110a14	; ATOM7 Channel 4 CCU1 Compare Register
GTM_ATOM7_CH4_CN0	.equ	0xf0110a18	; ATOM7 Channel 4 CCU0 Counter Register
GTM_ATOM7_CH4_CTRL	.equ	0xf0110a04	; ATOM7 Channel 4 Control Register
GTM_ATOM7_CH4_CTRL_SOMC	.equ	0xf0110a04	; ATOM7 Channel 4 Control in SOMC mode Register
GTM_ATOM7_CH4_CTRL_SOMI	.equ	0xf0110a04	; ATOM7 Channel 4 Control in SOMI mode Register
GTM_ATOM7_CH4_CTRL_SOMP	.equ	0xf0110a04	; ATOM7 Channel 4 Control in SOMP mode Register
GTM_ATOM7_CH4_CTRL_SOMS	.equ	0xf0110a04	; ATOM7 Channel 4 Control in SOMS mode Register
GTM_ATOM7_CH4_IRQ_EN	.equ	0xf0110a24	; ATOM7 Channel 4 Interrupt Enable Register
GTM_ATOM7_CH4_IRQ_FORCINT	.equ	0xf0110a28	; ATOM7 Channel 4 Software Interrupt Generation Register
GTM_ATOM7_CH4_IRQ_MODE	.equ	0xf0110a2c	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH4_IRQ_NOTIFY	.equ	0xf0110a20	; ATOM7 Channel 4 Interrupt Notification Register
GTM_ATOM7_CH4_RDADDR	.equ	0xf0110a00	; ATOM7 Channel 4 ARU Read Address Register
GTM_ATOM7_CH4_SR0	.equ	0xf0110a08	; ATOM7 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM7_CH4_SR1	.equ	0xf0110a0c	; ATOM7 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM7_CH4_STAT	.equ	0xf0110a1c	; ATOM7 Channel 4 Status Register
GTM_ATOM7_CH5_CM0	.equ	0xf0110a90	; ATOM7 Channel 5 CCU0 Compare Register
GTM_ATOM7_CH5_CM1	.equ	0xf0110a94	; ATOM7 Channel 5 CCU1 Compare Register
GTM_ATOM7_CH5_CN0	.equ	0xf0110a98	; ATOM7 Channel 5 CCU0 Counter Register
GTM_ATOM7_CH5_CTRL	.equ	0xf0110a84	; ATOM7 Channel 5 Control Register
GTM_ATOM7_CH5_CTRL_SOMC	.equ	0xf0110a84	; ATOM7 Channel 5 Control in SOMC mode Register
GTM_ATOM7_CH5_CTRL_SOMI	.equ	0xf0110a84	; ATOM7 Channel 5 Control in SOMI mode Register
GTM_ATOM7_CH5_CTRL_SOMP	.equ	0xf0110a84	; ATOM7 Channel 5 Control in SOMP mode Register
GTM_ATOM7_CH5_CTRL_SOMS	.equ	0xf0110a84	; ATOM7 Channel 5 Control in SOMS mode Register
GTM_ATOM7_CH5_IRQ_EN	.equ	0xf0110aa4	; ATOM7 Channel 5 Interrupt Enable Register
GTM_ATOM7_CH5_IRQ_FORCINT	.equ	0xf0110aa8	; ATOM7 Channel 5 Software Interrupt Generation Register
GTM_ATOM7_CH5_IRQ_MODE	.equ	0xf0110aac	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH5_IRQ_NOTIFY	.equ	0xf0110aa0	; ATOM7 Channel 5 Interrupt Notification Register
GTM_ATOM7_CH5_RDADDR	.equ	0xf0110a80	; ATOM7 Channel 5 ARU Read Address Register
GTM_ATOM7_CH5_SR0	.equ	0xf0110a88	; ATOM7 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM7_CH5_SR1	.equ	0xf0110a8c	; ATOM7 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM7_CH5_STAT	.equ	0xf0110a9c	; ATOM7 Channel 5 Status Register
GTM_ATOM7_CH6_CM0	.equ	0xf0110b10	; ATOM7 Channel 6 CCU0 Compare Register
GTM_ATOM7_CH6_CM1	.equ	0xf0110b14	; ATOM7 Channel 6 CCU1 Compare Register
GTM_ATOM7_CH6_CN0	.equ	0xf0110b18	; ATOM7 Channel 6 CCU0 Counter Register
GTM_ATOM7_CH6_CTRL	.equ	0xf0110b04	; ATOM7 Channel 6 Control Register
GTM_ATOM7_CH6_CTRL_SOMC	.equ	0xf0110b04	; ATOM7 Channel 6 Control in SOMC mode Register
GTM_ATOM7_CH6_CTRL_SOMI	.equ	0xf0110b04	; ATOM7 Channel 6 Control in SOMI mode Register
GTM_ATOM7_CH6_CTRL_SOMP	.equ	0xf0110b04	; ATOM7 Channel 6 Control in SOMP mode Register
GTM_ATOM7_CH6_CTRL_SOMS	.equ	0xf0110b04	; ATOM7 Channel 6 Control in SOMS mode Register
GTM_ATOM7_CH6_IRQ_EN	.equ	0xf0110b24	; ATOM7 Channel 6 Interrupt Enable Register
GTM_ATOM7_CH6_IRQ_FORCINT	.equ	0xf0110b28	; ATOM7 Channel 6 Software Interrupt Generation Register
GTM_ATOM7_CH6_IRQ_MODE	.equ	0xf0110b2c	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH6_IRQ_NOTIFY	.equ	0xf0110b20	; ATOM7 Channel 6 Interrupt Notification Register
GTM_ATOM7_CH6_RDADDR	.equ	0xf0110b00	; ATOM7 Channel 6 ARU Read Address Register
GTM_ATOM7_CH6_SR0	.equ	0xf0110b08	; ATOM7 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM7_CH6_SR1	.equ	0xf0110b0c	; ATOM7 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM7_CH6_STAT	.equ	0xf0110b1c	; ATOM7 Channel 6 Status Register
GTM_ATOM7_CH7_CM0	.equ	0xf0110b90	; ATOM7 Channel 7 CCU0 Compare Register
GTM_ATOM7_CH7_CM1	.equ	0xf0110b94	; ATOM7 Channel 7 CCU1 Compare Register
GTM_ATOM7_CH7_CN0	.equ	0xf0110b98	; ATOM7 Channel 7 CCU0 Counter Register
GTM_ATOM7_CH7_CTRL	.equ	0xf0110b84	; ATOM7 Channel 7 Control Register
GTM_ATOM7_CH7_CTRL_SOMC	.equ	0xf0110b84	; ATOM7 Channel 7 Control in SOMC mode Register
GTM_ATOM7_CH7_CTRL_SOMI	.equ	0xf0110b84	; ATOM7 Channel 7 Control in SOMI mode Register
GTM_ATOM7_CH7_CTRL_SOMP	.equ	0xf0110b84	; ATOM7 Channel 7 Control in SOMP mode Register
GTM_ATOM7_CH7_CTRL_SOMS	.equ	0xf0110b84	; ATOM7 Channel 7 Control in SOMS mode Register
GTM_ATOM7_CH7_IRQ_EN	.equ	0xf0110ba4	; ATOM7 Channel 7 Interrupt Enable Register
GTM_ATOM7_CH7_IRQ_FORCINT	.equ	0xf0110ba8	; ATOM7 Channel 7 Software Interrupt Generation Register
GTM_ATOM7_CH7_IRQ_MODE	.equ	0xf0110bac	; ATOM7 IRQ Mode Configuration Register
GTM_ATOM7_CH7_IRQ_NOTIFY	.equ	0xf0110ba0	; ATOM7 Channel 7 Interrupt Notification Register
GTM_ATOM7_CH7_RDADDR	.equ	0xf0110b80	; ATOM7 Channel 7 ARU Read Address Register
GTM_ATOM7_CH7_SR0	.equ	0xf0110b88	; ATOM7 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM7_CH7_SR1	.equ	0xf0110b8c	; ATOM7 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM7_CH7_STAT	.equ	0xf0110b9c	; ATOM7 Channel 7 Status Register
GTM_ATOM8_AGC_ACT_TB	.equ	0xf011104c	; TOM8 TGC0 Action Time Base Register
GTM_ATOM8_AGC_ENDIS_CTRL	.equ	0xf0111044	; ATOM8 AGC Enable/Disable Control Register
GTM_ATOM8_AGC_ENDIS_STAT	.equ	0xf0111048	; ATOM8 AGC Enable/Disable Status Register
GTM_ATOM8_AGC_FUPD_CTRL	.equ	0xf0111058	; ATOM8 AGC Force Update Control Register
GTM_ATOM8_AGC_GLB_CTRL	.equ	0xf0111040	; ATOM8 AGC Global control register
GTM_ATOM8_AGC_INT_TRIG	.equ	0xf011105c	; ATOM8 AGC Internal Trigger Control Register
GTM_ATOM8_AGC_OUTEN_CTRL	.equ	0xf0111050	; ATOM8 AGC Output Enable Control Register
GTM_ATOM8_AGC_OUTEN_STAT	.equ	0xf0111054	; ATOM8 AGC Output Enable Status Register
GTM_ATOM8_CH0_CM0	.equ	0xf0111010	; ATOM8 Channel 0 CCU0 Compare Register
GTM_ATOM8_CH0_CM1	.equ	0xf0111014	; ATOM8 Channel 0 CCU1 Compare Register
GTM_ATOM8_CH0_CN0	.equ	0xf0111018	; ATOM8 Channel 0 CCU0 Counter Register
GTM_ATOM8_CH0_CTRL	.equ	0xf0111004	; ATOM8 Channel 0 Control Register
GTM_ATOM8_CH0_CTRL_SOMC	.equ	0xf0111004	; ATOM8 Channel 0 Control in SOMC mode Register
GTM_ATOM8_CH0_CTRL_SOMI	.equ	0xf0111004	; ATOM8 Channel 0 Control in SOMI mode Register
GTM_ATOM8_CH0_CTRL_SOMP	.equ	0xf0111004	; ATOM8 Channel 0 Control in SOMP mode Register
GTM_ATOM8_CH0_CTRL_SOMS	.equ	0xf0111004	; ATOM8 Channel 0 Control in SOMS mode Register
GTM_ATOM8_CH0_IRQ_EN	.equ	0xf0111024	; ATOM8 Channel 0 Interrupt Enable Register
GTM_ATOM8_CH0_IRQ_FORCINT	.equ	0xf0111028	; ATOM8 Channel 0 Software Interrupt Generation Register
GTM_ATOM8_CH0_IRQ_MODE	.equ	0xf011102c	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH0_IRQ_NOTIFY	.equ	0xf0111020	; ATOM8 Channel 0 Interrupt Notification Register
GTM_ATOM8_CH0_RDADDR	.equ	0xf0111000	; ATOM8 Channel 0 ARU Read Address Register
GTM_ATOM8_CH0_SR0	.equ	0xf0111008	; ATOM8 Channel 0 CCU0 Compare Shadow Register
GTM_ATOM8_CH0_SR1	.equ	0xf011100c	; ATOM8 Channel 0 CCU1 Compare Shadow Register
GTM_ATOM8_CH0_STAT	.equ	0xf011101c	; ATOM8 Channel 0 Status Register
GTM_ATOM8_CH1_CM0	.equ	0xf0111090	; ATOM8 Channel 1 CCU0 Compare Register
GTM_ATOM8_CH1_CM1	.equ	0xf0111094	; ATOM8 Channel 1 CCU1 Compare Register
GTM_ATOM8_CH1_CN0	.equ	0xf0111098	; ATOM8 Channel 1 CCU0 Counter Register
GTM_ATOM8_CH1_CTRL	.equ	0xf0111084	; ATOM8 Channel 1 Control Register
GTM_ATOM8_CH1_CTRL_SOMC	.equ	0xf0111084	; ATOM8 Channel 1 Control in SOMC mode Register
GTM_ATOM8_CH1_CTRL_SOMI	.equ	0xf0111084	; ATOM8 Channel 1 Control in SOMI mode Register
GTM_ATOM8_CH1_CTRL_SOMP	.equ	0xf0111084	; ATOM8 Channel 1 Control in SOMP mode Register
GTM_ATOM8_CH1_CTRL_SOMS	.equ	0xf0111084	; ATOM8 Channel 1 Control in SOMS mode Register
GTM_ATOM8_CH1_IRQ_EN	.equ	0xf01110a4	; ATOM8 Channel 1 Interrupt Enable Register
GTM_ATOM8_CH1_IRQ_FORCINT	.equ	0xf01110a8	; ATOM8 Channel 1 Software Interrupt Generation Register
GTM_ATOM8_CH1_IRQ_MODE	.equ	0xf01110ac	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH1_IRQ_NOTIFY	.equ	0xf01110a0	; ATOM8 Channel 1 Interrupt Notification Register
GTM_ATOM8_CH1_RDADDR	.equ	0xf0111080	; ATOM8 Channel 1 ARU Read Address Register
GTM_ATOM8_CH1_SR0	.equ	0xf0111088	; ATOM8 Channel 1 CCU0 Compare Shadow Register
GTM_ATOM8_CH1_SR1	.equ	0xf011108c	; ATOM8 Channel 1 CCU1 Compare Shadow Register
GTM_ATOM8_CH1_STAT	.equ	0xf011109c	; ATOM8 Channel 1 Status Register
GTM_ATOM8_CH2_CM0	.equ	0xf0111110	; ATOM8 Channel 2 CCU0 Compare Register
GTM_ATOM8_CH2_CM1	.equ	0xf0111114	; ATOM8 Channel 2 CCU1 Compare Register
GTM_ATOM8_CH2_CN0	.equ	0xf0111118	; ATOM8 Channel 2 CCU0 Counter Register
GTM_ATOM8_CH2_CTRL	.equ	0xf0111104	; ATOM8 Channel 2 Control Register
GTM_ATOM8_CH2_CTRL_SOMC	.equ	0xf0111104	; ATOM8 Channel 2 Control in SOMC mode Register
GTM_ATOM8_CH2_CTRL_SOMI	.equ	0xf0111104	; ATOM8 Channel 2 Control in SOMI mode Register
GTM_ATOM8_CH2_CTRL_SOMP	.equ	0xf0111104	; ATOM8 Channel 2 Control in SOMP mode Register
GTM_ATOM8_CH2_CTRL_SOMS	.equ	0xf0111104	; ATOM8 Channel 2 Control in SOMS mode Register
GTM_ATOM8_CH2_IRQ_EN	.equ	0xf0111124	; ATOM8 Channel 2 Interrupt Enable Register
GTM_ATOM8_CH2_IRQ_FORCINT	.equ	0xf0111128	; ATOM8 Channel 2 Software Interrupt Generation Register
GTM_ATOM8_CH2_IRQ_MODE	.equ	0xf011112c	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH2_IRQ_NOTIFY	.equ	0xf0111120	; ATOM8 Channel 2 Interrupt Notification Register
GTM_ATOM8_CH2_RDADDR	.equ	0xf0111100	; ATOM8 Channel 2 ARU Read Address Register
GTM_ATOM8_CH2_SR0	.equ	0xf0111108	; ATOM8 Channel 2 CCU0 Compare Shadow Register
GTM_ATOM8_CH2_SR1	.equ	0xf011110c	; ATOM8 Channel 2 CCU1 Compare Shadow Register
GTM_ATOM8_CH2_STAT	.equ	0xf011111c	; ATOM8 Channel 2 Status Register
GTM_ATOM8_CH3_CM0	.equ	0xf0111190	; ATOM8 Channel 3 CCU0 Compare Register
GTM_ATOM8_CH3_CM1	.equ	0xf0111194	; ATOM8 Channel 3 CCU1 Compare Register
GTM_ATOM8_CH3_CN0	.equ	0xf0111198	; ATOM8 Channel 3 CCU0 Counter Register
GTM_ATOM8_CH3_CTRL	.equ	0xf0111184	; ATOM8 Channel 3 Control Register
GTM_ATOM8_CH3_CTRL_SOMC	.equ	0xf0111184	; ATOM8 Channel 3 Control in SOMC mode Register
GTM_ATOM8_CH3_CTRL_SOMI	.equ	0xf0111184	; ATOM8 Channel 3 Control in SOMI mode Register
GTM_ATOM8_CH3_CTRL_SOMP	.equ	0xf0111184	; ATOM8 Channel 3 Control in SOMP mode Register
GTM_ATOM8_CH3_CTRL_SOMS	.equ	0xf0111184	; ATOM8 Channel 3 Control in SOMS mode Register
GTM_ATOM8_CH3_IRQ_EN	.equ	0xf01111a4	; ATOM8 Channel 3 Interrupt Enable Register
GTM_ATOM8_CH3_IRQ_FORCINT	.equ	0xf01111a8	; ATOM8 Channel 3 Software Interrupt Generation Register
GTM_ATOM8_CH3_IRQ_MODE	.equ	0xf01111ac	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH3_IRQ_NOTIFY	.equ	0xf01111a0	; ATOM8 Channel 3 Interrupt Notification Register
GTM_ATOM8_CH3_RDADDR	.equ	0xf0111180	; ATOM8 Channel 3 ARU Read Address Register
GTM_ATOM8_CH3_SR0	.equ	0xf0111188	; ATOM8 Channel 3 CCU0 Compare Shadow Register
GTM_ATOM8_CH3_SR1	.equ	0xf011118c	; ATOM8 Channel 3 CCU1 Compare Shadow Register
GTM_ATOM8_CH3_STAT	.equ	0xf011119c	; ATOM8 Channel 3 Status Register
GTM_ATOM8_CH4_CM0	.equ	0xf0111210	; ATOM8 Channel 4 CCU0 Compare Register
GTM_ATOM8_CH4_CM1	.equ	0xf0111214	; ATOM8 Channel 4 CCU1 Compare Register
GTM_ATOM8_CH4_CN0	.equ	0xf0111218	; ATOM8 Channel 4 CCU0 Counter Register
GTM_ATOM8_CH4_CTRL	.equ	0xf0111204	; ATOM8 Channel 4 Control Register
GTM_ATOM8_CH4_CTRL_SOMC	.equ	0xf0111204	; ATOM8 Channel 4 Control in SOMC mode Register
GTM_ATOM8_CH4_CTRL_SOMI	.equ	0xf0111204	; ATOM8 Channel 4 Control in SOMI mode Register
GTM_ATOM8_CH4_CTRL_SOMP	.equ	0xf0111204	; ATOM8 Channel 4 Control in SOMP mode Register
GTM_ATOM8_CH4_CTRL_SOMS	.equ	0xf0111204	; ATOM8 Channel 4 Control in SOMS mode Register
GTM_ATOM8_CH4_IRQ_EN	.equ	0xf0111224	; ATOM8 Channel 4 Interrupt Enable Register
GTM_ATOM8_CH4_IRQ_FORCINT	.equ	0xf0111228	; ATOM8 Channel 4 Software Interrupt Generation Register
GTM_ATOM8_CH4_IRQ_MODE	.equ	0xf011122c	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH4_IRQ_NOTIFY	.equ	0xf0111220	; ATOM8 Channel 4 Interrupt Notification Register
GTM_ATOM8_CH4_RDADDR	.equ	0xf0111200	; ATOM8 Channel 4 ARU Read Address Register
GTM_ATOM8_CH4_SR0	.equ	0xf0111208	; ATOM8 Channel 4 CCU0 Compare Shadow Register
GTM_ATOM8_CH4_SR1	.equ	0xf011120c	; ATOM8 Channel 4 CCU1 Compare Shadow Register
GTM_ATOM8_CH4_STAT	.equ	0xf011121c	; ATOM8 Channel 4 Status Register
GTM_ATOM8_CH5_CM0	.equ	0xf0111290	; ATOM8 Channel 5 CCU0 Compare Register
GTM_ATOM8_CH5_CM1	.equ	0xf0111294	; ATOM8 Channel 5 CCU1 Compare Register
GTM_ATOM8_CH5_CN0	.equ	0xf0111298	; ATOM8 Channel 5 CCU0 Counter Register
GTM_ATOM8_CH5_CTRL	.equ	0xf0111284	; ATOM8 Channel 5 Control Register
GTM_ATOM8_CH5_CTRL_SOMC	.equ	0xf0111284	; ATOM8 Channel 5 Control in SOMC mode Register
GTM_ATOM8_CH5_CTRL_SOMI	.equ	0xf0111284	; ATOM8 Channel 5 Control in SOMI mode Register
GTM_ATOM8_CH5_CTRL_SOMP	.equ	0xf0111284	; ATOM8 Channel 5 Control in SOMP mode Register
GTM_ATOM8_CH5_CTRL_SOMS	.equ	0xf0111284	; ATOM8 Channel 5 Control in SOMS mode Register
GTM_ATOM8_CH5_IRQ_EN	.equ	0xf01112a4	; ATOM8 Channel 5 Interrupt Enable Register
GTM_ATOM8_CH5_IRQ_FORCINT	.equ	0xf01112a8	; ATOM8 Channel 5 Software Interrupt Generation Register
GTM_ATOM8_CH5_IRQ_MODE	.equ	0xf01112ac	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH5_IRQ_NOTIFY	.equ	0xf01112a0	; ATOM8 Channel 5 Interrupt Notification Register
GTM_ATOM8_CH5_RDADDR	.equ	0xf0111280	; ATOM8 Channel 5 ARU Read Address Register
GTM_ATOM8_CH5_SR0	.equ	0xf0111288	; ATOM8 Channel 5 CCU0 Compare Shadow Register
GTM_ATOM8_CH5_SR1	.equ	0xf011128c	; ATOM8 Channel 5 CCU1 Compare Shadow Register
GTM_ATOM8_CH5_STAT	.equ	0xf011129c	; ATOM8 Channel 5 Status Register
GTM_ATOM8_CH6_CM0	.equ	0xf0111310	; ATOM8 Channel 6 CCU0 Compare Register
GTM_ATOM8_CH6_CM1	.equ	0xf0111314	; ATOM8 Channel 6 CCU1 Compare Register
GTM_ATOM8_CH6_CN0	.equ	0xf0111318	; ATOM8 Channel 6 CCU0 Counter Register
GTM_ATOM8_CH6_CTRL	.equ	0xf0111304	; ATOM8 Channel 6 Control Register
GTM_ATOM8_CH6_CTRL_SOMC	.equ	0xf0111304	; ATOM8 Channel 6 Control in SOMC mode Register
GTM_ATOM8_CH6_CTRL_SOMI	.equ	0xf0111304	; ATOM8 Channel 6 Control in SOMI mode Register
GTM_ATOM8_CH6_CTRL_SOMP	.equ	0xf0111304	; ATOM8 Channel 6 Control in SOMP mode Register
GTM_ATOM8_CH6_CTRL_SOMS	.equ	0xf0111304	; ATOM8 Channel 6 Control in SOMS mode Register
GTM_ATOM8_CH6_IRQ_EN	.equ	0xf0111324	; ATOM8 Channel 6 Interrupt Enable Register
GTM_ATOM8_CH6_IRQ_FORCINT	.equ	0xf0111328	; ATOM8 Channel 6 Software Interrupt Generation Register
GTM_ATOM8_CH6_IRQ_MODE	.equ	0xf011132c	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH6_IRQ_NOTIFY	.equ	0xf0111320	; ATOM8 Channel 6 Interrupt Notification Register
GTM_ATOM8_CH6_RDADDR	.equ	0xf0111300	; ATOM8 Channel 6 ARU Read Address Register
GTM_ATOM8_CH6_SR0	.equ	0xf0111308	; ATOM8 Channel 6 CCU0 Compare Shadow Register
GTM_ATOM8_CH6_SR1	.equ	0xf011130c	; ATOM8 Channel 6 CCU1 Compare Shadow Register
GTM_ATOM8_CH6_STAT	.equ	0xf011131c	; ATOM8 Channel 6 Status Register
GTM_ATOM8_CH7_CM0	.equ	0xf0111390	; ATOM8 Channel 7 CCU0 Compare Register
GTM_ATOM8_CH7_CM1	.equ	0xf0111394	; ATOM8 Channel 7 CCU1 Compare Register
GTM_ATOM8_CH7_CN0	.equ	0xf0111398	; ATOM8 Channel 7 CCU0 Counter Register
GTM_ATOM8_CH7_CTRL	.equ	0xf0111384	; ATOM8 Channel 7 Control Register
GTM_ATOM8_CH7_CTRL_SOMC	.equ	0xf0111384	; ATOM8 Channel 7 Control in SOMC mode Register
GTM_ATOM8_CH7_CTRL_SOMI	.equ	0xf0111384	; ATOM8 Channel 7 Control in SOMI mode Register
GTM_ATOM8_CH7_CTRL_SOMP	.equ	0xf0111384	; ATOM8 Channel 7 Control in SOMP mode Register
GTM_ATOM8_CH7_CTRL_SOMS	.equ	0xf0111384	; ATOM8 Channel 7 Control in SOMS mode Register
GTM_ATOM8_CH7_IRQ_EN	.equ	0xf01113a4	; ATOM8 Channel 7 Interrupt Enable Register
GTM_ATOM8_CH7_IRQ_FORCINT	.equ	0xf01113a8	; ATOM8 Channel 7 Software Interrupt Generation Register
GTM_ATOM8_CH7_IRQ_MODE	.equ	0xf01113ac	; ATOM8 IRQ Mode Configuration Register
GTM_ATOM8_CH7_IRQ_NOTIFY	.equ	0xf01113a0	; ATOM8 Channel 7 Interrupt Notification Register
GTM_ATOM8_CH7_RDADDR	.equ	0xf0111380	; ATOM8 Channel 7 ARU Read Address Register
GTM_ATOM8_CH7_SR0	.equ	0xf0111388	; ATOM8 Channel 7 CCU0 Compare Shadow Register
GTM_ATOM8_CH7_SR1	.equ	0xf011138c	; ATOM8 Channel 7 CCU1 Compare Shadow Register
GTM_ATOM8_CH7_STAT	.equ	0xf011139c	; ATOM8 Channel 7 Status Register
GTM_BRC_EIRQ_EN	.equ	0xf0100474	; BRC Error Interrupt Enable Register
GTM_BRC_IRQ_EN 	.equ	0xf0100464	; BRC Interrupt Enable Register
GTM_BRC_IRQ_FORCINT	.equ	0xf0100468	; BRC_DEST_ERR Forcing Interrupt Register
GTM_BRC_IRQ_MODE	.equ	0xf010046c	; BRC IRQ Mode Configuration Register
GTM_BRC_IRQ_NOTIFY	.equ	0xf0100460	; BRC Interrupt Notification Register
GTM_BRC_RST    	.equ	0xf0100470	; BRC Software Reset Register
GTM_BRC_SRC0_ADDR	.equ	0xf0100400	; Read Address For Input Channel 0
GTM_BRC_SRC0_DEST	.equ	0xf0100404	; Destination Channels For Input Channel 0
GTM_BRC_SRC10_ADDR	.equ	0xf0100450	; Read Address For Input Channel 10
GTM_BRC_SRC10_DEST	.equ	0xf0100454	; Destination Channels For Input Channel 10
GTM_BRC_SRC11_ADDR	.equ	0xf0100458	; Read Address For Input Channel 11
GTM_BRC_SRC11_DEST	.equ	0xf010045c	; Destination Channels For Input Channel 11
GTM_BRC_SRC1_ADDR	.equ	0xf0100408	; Read Address For Input Channel 1
GTM_BRC_SRC1_DEST	.equ	0xf010040c	; Destination Channels For Input Channel 1
GTM_BRC_SRC2_ADDR	.equ	0xf0100410	; Read Address For Input Channel 2
GTM_BRC_SRC2_DEST	.equ	0xf0100414	; Destination Channels For Input Channel 2
GTM_BRC_SRC3_ADDR	.equ	0xf0100418	; Read Address For Input Channel 3
GTM_BRC_SRC3_DEST	.equ	0xf010041c	; Destination Channels For Input Channel 3
GTM_BRC_SRC4_ADDR	.equ	0xf0100420	; Read Address For Input Channel 4
GTM_BRC_SRC4_DEST	.equ	0xf0100424	; Destination Channels For Input Channel 4
GTM_BRC_SRC5_ADDR	.equ	0xf0100428	; Read Address For Input Channel 5
GTM_BRC_SRC5_DEST	.equ	0xf010042c	; Destination Channels For Input Channel 5
GTM_BRC_SRC6_ADDR	.equ	0xf0100430	; Read Address For Input Channel 6
GTM_BRC_SRC6_DEST	.equ	0xf0100434	; Destination Channels For Input Channel 6
GTM_BRC_SRC7_ADDR	.equ	0xf0100438	; Read Address For Input Channel 7
GTM_BRC_SRC7_DEST	.equ	0xf010043c	; Destination Channels For Input Channel 7
GTM_BRC_SRC8_ADDR	.equ	0xf0100440	; Read Address For Input Channel 8
GTM_BRC_SRC8_DEST	.equ	0xf0100444	; Destination Channels For Input Channel 8
GTM_BRC_SRC9_ADDR	.equ	0xf0100448	; Read Address For Input Channel 9
GTM_BRC_SRC9_DEST	.equ	0xf010044c	; Destination Channels For Input Channel 9
GTM_BRIDGE_MODE	.equ	0xf0100030	; GTM to SPB BRIDGE MODE
GTM_BRIDGE_PTR1	.equ	0xf0100034	; GTM to SPB BRIDGE PTR1
GTM_BRIDGE_PTR2	.equ	0xf0100038	; GTM to SPB BRIDGE PTR2
GTM_CANOUTSEL  	.equ	0xf019fda0	; CAN Output Select Register
GTM_CLC        	.equ	0xf019fd00	; Clock Control Register
GTM_CMP_EIRQ_EN	.equ	0xf0100214	; CMP Error Interrupt Enable Register
GTM_CMP_EN     	.equ	0xf0100200	; CMP Comparator Enable Register
GTM_CMP_IRQ_EN 	.equ	0xf0100208	; CMP Interrupt Enable Register
GTM_CMP_IRQ_FORCINT	.equ	0xf010020c	; CMP Interrupt Force Register
GTM_CMP_IRQ_MODE	.equ	0xf0100210	; CMP IRQ Mode Configuration Register
GTM_CMP_IRQ_NOTIFY	.equ	0xf0100204	; CMP Event Notification Register
GTM_CMU_CLK_0_CTRL	.equ	0xf010030c	; CMU Control For Clock Source 0 Register
GTM_CMU_CLK_1_CTRL	.equ	0xf0100310	; CMU Control For Clock Source 1 Register
GTM_CMU_CLK_2_CTRL	.equ	0xf0100314	; CMU Control For Clock Source 2 Register
GTM_CMU_CLK_3_CTRL	.equ	0xf0100318	; CMU Control For Clock Source 3 Register
GTM_CMU_CLK_4_CTRL	.equ	0xf010031c	; CMU Control For Clock Source 4 Register
GTM_CMU_CLK_5_CTRL	.equ	0xf0100320	; CMU Control For Clock Source 5 Register
GTM_CMU_CLK_6_CTRL	.equ	0xf0100324	; CMU Control For Clock Source 6 Register
GTM_CMU_CLK_7_CTRL	.equ	0xf0100328	; CMU Control For Clock Source 7 Register
GTM_CMU_CLK_EN 	.equ	0xf0100300	; CMU Clock Enable Register
GTM_CMU_ECLK_0_DEN	.equ	0xf0100330	; CMU External Clock 0 Control Denominator Register
GTM_CMU_ECLK_0_NUM	.equ	0xf010032c	; CMU External Clock 0 Control Numerator Register
GTM_CMU_ECLK_1_DEN	.equ	0xf0100338	; CMU External Clock 1 Control Denominator Register
GTM_CMU_ECLK_1_NUM	.equ	0xf0100334	; CMU External Clock 1 Control Numerator Register
GTM_CMU_ECLK_2_DEN	.equ	0xf0100340	; CMU External Clock 2 Control Denominator Register
GTM_CMU_ECLK_2_NUM	.equ	0xf010033c	; CMU External Clock 2 Control Numerator Register
GTM_CMU_FXCLK_CTRL	.equ	0xf0100344	; CMU FXCLK Control Register
GTM_CMU_GCLK_DEN	.equ	0xf0100308	; CMU Global Clock Control Denominator Register
GTM_CMU_GCLK_NUM	.equ	0xf0100304	; CMU Global Clock Control Numerator Register
GTM_CTRL       	.equ	0xf0100008	; GTM Global Control Register
GTM_DATAIN00   	.equ	0xf019fe94	; Data I0put 0 n Register
GTM_DATAIN01   	.equ	0xf019fe98	; Data I1put 0 n Register
GTM_DATAIN02   	.equ	0xf019fe9c	; Data I2put 0 n Register
GTM_DATAIN03   	.equ	0xf019fea0	; Data I3put 0 n Register
GTM_DATAIN04   	.equ	0xf019fea4	; Data I4put 0 n Register
GTM_DATAIN05   	.equ	0xf019fea8	; Data I5put 0 n Register
GTM_DATAIN10   	.equ	0xf019fed4	; Data I0put n Register
GTM_DATAIN11   	.equ	0xf019fed8	; Data I1put n Register
GTM_DATAIN12   	.equ	0xf019fedc	; Data I2put n Register
GTM_DATAIN13   	.equ	0xf019fee0	; Data I3put n Register
GTM_DATAIN14   	.equ	0xf019fee4	; Data I4put n Register
GTM_DATAIN15   	.equ	0xf019fee8	; Data I5put n Register
GTM_DPLL_ACB0  	.equ	0xf0128f00	; DPLL Act0on Control i Register
GTM_DPLL_ACB1  	.equ	0xf0128f04	; DPLL Act1on Control i Register
GTM_DPLL_ACB2  	.equ	0xf0128f08	; DPLL Act2on Control i Register
GTM_DPLL_ACB3  	.equ	0xf0128f0c	; DPLL Act3on Control i Register
GTM_DPLL_ACB4  	.equ	0xf0128f10	; DPLL Act4on Control i Register
GTM_DPLL_ACB5  	.equ	0xf0128f14	; DPLL Act5on Control i Register
GTM_DPLL_ACB6  	.equ	0xf0128f18	; DPLL Act6on Control i Register
GTM_DPLL_ACB7  	.equ	0xf0128f1c	; DPLL Act7on Control i Register
GTM_DPLL_ACT_STA	.equ	0xf0128018	; DPLL ACTION Status Register With Shadow Register
GTM_DPLL_ADD_IN_CAL1	.equ	0xf0128438	; DPLL Calculated ADD_IN Value for SUB_INC1 Generation
GTM_DPLL_ADD_IN_CAL2	.equ	0xf012843c	; DPLL Calculated ADD_IN Value for SUB_INC2 Generation
GTM_DPLL_ADD_IN_LD1	.equ	0xf01280c8	; DPLL Direct Load Input Value for SUB_INC1
GTM_DPLL_ADD_IN_LD2	.equ	0xf01280cc	; DPLL Direct Load Input Value for SUB_INC1
GTM_DPLL_ADT_S0	.equ	0xf0128800	; DPLL Adapt Values for All STATE 0 Increments
GTM_DPLL_ADT_S1	.equ	0xf0128804	; DPLL Adapt Values for All STATE 1 Increments
GTM_DPLL_ADT_S10	.equ	0xf0128828	; DPLL Adapt Values for All STATE 10 Increments
GTM_DPLL_ADT_S11	.equ	0xf012882c	; DPLL Adapt Values for All STATE 11 Increments
GTM_DPLL_ADT_S12	.equ	0xf0128830	; DPLL Adapt Values for All STATE 12 Increments
GTM_DPLL_ADT_S13	.equ	0xf0128834	; DPLL Adapt Values for All STATE 13 Increments
GTM_DPLL_ADT_S14	.equ	0xf0128838	; DPLL Adapt Values for All STATE 14 Increments
GTM_DPLL_ADT_S15	.equ	0xf012883c	; DPLL Adapt Values for All STATE 15 Increments
GTM_DPLL_ADT_S16	.equ	0xf0128840	; DPLL Adapt Values for All STATE 16 Increments
GTM_DPLL_ADT_S17	.equ	0xf0128844	; DPLL Adapt Values for All STATE 17 Increments
GTM_DPLL_ADT_S18	.equ	0xf0128848	; DPLL Adapt Values for All STATE 18 Increments
GTM_DPLL_ADT_S19	.equ	0xf012884c	; DPLL Adapt Values for All STATE 19 Increments
GTM_DPLL_ADT_S2	.equ	0xf0128808	; DPLL Adapt Values for All STATE 2 Increments
GTM_DPLL_ADT_S20	.equ	0xf0128850	; DPLL Adapt Values for All STATE 20 Increments
GTM_DPLL_ADT_S21	.equ	0xf0128854	; DPLL Adapt Values for All STATE 21 Increments
GTM_DPLL_ADT_S22	.equ	0xf0128858	; DPLL Adapt Values for All STATE 22 Increments
GTM_DPLL_ADT_S23	.equ	0xf012885c	; DPLL Adapt Values for All STATE 23 Increments
GTM_DPLL_ADT_S24	.equ	0xf0128860	; DPLL Adapt Values for All STATE 24 Increments
GTM_DPLL_ADT_S25	.equ	0xf0128864	; DPLL Adapt Values for All STATE 25 Increments
GTM_DPLL_ADT_S26	.equ	0xf0128868	; DPLL Adapt Values for All STATE 26 Increments
GTM_DPLL_ADT_S27	.equ	0xf012886c	; DPLL Adapt Values for All STATE 27 Increments
GTM_DPLL_ADT_S28	.equ	0xf0128870	; DPLL Adapt Values for All STATE 28 Increments
GTM_DPLL_ADT_S29	.equ	0xf0128874	; DPLL Adapt Values for All STATE 29 Increments
GTM_DPLL_ADT_S3	.equ	0xf012880c	; DPLL Adapt Values for All STATE 3 Increments
GTM_DPLL_ADT_S30	.equ	0xf0128878	; DPLL Adapt Values for All STATE 30 Increments
GTM_DPLL_ADT_S31	.equ	0xf012887c	; DPLL Adapt Values for All STATE 31 Increments
GTM_DPLL_ADT_S32	.equ	0xf0128880	; DPLL Adapt Values for All STATE 32 Increments
GTM_DPLL_ADT_S33	.equ	0xf0128884	; DPLL Adapt Values for All STATE 33 Increments
GTM_DPLL_ADT_S34	.equ	0xf0128888	; DPLL Adapt Values for All STATE 34 Increments
GTM_DPLL_ADT_S35	.equ	0xf012888c	; DPLL Adapt Values for All STATE 35 Increments
GTM_DPLL_ADT_S36	.equ	0xf0128890	; DPLL Adapt Values for All STATE 36 Increments
GTM_DPLL_ADT_S37	.equ	0xf0128894	; DPLL Adapt Values for All STATE 37 Increments
GTM_DPLL_ADT_S38	.equ	0xf0128898	; DPLL Adapt Values for All STATE 38 Increments
GTM_DPLL_ADT_S39	.equ	0xf012889c	; DPLL Adapt Values for All STATE 39 Increments
GTM_DPLL_ADT_S4	.equ	0xf0128810	; DPLL Adapt Values for All STATE 4 Increments
GTM_DPLL_ADT_S40	.equ	0xf01288a0	; DPLL Adapt Values for All STATE 40 Increments
GTM_DPLL_ADT_S41	.equ	0xf01288a4	; DPLL Adapt Values for All STATE 41 Increments
GTM_DPLL_ADT_S42	.equ	0xf01288a8	; DPLL Adapt Values for All STATE 42 Increments
GTM_DPLL_ADT_S43	.equ	0xf01288ac	; DPLL Adapt Values for All STATE 43 Increments
GTM_DPLL_ADT_S44	.equ	0xf01288b0	; DPLL Adapt Values for All STATE 44 Increments
GTM_DPLL_ADT_S45	.equ	0xf01288b4	; DPLL Adapt Values for All STATE 45 Increments
GTM_DPLL_ADT_S46	.equ	0xf01288b8	; DPLL Adapt Values for All STATE 46 Increments
GTM_DPLL_ADT_S47	.equ	0xf01288bc	; DPLL Adapt Values for All STATE 47 Increments
GTM_DPLL_ADT_S48	.equ	0xf01288c0	; DPLL Adapt Values for All STATE 48 Increments
GTM_DPLL_ADT_S49	.equ	0xf01288c4	; DPLL Adapt Values for All STATE 49 Increments
GTM_DPLL_ADT_S5	.equ	0xf0128814	; DPLL Adapt Values for All STATE 5 Increments
GTM_DPLL_ADT_S50	.equ	0xf01288c8	; DPLL Adapt Values for All STATE 50 Increments
GTM_DPLL_ADT_S51	.equ	0xf01288cc	; DPLL Adapt Values for All STATE 51 Increments
GTM_DPLL_ADT_S52	.equ	0xf01288d0	; DPLL Adapt Values for All STATE 52 Increments
GTM_DPLL_ADT_S53	.equ	0xf01288d4	; DPLL Adapt Values for All STATE 53 Increments
GTM_DPLL_ADT_S54	.equ	0xf01288d8	; DPLL Adapt Values for All STATE 54 Increments
GTM_DPLL_ADT_S55	.equ	0xf01288dc	; DPLL Adapt Values for All STATE 55 Increments
GTM_DPLL_ADT_S56	.equ	0xf01288e0	; DPLL Adapt Values for All STATE 56 Increments
GTM_DPLL_ADT_S57	.equ	0xf01288e4	; DPLL Adapt Values for All STATE 57 Increments
GTM_DPLL_ADT_S58	.equ	0xf01288e8	; DPLL Adapt Values for All STATE 58 Increments
GTM_DPLL_ADT_S59	.equ	0xf01288ec	; DPLL Adapt Values for All STATE 59 Increments
GTM_DPLL_ADT_S6	.equ	0xf0128818	; DPLL Adapt Values for All STATE 6 Increments
GTM_DPLL_ADT_S60	.equ	0xf01288f0	; DPLL Adapt Values for All STATE 60 Increments
GTM_DPLL_ADT_S61	.equ	0xf01288f4	; DPLL Adapt Values for All STATE 61 Increments
GTM_DPLL_ADT_S62	.equ	0xf01288f8	; DPLL Adapt Values for All STATE 62 Increments
GTM_DPLL_ADT_S63	.equ	0xf01288fc	; DPLL Adapt Values for All STATE 63 Increments
GTM_DPLL_ADT_S7	.equ	0xf012881c	; DPLL Adapt Values for All STATE 7 Increments
GTM_DPLL_ADT_S8	.equ	0xf0128820	; DPLL Adapt Values for All STATE 8 Increments
GTM_DPLL_ADT_S9	.equ	0xf0128824	; DPLL Adapt Values for All STATE 9 Increments
GTM_DPLL_AOSV_2	.equ	0xf0128020	; DPLL Address Offset Register For APT In RAM Region 2
GTM_DPLL_APS   	.equ	0xf0128028	; DPLL Actual RAM Pointer to RAM Regions 1C1, 1C2 and 1C4
GTM_DPLL_APS_1C3	.equ	0xf0128030	; DPLL Actual RAM Pointer to RAM Region 1C3
GTM_DPLL_APS_SYNC	.equ	0xf01280bc	; DPLL Old RAM Pointer and Offset Value for STATE
GTM_DPLL_APT   	.equ	0xf0128024	; DPLL Actual RAM Pointer to RAM Regions 2A, B and D
GTM_DPLL_APT_2C	.equ	0xf012802c	; DPLL Actual RAM Pointer to RAM Region 2C
GTM_DPLL_APT_SYNC	.equ	0xf01280b8	; DPLL Old RAM Pointer and Offset Value for TRIGGER
GTM_DPLL_CDT_SX	.equ	0xf0128494	; DPLL Prediction of the actual STATE Increment
GTM_DPLL_CDT_SX_NOM	.equ	0xf012849c	; DPLL Prediction of the nominal STATE increment duration
GTM_DPLL_CDT_TX	.equ	0xf0128490	; DPLL Prediction of the actual TRIGGER Increment
GTM_DPLL_CDT_TX_NOM	.equ	0xf0128498	; DPLL Prediction of the nominal TRIGGER Increment duration
GTM_DPLL_CNT_NUM1	.equ	0xf01285c8	; DPLL Number of Sub-Pulses of SUB_INC1 in Continuous Mode
GTM_DPLL_CNT_NUM2	.equ	0xf01285cc	; DPLL Number of Sub-Pulses of SUB_INC2 in Continuous Mode
GTM_DPLL_CRTL_1_SHADOW_STATE	.equ	0xf01281ec	; DPLL Control 1 Shadow STATE Register
GTM_DPLL_CTRL_0	.equ	0xf0128000	; DPLL Control Register 0
GTM_DPLL_CTRL_0_SHADOW_STATE	.equ	0xf01281e4	; DPLL Control 0 Shadow STATE Register
GTM_DPLL_CTRL_0_SHADOW_TRIGGER	.equ	0xf01281e0	; DPLL Control0 Shadow Trigger Register
GTM_DPLL_CTRL_1	.equ	0xf0128004	; DPLL Control Register 1
GTM_DPLL_CTRL_1_SHADOW_TRIGGER	.equ	0xf01281e8	; DPLL Control 1 Shadow TRIGGER Register
GTM_DPLL_CTRL_2	.equ	0xf0128008	; DPLL Control Register 2
GTM_DPLL_CTRL_3	.equ	0xf012800c	; DPLL Control Register 3
GTM_DPLL_CTRL_4	.equ	0xf0128010	; DPLL Control Register 4
GTM_DPLL_CTRL_5	.equ	0xf0128014	; DPLL Control Register 5
GTM_DPLL_DLA0  	.equ	0xf0128280	; DPLL ACTION_0 Time To React Before PSAi Register
GTM_DPLL_DLA1  	.equ	0xf0128284	; DPLL ACTION_1 Time To React Before PSAi Register
GTM_DPLL_DLA10 	.equ	0xf01282a8	; DPLL ACTION_10 Time To React Before PSAi Register
GTM_DPLL_DLA11 	.equ	0xf01282ac	; DPLL ACTION_11 Time To React Before PSAi Register
GTM_DPLL_DLA12 	.equ	0xf01282b0	; DPLL ACTION_12 Time To React Before PSAi Register
GTM_DPLL_DLA13 	.equ	0xf01282b4	; DPLL ACTION_13 Time To React Before PSAi Register
GTM_DPLL_DLA14 	.equ	0xf01282b8	; DPLL ACTION_14 Time To React Before PSAi Register
GTM_DPLL_DLA15 	.equ	0xf01282bc	; DPLL ACTION_15 Time To React Before PSAi Register
GTM_DPLL_DLA16 	.equ	0xf01282c0	; DPLL ACTION_16 Time To React Before PSAi Register
GTM_DPLL_DLA17 	.equ	0xf01282c4	; DPLL ACTION_17 Time To React Before PSAi Register
GTM_DPLL_DLA18 	.equ	0xf01282c8	; DPLL ACTION_18 Time To React Before PSAi Register
GTM_DPLL_DLA19 	.equ	0xf01282cc	; DPLL ACTION_19 Time To React Before PSAi Register
GTM_DPLL_DLA2  	.equ	0xf0128288	; DPLL ACTION_2 Time To React Before PSAi Register
GTM_DPLL_DLA20 	.equ	0xf01282d0	; DPLL ACTION_20 Time To React Before PSAi Register
GTM_DPLL_DLA21 	.equ	0xf01282d4	; DPLL ACTION_21 Time To React Before PSAi Register
GTM_DPLL_DLA22 	.equ	0xf01282d8	; DPLL ACTION_22 Time To React Before PSAi Register
GTM_DPLL_DLA23 	.equ	0xf01282dc	; DPLL ACTION_23 Time To React Before PSAi Register
GTM_DPLL_DLA24 	.equ	0xf01282e0	; DPLL ACTION_24 Time To React Before PSAi Register
GTM_DPLL_DLA25 	.equ	0xf01282e4	; DPLL ACTION_25 Time To React Before PSAi Register
GTM_DPLL_DLA26 	.equ	0xf01282e8	; DPLL ACTION_26 Time To React Before PSAi Register
GTM_DPLL_DLA27 	.equ	0xf01282ec	; DPLL ACTION_27 Time To React Before PSAi Register
GTM_DPLL_DLA28 	.equ	0xf01282f0	; DPLL ACTION_28 Time To React Before PSAi Register
GTM_DPLL_DLA29 	.equ	0xf01282f4	; DPLL ACTION_29 Time To React Before PSAi Register
GTM_DPLL_DLA3  	.equ	0xf012828c	; DPLL ACTION_3 Time To React Before PSAi Register
GTM_DPLL_DLA30 	.equ	0xf01282f8	; DPLL ACTION_30 Time To React Before PSAi Register
GTM_DPLL_DLA31 	.equ	0xf01282fc	; DPLL ACTION_31 Time To React Before PSAi Register
GTM_DPLL_DLA4  	.equ	0xf0128290	; DPLL ACTION_4 Time To React Before PSAi Register
GTM_DPLL_DLA5  	.equ	0xf0128294	; DPLL ACTION_5 Time To React Before PSAi Register
GTM_DPLL_DLA6  	.equ	0xf0128298	; DPLL ACTION_6 Time To React Before PSAi Register
GTM_DPLL_DLA7  	.equ	0xf012829c	; DPLL ACTION_7 Time To React Before PSAi Register
GTM_DPLL_DLA8  	.equ	0xf01282a0	; DPLL ACTION_8 Time To React Before PSAi Register
GTM_DPLL_DLA9  	.equ	0xf01282a4	; DPLL ACTION_9 Time To React Before PSAi Register
GTM_DPLL_DTA0  	.equ	0xf0128380	; DPLL Calculated Relat0ve Time To ACTION_i Register
GTM_DPLL_DTA1  	.equ	0xf0128384	; DPLL Calculated Relat1ve Time To ACTION_i Register
GTM_DPLL_DTA10 	.equ	0xf01283a8	; DPLL Calculated Relat10ve Time To ACTION_i Register
GTM_DPLL_DTA11 	.equ	0xf01283ac	; DPLL Calculated Relat11ve Time To ACTION_i Register
GTM_DPLL_DTA12 	.equ	0xf01283b0	; DPLL Calculated Relat12ve Time To ACTION_i Register
GTM_DPLL_DTA13 	.equ	0xf01283b4	; DPLL Calculated Relat13ve Time To ACTION_i Register
GTM_DPLL_DTA14 	.equ	0xf01283b8	; DPLL Calculated Relat14ve Time To ACTION_i Register
GTM_DPLL_DTA15 	.equ	0xf01283bc	; DPLL Calculated Relat15ve Time To ACTION_i Register
GTM_DPLL_DTA16 	.equ	0xf01283c0	; DPLL Calculated Relat16ve Time To ACTION_i Register
GTM_DPLL_DTA17 	.equ	0xf01283c4	; DPLL Calculated Relat17ve Time To ACTION_i Register
GTM_DPLL_DTA18 	.equ	0xf01283c8	; DPLL Calculated Relat18ve Time To ACTION_i Register
GTM_DPLL_DTA19 	.equ	0xf01283cc	; DPLL Calculated Relat19ve Time To ACTION_i Register
GTM_DPLL_DTA2  	.equ	0xf0128388	; DPLL Calculated Relat2ve Time To ACTION_i Register
GTM_DPLL_DTA20 	.equ	0xf01283d0	; DPLL Calculated Relat20ve Time To ACTION_i Register
GTM_DPLL_DTA21 	.equ	0xf01283d4	; DPLL Calculated Relat21ve Time To ACTION_i Register
GTM_DPLL_DTA22 	.equ	0xf01283d8	; DPLL Calculated Relat22ve Time To ACTION_i Register
GTM_DPLL_DTA23 	.equ	0xf01283dc	; DPLL Calculated Relat23ve Time To ACTION_i Register
GTM_DPLL_DTA24 	.equ	0xf01283e0	; DPLL Calculated Relat24ve Time To ACTION_i Register
GTM_DPLL_DTA25 	.equ	0xf01283e4	; DPLL Calculated Relat25ve Time To ACTION_i Register
GTM_DPLL_DTA26 	.equ	0xf01283e8	; DPLL Calculated Relat26ve Time To ACTION_i Register
GTM_DPLL_DTA27 	.equ	0xf01283ec	; DPLL Calculated Relat27ve Time To ACTION_i Register
GTM_DPLL_DTA28 	.equ	0xf01283f0	; DPLL Calculated Relat28ve Time To ACTION_i Register
GTM_DPLL_DTA29 	.equ	0xf01283f4	; DPLL Calculated Relat29ve Time To ACTION_i Register
GTM_DPLL_DTA3  	.equ	0xf012838c	; DPLL Calculated Relat3ve Time To ACTION_i Register
GTM_DPLL_DTA30 	.equ	0xf01283f8	; DPLL Calculated Relat30ve Time To ACTION_i Register
GTM_DPLL_DTA31 	.equ	0xf01283fc	; DPLL Calculated Relat31ve Time To ACTION_i Register
GTM_DPLL_DTA4  	.equ	0xf0128390	; DPLL Calculated Relat4ve Time To ACTION_i Register
GTM_DPLL_DTA5  	.equ	0xf0128394	; DPLL Calculated Relat5ve Time To ACTION_i Register
GTM_DPLL_DTA6  	.equ	0xf0128398	; DPLL Calculated Relat6ve Time To ACTION_i Register
GTM_DPLL_DTA7  	.equ	0xf012839c	; DPLL Calculated Relat7ve Time To ACTION_i Register
GTM_DPLL_DTA8  	.equ	0xf01283a0	; DPLL Calculated Relat8ve Time To ACTION_i Register
GTM_DPLL_DTA9  	.equ	0xf01283a4	; DPLL Calculated Relat9ve Time To ACTION_i Register
GTM_DPLL_DT_S0 	.equ	0xf0128900	; DPLL Nominal STATE 0 Increment Values for FULL_SCALE
GTM_DPLL_DT_S1 	.equ	0xf0128904	; DPLL Nominal STATE 1 Increment Values for FULL_SCALE
GTM_DPLL_DT_S10	.equ	0xf0128928	; DPLL Nominal STATE 10 Increment Values for FULL_SCALE
GTM_DPLL_DT_S11	.equ	0xf012892c	; DPLL Nominal STATE 11 Increment Values for FULL_SCALE
GTM_DPLL_DT_S12	.equ	0xf0128930	; DPLL Nominal STATE 12 Increment Values for FULL_SCALE
GTM_DPLL_DT_S13	.equ	0xf0128934	; DPLL Nominal STATE 13 Increment Values for FULL_SCALE
GTM_DPLL_DT_S14	.equ	0xf0128938	; DPLL Nominal STATE 14 Increment Values for FULL_SCALE
GTM_DPLL_DT_S15	.equ	0xf012893c	; DPLL Nominal STATE 15 Increment Values for FULL_SCALE
GTM_DPLL_DT_S16	.equ	0xf0128940	; DPLL Nominal STATE 16 Increment Values for FULL_SCALE
GTM_DPLL_DT_S17	.equ	0xf0128944	; DPLL Nominal STATE 17 Increment Values for FULL_SCALE
GTM_DPLL_DT_S18	.equ	0xf0128948	; DPLL Nominal STATE 18 Increment Values for FULL_SCALE
GTM_DPLL_DT_S19	.equ	0xf012894c	; DPLL Nominal STATE 19 Increment Values for FULL_SCALE
GTM_DPLL_DT_S2 	.equ	0xf0128908	; DPLL Nominal STATE 2 Increment Values for FULL_SCALE
GTM_DPLL_DT_S20	.equ	0xf0128950	; DPLL Nominal STATE 20 Increment Values for FULL_SCALE
GTM_DPLL_DT_S21	.equ	0xf0128954	; DPLL Nominal STATE 21 Increment Values for FULL_SCALE
GTM_DPLL_DT_S22	.equ	0xf0128958	; DPLL Nominal STATE 22 Increment Values for FULL_SCALE
GTM_DPLL_DT_S23	.equ	0xf012895c	; DPLL Nominal STATE 23 Increment Values for FULL_SCALE
GTM_DPLL_DT_S24	.equ	0xf0128960	; DPLL Nominal STATE 24 Increment Values for FULL_SCALE
GTM_DPLL_DT_S25	.equ	0xf0128964	; DPLL Nominal STATE 25 Increment Values for FULL_SCALE
GTM_DPLL_DT_S26	.equ	0xf0128968	; DPLL Nominal STATE 26 Increment Values for FULL_SCALE
GTM_DPLL_DT_S27	.equ	0xf012896c	; DPLL Nominal STATE 27 Increment Values for FULL_SCALE
GTM_DPLL_DT_S28	.equ	0xf0128970	; DPLL Nominal STATE 28 Increment Values for FULL_SCALE
GTM_DPLL_DT_S29	.equ	0xf0128974	; DPLL Nominal STATE 29 Increment Values for FULL_SCALE
GTM_DPLL_DT_S3 	.equ	0xf012890c	; DPLL Nominal STATE 3 Increment Values for FULL_SCALE
GTM_DPLL_DT_S30	.equ	0xf0128978	; DPLL Nominal STATE 30 Increment Values for FULL_SCALE
GTM_DPLL_DT_S31	.equ	0xf012897c	; DPLL Nominal STATE 31 Increment Values for FULL_SCALE
GTM_DPLL_DT_S32	.equ	0xf0128980	; DPLL Nominal STATE 32 Increment Values for FULL_SCALE
GTM_DPLL_DT_S33	.equ	0xf0128984	; DPLL Nominal STATE 33 Increment Values for FULL_SCALE
GTM_DPLL_DT_S34	.equ	0xf0128988	; DPLL Nominal STATE 34 Increment Values for FULL_SCALE
GTM_DPLL_DT_S35	.equ	0xf012898c	; DPLL Nominal STATE 35 Increment Values for FULL_SCALE
GTM_DPLL_DT_S36	.equ	0xf0128990	; DPLL Nominal STATE 36 Increment Values for FULL_SCALE
GTM_DPLL_DT_S37	.equ	0xf0128994	; DPLL Nominal STATE 37 Increment Values for FULL_SCALE
GTM_DPLL_DT_S38	.equ	0xf0128998	; DPLL Nominal STATE 38 Increment Values for FULL_SCALE
GTM_DPLL_DT_S39	.equ	0xf012899c	; DPLL Nominal STATE 39 Increment Values for FULL_SCALE
GTM_DPLL_DT_S4 	.equ	0xf0128910	; DPLL Nominal STATE 4 Increment Values for FULL_SCALE
GTM_DPLL_DT_S40	.equ	0xf01289a0	; DPLL Nominal STATE 40 Increment Values for FULL_SCALE
GTM_DPLL_DT_S41	.equ	0xf01289a4	; DPLL Nominal STATE 41 Increment Values for FULL_SCALE
GTM_DPLL_DT_S42	.equ	0xf01289a8	; DPLL Nominal STATE 42 Increment Values for FULL_SCALE
GTM_DPLL_DT_S43	.equ	0xf01289ac	; DPLL Nominal STATE 43 Increment Values for FULL_SCALE
GTM_DPLL_DT_S44	.equ	0xf01289b0	; DPLL Nominal STATE 44 Increment Values for FULL_SCALE
GTM_DPLL_DT_S45	.equ	0xf01289b4	; DPLL Nominal STATE 45 Increment Values for FULL_SCALE
GTM_DPLL_DT_S46	.equ	0xf01289b8	; DPLL Nominal STATE 46 Increment Values for FULL_SCALE
GTM_DPLL_DT_S47	.equ	0xf01289bc	; DPLL Nominal STATE 47 Increment Values for FULL_SCALE
GTM_DPLL_DT_S48	.equ	0xf01289c0	; DPLL Nominal STATE 48 Increment Values for FULL_SCALE
GTM_DPLL_DT_S49	.equ	0xf01289c4	; DPLL Nominal STATE 49 Increment Values for FULL_SCALE
GTM_DPLL_DT_S5 	.equ	0xf0128914	; DPLL Nominal STATE 5 Increment Values for FULL_SCALE
GTM_DPLL_DT_S50	.equ	0xf01289c8	; DPLL Nominal STATE 50 Increment Values for FULL_SCALE
GTM_DPLL_DT_S51	.equ	0xf01289cc	; DPLL Nominal STATE 51 Increment Values for FULL_SCALE
GTM_DPLL_DT_S52	.equ	0xf01289d0	; DPLL Nominal STATE 52 Increment Values for FULL_SCALE
GTM_DPLL_DT_S53	.equ	0xf01289d4	; DPLL Nominal STATE 53 Increment Values for FULL_SCALE
GTM_DPLL_DT_S54	.equ	0xf01289d8	; DPLL Nominal STATE 54 Increment Values for FULL_SCALE
GTM_DPLL_DT_S55	.equ	0xf01289dc	; DPLL Nominal STATE 55 Increment Values for FULL_SCALE
GTM_DPLL_DT_S56	.equ	0xf01289e0	; DPLL Nominal STATE 56 Increment Values for FULL_SCALE
GTM_DPLL_DT_S57	.equ	0xf01289e4	; DPLL Nominal STATE 57 Increment Values for FULL_SCALE
GTM_DPLL_DT_S58	.equ	0xf01289e8	; DPLL Nominal STATE 58 Increment Values for FULL_SCALE
GTM_DPLL_DT_S59	.equ	0xf01289ec	; DPLL Nominal STATE 59 Increment Values for FULL_SCALE
GTM_DPLL_DT_S6 	.equ	0xf0128918	; DPLL Nominal STATE 6 Increment Values for FULL_SCALE
GTM_DPLL_DT_S60	.equ	0xf01289f0	; DPLL Nominal STATE 60 Increment Values for FULL_SCALE
GTM_DPLL_DT_S61	.equ	0xf01289f4	; DPLL Nominal STATE 61 Increment Values for FULL_SCALE
GTM_DPLL_DT_S62	.equ	0xf01289f8	; DPLL Nominal STATE 62 Increment Values for FULL_SCALE
GTM_DPLL_DT_S63	.equ	0xf01289fc	; DPLL Nominal STATE 63 Increment Values for FULL_SCALE
GTM_DPLL_DT_S7 	.equ	0xf012891c	; DPLL Nominal STATE 7 Increment Values for FULL_SCALE
GTM_DPLL_DT_S8 	.equ	0xf0128920	; DPLL Nominal STATE 8 Increment Values for FULL_SCALE
GTM_DPLL_DT_S9 	.equ	0xf0128924	; DPLL Nominal STATE 9 Increment Values for FULL_SCALE
GTM_DPLL_DT_S_ACT	.equ	0xf012847c	; DPLL Duration of Last STATE Increment [DT_S_ACT]
GTM_DPLL_DT_T_ACT	.equ	0xf0128478	; DPLL Duration of Last TRIGGER Increment
GTM_DPLL_EDT_S 	.equ	0xf0128488	; DPLL Difference of Prediction to actual value for Last STATE Increment
GTM_DPLL_EDT_T 	.equ	0xf0128480	; DPLL Difference of prediction to actual value of the last TRIGGER increment
GTM_DPLL_EIRQ_EN	.equ	0xf0128050	; DPLL Error Interrupt Enable Register
GTM_DPLL_FTV_S 	.equ	0xf0128418	; DPLL Actual Signal STATE Filter Value Register
GTM_DPLL_FTV_T 	.equ	0xf0128408	; DPLL Actual Signal TRIGGER Filter Value Register
GTM_DPLL_ID_PMTR_0	.equ	0xf0128100	; DPLL ID Information For Input Signal PMTR 0 Register
GTM_DPLL_ID_PMTR_1	.equ	0xf0128104	; DPLL ID Information For Input Signal PMTR 1 Register
GTM_DPLL_ID_PMTR_10	.equ	0xf0128128	; DPLL ID Information For Input Signal PMTR 10 Register
GTM_DPLL_ID_PMTR_11	.equ	0xf012812c	; DPLL ID Information For Input Signal PMTR 11 Register
GTM_DPLL_ID_PMTR_12	.equ	0xf0128130	; DPLL ID Information For Input Signal PMTR 12 Register
GTM_DPLL_ID_PMTR_13	.equ	0xf0128134	; DPLL ID Information For Input Signal PMTR 13 Register
GTM_DPLL_ID_PMTR_14	.equ	0xf0128138	; DPLL ID Information For Input Signal PMTR 14 Register
GTM_DPLL_ID_PMTR_15	.equ	0xf012813c	; DPLL ID Information For Input Signal PMTR 15 Register
GTM_DPLL_ID_PMTR_16	.equ	0xf0128140	; DPLL ID Information For Input Signal PMTR 16 Register
GTM_DPLL_ID_PMTR_17	.equ	0xf0128144	; DPLL ID Information For Input Signal PMTR 17 Register
GTM_DPLL_ID_PMTR_18	.equ	0xf0128148	; DPLL ID Information For Input Signal PMTR 18 Register
GTM_DPLL_ID_PMTR_19	.equ	0xf012814c	; DPLL ID Information For Input Signal PMTR 19 Register
GTM_DPLL_ID_PMTR_2	.equ	0xf0128108	; DPLL ID Information For Input Signal PMTR 2 Register
GTM_DPLL_ID_PMTR_20	.equ	0xf0128150	; DPLL ID Information For Input Signal PMTR 20 Register
GTM_DPLL_ID_PMTR_21	.equ	0xf0128154	; DPLL ID Information For Input Signal PMTR 21 Register
GTM_DPLL_ID_PMTR_22	.equ	0xf0128158	; DPLL ID Information For Input Signal PMTR 22 Register
GTM_DPLL_ID_PMTR_23	.equ	0xf012815c	; DPLL ID Information For Input Signal PMTR 23 Register
GTM_DPLL_ID_PMTR_24	.equ	0xf0128160	; DPLL ID Information For Input Signal PMTR 24 Register
GTM_DPLL_ID_PMTR_25	.equ	0xf0128164	; DPLL ID Information For Input Signal PMTR 25 Register
GTM_DPLL_ID_PMTR_26	.equ	0xf0128168	; DPLL ID Information For Input Signal PMTR 26 Register
GTM_DPLL_ID_PMTR_27	.equ	0xf012816c	; DPLL ID Information For Input Signal PMTR 27 Register
GTM_DPLL_ID_PMTR_28	.equ	0xf0128170	; DPLL ID Information For Input Signal PMTR 28 Register
GTM_DPLL_ID_PMTR_29	.equ	0xf0128174	; DPLL ID Information For Input Signal PMTR 29 Register
GTM_DPLL_ID_PMTR_3	.equ	0xf012810c	; DPLL ID Information For Input Signal PMTR 3 Register
GTM_DPLL_ID_PMTR_30	.equ	0xf0128178	; DPLL ID Information For Input Signal PMTR 30 Register
GTM_DPLL_ID_PMTR_31	.equ	0xf012817c	; DPLL ID Information For Input Signal PMTR 31 Register
GTM_DPLL_ID_PMTR_4	.equ	0xf0128110	; DPLL ID Information For Input Signal PMTR 4 Register
GTM_DPLL_ID_PMTR_5	.equ	0xf0128114	; DPLL ID Information For Input Signal PMTR 5 Register
GTM_DPLL_ID_PMTR_6	.equ	0xf0128118	; DPLL ID Information For Input Signal PMTR 6 Register
GTM_DPLL_ID_PMTR_7	.equ	0xf012811c	; DPLL ID Information For Input Signal PMTR 7 Register
GTM_DPLL_ID_PMTR_8	.equ	0xf0128120	; DPLL ID Information For Input Signal PMTR 8 Register
GTM_DPLL_ID_PMTR_9	.equ	0xf0128124	; DPLL ID Information For Input Signal PMTR 9 Register
GTM_DPLL_INC_CNT1	.equ	0xf01280b0	; DPLL Counter for Pulses for TBU_TS1 to be sent in Automatic End Mode
GTM_DPLL_INC_CNT2	.equ	0xf01280b4	; DPLL Counter for Pulses for TBU_TS2 to be sent in Automatic End Mode when SMC=RMO=1
GTM_DPLL_IRQ_EN	.equ	0xf0128044	; DPLL Interrupt Enable Register
GTM_DPLL_IRQ_FORCINT	.equ	0xf0128048	; DPLL Interrupt Force Register
GTM_DPLL_IRQ_MODE	.equ	0xf012804c	; DPLL Interrupt Mode Register
GTM_DPLL_IRQ_NOTIFY	.equ	0xf0128040	; DPLL Interrupt Notification Register
GTM_DPLL_MEDT_S	.equ	0xf012848c	; DPLL Weighted difference of Prediction up to the Last STATE Increment
GTM_DPLL_MEDT_T	.equ	0xf0128484	; DPLL Weighted difference of Prediction up to the Last TRIGGER Increment
GTM_DPLL_MLS1  	.equ	0xf01285c0	; DPLL Calculated Number of Sub-Pulses between Two STATE Events
GTM_DPLL_MLS2  	.equ	0xf01285c4	; DPLL Calculated Number of Sub-Pulses between Two STATE Events
GTM_DPLL_MPVAL1	.equ	0xf0128440	; DPLL Missing Pulses to be Added/Subtracted Directly to SUB_INC1 and INC_CNT1 Once
GTM_DPLL_MPVAL2	.equ	0xf0128444	; DPLL Missing Pulses to be Added/Subtracted Directly to SUB_INC2 and INC_CNT2 Once
GTM_DPLL_NA0   	.equ	0xf0128300	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_0
GTM_DPLL_NA1   	.equ	0xf0128304	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_1
GTM_DPLL_NA10  	.equ	0xf0128328	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_10
GTM_DPLL_NA11  	.equ	0xf012832c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_11
GTM_DPLL_NA12  	.equ	0xf0128330	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_12
GTM_DPLL_NA13  	.equ	0xf0128334	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_13
GTM_DPLL_NA14  	.equ	0xf0128338	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_14
GTM_DPLL_NA15  	.equ	0xf012833c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_15
GTM_DPLL_NA16  	.equ	0xf0128340	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_16
GTM_DPLL_NA17  	.equ	0xf0128344	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_17
GTM_DPLL_NA18  	.equ	0xf0128348	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_18
GTM_DPLL_NA19  	.equ	0xf012834c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_19
GTM_DPLL_NA2   	.equ	0xf0128308	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_2
GTM_DPLL_NA20  	.equ	0xf0128350	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_20
GTM_DPLL_NA21  	.equ	0xf0128354	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_21
GTM_DPLL_NA22  	.equ	0xf0128358	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_22
GTM_DPLL_NA23  	.equ	0xf012835c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_23
GTM_DPLL_NA24  	.equ	0xf0128360	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_24
GTM_DPLL_NA25  	.equ	0xf0128364	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_25
GTM_DPLL_NA26  	.equ	0xf0128368	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_26
GTM_DPLL_NA27  	.equ	0xf012836c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_27
GTM_DPLL_NA28  	.equ	0xf0128370	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_28
GTM_DPLL_NA29  	.equ	0xf0128374	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_29
GTM_DPLL_NA3   	.equ	0xf012830c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_3
GTM_DPLL_NA30  	.equ	0xf0128378	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_30
GTM_DPLL_NA31  	.equ	0xf012837c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_31
GTM_DPLL_NA4   	.equ	0xf0128310	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_4
GTM_DPLL_NA5   	.equ	0xf0128314	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_5
GTM_DPLL_NA6   	.equ	0xf0128318	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_6
GTM_DPLL_NA7   	.equ	0xf012831c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_7
GTM_DPLL_NA8   	.equ	0xf0128320	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_8
GTM_DPLL_NA9   	.equ	0xf0128324	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_9
GTM_DPLL_NMB_S 	.equ	0xf01285fc	; DPLL Number of Pulses of Current Increment in Emergency Mode
GTM_DPLL_NMB_S_TAR	.equ	0xf0128450	; DPLL Target Number of Pulses to be sent in emergency mode Register
GTM_DPLL_NMB_S_TAR_OLD	.equ	0xf0128454	; DPLL Target Number of Pulses to be sent in emergency mode Register
GTM_DPLL_NMB_T 	.equ	0xf01285f8	; DPLL Number of Pulses of Current Increment in Normal Mode
GTM_DPLL_NMB_T_TAR	.equ	0xf0128448	; DPLL Target Number of Pulses to be sent in normal mode Register
GTM_DPLL_NMB_T_TAR_OLD	.equ	0xf012844c	; DPLL Target Number of Pulses to be sent in normal mode Register
GTM_DPLL_NTI_CNT	.equ	0xf012803c	; DPLL Number of Active TRIGGER Events to Interrupt
GTM_DPLL_NUSC  	.equ	0xf0128038	; DPLL Number of Recent STATE Events Used for Calculations
GTM_DPLL_NUTC  	.equ	0xf0128034	; DPLL Number of Recent TRIGGER Events Used for Calculations
GTM_DPLL_OSW   	.equ	0xf012801c	; DPLL Offset And Switch Old/New Address Register
GTM_DPLL_PDT_T0	.equ	0xf0128500	; DPLL Projected TRIGGER Increment Sum Relat0ons for Action_i
GTM_DPLL_PDT_T1	.equ	0xf0128504	; DPLL Projected TRIGGER Increment Sum Relat1ons for Action_i
GTM_DPLL_PDT_T10	.equ	0xf0128528	; DPLL Projected TRIGGER Increment Sum Relat10ons for Action_i
GTM_DPLL_PDT_T11	.equ	0xf012852c	; DPLL Projected TRIGGER Increment Sum Relat11ons for Action_i
GTM_DPLL_PDT_T12	.equ	0xf0128530	; DPLL Projected TRIGGER Increment Sum Relat12ons for Action_i
GTM_DPLL_PDT_T13	.equ	0xf0128534	; DPLL Projected TRIGGER Increment Sum Relat13ons for Action_i
GTM_DPLL_PDT_T14	.equ	0xf0128538	; DPLL Projected TRIGGER Increment Sum Relat14ons for Action_i
GTM_DPLL_PDT_T15	.equ	0xf012853c	; DPLL Projected TRIGGER Increment Sum Relat15ons for Action_i
GTM_DPLL_PDT_T16	.equ	0xf0128540	; DPLL Projected TRIGGER Increment Sum Relat16ons for Action_i
GTM_DPLL_PDT_T17	.equ	0xf0128544	; DPLL Projected TRIGGER Increment Sum Relat17ons for Action_i
GTM_DPLL_PDT_T18	.equ	0xf0128548	; DPLL Projected TRIGGER Increment Sum Relat18ons for Action_i
GTM_DPLL_PDT_T19	.equ	0xf012854c	; DPLL Projected TRIGGER Increment Sum Relat19ons for Action_i
GTM_DPLL_PDT_T2	.equ	0xf0128508	; DPLL Projected TRIGGER Increment Sum Relat2ons for Action_i
GTM_DPLL_PDT_T20	.equ	0xf0128550	; DPLL Projected TRIGGER Increment Sum Relat20ons for Action_i
GTM_DPLL_PDT_T21	.equ	0xf0128554	; DPLL Projected TRIGGER Increment Sum Relat21ons for Action_i
GTM_DPLL_PDT_T22	.equ	0xf0128558	; DPLL Projected TRIGGER Increment Sum Relat22ons for Action_i
GTM_DPLL_PDT_T23	.equ	0xf012855c	; DPLL Projected TRIGGER Increment Sum Relat23ons for Action_i
GTM_DPLL_PDT_T24	.equ	0xf0128560	; DPLL Projected TRIGGER Increment Sum Relat24ons for Action_i
GTM_DPLL_PDT_T25	.equ	0xf0128564	; DPLL Projected TRIGGER Increment Sum Relat25ons for Action_i
GTM_DPLL_PDT_T26	.equ	0xf0128568	; DPLL Projected TRIGGER Increment Sum Relat26ons for Action_i
GTM_DPLL_PDT_T27	.equ	0xf012856c	; DPLL Projected TRIGGER Increment Sum Relat27ons for Action_i
GTM_DPLL_PDT_T28	.equ	0xf0128570	; DPLL Projected TRIGGER Increment Sum Relat28ons for Action_i
GTM_DPLL_PDT_T29	.equ	0xf0128574	; DPLL Projected TRIGGER Increment Sum Relat29ons for Action_i
GTM_DPLL_PDT_T3	.equ	0xf012850c	; DPLL Projected TRIGGER Increment Sum Relat3ons for Action_i
GTM_DPLL_PDT_T30	.equ	0xf0128578	; DPLL Projected TRIGGER Increment Sum Relat30ons for Action_i
GTM_DPLL_PDT_T31	.equ	0xf012857c	; DPLL Projected TRIGGER Increment Sum Relat31ons for Action_i
GTM_DPLL_PDT_T4	.equ	0xf0128510	; DPLL Projected TRIGGER Increment Sum Relat4ons for Action_i
GTM_DPLL_PDT_T5	.equ	0xf0128514	; DPLL Projected TRIGGER Increment Sum Relat5ons for Action_i
GTM_DPLL_PDT_T6	.equ	0xf0128518	; DPLL Projected TRIGGER Increment Sum Relat6ons for Action_i
GTM_DPLL_PDT_T7	.equ	0xf012851c	; DPLL Projected TRIGGER Increment Sum Relat7ons for Action_i
GTM_DPLL_PDT_T8	.equ	0xf0128520	; DPLL Projected TRIGGER Increment Sum Relat8ons for Action_i
GTM_DPLL_PDT_T9	.equ	0xf0128524	; DPLL Projected TRIGGER Increment Sum Relat9ons for Action_i
GTM_DPLL_PSA0  	.equ	0xf0128200	; DPLL ACTION_0 Position/Value Action Request Register
GTM_DPLL_PSA1  	.equ	0xf0128204	; DPLL ACTION_1 Position/Value Action Request Register
GTM_DPLL_PSA10 	.equ	0xf0128228	; DPLL ACTION_10 Position/Value Action Request Register
GTM_DPLL_PSA11 	.equ	0xf012822c	; DPLL ACTION_11 Position/Value Action Request Register
GTM_DPLL_PSA12 	.equ	0xf0128230	; DPLL ACTION_12 Position/Value Action Request Register
GTM_DPLL_PSA13 	.equ	0xf0128234	; DPLL ACTION_13 Position/Value Action Request Register
GTM_DPLL_PSA14 	.equ	0xf0128238	; DPLL ACTION_14 Position/Value Action Request Register
GTM_DPLL_PSA15 	.equ	0xf012823c	; DPLL ACTION_15 Position/Value Action Request Register
GTM_DPLL_PSA16 	.equ	0xf0128240	; DPLL ACTION_16 Position/Value Action Request Register
GTM_DPLL_PSA17 	.equ	0xf0128244	; DPLL ACTION_17 Position/Value Action Request Register
GTM_DPLL_PSA18 	.equ	0xf0128248	; DPLL ACTION_18 Position/Value Action Request Register
GTM_DPLL_PSA19 	.equ	0xf012824c	; DPLL ACTION_19 Position/Value Action Request Register
GTM_DPLL_PSA2  	.equ	0xf0128208	; DPLL ACTION_2 Position/Value Action Request Register
GTM_DPLL_PSA20 	.equ	0xf0128250	; DPLL ACTION_20 Position/Value Action Request Register
GTM_DPLL_PSA21 	.equ	0xf0128254	; DPLL ACTION_21 Position/Value Action Request Register
GTM_DPLL_PSA22 	.equ	0xf0128258	; DPLL ACTION_22 Position/Value Action Request Register
GTM_DPLL_PSA23 	.equ	0xf012825c	; DPLL ACTION_23 Position/Value Action Request Register
GTM_DPLL_PSA24 	.equ	0xf0128260	; DPLL ACTION_24 Position/Value Action Request Register
GTM_DPLL_PSA25 	.equ	0xf0128264	; DPLL ACTION_25 Position/Value Action Request Register
GTM_DPLL_PSA26 	.equ	0xf0128268	; DPLL ACTION_26 Position/Value Action Request Register
GTM_DPLL_PSA27 	.equ	0xf012826c	; DPLL ACTION_27 Position/Value Action Request Register
GTM_DPLL_PSA28 	.equ	0xf0128270	; DPLL ACTION_28 Position/Value Action Request Register
GTM_DPLL_PSA29 	.equ	0xf0128274	; DPLL ACTION_29 Position/Value Action Request Register
GTM_DPLL_PSA3  	.equ	0xf012820c	; DPLL ACTION_3 Position/Value Action Request Register
GTM_DPLL_PSA30 	.equ	0xf0128278	; DPLL ACTION_30 Position/Value Action Request Register
GTM_DPLL_PSA31 	.equ	0xf012827c	; DPLL ACTION_31 Position/Value Action Request Register
GTM_DPLL_PSA4  	.equ	0xf0128210	; DPLL ACTION_4 Position/Value Action Request Register
GTM_DPLL_PSA5  	.equ	0xf0128214	; DPLL ACTION_5 Position/Value Action Request Register
GTM_DPLL_PSA6  	.equ	0xf0128218	; DPLL ACTION_6 Position/Value Action Request Register
GTM_DPLL_PSA7  	.equ	0xf012821c	; DPLL ACTION_7 Position/Value Action Request Register
GTM_DPLL_PSA8  	.equ	0xf0128220	; DPLL ACTION_8 Position/Value Action Request Register
GTM_DPLL_PSA9  	.equ	0xf0128224	; DPLL ACTION_9 Position/Value Action Request Register
GTM_DPLL_PSAC0 	.equ	0xf0128e80	; DPLL Calculated Pos0tion Value Register
GTM_DPLL_PSAC1 	.equ	0xf0128e84	; DPLL Calculated Pos1tion Value Register
GTM_DPLL_PSAC10	.equ	0xf0128ea8	; DPLL Calculated Pos10tion Value Register
GTM_DPLL_PSAC11	.equ	0xf0128eac	; DPLL Calculated Pos11tion Value Register
GTM_DPLL_PSAC12	.equ	0xf0128eb0	; DPLL Calculated Pos12tion Value Register
GTM_DPLL_PSAC13	.equ	0xf0128eb4	; DPLL Calculated Pos13tion Value Register
GTM_DPLL_PSAC14	.equ	0xf0128eb8	; DPLL Calculated Pos14tion Value Register
GTM_DPLL_PSAC15	.equ	0xf0128ebc	; DPLL Calculated Pos15tion Value Register
GTM_DPLL_PSAC16	.equ	0xf0128ec0	; DPLL Calculated Pos16tion Value Register
GTM_DPLL_PSAC17	.equ	0xf0128ec4	; DPLL Calculated Pos17tion Value Register
GTM_DPLL_PSAC18	.equ	0xf0128ec8	; DPLL Calculated Pos18tion Value Register
GTM_DPLL_PSAC19	.equ	0xf0128ecc	; DPLL Calculated Pos19tion Value Register
GTM_DPLL_PSAC2 	.equ	0xf0128e88	; DPLL Calculated Pos2tion Value Register
GTM_DPLL_PSAC20	.equ	0xf0128ed0	; DPLL Calculated Pos20tion Value Register
GTM_DPLL_PSAC21	.equ	0xf0128ed4	; DPLL Calculated Pos21tion Value Register
GTM_DPLL_PSAC22	.equ	0xf0128ed8	; DPLL Calculated Pos22tion Value Register
GTM_DPLL_PSAC23	.equ	0xf0128edc	; DPLL Calculated Pos23tion Value Register
GTM_DPLL_PSAC24	.equ	0xf0128ee0	; DPLL Calculated Pos24tion Value Register
GTM_DPLL_PSAC25	.equ	0xf0128ee4	; DPLL Calculated Pos25tion Value Register
GTM_DPLL_PSAC26	.equ	0xf0128ee8	; DPLL Calculated Pos26tion Value Register
GTM_DPLL_PSAC27	.equ	0xf0128eec	; DPLL Calculated Pos27tion Value Register
GTM_DPLL_PSAC28	.equ	0xf0128ef0	; DPLL Calculated Pos28tion Value Register
GTM_DPLL_PSAC29	.equ	0xf0128ef4	; DPLL Calculated Pos29tion Value Register
GTM_DPLL_PSAC3 	.equ	0xf0128e8c	; DPLL Calculated Pos3tion Value Register
GTM_DPLL_PSAC30	.equ	0xf0128ef8	; DPLL Calculated Pos30tion Value Register
GTM_DPLL_PSAC31	.equ	0xf0128efc	; DPLL Calculated Pos31tion Value Register
GTM_DPLL_PSAC4 	.equ	0xf0128e90	; DPLL Calculated Pos4tion Value Register
GTM_DPLL_PSAC5 	.equ	0xf0128e94	; DPLL Calculated Pos5tion Value Register
GTM_DPLL_PSAC6 	.equ	0xf0128e98	; DPLL Calculated Pos6tion Value Register
GTM_DPLL_PSAC7 	.equ	0xf0128e9c	; DPLL Calculated Pos7tion Value Register
GTM_DPLL_PSAC8 	.equ	0xf0128ea0	; DPLL Calculated Pos8tion Value Register
GTM_DPLL_PSAC9 	.equ	0xf0128ea4	; DPLL Calculated Pos9tion Value Register
GTM_DPLL_PSSC  	.equ	0xf01285e4	; DPLL Accurate Calculated Position Stamp of Last STATE Input
GTM_DPLL_PSSM_0	.equ	0xf01285f0	; DPLL Measured Position Stamp of Last STATE Input
GTM_DPLL_PSSM_1	.equ	0xf01285f4	; DPLL Measured Position Stamp of Last STATE Input
GTM_DPLL_PSSM_OLD_0	.equ	0xf01285f4	; DPLL Measured Position Stamp of Last But One STATE Input
GTM_DPLL_PSSM_OLD_1	.equ	0xf01285f0	; DPLL Measured Position Stamp of Last But One STATE Input
GTM_DPLL_PSTC  	.equ	0xf01285e0	; DPLL Actual Calculated Position Stamp of Last TRIGGER Input
GTM_DPLL_PSTM_0	.equ	0xf01285e8	; DPLL Measured Position Stamp of Last TRIGGER Input
GTM_DPLL_PSTM_1	.equ	0xf01285ec	; DPLL Measured Position Stamp of Last TRIGGER Input
GTM_DPLL_PSTM_OLD_0	.equ	0xf01285ec	; DPLL Measured Position Stamp of Last But One TRIGGER Input
GTM_DPLL_PSTM_OLD_1	.equ	0xf01285e8	; DPLL Measured Position Stamp of Last But One TRIGGER Input
GTM_DPLL_PVT   	.equ	0xf01285d0	; DPLL Plausibility Value of Next Active TRIGGER Slope
GTM_DPLL_RAM_INI	.equ	0xf01281fc	; DPLL RAM Initatlisation Register
GTM_DPLL_RCDT_SX	.equ	0xf0128464	; DPLL Reciprocal Value of Expected Increment Duration STATE
GTM_DPLL_RCDT_SX_NOM	.equ	0xf012846c	; DPLL Reciprocal Value of the Expected Nominal Increment Duration STATE
GTM_DPLL_RCDT_TX	.equ	0xf0128460	; DPLL Reciprocal Value of Expected Increment Duration TRIGGER
GTM_DPLL_RCDT_TX_NOM	.equ	0xf0128468	; DPLL Reciprocal Value of the Expected Nominal Increment Duration TRIGGER
GTM_DPLL_RDT_S0	.equ	0xf0128600	; DPLL Nominal STATE 0 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S1	.equ	0xf0128604	; DPLL Nominal STATE 1 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S10	.equ	0xf0128628	; DPLL Nominal STATE 10 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S11	.equ	0xf012862c	; DPLL Nominal STATE 11 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S12	.equ	0xf0128630	; DPLL Nominal STATE 12 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S13	.equ	0xf0128634	; DPLL Nominal STATE 13 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S14	.equ	0xf0128638	; DPLL Nominal STATE 14 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S15	.equ	0xf012863c	; DPLL Nominal STATE 15 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S16	.equ	0xf0128640	; DPLL Nominal STATE 16 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S17	.equ	0xf0128644	; DPLL Nominal STATE 17 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S18	.equ	0xf0128648	; DPLL Nominal STATE 18 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S19	.equ	0xf012864c	; DPLL Nominal STATE 19 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S2	.equ	0xf0128608	; DPLL Nominal STATE 2 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S20	.equ	0xf0128650	; DPLL Nominal STATE 20 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S21	.equ	0xf0128654	; DPLL Nominal STATE 21 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S22	.equ	0xf0128658	; DPLL Nominal STATE 22 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S23	.equ	0xf012865c	; DPLL Nominal STATE 23 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S24	.equ	0xf0128660	; DPLL Nominal STATE 24 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S25	.equ	0xf0128664	; DPLL Nominal STATE 25 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S26	.equ	0xf0128668	; DPLL Nominal STATE 26 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S27	.equ	0xf012866c	; DPLL Nominal STATE 27 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S28	.equ	0xf0128670	; DPLL Nominal STATE 28 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S29	.equ	0xf0128674	; DPLL Nominal STATE 29 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S3	.equ	0xf012860c	; DPLL Nominal STATE 3 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S30	.equ	0xf0128678	; DPLL Nominal STATE 30 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S31	.equ	0xf012867c	; DPLL Nominal STATE 31 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S32	.equ	0xf0128680	; DPLL Nominal STATE 32 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S33	.equ	0xf0128684	; DPLL Nominal STATE 33 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S34	.equ	0xf0128688	; DPLL Nominal STATE 34 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S35	.equ	0xf012868c	; DPLL Nominal STATE 35 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S36	.equ	0xf0128690	; DPLL Nominal STATE 36 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S37	.equ	0xf0128694	; DPLL Nominal STATE 37 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S38	.equ	0xf0128698	; DPLL Nominal STATE 38 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S39	.equ	0xf012869c	; DPLL Nominal STATE 39 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S4	.equ	0xf0128610	; DPLL Nominal STATE 4 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S40	.equ	0xf01286a0	; DPLL Nominal STATE 40 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S41	.equ	0xf01286a4	; DPLL Nominal STATE 41 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S42	.equ	0xf01286a8	; DPLL Nominal STATE 42 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S43	.equ	0xf01286ac	; DPLL Nominal STATE 43 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S44	.equ	0xf01286b0	; DPLL Nominal STATE 44 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S45	.equ	0xf01286b4	; DPLL Nominal STATE 45 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S46	.equ	0xf01286b8	; DPLL Nominal STATE 46 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S47	.equ	0xf01286bc	; DPLL Nominal STATE 47 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S48	.equ	0xf01286c0	; DPLL Nominal STATE 48 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S49	.equ	0xf01286c4	; DPLL Nominal STATE 49 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S5	.equ	0xf0128614	; DPLL Nominal STATE 5 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S50	.equ	0xf01286c8	; DPLL Nominal STATE 50 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S51	.equ	0xf01286cc	; DPLL Nominal STATE 51 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S52	.equ	0xf01286d0	; DPLL Nominal STATE 52 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S53	.equ	0xf01286d4	; DPLL Nominal STATE 53 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S54	.equ	0xf01286d8	; DPLL Nominal STATE 54 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S55	.equ	0xf01286dc	; DPLL Nominal STATE 55 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S56	.equ	0xf01286e0	; DPLL Nominal STATE 56 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S57	.equ	0xf01286e4	; DPLL Nominal STATE 57 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S58	.equ	0xf01286e8	; DPLL Nominal STATE 58 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S59	.equ	0xf01286ec	; DPLL Nominal STATE 59 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S6	.equ	0xf0128618	; DPLL Nominal STATE 6 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S60	.equ	0xf01286f0	; DPLL Nominal STATE 60 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S61	.equ	0xf01286f4	; DPLL Nominal STATE 61 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S62	.equ	0xf01286f8	; DPLL Nominal STATE 62 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S63	.equ	0xf01286fc	; DPLL Nominal STATE 63 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S7	.equ	0xf012861c	; DPLL Nominal STATE 7 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S8	.equ	0xf0128620	; DPLL Nominal STATE 8 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S9	.equ	0xf0128624	; DPLL Nominal STATE 9 Reciprocal Values in FULL_SCALE
GTM_DPLL_RDT_S_ACT	.equ	0xf0128474	; DPLL Actual Reciprocal Value of STATE
GTM_DPLL_RDT_T_ACT	.equ	0xf0128470	; DPLL Actual Reciprocal Value of TRIGGER
GTM_DPLL_SLR   	.equ	0xf01284a4	; DPLL STATE Locking Range
GTM_DPLL_STATUS	.equ	0xf01280fc	; DPLL Status Register
GTM_DPLL_TBU_TS0_S	.equ	0xf01280c4	; DPLL TBU_TS0 Value at last STATE Event
GTM_DPLL_TBU_TS0_T	.equ	0xf01280c0	; DPLL TBU_TS0 Value at last TRIGGER Event
GTM_DPLL_THMA  	.equ	0xf0128424	; DPLL TRIGGER Hold Time Max Value
GTM_DPLL_THMI  	.equ	0xf0128420	; DPLL TRIGGER hold time min value
GTM_DPLL_THVAL 	.equ	0xf0128428	; DPLL Measured Last Pulse Time from Valid to Invalid TRIGGER Slope
GTM_DPLL_TLR   	.equ	0xf01284a0	; DPLL TRIGGER locking range
GTM_DPLL_TOV   	.equ	0xf0128430	; DPLL Time Out Value of active TRIGGER Slope
GTM_DPLL_TOV_S 	.equ	0xf0128434	; DPLL Time Out Value of active STATE Slope
GTM_DPLL_TSAC0 	.equ	0xf0128e00	; DPLL Calculate T0me Stamp Register
GTM_DPLL_TSAC1 	.equ	0xf0128e04	; DPLL Calculate T1me Stamp Register
GTM_DPLL_TSAC10	.equ	0xf0128e28	; DPLL Calculate T10me Stamp Register
GTM_DPLL_TSAC11	.equ	0xf0128e2c	; DPLL Calculate T11me Stamp Register
GTM_DPLL_TSAC12	.equ	0xf0128e30	; DPLL Calculate T12me Stamp Register
GTM_DPLL_TSAC13	.equ	0xf0128e34	; DPLL Calculate T13me Stamp Register
GTM_DPLL_TSAC14	.equ	0xf0128e38	; DPLL Calculate T14me Stamp Register
GTM_DPLL_TSAC15	.equ	0xf0128e3c	; DPLL Calculate T15me Stamp Register
GTM_DPLL_TSAC16	.equ	0xf0128e40	; DPLL Calculate T16me Stamp Register
GTM_DPLL_TSAC17	.equ	0xf0128e44	; DPLL Calculate T17me Stamp Register
GTM_DPLL_TSAC18	.equ	0xf0128e48	; DPLL Calculate T18me Stamp Register
GTM_DPLL_TSAC19	.equ	0xf0128e4c	; DPLL Calculate T19me Stamp Register
GTM_DPLL_TSAC2 	.equ	0xf0128e08	; DPLL Calculate T2me Stamp Register
GTM_DPLL_TSAC20	.equ	0xf0128e50	; DPLL Calculate T20me Stamp Register
GTM_DPLL_TSAC21	.equ	0xf0128e54	; DPLL Calculate T21me Stamp Register
GTM_DPLL_TSAC22	.equ	0xf0128e58	; DPLL Calculate T22me Stamp Register
GTM_DPLL_TSAC23	.equ	0xf0128e5c	; DPLL Calculate T23me Stamp Register
GTM_DPLL_TSAC24	.equ	0xf0128e60	; DPLL Calculate T24me Stamp Register
GTM_DPLL_TSAC25	.equ	0xf0128e64	; DPLL Calculate T25me Stamp Register
GTM_DPLL_TSAC26	.equ	0xf0128e68	; DPLL Calculate T26me Stamp Register
GTM_DPLL_TSAC27	.equ	0xf0128e6c	; DPLL Calculate T27me Stamp Register
GTM_DPLL_TSAC28	.equ	0xf0128e70	; DPLL Calculate T28me Stamp Register
GTM_DPLL_TSAC29	.equ	0xf0128e74	; DPLL Calculate T29me Stamp Register
GTM_DPLL_TSAC3 	.equ	0xf0128e0c	; DPLL Calculate T3me Stamp Register
GTM_DPLL_TSAC30	.equ	0xf0128e78	; DPLL Calculate T30me Stamp Register
GTM_DPLL_TSAC31	.equ	0xf0128e7c	; DPLL Calculate T31me Stamp Register
GTM_DPLL_TSAC4 	.equ	0xf0128e10	; DPLL Calculate T4me Stamp Register
GTM_DPLL_TSAC5 	.equ	0xf0128e14	; DPLL Calculate T5me Stamp Register
GTM_DPLL_TSAC6 	.equ	0xf0128e18	; DPLL Calculate T6me Stamp Register
GTM_DPLL_TSAC7 	.equ	0xf0128e1c	; DPLL Calculate T7me Stamp Register
GTM_DPLL_TSAC8 	.equ	0xf0128e20	; DPLL Calculate T8me Stamp Register
GTM_DPLL_TSAC9 	.equ	0xf0128e24	; DPLL Calculate T9me Stamp Register
GTM_DPLL_TSF_S0	.equ	0xf0128700	; DPLL Time Stamp Field of STATE 0 Events
GTM_DPLL_TSF_S1	.equ	0xf0128704	; DPLL Time Stamp Field of STATE 1 Events
GTM_DPLL_TSF_S10	.equ	0xf0128728	; DPLL Time Stamp Field of STATE 10 Events
GTM_DPLL_TSF_S11	.equ	0xf012872c	; DPLL Time Stamp Field of STATE 11 Events
GTM_DPLL_TSF_S12	.equ	0xf0128730	; DPLL Time Stamp Field of STATE 12 Events
GTM_DPLL_TSF_S13	.equ	0xf0128734	; DPLL Time Stamp Field of STATE 13 Events
GTM_DPLL_TSF_S14	.equ	0xf0128738	; DPLL Time Stamp Field of STATE 14 Events
GTM_DPLL_TSF_S15	.equ	0xf012873c	; DPLL Time Stamp Field of STATE 15 Events
GTM_DPLL_TSF_S16	.equ	0xf0128740	; DPLL Time Stamp Field of STATE 16 Events
GTM_DPLL_TSF_S17	.equ	0xf0128744	; DPLL Time Stamp Field of STATE 17 Events
GTM_DPLL_TSF_S18	.equ	0xf0128748	; DPLL Time Stamp Field of STATE 18 Events
GTM_DPLL_TSF_S19	.equ	0xf012874c	; DPLL Time Stamp Field of STATE 19 Events
GTM_DPLL_TSF_S2	.equ	0xf0128708	; DPLL Time Stamp Field of STATE 2 Events
GTM_DPLL_TSF_S20	.equ	0xf0128750	; DPLL Time Stamp Field of STATE 20 Events
GTM_DPLL_TSF_S21	.equ	0xf0128754	; DPLL Time Stamp Field of STATE 21 Events
GTM_DPLL_TSF_S22	.equ	0xf0128758	; DPLL Time Stamp Field of STATE 22 Events
GTM_DPLL_TSF_S23	.equ	0xf012875c	; DPLL Time Stamp Field of STATE 23 Events
GTM_DPLL_TSF_S24	.equ	0xf0128760	; DPLL Time Stamp Field of STATE 24 Events
GTM_DPLL_TSF_S25	.equ	0xf0128764	; DPLL Time Stamp Field of STATE 25 Events
GTM_DPLL_TSF_S26	.equ	0xf0128768	; DPLL Time Stamp Field of STATE 26 Events
GTM_DPLL_TSF_S27	.equ	0xf012876c	; DPLL Time Stamp Field of STATE 27 Events
GTM_DPLL_TSF_S28	.equ	0xf0128770	; DPLL Time Stamp Field of STATE 28 Events
GTM_DPLL_TSF_S29	.equ	0xf0128774	; DPLL Time Stamp Field of STATE 29 Events
GTM_DPLL_TSF_S3	.equ	0xf012870c	; DPLL Time Stamp Field of STATE 3 Events
GTM_DPLL_TSF_S30	.equ	0xf0128778	; DPLL Time Stamp Field of STATE 30 Events
GTM_DPLL_TSF_S31	.equ	0xf012877c	; DPLL Time Stamp Field of STATE 31 Events
GTM_DPLL_TSF_S32	.equ	0xf0128780	; DPLL Time Stamp Field of STATE 32 Events
GTM_DPLL_TSF_S33	.equ	0xf0128784	; DPLL Time Stamp Field of STATE 33 Events
GTM_DPLL_TSF_S34	.equ	0xf0128788	; DPLL Time Stamp Field of STATE 34 Events
GTM_DPLL_TSF_S35	.equ	0xf012878c	; DPLL Time Stamp Field of STATE 35 Events
GTM_DPLL_TSF_S36	.equ	0xf0128790	; DPLL Time Stamp Field of STATE 36 Events
GTM_DPLL_TSF_S37	.equ	0xf0128794	; DPLL Time Stamp Field of STATE 37 Events
GTM_DPLL_TSF_S38	.equ	0xf0128798	; DPLL Time Stamp Field of STATE 38 Events
GTM_DPLL_TSF_S39	.equ	0xf012879c	; DPLL Time Stamp Field of STATE 39 Events
GTM_DPLL_TSF_S4	.equ	0xf0128710	; DPLL Time Stamp Field of STATE 4 Events
GTM_DPLL_TSF_S40	.equ	0xf01287a0	; DPLL Time Stamp Field of STATE 40 Events
GTM_DPLL_TSF_S41	.equ	0xf01287a4	; DPLL Time Stamp Field of STATE 41 Events
GTM_DPLL_TSF_S42	.equ	0xf01287a8	; DPLL Time Stamp Field of STATE 42 Events
GTM_DPLL_TSF_S43	.equ	0xf01287ac	; DPLL Time Stamp Field of STATE 43 Events
GTM_DPLL_TSF_S44	.equ	0xf01287b0	; DPLL Time Stamp Field of STATE 44 Events
GTM_DPLL_TSF_S45	.equ	0xf01287b4	; DPLL Time Stamp Field of STATE 45 Events
GTM_DPLL_TSF_S46	.equ	0xf01287b8	; DPLL Time Stamp Field of STATE 46 Events
GTM_DPLL_TSF_S47	.equ	0xf01287bc	; DPLL Time Stamp Field of STATE 47 Events
GTM_DPLL_TSF_S48	.equ	0xf01287c0	; DPLL Time Stamp Field of STATE 48 Events
GTM_DPLL_TSF_S49	.equ	0xf01287c4	; DPLL Time Stamp Field of STATE 49 Events
GTM_DPLL_TSF_S5	.equ	0xf0128714	; DPLL Time Stamp Field of STATE 5 Events
GTM_DPLL_TSF_S50	.equ	0xf01287c8	; DPLL Time Stamp Field of STATE 50 Events
GTM_DPLL_TSF_S51	.equ	0xf01287cc	; DPLL Time Stamp Field of STATE 51 Events
GTM_DPLL_TSF_S52	.equ	0xf01287d0	; DPLL Time Stamp Field of STATE 52 Events
GTM_DPLL_TSF_S53	.equ	0xf01287d4	; DPLL Time Stamp Field of STATE 53 Events
GTM_DPLL_TSF_S54	.equ	0xf01287d8	; DPLL Time Stamp Field of STATE 54 Events
GTM_DPLL_TSF_S55	.equ	0xf01287dc	; DPLL Time Stamp Field of STATE 55 Events
GTM_DPLL_TSF_S56	.equ	0xf01287e0	; DPLL Time Stamp Field of STATE 56 Events
GTM_DPLL_TSF_S57	.equ	0xf01287e4	; DPLL Time Stamp Field of STATE 57 Events
GTM_DPLL_TSF_S58	.equ	0xf01287e8	; DPLL Time Stamp Field of STATE 58 Events
GTM_DPLL_TSF_S59	.equ	0xf01287ec	; DPLL Time Stamp Field of STATE 59 Events
GTM_DPLL_TSF_S6	.equ	0xf0128718	; DPLL Time Stamp Field of STATE 6 Events
GTM_DPLL_TSF_S60	.equ	0xf01287f0	; DPLL Time Stamp Field of STATE 60 Events
GTM_DPLL_TSF_S61	.equ	0xf01287f4	; DPLL Time Stamp Field of STATE 61 Events
GTM_DPLL_TSF_S62	.equ	0xf01287f8	; DPLL Time Stamp Field of STATE 62 Events
GTM_DPLL_TSF_S63	.equ	0xf01287fc	; DPLL Time Stamp Field of STATE 63 Events
GTM_DPLL_TSF_S7	.equ	0xf012871c	; DPLL Time Stamp Field of STATE 7 Events
GTM_DPLL_TSF_S8	.equ	0xf0128720	; DPLL Time Stamp Field of STATE 8 Events
GTM_DPLL_TSF_S9	.equ	0xf0128724	; DPLL Time Stamp Field of STATE 9 Events
GTM_DPLL_TS_S_0	.equ	0xf0128410	; DPLL Actual Signal STATE Time Stamp Register
GTM_DPLL_TS_S_1	.equ	0xf0128414	; DPLL Actual Signal STATE Time Stamp Register
GTM_DPLL_TS_S_OLD_0	.equ	0xf0128410	; DPLL Previous Signal STATE Time Stamp Register
GTM_DPLL_TS_S_OLD_1	.equ	0xf0128414	; DPLL Previous Signal STATE Time Stamp Register
GTM_DPLL_TS_T_0	.equ	0xf0128400	; DPLL Actual Signal TRIGGER Time Stamp Register
GTM_DPLL_TS_T_1	.equ	0xf0128404	; DPLL Actual Signal TRIGGER Time Stamp Register
GTM_DPLL_TS_T_OLD_0	.equ	0xf0128400	; DPLL Previous Signal TRIGGER Time Stamp Register
GTM_DPLL_TS_T_OLD_1	.equ	0xf0128404	; DPLL Previous Signal TRIGGER Time Stamp Register
GTM_DSADCINSEL0	.equ	0xf019fd7c	; DSADC Input Select 0 Register
GTM_DSADCINSEL1	.equ	0xf019fd80	; DSADC Input Select 1 Register
GTM_DSADCINSEL2	.equ	0xf019fd84	; DSADC Input Select 2 Register
GTM_DSADCOUTSEL00	.equ	0xf019fd88	; DSADC Output Select 00 Register
GTM_DSADCOUTSEL01	.equ	0xf019fd8c	; DSADC Output Select 01 Register
GTM_DSADCOUTSEL10	.equ	0xf019fd90	; DSADC Output Select 10 Register
GTM_DSADCOUTSEL11	.equ	0xf019fd94	; DSADC Output Select 11 Register
GTM_DXINCON    	.equ	0xf019fe90	; Data Exchange Input Control Register
GTM_DXOUTCON   	.equ	0xf019fe00	; Data Exchange Output Control Register
GTM_EIRQ_EN    	.equ	0xf0100020	; GTM Error Interrupt Enable Register
GTM_F2A0_CH0_ARU_RD_FIFO	.equ	0xf0118000	; F2A Read Channel Address Register
GTM_F2A0_CH0_STR_CFG	.equ	0xf0118020	; F2A Stream 0 Configuration Register
GTM_F2A0_CH1_ARU_RD_FIFO	.equ	0xf0118004	; F2A Read Channel Address Register
GTM_F2A0_CH1_STR_CFG	.equ	0xf0118024	; F2A Stream 1 Configuration Register
GTM_F2A0_CH2_ARU_RD_FIFO	.equ	0xf0118008	; F2A Read Channel Address Register
GTM_F2A0_CH2_STR_CFG	.equ	0xf0118028	; F2A Stream 2 Configuration Register
GTM_F2A0_CH3_ARU_RD_FIFO	.equ	0xf011800c	; F2A Read Channel Address Register
GTM_F2A0_CH3_STR_CFG	.equ	0xf011802c	; F2A Stream 3 Configuration Register
GTM_F2A0_CH4_ARU_RD_FIFO	.equ	0xf0118010	; F2A Read Channel Address Register
GTM_F2A0_CH4_STR_CFG	.equ	0xf0118030	; F2A Stream 4 Configuration Register
GTM_F2A0_CH5_ARU_RD_FIFO	.equ	0xf0118014	; F2A Read Channel Address Register
GTM_F2A0_CH5_STR_CFG	.equ	0xf0118034	; F2A Stream 5 Configuration Register
GTM_F2A0_CH6_ARU_RD_FIFO	.equ	0xf0118018	; F2A Read Channel Address Register
GTM_F2A0_CH6_STR_CFG	.equ	0xf0118038	; F2A Stream 6 Configuration Register
GTM_F2A0_CH7_ARU_RD_FIFO	.equ	0xf011801c	; F2A Read Channel Address Register
GTM_F2A0_CH7_STR_CFG	.equ	0xf011803c	; F2A Stream 7 Configuration Register
GTM_F2A0_ENABLE	.equ	0xf0118040	; F2A0 Stream Activation Register
GTM_F2A1_CH0_ARU_RD_FIFO	.equ	0xf011c000	; F2A Read Channel Address Register
GTM_F2A1_CH0_STR_CFG	.equ	0xf011c020	; F2A Stream 0 Configuration Register
GTM_F2A1_CH1_ARU_RD_FIFO	.equ	0xf011c004	; F2A Read Channel Address Register
GTM_F2A1_CH1_STR_CFG	.equ	0xf011c024	; F2A Stream 1 Configuration Register
GTM_F2A1_CH2_ARU_RD_FIFO	.equ	0xf011c008	; F2A Read Channel Address Register
GTM_F2A1_CH2_STR_CFG	.equ	0xf011c028	; F2A Stream 2 Configuration Register
GTM_F2A1_CH3_ARU_RD_FIFO	.equ	0xf011c00c	; F2A Read Channel Address Register
GTM_F2A1_CH3_STR_CFG	.equ	0xf011c02c	; F2A Stream 3 Configuration Register
GTM_F2A1_CH4_ARU_RD_FIFO	.equ	0xf011c010	; F2A Read Channel Address Register
GTM_F2A1_CH4_STR_CFG	.equ	0xf011c030	; F2A Stream 4 Configuration Register
GTM_F2A1_CH5_ARU_RD_FIFO	.equ	0xf011c014	; F2A Read Channel Address Register
GTM_F2A1_CH5_STR_CFG	.equ	0xf011c034	; F2A Stream 5 Configuration Register
GTM_F2A1_CH6_ARU_RD_FIFO	.equ	0xf011c018	; F2A Read Channel Address Register
GTM_F2A1_CH6_STR_CFG	.equ	0xf011c038	; F2A Stream 6 Configuration Register
GTM_F2A1_CH7_ARU_RD_FIFO	.equ	0xf011c01c	; F2A Read Channel Address Register
GTM_F2A1_CH7_STR_CFG	.equ	0xf011c03c	; F2A Stream 7 Configuration Register
GTM_F2A1_ENABLE	.equ	0xf011c040	; F2A1 Stream Activation Register
GTM_FIFO0_CH0_CTRL	.equ	0xf0118400	; FIFO0 Channel 0 Control Register
GTM_FIFO0_CH0_EIRQ_EN	.equ	0xf0118434	; FIFO0 Channel 0 Error Interrupt Enable Register
GTM_FIFO0_CH0_END_ADDR	.equ	0xf0118404	; FIFO0 Channel 0 End Address Register
GTM_FIFO0_CH0_FILL_LEVEL	.equ	0xf0118418	; FIFO0 Channel 0 Fill Level Register
GTM_FIFO0_CH0_IRQ_EN	.equ	0xf0118428	; FIFO0 Channel 0 Interrupt Enable Register
GTM_FIFO0_CH0_IRQ_FORCINT	.equ	0xf011842c	; FIFO0 Channel 0 Force Interrupt By Software Register
GTM_FIFO0_CH0_IRQ_MODE	.equ	0xf0118430	; FIFO0 Channel 0 IRQ Mode Control Register
GTM_FIFO0_CH0_IRQ_NOTIFY	.equ	0xf0118424	; FIFO0 Channel 0 Interrupt Notification Register
GTM_FIFO0_CH0_LOWER_WM	.equ	0xf0118410	; FIFO0 Channel 0 Lower Watermark Register
GTM_FIFO0_CH0_RD_PTR	.equ	0xf0118420	; FIFO0 Channel 0 Read Pointer Register
GTM_FIFO0_CH0_START_ADDR	.equ	0xf0118408	; FIFO0 Channel 0 Start Address Register
GTM_FIFO0_CH0_STATUS	.equ	0xf0118414	; FIFO0 Channel 0 Status Register
GTM_FIFO0_CH0_UPPER_WM	.equ	0xf011840c	; FIFO0 Channel 0 Upper Watermark Register
GTM_FIFO0_CH0_WR_PTR	.equ	0xf011841c	; FIFO0 Channel 0 Write Pointer Register
GTM_FIFO0_CH1_CTRL	.equ	0xf0118440	; FIFO0 Channel 1 Control Register
GTM_FIFO0_CH1_EIRQ_EN	.equ	0xf0118474	; FIFO0 Channel 1 Error Interrupt Enable Register
GTM_FIFO0_CH1_END_ADDR	.equ	0xf0118444	; FIFO0 Channel 1 End Address Register
GTM_FIFO0_CH1_FILL_LEVEL	.equ	0xf0118458	; FIFO0 Channel 1 Fill Level Register
GTM_FIFO0_CH1_IRQ_EN	.equ	0xf0118468	; FIFO0 Channel 1 Interrupt Enable Register
GTM_FIFO0_CH1_IRQ_FORCINT	.equ	0xf011846c	; FIFO0 Channel 1 Force Interrupt By Software Register
GTM_FIFO0_CH1_IRQ_MODE	.equ	0xf0118470	; FIFO0 Channel 1 IRQ Mode Control Register
GTM_FIFO0_CH1_IRQ_NOTIFY	.equ	0xf0118464	; FIFO0 Channel 1 Interrupt Notification Register
GTM_FIFO0_CH1_LOWER_WM	.equ	0xf0118450	; FIFO0 Channel 1 Lower Watermark Register
GTM_FIFO0_CH1_RD_PTR	.equ	0xf0118460	; FIFO0 Channel 1 Read Pointer Register
GTM_FIFO0_CH1_START_ADDR	.equ	0xf0118448	; FIFO0 Channel 1 Start Address Register
GTM_FIFO0_CH1_STATUS	.equ	0xf0118454	; FIFO0 Channel 1 Status Register
GTM_FIFO0_CH1_UPPER_WM	.equ	0xf011844c	; FIFO0 Channel 1 Upper Watermark Register
GTM_FIFO0_CH1_WR_PTR	.equ	0xf011845c	; FIFO0 Channel 1 Write Pointer Register
GTM_FIFO0_CH2_CTRL	.equ	0xf0118480	; FIFO0 Channel 2 Control Register
GTM_FIFO0_CH2_EIRQ_EN	.equ	0xf01184b4	; FIFO0 Channel 2 Error Interrupt Enable Register
GTM_FIFO0_CH2_END_ADDR	.equ	0xf0118484	; FIFO0 Channel 2 End Address Register
GTM_FIFO0_CH2_FILL_LEVEL	.equ	0xf0118498	; FIFO0 Channel 2 Fill Level Register
GTM_FIFO0_CH2_IRQ_EN	.equ	0xf01184a8	; FIFO0 Channel 2 Interrupt Enable Register
GTM_FIFO0_CH2_IRQ_FORCINT	.equ	0xf01184ac	; FIFO0 Channel 2 Force Interrupt By Software Register
GTM_FIFO0_CH2_IRQ_MODE	.equ	0xf01184b0	; FIFO0 Channel 2 IRQ Mode Control Register
GTM_FIFO0_CH2_IRQ_NOTIFY	.equ	0xf01184a4	; FIFO0 Channel 2 Interrupt Notification Register
GTM_FIFO0_CH2_LOWER_WM	.equ	0xf0118490	; FIFO0 Channel 2 Lower Watermark Register
GTM_FIFO0_CH2_RD_PTR	.equ	0xf01184a0	; FIFO0 Channel 2 Read Pointer Register
GTM_FIFO0_CH2_START_ADDR	.equ	0xf0118488	; FIFO0 Channel 2 Start Address Register
GTM_FIFO0_CH2_STATUS	.equ	0xf0118494	; FIFO0 Channel 2 Status Register
GTM_FIFO0_CH2_UPPER_WM	.equ	0xf011848c	; FIFO0 Channel 2 Upper Watermark Register
GTM_FIFO0_CH2_WR_PTR	.equ	0xf011849c	; FIFO0 Channel 2 Write Pointer Register
GTM_FIFO0_CH3_CTRL	.equ	0xf01184c0	; FIFO0 Channel 3 Control Register
GTM_FIFO0_CH3_EIRQ_EN	.equ	0xf01184f4	; FIFO0 Channel 3 Error Interrupt Enable Register
GTM_FIFO0_CH3_END_ADDR	.equ	0xf01184c4	; FIFO0 Channel 3 End Address Register
GTM_FIFO0_CH3_FILL_LEVEL	.equ	0xf01184d8	; FIFO0 Channel 3 Fill Level Register
GTM_FIFO0_CH3_IRQ_EN	.equ	0xf01184e8	; FIFO0 Channel 3 Interrupt Enable Register
GTM_FIFO0_CH3_IRQ_FORCINT	.equ	0xf01184ec	; FIFO0 Channel 3 Force Interrupt By Software Register
GTM_FIFO0_CH3_IRQ_MODE	.equ	0xf01184f0	; FIFO0 Channel 3 IRQ Mode Control Register
GTM_FIFO0_CH3_IRQ_NOTIFY	.equ	0xf01184e4	; FIFO0 Channel 3 Interrupt Notification Register
GTM_FIFO0_CH3_LOWER_WM	.equ	0xf01184d0	; FIFO0 Channel 3 Lower Watermark Register
GTM_FIFO0_CH3_RD_PTR	.equ	0xf01184e0	; FIFO0 Channel 3 Read Pointer Register
GTM_FIFO0_CH3_START_ADDR	.equ	0xf01184c8	; FIFO0 Channel 3 Start Address Register
GTM_FIFO0_CH3_STATUS	.equ	0xf01184d4	; FIFO0 Channel 3 Status Register
GTM_FIFO0_CH3_UPPER_WM	.equ	0xf01184cc	; FIFO0 Channel 3 Upper Watermark Register
GTM_FIFO0_CH3_WR_PTR	.equ	0xf01184dc	; FIFO0 Channel 3 Write Pointer Register
GTM_FIFO0_CH4_CTRL	.equ	0xf0118500	; FIFO0 Channel 4 Control Register
GTM_FIFO0_CH4_EIRQ_EN	.equ	0xf0118534	; FIFO0 Channel 4 Error Interrupt Enable Register
GTM_FIFO0_CH4_END_ADDR	.equ	0xf0118504	; FIFO0 Channel 4 End Address Register
GTM_FIFO0_CH4_FILL_LEVEL	.equ	0xf0118518	; FIFO0 Channel 4 Fill Level Register
GTM_FIFO0_CH4_IRQ_EN	.equ	0xf0118528	; FIFO0 Channel 4 Interrupt Enable Register
GTM_FIFO0_CH4_IRQ_FORCINT	.equ	0xf011852c	; FIFO0 Channel 4 Force Interrupt By Software Register
GTM_FIFO0_CH4_IRQ_MODE	.equ	0xf0118530	; FIFO0 Channel 4 IRQ Mode Control Register
GTM_FIFO0_CH4_IRQ_NOTIFY	.equ	0xf0118524	; FIFO0 Channel 4 Interrupt Notification Register
GTM_FIFO0_CH4_LOWER_WM	.equ	0xf0118510	; FIFO0 Channel 4 Lower Watermark Register
GTM_FIFO0_CH4_RD_PTR	.equ	0xf0118520	; FIFO0 Channel 4 Read Pointer Register
GTM_FIFO0_CH4_START_ADDR	.equ	0xf0118508	; FIFO0 Channel 4 Start Address Register
GTM_FIFO0_CH4_STATUS	.equ	0xf0118514	; FIFO0 Channel 4 Status Register
GTM_FIFO0_CH4_UPPER_WM	.equ	0xf011850c	; FIFO0 Channel 4 Upper Watermark Register
GTM_FIFO0_CH4_WR_PTR	.equ	0xf011851c	; FIFO0 Channel 4 Write Pointer Register
GTM_FIFO0_CH5_CTRL	.equ	0xf0118540	; FIFO0 Channel 5 Control Register
GTM_FIFO0_CH5_EIRQ_EN	.equ	0xf0118574	; FIFO0 Channel 5 Error Interrupt Enable Register
GTM_FIFO0_CH5_END_ADDR	.equ	0xf0118544	; FIFO0 Channel 5 End Address Register
GTM_FIFO0_CH5_FILL_LEVEL	.equ	0xf0118558	; FIFO0 Channel 5 Fill Level Register
GTM_FIFO0_CH5_IRQ_EN	.equ	0xf0118568	; FIFO0 Channel 5 Interrupt Enable Register
GTM_FIFO0_CH5_IRQ_FORCINT	.equ	0xf011856c	; FIFO0 Channel 5 Force Interrupt By Software Register
GTM_FIFO0_CH5_IRQ_MODE	.equ	0xf0118570	; FIFO0 Channel 5 IRQ Mode Control Register
GTM_FIFO0_CH5_IRQ_NOTIFY	.equ	0xf0118564	; FIFO0 Channel 5 Interrupt Notification Register
GTM_FIFO0_CH5_LOWER_WM	.equ	0xf0118550	; FIFO0 Channel 5 Lower Watermark Register
GTM_FIFO0_CH5_RD_PTR	.equ	0xf0118560	; FIFO0 Channel 5 Read Pointer Register
GTM_FIFO0_CH5_START_ADDR	.equ	0xf0118548	; FIFO0 Channel 5 Start Address Register
GTM_FIFO0_CH5_STATUS	.equ	0xf0118554	; FIFO0 Channel 5 Status Register
GTM_FIFO0_CH5_UPPER_WM	.equ	0xf011854c	; FIFO0 Channel 5 Upper Watermark Register
GTM_FIFO0_CH5_WR_PTR	.equ	0xf011855c	; FIFO0 Channel 5 Write Pointer Register
GTM_FIFO0_CH6_CTRL	.equ	0xf0118580	; FIFO0 Channel 6 Control Register
GTM_FIFO0_CH6_EIRQ_EN	.equ	0xf01185b4	; FIFO0 Channel 6 Error Interrupt Enable Register
GTM_FIFO0_CH6_END_ADDR	.equ	0xf0118584	; FIFO0 Channel 6 End Address Register
GTM_FIFO0_CH6_FILL_LEVEL	.equ	0xf0118598	; FIFO0 Channel 6 Fill Level Register
GTM_FIFO0_CH6_IRQ_EN	.equ	0xf01185a8	; FIFO0 Channel 6 Interrupt Enable Register
GTM_FIFO0_CH6_IRQ_FORCINT	.equ	0xf01185ac	; FIFO0 Channel 6 Force Interrupt By Software Register
GTM_FIFO0_CH6_IRQ_MODE	.equ	0xf01185b0	; FIFO0 Channel 6 IRQ Mode Control Register
GTM_FIFO0_CH6_IRQ_NOTIFY	.equ	0xf01185a4	; FIFO0 Channel 6 Interrupt Notification Register
GTM_FIFO0_CH6_LOWER_WM	.equ	0xf0118590	; FIFO0 Channel 6 Lower Watermark Register
GTM_FIFO0_CH6_RD_PTR	.equ	0xf01185a0	; FIFO0 Channel 6 Read Pointer Register
GTM_FIFO0_CH6_START_ADDR	.equ	0xf0118588	; FIFO0 Channel 6 Start Address Register
GTM_FIFO0_CH6_STATUS	.equ	0xf0118594	; FIFO0 Channel 6 Status Register
GTM_FIFO0_CH6_UPPER_WM	.equ	0xf011858c	; FIFO0 Channel 6 Upper Watermark Register
GTM_FIFO0_CH6_WR_PTR	.equ	0xf011859c	; FIFO0 Channel 6 Write Pointer Register
GTM_FIFO0_CH7_CTRL	.equ	0xf01185c0	; FIFO0 Channel 7 Control Register
GTM_FIFO0_CH7_EIRQ_EN	.equ	0xf01185f4	; FIFO0 Channel 7 Error Interrupt Enable Register
GTM_FIFO0_CH7_END_ADDR	.equ	0xf01185c4	; FIFO0 Channel 7 End Address Register
GTM_FIFO0_CH7_FILL_LEVEL	.equ	0xf01185d8	; FIFO0 Channel 7 Fill Level Register
GTM_FIFO0_CH7_IRQ_EN	.equ	0xf01185e8	; FIFO0 Channel 7 Interrupt Enable Register
GTM_FIFO0_CH7_IRQ_FORCINT	.equ	0xf01185ec	; FIFO0 Channel 7 Force Interrupt By Software Register
GTM_FIFO0_CH7_IRQ_MODE	.equ	0xf01185f0	; FIFO0 Channel 7 IRQ Mode Control Register
GTM_FIFO0_CH7_IRQ_NOTIFY	.equ	0xf01185e4	; FIFO0 Channel 7 Interrupt Notification Register
GTM_FIFO0_CH7_LOWER_WM	.equ	0xf01185d0	; FIFO0 Channel 7 Lower Watermark Register
GTM_FIFO0_CH7_RD_PTR	.equ	0xf01185e0	; FIFO0 Channel 7 Read Pointer Register
GTM_FIFO0_CH7_START_ADDR	.equ	0xf01185c8	; FIFO0 Channel 7 Start Address Register
GTM_FIFO0_CH7_STATUS	.equ	0xf01185d4	; FIFO0 Channel 7 Status Register
GTM_FIFO0_CH7_UPPER_WM	.equ	0xf01185cc	; FIFO0 Channel 7 Upper Watermark Register
GTM_FIFO0_CH7_WR_PTR	.equ	0xf01185dc	; FIFO0 Channel 7 Write Pointer Register
GTM_FIFO1_CH0_CTRL	.equ	0xf011c400	; FIFO1 Channel 0 Control Register
GTM_FIFO1_CH0_EIRQ_EN	.equ	0xf011c434	; FIFO1 Channel 0 Error Interrupt Enable Register
GTM_FIFO1_CH0_END_ADDR	.equ	0xf011c404	; FIFO1 Channel 0 End Address Register
GTM_FIFO1_CH0_FILL_LEVEL	.equ	0xf011c418	; FIFO1 Channel 0 Fill Level Register
GTM_FIFO1_CH0_IRQ_EN	.equ	0xf011c428	; FIFO1 Channel 0 Interrupt Enable Register
GTM_FIFO1_CH0_IRQ_FORCINT	.equ	0xf011c42c	; FIFO1 Channel 0 Force Interrupt By Software Register
GTM_FIFO1_CH0_IRQ_MODE	.equ	0xf011c430	; FIFO1 Channel 0 IRQ Mode Control Register
GTM_FIFO1_CH0_IRQ_NOTIFY	.equ	0xf011c424	; FIFO1 Channel 0 Interrupt Notification Register
GTM_FIFO1_CH0_LOWER_WM	.equ	0xf011c410	; FIFO1 Channel 0 Lower Watermark Register
GTM_FIFO1_CH0_RD_PTR	.equ	0xf011c420	; FIFO1 Channel 0 Read Pointer Register
GTM_FIFO1_CH0_START_ADDR	.equ	0xf011c408	; FIFO1 Channel 0 Start Address Register
GTM_FIFO1_CH0_STATUS	.equ	0xf011c414	; FIFO1 Channel 0 Status Register
GTM_FIFO1_CH0_UPPER_WM	.equ	0xf011c40c	; FIFO1 Channel 0 Upper Watermark Register
GTM_FIFO1_CH0_WR_PTR	.equ	0xf011c41c	; FIFO1 Channel 0 Write Pointer Register
GTM_FIFO1_CH1_CTRL	.equ	0xf011c440	; FIFO1 Channel 1 Control Register
GTM_FIFO1_CH1_EIRQ_EN	.equ	0xf011c474	; FIFO1 Channel 1 Error Interrupt Enable Register
GTM_FIFO1_CH1_END_ADDR	.equ	0xf011c444	; FIFO1 Channel 1 End Address Register
GTM_FIFO1_CH1_FILL_LEVEL	.equ	0xf011c458	; FIFO1 Channel 1 Fill Level Register
GTM_FIFO1_CH1_IRQ_EN	.equ	0xf011c468	; FIFO1 Channel 1 Interrupt Enable Register
GTM_FIFO1_CH1_IRQ_FORCINT	.equ	0xf011c46c	; FIFO1 Channel 1 Force Interrupt By Software Register
GTM_FIFO1_CH1_IRQ_MODE	.equ	0xf011c470	; FIFO1 Channel 1 IRQ Mode Control Register
GTM_FIFO1_CH1_IRQ_NOTIFY	.equ	0xf011c464	; FIFO1 Channel 1 Interrupt Notification Register
GTM_FIFO1_CH1_LOWER_WM	.equ	0xf011c450	; FIFO1 Channel 1 Lower Watermark Register
GTM_FIFO1_CH1_RD_PTR	.equ	0xf011c460	; FIFO1 Channel 1 Read Pointer Register
GTM_FIFO1_CH1_START_ADDR	.equ	0xf011c448	; FIFO1 Channel 1 Start Address Register
GTM_FIFO1_CH1_STATUS	.equ	0xf011c454	; FIFO1 Channel 1 Status Register
GTM_FIFO1_CH1_UPPER_WM	.equ	0xf011c44c	; FIFO1 Channel 1 Upper Watermark Register
GTM_FIFO1_CH1_WR_PTR	.equ	0xf011c45c	; FIFO1 Channel 1 Write Pointer Register
GTM_FIFO1_CH2_CTRL	.equ	0xf011c480	; FIFO1 Channel 2 Control Register
GTM_FIFO1_CH2_EIRQ_EN	.equ	0xf011c4b4	; FIFO1 Channel 2 Error Interrupt Enable Register
GTM_FIFO1_CH2_END_ADDR	.equ	0xf011c484	; FIFO1 Channel 2 End Address Register
GTM_FIFO1_CH2_FILL_LEVEL	.equ	0xf011c498	; FIFO1 Channel 2 Fill Level Register
GTM_FIFO1_CH2_IRQ_EN	.equ	0xf011c4a8	; FIFO1 Channel 2 Interrupt Enable Register
GTM_FIFO1_CH2_IRQ_FORCINT	.equ	0xf011c4ac	; FIFO1 Channel 2 Force Interrupt By Software Register
GTM_FIFO1_CH2_IRQ_MODE	.equ	0xf011c4b0	; FIFO1 Channel 2 IRQ Mode Control Register
GTM_FIFO1_CH2_IRQ_NOTIFY	.equ	0xf011c4a4	; FIFO1 Channel 2 Interrupt Notification Register
GTM_FIFO1_CH2_LOWER_WM	.equ	0xf011c490	; FIFO1 Channel 2 Lower Watermark Register
GTM_FIFO1_CH2_RD_PTR	.equ	0xf011c4a0	; FIFO1 Channel 2 Read Pointer Register
GTM_FIFO1_CH2_START_ADDR	.equ	0xf011c488	; FIFO1 Channel 2 Start Address Register
GTM_FIFO1_CH2_STATUS	.equ	0xf011c494	; FIFO1 Channel 2 Status Register
GTM_FIFO1_CH2_UPPER_WM	.equ	0xf011c48c	; FIFO1 Channel 2 Upper Watermark Register
GTM_FIFO1_CH2_WR_PTR	.equ	0xf011c49c	; FIFO1 Channel 2 Write Pointer Register
GTM_FIFO1_CH3_CTRL	.equ	0xf011c4c0	; FIFO1 Channel 3 Control Register
GTM_FIFO1_CH3_EIRQ_EN	.equ	0xf011c4f4	; FIFO1 Channel 3 Error Interrupt Enable Register
GTM_FIFO1_CH3_END_ADDR	.equ	0xf011c4c4	; FIFO1 Channel 3 End Address Register
GTM_FIFO1_CH3_FILL_LEVEL	.equ	0xf011c4d8	; FIFO1 Channel 3 Fill Level Register
GTM_FIFO1_CH3_IRQ_EN	.equ	0xf011c4e8	; FIFO1 Channel 3 Interrupt Enable Register
GTM_FIFO1_CH3_IRQ_FORCINT	.equ	0xf011c4ec	; FIFO1 Channel 3 Force Interrupt By Software Register
GTM_FIFO1_CH3_IRQ_MODE	.equ	0xf011c4f0	; FIFO1 Channel 3 IRQ Mode Control Register
GTM_FIFO1_CH3_IRQ_NOTIFY	.equ	0xf011c4e4	; FIFO1 Channel 3 Interrupt Notification Register
GTM_FIFO1_CH3_LOWER_WM	.equ	0xf011c4d0	; FIFO1 Channel 3 Lower Watermark Register
GTM_FIFO1_CH3_RD_PTR	.equ	0xf011c4e0	; FIFO1 Channel 3 Read Pointer Register
GTM_FIFO1_CH3_START_ADDR	.equ	0xf011c4c8	; FIFO1 Channel 3 Start Address Register
GTM_FIFO1_CH3_STATUS	.equ	0xf011c4d4	; FIFO1 Channel 3 Status Register
GTM_FIFO1_CH3_UPPER_WM	.equ	0xf011c4cc	; FIFO1 Channel 3 Upper Watermark Register
GTM_FIFO1_CH3_WR_PTR	.equ	0xf011c4dc	; FIFO1 Channel 3 Write Pointer Register
GTM_FIFO1_CH4_CTRL	.equ	0xf011c500	; FIFO1 Channel 4 Control Register
GTM_FIFO1_CH4_EIRQ_EN	.equ	0xf011c534	; FIFO1 Channel 4 Error Interrupt Enable Register
GTM_FIFO1_CH4_END_ADDR	.equ	0xf011c504	; FIFO1 Channel 4 End Address Register
GTM_FIFO1_CH4_FILL_LEVEL	.equ	0xf011c518	; FIFO1 Channel 4 Fill Level Register
GTM_FIFO1_CH4_IRQ_EN	.equ	0xf011c528	; FIFO1 Channel 4 Interrupt Enable Register
GTM_FIFO1_CH4_IRQ_FORCINT	.equ	0xf011c52c	; FIFO1 Channel 4 Force Interrupt By Software Register
GTM_FIFO1_CH4_IRQ_MODE	.equ	0xf011c530	; FIFO1 Channel 4 IRQ Mode Control Register
GTM_FIFO1_CH4_IRQ_NOTIFY	.equ	0xf011c524	; FIFO1 Channel 4 Interrupt Notification Register
GTM_FIFO1_CH4_LOWER_WM	.equ	0xf011c510	; FIFO1 Channel 4 Lower Watermark Register
GTM_FIFO1_CH4_RD_PTR	.equ	0xf011c520	; FIFO1 Channel 4 Read Pointer Register
GTM_FIFO1_CH4_START_ADDR	.equ	0xf011c508	; FIFO1 Channel 4 Start Address Register
GTM_FIFO1_CH4_STATUS	.equ	0xf011c514	; FIFO1 Channel 4 Status Register
GTM_FIFO1_CH4_UPPER_WM	.equ	0xf011c50c	; FIFO1 Channel 4 Upper Watermark Register
GTM_FIFO1_CH4_WR_PTR	.equ	0xf011c51c	; FIFO1 Channel 4 Write Pointer Register
GTM_FIFO1_CH5_CTRL	.equ	0xf011c540	; FIFO1 Channel 5 Control Register
GTM_FIFO1_CH5_EIRQ_EN	.equ	0xf011c574	; FIFO1 Channel 5 Error Interrupt Enable Register
GTM_FIFO1_CH5_END_ADDR	.equ	0xf011c544	; FIFO1 Channel 5 End Address Register
GTM_FIFO1_CH5_FILL_LEVEL	.equ	0xf011c558	; FIFO1 Channel 5 Fill Level Register
GTM_FIFO1_CH5_IRQ_EN	.equ	0xf011c568	; FIFO1 Channel 5 Interrupt Enable Register
GTM_FIFO1_CH5_IRQ_FORCINT	.equ	0xf011c56c	; FIFO1 Channel 5 Force Interrupt By Software Register
GTM_FIFO1_CH5_IRQ_MODE	.equ	0xf011c570	; FIFO1 Channel 5 IRQ Mode Control Register
GTM_FIFO1_CH5_IRQ_NOTIFY	.equ	0xf011c564	; FIFO1 Channel 5 Interrupt Notification Register
GTM_FIFO1_CH5_LOWER_WM	.equ	0xf011c550	; FIFO1 Channel 5 Lower Watermark Register
GTM_FIFO1_CH5_RD_PTR	.equ	0xf011c560	; FIFO1 Channel 5 Read Pointer Register
GTM_FIFO1_CH5_START_ADDR	.equ	0xf011c548	; FIFO1 Channel 5 Start Address Register
GTM_FIFO1_CH5_STATUS	.equ	0xf011c554	; FIFO1 Channel 5 Status Register
GTM_FIFO1_CH5_UPPER_WM	.equ	0xf011c54c	; FIFO1 Channel 5 Upper Watermark Register
GTM_FIFO1_CH5_WR_PTR	.equ	0xf011c55c	; FIFO1 Channel 5 Write Pointer Register
GTM_FIFO1_CH6_CTRL	.equ	0xf011c580	; FIFO1 Channel 6 Control Register
GTM_FIFO1_CH6_EIRQ_EN	.equ	0xf011c5b4	; FIFO1 Channel 6 Error Interrupt Enable Register
GTM_FIFO1_CH6_END_ADDR	.equ	0xf011c584	; FIFO1 Channel 6 End Address Register
GTM_FIFO1_CH6_FILL_LEVEL	.equ	0xf011c598	; FIFO1 Channel 6 Fill Level Register
GTM_FIFO1_CH6_IRQ_EN	.equ	0xf011c5a8	; FIFO1 Channel 6 Interrupt Enable Register
GTM_FIFO1_CH6_IRQ_FORCINT	.equ	0xf011c5ac	; FIFO1 Channel 6 Force Interrupt By Software Register
GTM_FIFO1_CH6_IRQ_MODE	.equ	0xf011c5b0	; FIFO1 Channel 6 IRQ Mode Control Register
GTM_FIFO1_CH6_IRQ_NOTIFY	.equ	0xf011c5a4	; FIFO1 Channel 6 Interrupt Notification Register
GTM_FIFO1_CH6_LOWER_WM	.equ	0xf011c590	; FIFO1 Channel 6 Lower Watermark Register
GTM_FIFO1_CH6_RD_PTR	.equ	0xf011c5a0	; FIFO1 Channel 6 Read Pointer Register
GTM_FIFO1_CH6_START_ADDR	.equ	0xf011c588	; FIFO1 Channel 6 Start Address Register
GTM_FIFO1_CH6_STATUS	.equ	0xf011c594	; FIFO1 Channel 6 Status Register
GTM_FIFO1_CH6_UPPER_WM	.equ	0xf011c58c	; FIFO1 Channel 6 Upper Watermark Register
GTM_FIFO1_CH6_WR_PTR	.equ	0xf011c59c	; FIFO1 Channel 6 Write Pointer Register
GTM_FIFO1_CH7_CTRL	.equ	0xf011c5c0	; FIFO1 Channel 7 Control Register
GTM_FIFO1_CH7_EIRQ_EN	.equ	0xf011c5f4	; FIFO1 Channel 7 Error Interrupt Enable Register
GTM_FIFO1_CH7_END_ADDR	.equ	0xf011c5c4	; FIFO1 Channel 7 End Address Register
GTM_FIFO1_CH7_FILL_LEVEL	.equ	0xf011c5d8	; FIFO1 Channel 7 Fill Level Register
GTM_FIFO1_CH7_IRQ_EN	.equ	0xf011c5e8	; FIFO1 Channel 7 Interrupt Enable Register
GTM_FIFO1_CH7_IRQ_FORCINT	.equ	0xf011c5ec	; FIFO1 Channel 7 Force Interrupt By Software Register
GTM_FIFO1_CH7_IRQ_MODE	.equ	0xf011c5f0	; FIFO1 Channel 7 IRQ Mode Control Register
GTM_FIFO1_CH7_IRQ_NOTIFY	.equ	0xf011c5e4	; FIFO1 Channel 7 Interrupt Notification Register
GTM_FIFO1_CH7_LOWER_WM	.equ	0xf011c5d0	; FIFO1 Channel 7 Lower Watermark Register
GTM_FIFO1_CH7_RD_PTR	.equ	0xf011c5e0	; FIFO1 Channel 7 Read Pointer Register
GTM_FIFO1_CH7_START_ADDR	.equ	0xf011c5c8	; FIFO1 Channel 7 Start Address Register
GTM_FIFO1_CH7_STATUS	.equ	0xf011c5d4	; FIFO1 Channel 7 Status Register
GTM_FIFO1_CH7_UPPER_WM	.equ	0xf011c5cc	; FIFO1 Channel 7 Upper Watermark Register
GTM_FIFO1_CH7_WR_PTR	.equ	0xf011c5dc	; FIFO1 Channel 7 Write Pointer Register
GTM_ICM_IRQG_0 	.equ	0xf0100600	; GTM Infrastructure Interrupt Group
GTM_ICM_IRQG_1 	.equ	0xf0100604	; GTM DPLL Interrupt Group
GTM_ICM_IRQG_10	.equ	0xf0100628	; ATOM Interrupt Group 1
GTM_ICM_IRQG_11	.equ	0xf010062c	; ATOM Interrupt Group 2
GTM_ICM_IRQG_2 	.equ	0xf0100608	; TIM Interrupt Group 0
GTM_ICM_IRQG_3 	.equ	0xf010060c	; TIM Interrupt Group 1
GTM_ICM_IRQG_4 	.equ	0xf0100610	; MCS Interrupt Group 0
GTM_ICM_IRQG_5 	.equ	0xf0100614	; MCS Interrupt Group 1
GTM_ICM_IRQG_6 	.equ	0xf0100618	; TOM Interrupt Group 0
GTM_ICM_IRQG_7 	.equ	0xf010061c	; ITOM Interrupt Group 1
GTM_ICM_IRQG_8 	.equ	0xf0100620	; ITOM Interrupt Group 2
GTM_ICM_IRQG_9 	.equ	0xf0100624	; ATOM Interrupt Group 0
GTM_ICM_IRQG_CEI0	.equ	0xf0100634	; ICM Channel Error Interrupt 0 Register
GTM_ICM_IRQG_CEI1	.equ	0xf0100638	; ICM Channel Error Interrupt 1 Register
GTM_ICM_IRQG_CEI2	.equ	0xf010063c	; ICM Channel Error Interrupt 2 Register
GTM_ICM_IRQG_CEI3	.equ	0xf0100640	; ICM Channel Error Interrupt 3 Register
GTM_ICM_IRQG_CEI4	.equ	0xf0100644	; ICM Channel Error Interrupt 4 Register
GTM_ICM_IRQG_MEI	.equ	0xf0100630	; ICM Module Error Interrupt Register
GTM_IRQ_EN     	.equ	0xf0100014	; GTM Interrupt Enable Register
GTM_IRQ_FORCINT	.equ	0xf0100018	; GTM Software Interrupt Generation Register
GTM_IRQ_MODE   	.equ	0xf010001c	; GTM Top Level Interrupts Mode Selection
GTM_IRQ_NOTIFY 	.equ	0xf0100010	; GTM Interrupt Notification Register
GTM_KRST0      	.equ	0xf019fdf4	; Kernel Reset Register 0
GTM_KRST1      	.equ	0xf019fdf0	; Kernel Reset Register 1
GTM_KRSTCLR    	.equ	0xf019fdec	; Kernel Reset Status Clear Register
GTM_MAP_CTRL   	.equ	0xf0100f00	; MAP Control Register
GTM_MCFG_CTRL  	.equ	0xf0100f40	; Memory Layout Configuration Register
GTM_MCS0_CH0_ACB	.equ	0xf0130024	; MCS0 Channel ACB Register
GTM_MCS0_CH0_CTRL	.equ	0xf0130020	; MCS0 Channel Control Register
GTM_MCS0_CH0_EIRQ_EN	.equ	0xf0130054	; MCS0_Channel 0 Error Interrupt Enable Register
GTM_MCS0_CH0_IRQ_EN	.equ	0xf0130048	; MCS0 Channel 0 Interrupt Enable Register
GTM_MCS0_CH0_IRQ_FORCINT	.equ	0xf013004c	; MCS0 Channel 0 Software Interrupt Generation Register
GTM_MCS0_CH0_IRQ_MODE	.equ	0xf0130050	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH0_IRQ_NOTIFY	.equ	0xf0130044	; MCS0 Channel 0 interrupt notification register
GTM_MCS0_CH0_PC	.equ	0xf0130040	; MCS0 Channel 0 Program Counter Register
GTM_MCS0_CH0_R0	.equ	0xf0130000	; MCS0 Channel 0 Program Counter Register 0
GTM_MCS0_CH0_R1	.equ	0xf0130004	; MCS0 Channel 0 Program Counter Register 1
GTM_MCS0_CH0_R2	.equ	0xf0130008	; MCS0 Channel 0 Program Counter Register 2
GTM_MCS0_CH0_R3	.equ	0xf013000c	; MCS0 Channel 0 Program Counter Register 3
GTM_MCS0_CH0_R4	.equ	0xf0130010	; MCS0 Channel 0 Program Counter Register 4
GTM_MCS0_CH0_R5	.equ	0xf0130014	; MCS0 Channel 0 Program Counter Register 5
GTM_MCS0_CH0_R6	.equ	0xf0130018	; MCS0 Channel 0 Program Counter Register 6
GTM_MCS0_CH0_R7	.equ	0xf013001c	; MCS0 Channel 0 Program Counter Register 7
GTM_MCS0_CH1_ACB	.equ	0xf01300a4	; MCS0 Channel ACB Register
GTM_MCS0_CH1_CTRL	.equ	0xf01300a0	; MCS0 Channel Control Register
GTM_MCS0_CH1_EIRQ_EN	.equ	0xf01300d4	; MCS0_Channel 1 Error Interrupt Enable Register
GTM_MCS0_CH1_IRQ_EN	.equ	0xf01300c8	; MCS0 Channel 1 Interrupt Enable Register
GTM_MCS0_CH1_IRQ_FORCINT	.equ	0xf01300cc	; MCS0 Channel 1 Software Interrupt Generation Register
GTM_MCS0_CH1_IRQ_MODE	.equ	0xf01300d0	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH1_IRQ_NOTIFY	.equ	0xf01300c4	; MCS0 Channel 1 interrupt notification register
GTM_MCS0_CH1_PC	.equ	0xf01300c0	; MCS0 Channel 1 Program Counter Register
GTM_MCS0_CH1_R0	.equ	0xf0130080	; MCS0 Channel 1 Program Counter Register 0
GTM_MCS0_CH1_R1	.equ	0xf0130084	; MCS0 Channel 1 Program Counter Register 1
GTM_MCS0_CH1_R2	.equ	0xf0130088	; MCS0 Channel 1 Program Counter Register 2
GTM_MCS0_CH1_R3	.equ	0xf013008c	; MCS0 Channel 1 Program Counter Register 3
GTM_MCS0_CH1_R4	.equ	0xf0130090	; MCS0 Channel 1 Program Counter Register 4
GTM_MCS0_CH1_R5	.equ	0xf0130094	; MCS0 Channel 1 Program Counter Register 5
GTM_MCS0_CH1_R6	.equ	0xf0130098	; MCS0 Channel 1 Program Counter Register 6
GTM_MCS0_CH1_R7	.equ	0xf013009c	; MCS0 Channel 1 Program Counter Register 7
GTM_MCS0_CH2_ACB	.equ	0xf0130124	; MCS0 Channel ACB Register
GTM_MCS0_CH2_CTRL	.equ	0xf0130120	; MCS0 Channel Control Register
GTM_MCS0_CH2_EIRQ_EN	.equ	0xf0130154	; MCS0_Channel 2 Error Interrupt Enable Register
GTM_MCS0_CH2_IRQ_EN	.equ	0xf0130148	; MCS0 Channel 2 Interrupt Enable Register
GTM_MCS0_CH2_IRQ_FORCINT	.equ	0xf013014c	; MCS0 Channel 2 Software Interrupt Generation Register
GTM_MCS0_CH2_IRQ_MODE	.equ	0xf0130150	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH2_IRQ_NOTIFY	.equ	0xf0130144	; MCS0 Channel 2 interrupt notification register
GTM_MCS0_CH2_PC	.equ	0xf0130140	; MCS0 Channel 2 Program Counter Register
GTM_MCS0_CH2_R0	.equ	0xf0130100	; MCS0 Channel 2 Program Counter Register 0
GTM_MCS0_CH2_R1	.equ	0xf0130104	; MCS0 Channel 2 Program Counter Register 1
GTM_MCS0_CH2_R2	.equ	0xf0130108	; MCS0 Channel 2 Program Counter Register 2
GTM_MCS0_CH2_R3	.equ	0xf013010c	; MCS0 Channel 2 Program Counter Register 3
GTM_MCS0_CH2_R4	.equ	0xf0130110	; MCS0 Channel 2 Program Counter Register 4
GTM_MCS0_CH2_R5	.equ	0xf0130114	; MCS0 Channel 2 Program Counter Register 5
GTM_MCS0_CH2_R6	.equ	0xf0130118	; MCS0 Channel 2 Program Counter Register 6
GTM_MCS0_CH2_R7	.equ	0xf013011c	; MCS0 Channel 2 Program Counter Register 7
GTM_MCS0_CH3_ACB	.equ	0xf01301a4	; MCS0 Channel ACB Register
GTM_MCS0_CH3_CTRL	.equ	0xf01301a0	; MCS0 Channel Control Register
GTM_MCS0_CH3_EIRQ_EN	.equ	0xf01301d4	; MCS0_Channel 3 Error Interrupt Enable Register
GTM_MCS0_CH3_IRQ_EN	.equ	0xf01301c8	; MCS0 Channel 3 Interrupt Enable Register
GTM_MCS0_CH3_IRQ_FORCINT	.equ	0xf01301cc	; MCS0 Channel 3 Software Interrupt Generation Register
GTM_MCS0_CH3_IRQ_MODE	.equ	0xf01301d0	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH3_IRQ_NOTIFY	.equ	0xf01301c4	; MCS0 Channel 3 interrupt notification register
GTM_MCS0_CH3_PC	.equ	0xf01301c0	; MCS0 Channel 3 Program Counter Register
GTM_MCS0_CH3_R0	.equ	0xf0130180	; MCS0 Channel 3 Program Counter Register 0
GTM_MCS0_CH3_R1	.equ	0xf0130184	; MCS0 Channel 3 Program Counter Register 1
GTM_MCS0_CH3_R2	.equ	0xf0130188	; MCS0 Channel 3 Program Counter Register 2
GTM_MCS0_CH3_R3	.equ	0xf013018c	; MCS0 Channel 3 Program Counter Register 3
GTM_MCS0_CH3_R4	.equ	0xf0130190	; MCS0 Channel 3 Program Counter Register 4
GTM_MCS0_CH3_R5	.equ	0xf0130194	; MCS0 Channel 3 Program Counter Register 5
GTM_MCS0_CH3_R6	.equ	0xf0130198	; MCS0 Channel 3 Program Counter Register 6
GTM_MCS0_CH3_R7	.equ	0xf013019c	; MCS0 Channel 3 Program Counter Register 7
GTM_MCS0_CH4_ACB	.equ	0xf0130224	; MCS0 Channel ACB Register
GTM_MCS0_CH4_CTRL	.equ	0xf0130220	; MCS0 Channel Control Register
GTM_MCS0_CH4_EIRQ_EN	.equ	0xf0130254	; MCS0_Channel 4 Error Interrupt Enable Register
GTM_MCS0_CH4_IRQ_EN	.equ	0xf0130248	; MCS0 Channel 4 Interrupt Enable Register
GTM_MCS0_CH4_IRQ_FORCINT	.equ	0xf013024c	; MCS0 Channel 4 Software Interrupt Generation Register
GTM_MCS0_CH4_IRQ_MODE	.equ	0xf0130250	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH4_IRQ_NOTIFY	.equ	0xf0130244	; MCS0 Channel 4 interrupt notification register
GTM_MCS0_CH4_PC	.equ	0xf0130240	; MCS0 Channel 4 Program Counter Register
GTM_MCS0_CH4_R0	.equ	0xf0130200	; MCS0 Channel 4 Program Counter Register 0
GTM_MCS0_CH4_R1	.equ	0xf0130204	; MCS0 Channel 4 Program Counter Register 1
GTM_MCS0_CH4_R2	.equ	0xf0130208	; MCS0 Channel 4 Program Counter Register 2
GTM_MCS0_CH4_R3	.equ	0xf013020c	; MCS0 Channel 4 Program Counter Register 3
GTM_MCS0_CH4_R4	.equ	0xf0130210	; MCS0 Channel 4 Program Counter Register 4
GTM_MCS0_CH4_R5	.equ	0xf0130214	; MCS0 Channel 4 Program Counter Register 5
GTM_MCS0_CH4_R6	.equ	0xf0130218	; MCS0 Channel 4 Program Counter Register 6
GTM_MCS0_CH4_R7	.equ	0xf013021c	; MCS0 Channel 4 Program Counter Register 7
GTM_MCS0_CH5_ACB	.equ	0xf01302a4	; MCS0 Channel ACB Register
GTM_MCS0_CH5_CTRL	.equ	0xf01302a0	; MCS0 Channel Control Register
GTM_MCS0_CH5_EIRQ_EN	.equ	0xf01302d4	; MCS0_Channel 5 Error Interrupt Enable Register
GTM_MCS0_CH5_IRQ_EN	.equ	0xf01302c8	; MCS0 Channel 5 Interrupt Enable Register
GTM_MCS0_CH5_IRQ_FORCINT	.equ	0xf01302cc	; MCS0 Channel 5 Software Interrupt Generation Register
GTM_MCS0_CH5_IRQ_MODE	.equ	0xf01302d0	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH5_IRQ_NOTIFY	.equ	0xf01302c4	; MCS0 Channel 5 interrupt notification register
GTM_MCS0_CH5_PC	.equ	0xf01302c0	; MCS0 Channel 5 Program Counter Register
GTM_MCS0_CH5_R0	.equ	0xf0130280	; MCS0 Channel 5 Program Counter Register 0
GTM_MCS0_CH5_R1	.equ	0xf0130284	; MCS0 Channel 5 Program Counter Register 1
GTM_MCS0_CH5_R2	.equ	0xf0130288	; MCS0 Channel 5 Program Counter Register 2
GTM_MCS0_CH5_R3	.equ	0xf013028c	; MCS0 Channel 5 Program Counter Register 3
GTM_MCS0_CH5_R4	.equ	0xf0130290	; MCS0 Channel 5 Program Counter Register 4
GTM_MCS0_CH5_R5	.equ	0xf0130294	; MCS0 Channel 5 Program Counter Register 5
GTM_MCS0_CH5_R6	.equ	0xf0130298	; MCS0 Channel 5 Program Counter Register 6
GTM_MCS0_CH5_R7	.equ	0xf013029c	; MCS0 Channel 5 Program Counter Register 7
GTM_MCS0_CH6_ACB	.equ	0xf0130324	; MCS0 Channel ACB Register
GTM_MCS0_CH6_CTRL	.equ	0xf0130320	; MCS0 Channel Control Register
GTM_MCS0_CH6_EIRQ_EN	.equ	0xf0130354	; MCS0_Channel 6 Error Interrupt Enable Register
GTM_MCS0_CH6_IRQ_EN	.equ	0xf0130348	; MCS0 Channel 6 Interrupt Enable Register
GTM_MCS0_CH6_IRQ_FORCINT	.equ	0xf013034c	; MCS0 Channel 6 Software Interrupt Generation Register
GTM_MCS0_CH6_IRQ_MODE	.equ	0xf0130350	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH6_IRQ_NOTIFY	.equ	0xf0130344	; MCS0 Channel 6 interrupt notification register
GTM_MCS0_CH6_PC	.equ	0xf0130340	; MCS0 Channel 6 Program Counter Register
GTM_MCS0_CH6_R0	.equ	0xf0130300	; MCS0 Channel 6 Program Counter Register 0
GTM_MCS0_CH6_R1	.equ	0xf0130304	; MCS0 Channel 6 Program Counter Register 1
GTM_MCS0_CH6_R2	.equ	0xf0130308	; MCS0 Channel 6 Program Counter Register 2
GTM_MCS0_CH6_R3	.equ	0xf013030c	; MCS0 Channel 6 Program Counter Register 3
GTM_MCS0_CH6_R4	.equ	0xf0130310	; MCS0 Channel 6 Program Counter Register 4
GTM_MCS0_CH6_R5	.equ	0xf0130314	; MCS0 Channel 6 Program Counter Register 5
GTM_MCS0_CH6_R6	.equ	0xf0130318	; MCS0 Channel 6 Program Counter Register 6
GTM_MCS0_CH6_R7	.equ	0xf013031c	; MCS0 Channel 6 Program Counter Register 7
GTM_MCS0_CH7_ACB	.equ	0xf01303a4	; MCS0 Channel ACB Register
GTM_MCS0_CH7_CTRL	.equ	0xf01303a0	; MCS0 Channel Control Register
GTM_MCS0_CH7_EIRQ_EN	.equ	0xf01303d4	; MCS0_Channel 7 Error Interrupt Enable Register
GTM_MCS0_CH7_IRQ_EN	.equ	0xf01303c8	; MCS0 Channel 7 Interrupt Enable Register
GTM_MCS0_CH7_IRQ_FORCINT	.equ	0xf01303cc	; MCS0 Channel 7 Software Interrupt Generation Register
GTM_MCS0_CH7_IRQ_MODE	.equ	0xf01303d0	; MCS0 IRQ Mode Configuration Register
GTM_MCS0_CH7_IRQ_NOTIFY	.equ	0xf01303c4	; MCS0 Channel 7 interrupt notification register
GTM_MCS0_CH7_PC	.equ	0xf01303c0	; MCS0 Channel 7 Program Counter Register
GTM_MCS0_CH7_R0	.equ	0xf0130380	; MCS0 Channel 7 Program Counter Register 0
GTM_MCS0_CH7_R1	.equ	0xf0130384	; MCS0 Channel 7 Program Counter Register 1
GTM_MCS0_CH7_R2	.equ	0xf0130388	; MCS0 Channel 7 Program Counter Register 2
GTM_MCS0_CH7_R3	.equ	0xf013038c	; MCS0 Channel 7 Program Counter Register 3
GTM_MCS0_CH7_R4	.equ	0xf0130390	; MCS0 Channel 7 Program Counter Register 4
GTM_MCS0_CH7_R5	.equ	0xf0130394	; MCS0 Channel 7 Program Counter Register 5
GTM_MCS0_CH7_R6	.equ	0xf0130398	; MCS0 Channel 7 Program Counter Register 6
GTM_MCS0_CH7_R7	.equ	0xf013039c	; MCS0 Channel 7 Program Counter Register 7
GTM_MCS0_CTRG  	.equ	0xf0130028	; MCS0 Clear Trigger Control Register
GTM_MCS0_CTRL  	.equ	0xf0130074	; MCS0 Control Register
GTM_MCS0_ERR   	.equ	0xf013007c	; MCS0 Error Register
GTM_MCS0_RST   	.equ	0xf0130078	; MCS0 Channel Reset Register
GTM_MCS0_STRG  	.equ	0xf013002c	; MCS0 Set Trigger Control Register
GTM_MCS1_CH0_ACB	.equ	0xf0131024	; MCS1 Channel ACB Register
GTM_MCS1_CH0_CTRL	.equ	0xf0131020	; MCS1 Channel Control Register
GTM_MCS1_CH0_EIRQ_EN	.equ	0xf0131054	; MCS1_Channel 0 Error Interrupt Enable Register
GTM_MCS1_CH0_IRQ_EN	.equ	0xf0131048	; MCS1 Channel 0 Interrupt Enable Register
GTM_MCS1_CH0_IRQ_FORCINT	.equ	0xf013104c	; MCS1 Channel 0 Software Interrupt Generation Register
GTM_MCS1_CH0_IRQ_MODE	.equ	0xf0131050	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH0_IRQ_NOTIFY	.equ	0xf0131044	; MCS1 Channel 0 interrupt notification register
GTM_MCS1_CH0_PC	.equ	0xf0131040	; MCS1 Channel 0 Program Counter Register
GTM_MCS1_CH0_R0	.equ	0xf0131000	; MCS1 Channel 0 Program Counter Register 0
GTM_MCS1_CH0_R1	.equ	0xf0131004	; MCS1 Channel 0 Program Counter Register 1
GTM_MCS1_CH0_R2	.equ	0xf0131008	; MCS1 Channel 0 Program Counter Register 2
GTM_MCS1_CH0_R3	.equ	0xf013100c	; MCS1 Channel 0 Program Counter Register 3
GTM_MCS1_CH0_R4	.equ	0xf0131010	; MCS1 Channel 0 Program Counter Register 4
GTM_MCS1_CH0_R5	.equ	0xf0131014	; MCS1 Channel 0 Program Counter Register 5
GTM_MCS1_CH0_R6	.equ	0xf0131018	; MCS1 Channel 0 Program Counter Register 6
GTM_MCS1_CH0_R7	.equ	0xf013101c	; MCS1 Channel 0 Program Counter Register 7
GTM_MCS1_CH1_ACB	.equ	0xf01310a4	; MCS1 Channel ACB Register
GTM_MCS1_CH1_CTRL	.equ	0xf01310a0	; MCS1 Channel Control Register
GTM_MCS1_CH1_EIRQ_EN	.equ	0xf01310d4	; MCS1_Channel 1 Error Interrupt Enable Register
GTM_MCS1_CH1_IRQ_EN	.equ	0xf01310c8	; MCS1 Channel 1 Interrupt Enable Register
GTM_MCS1_CH1_IRQ_FORCINT	.equ	0xf01310cc	; MCS1 Channel 1 Software Interrupt Generation Register
GTM_MCS1_CH1_IRQ_MODE	.equ	0xf01310d0	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH1_IRQ_NOTIFY	.equ	0xf01310c4	; MCS1 Channel 1 interrupt notification register
GTM_MCS1_CH1_PC	.equ	0xf01310c0	; MCS1 Channel 1 Program Counter Register
GTM_MCS1_CH1_R0	.equ	0xf0131080	; MCS1 Channel 1 Program Counter Register 0
GTM_MCS1_CH1_R1	.equ	0xf0131084	; MCS1 Channel 1 Program Counter Register 1
GTM_MCS1_CH1_R2	.equ	0xf0131088	; MCS1 Channel 1 Program Counter Register 2
GTM_MCS1_CH1_R3	.equ	0xf013108c	; MCS1 Channel 1 Program Counter Register 3
GTM_MCS1_CH1_R4	.equ	0xf0131090	; MCS1 Channel 1 Program Counter Register 4
GTM_MCS1_CH1_R5	.equ	0xf0131094	; MCS1 Channel 1 Program Counter Register 5
GTM_MCS1_CH1_R6	.equ	0xf0131098	; MCS1 Channel 1 Program Counter Register 6
GTM_MCS1_CH1_R7	.equ	0xf013109c	; MCS1 Channel 1 Program Counter Register 7
GTM_MCS1_CH2_ACB	.equ	0xf0131124	; MCS1 Channel ACB Register
GTM_MCS1_CH2_CTRL	.equ	0xf0131120	; MCS1 Channel Control Register
GTM_MCS1_CH2_EIRQ_EN	.equ	0xf0131154	; MCS1_Channel 2 Error Interrupt Enable Register
GTM_MCS1_CH2_IRQ_EN	.equ	0xf0131148	; MCS1 Channel 2 Interrupt Enable Register
GTM_MCS1_CH2_IRQ_FORCINT	.equ	0xf013114c	; MCS1 Channel 2 Software Interrupt Generation Register
GTM_MCS1_CH2_IRQ_MODE	.equ	0xf0131150	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH2_IRQ_NOTIFY	.equ	0xf0131144	; MCS1 Channel 2 interrupt notification register
GTM_MCS1_CH2_PC	.equ	0xf0131140	; MCS1 Channel 2 Program Counter Register
GTM_MCS1_CH2_R0	.equ	0xf0131100	; MCS1 Channel 2 Program Counter Register 0
GTM_MCS1_CH2_R1	.equ	0xf0131104	; MCS1 Channel 2 Program Counter Register 1
GTM_MCS1_CH2_R2	.equ	0xf0131108	; MCS1 Channel 2 Program Counter Register 2
GTM_MCS1_CH2_R3	.equ	0xf013110c	; MCS1 Channel 2 Program Counter Register 3
GTM_MCS1_CH2_R4	.equ	0xf0131110	; MCS1 Channel 2 Program Counter Register 4
GTM_MCS1_CH2_R5	.equ	0xf0131114	; MCS1 Channel 2 Program Counter Register 5
GTM_MCS1_CH2_R6	.equ	0xf0131118	; MCS1 Channel 2 Program Counter Register 6
GTM_MCS1_CH2_R7	.equ	0xf013111c	; MCS1 Channel 2 Program Counter Register 7
GTM_MCS1_CH3_ACB	.equ	0xf01311a4	; MCS1 Channel ACB Register
GTM_MCS1_CH3_CTRL	.equ	0xf01311a0	; MCS1 Channel Control Register
GTM_MCS1_CH3_EIRQ_EN	.equ	0xf01311d4	; MCS1_Channel 3 Error Interrupt Enable Register
GTM_MCS1_CH3_IRQ_EN	.equ	0xf01311c8	; MCS1 Channel 3 Interrupt Enable Register
GTM_MCS1_CH3_IRQ_FORCINT	.equ	0xf01311cc	; MCS1 Channel 3 Software Interrupt Generation Register
GTM_MCS1_CH3_IRQ_MODE	.equ	0xf01311d0	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH3_IRQ_NOTIFY	.equ	0xf01311c4	; MCS1 Channel 3 interrupt notification register
GTM_MCS1_CH3_PC	.equ	0xf01311c0	; MCS1 Channel 3 Program Counter Register
GTM_MCS1_CH3_R0	.equ	0xf0131180	; MCS1 Channel 3 Program Counter Register 0
GTM_MCS1_CH3_R1	.equ	0xf0131184	; MCS1 Channel 3 Program Counter Register 1
GTM_MCS1_CH3_R2	.equ	0xf0131188	; MCS1 Channel 3 Program Counter Register 2
GTM_MCS1_CH3_R3	.equ	0xf013118c	; MCS1 Channel 3 Program Counter Register 3
GTM_MCS1_CH3_R4	.equ	0xf0131190	; MCS1 Channel 3 Program Counter Register 4
GTM_MCS1_CH3_R5	.equ	0xf0131194	; MCS1 Channel 3 Program Counter Register 5
GTM_MCS1_CH3_R6	.equ	0xf0131198	; MCS1 Channel 3 Program Counter Register 6
GTM_MCS1_CH3_R7	.equ	0xf013119c	; MCS1 Channel 3 Program Counter Register 7
GTM_MCS1_CH4_ACB	.equ	0xf0131224	; MCS1 Channel ACB Register
GTM_MCS1_CH4_CTRL	.equ	0xf0131220	; MCS1 Channel Control Register
GTM_MCS1_CH4_EIRQ_EN	.equ	0xf0131254	; MCS1_Channel 4 Error Interrupt Enable Register
GTM_MCS1_CH4_IRQ_EN	.equ	0xf0131248	; MCS1 Channel 4 Interrupt Enable Register
GTM_MCS1_CH4_IRQ_FORCINT	.equ	0xf013124c	; MCS1 Channel 4 Software Interrupt Generation Register
GTM_MCS1_CH4_IRQ_MODE	.equ	0xf0131250	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH4_IRQ_NOTIFY	.equ	0xf0131244	; MCS1 Channel 4 interrupt notification register
GTM_MCS1_CH4_PC	.equ	0xf0131240	; MCS1 Channel 4 Program Counter Register
GTM_MCS1_CH4_R0	.equ	0xf0131200	; MCS1 Channel 4 Program Counter Register 0
GTM_MCS1_CH4_R1	.equ	0xf0131204	; MCS1 Channel 4 Program Counter Register 1
GTM_MCS1_CH4_R2	.equ	0xf0131208	; MCS1 Channel 4 Program Counter Register 2
GTM_MCS1_CH4_R3	.equ	0xf013120c	; MCS1 Channel 4 Program Counter Register 3
GTM_MCS1_CH4_R4	.equ	0xf0131210	; MCS1 Channel 4 Program Counter Register 4
GTM_MCS1_CH4_R5	.equ	0xf0131214	; MCS1 Channel 4 Program Counter Register 5
GTM_MCS1_CH4_R6	.equ	0xf0131218	; MCS1 Channel 4 Program Counter Register 6
GTM_MCS1_CH4_R7	.equ	0xf013121c	; MCS1 Channel 4 Program Counter Register 7
GTM_MCS1_CH5_ACB	.equ	0xf01312a4	; MCS1 Channel ACB Register
GTM_MCS1_CH5_CTRL	.equ	0xf01312a0	; MCS1 Channel Control Register
GTM_MCS1_CH5_EIRQ_EN	.equ	0xf01312d4	; MCS1_Channel 5 Error Interrupt Enable Register
GTM_MCS1_CH5_IRQ_EN	.equ	0xf01312c8	; MCS1 Channel 5 Interrupt Enable Register
GTM_MCS1_CH5_IRQ_FORCINT	.equ	0xf01312cc	; MCS1 Channel 5 Software Interrupt Generation Register
GTM_MCS1_CH5_IRQ_MODE	.equ	0xf01312d0	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH5_IRQ_NOTIFY	.equ	0xf01312c4	; MCS1 Channel 5 interrupt notification register
GTM_MCS1_CH5_PC	.equ	0xf01312c0	; MCS1 Channel 5 Program Counter Register
GTM_MCS1_CH5_R0	.equ	0xf0131280	; MCS1 Channel 5 Program Counter Register 0
GTM_MCS1_CH5_R1	.equ	0xf0131284	; MCS1 Channel 5 Program Counter Register 1
GTM_MCS1_CH5_R2	.equ	0xf0131288	; MCS1 Channel 5 Program Counter Register 2
GTM_MCS1_CH5_R3	.equ	0xf013128c	; MCS1 Channel 5 Program Counter Register 3
GTM_MCS1_CH5_R4	.equ	0xf0131290	; MCS1 Channel 5 Program Counter Register 4
GTM_MCS1_CH5_R5	.equ	0xf0131294	; MCS1 Channel 5 Program Counter Register 5
GTM_MCS1_CH5_R6	.equ	0xf0131298	; MCS1 Channel 5 Program Counter Register 6
GTM_MCS1_CH5_R7	.equ	0xf013129c	; MCS1 Channel 5 Program Counter Register 7
GTM_MCS1_CH6_ACB	.equ	0xf0131324	; MCS1 Channel ACB Register
GTM_MCS1_CH6_CTRL	.equ	0xf0131320	; MCS1 Channel Control Register
GTM_MCS1_CH6_EIRQ_EN	.equ	0xf0131354	; MCS1_Channel 6 Error Interrupt Enable Register
GTM_MCS1_CH6_IRQ_EN	.equ	0xf0131348	; MCS1 Channel 6 Interrupt Enable Register
GTM_MCS1_CH6_IRQ_FORCINT	.equ	0xf013134c	; MCS1 Channel 6 Software Interrupt Generation Register
GTM_MCS1_CH6_IRQ_MODE	.equ	0xf0131350	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH6_IRQ_NOTIFY	.equ	0xf0131344	; MCS1 Channel 6 interrupt notification register
GTM_MCS1_CH6_PC	.equ	0xf0131340	; MCS1 Channel 6 Program Counter Register
GTM_MCS1_CH6_R0	.equ	0xf0131300	; MCS1 Channel 6 Program Counter Register 0
GTM_MCS1_CH6_R1	.equ	0xf0131304	; MCS1 Channel 6 Program Counter Register 1
GTM_MCS1_CH6_R2	.equ	0xf0131308	; MCS1 Channel 6 Program Counter Register 2
GTM_MCS1_CH6_R3	.equ	0xf013130c	; MCS1 Channel 6 Program Counter Register 3
GTM_MCS1_CH6_R4	.equ	0xf0131310	; MCS1 Channel 6 Program Counter Register 4
GTM_MCS1_CH6_R5	.equ	0xf0131314	; MCS1 Channel 6 Program Counter Register 5
GTM_MCS1_CH6_R6	.equ	0xf0131318	; MCS1 Channel 6 Program Counter Register 6
GTM_MCS1_CH6_R7	.equ	0xf013131c	; MCS1 Channel 6 Program Counter Register 7
GTM_MCS1_CH7_ACB	.equ	0xf01313a4	; MCS1 Channel ACB Register
GTM_MCS1_CH7_CTRL	.equ	0xf01313a0	; MCS1 Channel Control Register
GTM_MCS1_CH7_EIRQ_EN	.equ	0xf01313d4	; MCS1_Channel 7 Error Interrupt Enable Register
GTM_MCS1_CH7_IRQ_EN	.equ	0xf01313c8	; MCS1 Channel 7 Interrupt Enable Register
GTM_MCS1_CH7_IRQ_FORCINT	.equ	0xf01313cc	; MCS1 Channel 7 Software Interrupt Generation Register
GTM_MCS1_CH7_IRQ_MODE	.equ	0xf01313d0	; MCS1 IRQ Mode Configuration Register
GTM_MCS1_CH7_IRQ_NOTIFY	.equ	0xf01313c4	; MCS1 Channel 7 interrupt notification register
GTM_MCS1_CH7_PC	.equ	0xf01313c0	; MCS1 Channel 7 Program Counter Register
GTM_MCS1_CH7_R0	.equ	0xf0131380	; MCS1 Channel 7 Program Counter Register 0
GTM_MCS1_CH7_R1	.equ	0xf0131384	; MCS1 Channel 7 Program Counter Register 1
GTM_MCS1_CH7_R2	.equ	0xf0131388	; MCS1 Channel 7 Program Counter Register 2
GTM_MCS1_CH7_R3	.equ	0xf013138c	; MCS1 Channel 7 Program Counter Register 3
GTM_MCS1_CH7_R4	.equ	0xf0131390	; MCS1 Channel 7 Program Counter Register 4
GTM_MCS1_CH7_R5	.equ	0xf0131394	; MCS1 Channel 7 Program Counter Register 5
GTM_MCS1_CH7_R6	.equ	0xf0131398	; MCS1 Channel 7 Program Counter Register 6
GTM_MCS1_CH7_R7	.equ	0xf013139c	; MCS1 Channel 7 Program Counter Register 7
GTM_MCS1_CTRG  	.equ	0xf0131028	; MCS1 Clear Trigger Control Register
GTM_MCS1_CTRL  	.equ	0xf0131074	; MCS1 Control Register
GTM_MCS1_ERR   	.equ	0xf013107c	; MCS1 Error Register
GTM_MCS1_RST   	.equ	0xf0131078	; MCS1 Channel Reset Register
GTM_MCS1_STRG  	.equ	0xf013102c	; MCS1 Set Trigger Control Register
GTM_MCS2_CH0_ACB	.equ	0xf0132024	; MCS2 Channel ACB Register
GTM_MCS2_CH0_CTRL	.equ	0xf0132020	; MCS2 Channel Control Register
GTM_MCS2_CH0_EIRQ_EN	.equ	0xf0132054	; MCS2_Channel 0 Error Interrupt Enable Register
GTM_MCS2_CH0_IRQ_EN	.equ	0xf0132048	; MCS2 Channel 0 Interrupt Enable Register
GTM_MCS2_CH0_IRQ_FORCINT	.equ	0xf013204c	; MCS2 Channel 0 Software Interrupt Generation Register
GTM_MCS2_CH0_IRQ_MODE	.equ	0xf0132050	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH0_IRQ_NOTIFY	.equ	0xf0132044	; MCS2 Channel 0 interrupt notification register
GTM_MCS2_CH0_PC	.equ	0xf0132040	; MCS2 Channel 0 Program Counter Register
GTM_MCS2_CH0_R0	.equ	0xf0132000	; MCS2 Channel 0 Program Counter Register 0
GTM_MCS2_CH0_R1	.equ	0xf0132004	; MCS2 Channel 0 Program Counter Register 1
GTM_MCS2_CH0_R2	.equ	0xf0132008	; MCS2 Channel 0 Program Counter Register 2
GTM_MCS2_CH0_R3	.equ	0xf013200c	; MCS2 Channel 0 Program Counter Register 3
GTM_MCS2_CH0_R4	.equ	0xf0132010	; MCS2 Channel 0 Program Counter Register 4
GTM_MCS2_CH0_R5	.equ	0xf0132014	; MCS2 Channel 0 Program Counter Register 5
GTM_MCS2_CH0_R6	.equ	0xf0132018	; MCS2 Channel 0 Program Counter Register 6
GTM_MCS2_CH0_R7	.equ	0xf013201c	; MCS2 Channel 0 Program Counter Register 7
GTM_MCS2_CH1_ACB	.equ	0xf01320a4	; MCS2 Channel ACB Register
GTM_MCS2_CH1_CTRL	.equ	0xf01320a0	; MCS2 Channel Control Register
GTM_MCS2_CH1_EIRQ_EN	.equ	0xf01320d4	; MCS2_Channel 1 Error Interrupt Enable Register
GTM_MCS2_CH1_IRQ_EN	.equ	0xf01320c8	; MCS2 Channel 1 Interrupt Enable Register
GTM_MCS2_CH1_IRQ_FORCINT	.equ	0xf01320cc	; MCS2 Channel 1 Software Interrupt Generation Register
GTM_MCS2_CH1_IRQ_MODE	.equ	0xf01320d0	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH1_IRQ_NOTIFY	.equ	0xf01320c4	; MCS2 Channel 1 interrupt notification register
GTM_MCS2_CH1_PC	.equ	0xf01320c0	; MCS2 Channel 1 Program Counter Register
GTM_MCS2_CH1_R0	.equ	0xf0132080	; MCS2 Channel 1 Program Counter Register 0
GTM_MCS2_CH1_R1	.equ	0xf0132084	; MCS2 Channel 1 Program Counter Register 1
GTM_MCS2_CH1_R2	.equ	0xf0132088	; MCS2 Channel 1 Program Counter Register 2
GTM_MCS2_CH1_R3	.equ	0xf013208c	; MCS2 Channel 1 Program Counter Register 3
GTM_MCS2_CH1_R4	.equ	0xf0132090	; MCS2 Channel 1 Program Counter Register 4
GTM_MCS2_CH1_R5	.equ	0xf0132094	; MCS2 Channel 1 Program Counter Register 5
GTM_MCS2_CH1_R6	.equ	0xf0132098	; MCS2 Channel 1 Program Counter Register 6
GTM_MCS2_CH1_R7	.equ	0xf013209c	; MCS2 Channel 1 Program Counter Register 7
GTM_MCS2_CH2_ACB	.equ	0xf0132124	; MCS2 Channel ACB Register
GTM_MCS2_CH2_CTRL	.equ	0xf0132120	; MCS2 Channel Control Register
GTM_MCS2_CH2_EIRQ_EN	.equ	0xf0132154	; MCS2_Channel 2 Error Interrupt Enable Register
GTM_MCS2_CH2_IRQ_EN	.equ	0xf0132148	; MCS2 Channel 2 Interrupt Enable Register
GTM_MCS2_CH2_IRQ_FORCINT	.equ	0xf013214c	; MCS2 Channel 2 Software Interrupt Generation Register
GTM_MCS2_CH2_IRQ_MODE	.equ	0xf0132150	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH2_IRQ_NOTIFY	.equ	0xf0132144	; MCS2 Channel 2 interrupt notification register
GTM_MCS2_CH2_PC	.equ	0xf0132140	; MCS2 Channel 2 Program Counter Register
GTM_MCS2_CH2_R0	.equ	0xf0132100	; MCS2 Channel 2 Program Counter Register 0
GTM_MCS2_CH2_R1	.equ	0xf0132104	; MCS2 Channel 2 Program Counter Register 1
GTM_MCS2_CH2_R2	.equ	0xf0132108	; MCS2 Channel 2 Program Counter Register 2
GTM_MCS2_CH2_R3	.equ	0xf013210c	; MCS2 Channel 2 Program Counter Register 3
GTM_MCS2_CH2_R4	.equ	0xf0132110	; MCS2 Channel 2 Program Counter Register 4
GTM_MCS2_CH2_R5	.equ	0xf0132114	; MCS2 Channel 2 Program Counter Register 5
GTM_MCS2_CH2_R6	.equ	0xf0132118	; MCS2 Channel 2 Program Counter Register 6
GTM_MCS2_CH2_R7	.equ	0xf013211c	; MCS2 Channel 2 Program Counter Register 7
GTM_MCS2_CH3_ACB	.equ	0xf01321a4	; MCS2 Channel ACB Register
GTM_MCS2_CH3_CTRL	.equ	0xf01321a0	; MCS2 Channel Control Register
GTM_MCS2_CH3_EIRQ_EN	.equ	0xf01321d4	; MCS2_Channel 3 Error Interrupt Enable Register
GTM_MCS2_CH3_IRQ_EN	.equ	0xf01321c8	; MCS2 Channel 3 Interrupt Enable Register
GTM_MCS2_CH3_IRQ_FORCINT	.equ	0xf01321cc	; MCS2 Channel 3 Software Interrupt Generation Register
GTM_MCS2_CH3_IRQ_MODE	.equ	0xf01321d0	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH3_IRQ_NOTIFY	.equ	0xf01321c4	; MCS2 Channel 3 interrupt notification register
GTM_MCS2_CH3_PC	.equ	0xf01321c0	; MCS2 Channel 3 Program Counter Register
GTM_MCS2_CH3_R0	.equ	0xf0132180	; MCS2 Channel 3 Program Counter Register 0
GTM_MCS2_CH3_R1	.equ	0xf0132184	; MCS2 Channel 3 Program Counter Register 1
GTM_MCS2_CH3_R2	.equ	0xf0132188	; MCS2 Channel 3 Program Counter Register 2
GTM_MCS2_CH3_R3	.equ	0xf013218c	; MCS2 Channel 3 Program Counter Register 3
GTM_MCS2_CH3_R4	.equ	0xf0132190	; MCS2 Channel 3 Program Counter Register 4
GTM_MCS2_CH3_R5	.equ	0xf0132194	; MCS2 Channel 3 Program Counter Register 5
GTM_MCS2_CH3_R6	.equ	0xf0132198	; MCS2 Channel 3 Program Counter Register 6
GTM_MCS2_CH3_R7	.equ	0xf013219c	; MCS2 Channel 3 Program Counter Register 7
GTM_MCS2_CH4_ACB	.equ	0xf0132224	; MCS2 Channel ACB Register
GTM_MCS2_CH4_CTRL	.equ	0xf0132220	; MCS2 Channel Control Register
GTM_MCS2_CH4_EIRQ_EN	.equ	0xf0132254	; MCS2_Channel 4 Error Interrupt Enable Register
GTM_MCS2_CH4_IRQ_EN	.equ	0xf0132248	; MCS2 Channel 4 Interrupt Enable Register
GTM_MCS2_CH4_IRQ_FORCINT	.equ	0xf013224c	; MCS2 Channel 4 Software Interrupt Generation Register
GTM_MCS2_CH4_IRQ_MODE	.equ	0xf0132250	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH4_IRQ_NOTIFY	.equ	0xf0132244	; MCS2 Channel 4 interrupt notification register
GTM_MCS2_CH4_PC	.equ	0xf0132240	; MCS2 Channel 4 Program Counter Register
GTM_MCS2_CH4_R0	.equ	0xf0132200	; MCS2 Channel 4 Program Counter Register 0
GTM_MCS2_CH4_R1	.equ	0xf0132204	; MCS2 Channel 4 Program Counter Register 1
GTM_MCS2_CH4_R2	.equ	0xf0132208	; MCS2 Channel 4 Program Counter Register 2
GTM_MCS2_CH4_R3	.equ	0xf013220c	; MCS2 Channel 4 Program Counter Register 3
GTM_MCS2_CH4_R4	.equ	0xf0132210	; MCS2 Channel 4 Program Counter Register 4
GTM_MCS2_CH4_R5	.equ	0xf0132214	; MCS2 Channel 4 Program Counter Register 5
GTM_MCS2_CH4_R6	.equ	0xf0132218	; MCS2 Channel 4 Program Counter Register 6
GTM_MCS2_CH4_R7	.equ	0xf013221c	; MCS2 Channel 4 Program Counter Register 7
GTM_MCS2_CH5_ACB	.equ	0xf01322a4	; MCS2 Channel ACB Register
GTM_MCS2_CH5_CTRL	.equ	0xf01322a0	; MCS2 Channel Control Register
GTM_MCS2_CH5_EIRQ_EN	.equ	0xf01322d4	; MCS2_Channel 5 Error Interrupt Enable Register
GTM_MCS2_CH5_IRQ_EN	.equ	0xf01322c8	; MCS2 Channel 5 Interrupt Enable Register
GTM_MCS2_CH5_IRQ_FORCINT	.equ	0xf01322cc	; MCS2 Channel 5 Software Interrupt Generation Register
GTM_MCS2_CH5_IRQ_MODE	.equ	0xf01322d0	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH5_IRQ_NOTIFY	.equ	0xf01322c4	; MCS2 Channel 5 interrupt notification register
GTM_MCS2_CH5_PC	.equ	0xf01322c0	; MCS2 Channel 5 Program Counter Register
GTM_MCS2_CH5_R0	.equ	0xf0132280	; MCS2 Channel 5 Program Counter Register 0
GTM_MCS2_CH5_R1	.equ	0xf0132284	; MCS2 Channel 5 Program Counter Register 1
GTM_MCS2_CH5_R2	.equ	0xf0132288	; MCS2 Channel 5 Program Counter Register 2
GTM_MCS2_CH5_R3	.equ	0xf013228c	; MCS2 Channel 5 Program Counter Register 3
GTM_MCS2_CH5_R4	.equ	0xf0132290	; MCS2 Channel 5 Program Counter Register 4
GTM_MCS2_CH5_R5	.equ	0xf0132294	; MCS2 Channel 5 Program Counter Register 5
GTM_MCS2_CH5_R6	.equ	0xf0132298	; MCS2 Channel 5 Program Counter Register 6
GTM_MCS2_CH5_R7	.equ	0xf013229c	; MCS2 Channel 5 Program Counter Register 7
GTM_MCS2_CH6_ACB	.equ	0xf0132324	; MCS2 Channel ACB Register
GTM_MCS2_CH6_CTRL	.equ	0xf0132320	; MCS2 Channel Control Register
GTM_MCS2_CH6_EIRQ_EN	.equ	0xf0132354	; MCS2_Channel 6 Error Interrupt Enable Register
GTM_MCS2_CH6_IRQ_EN	.equ	0xf0132348	; MCS2 Channel 6 Interrupt Enable Register
GTM_MCS2_CH6_IRQ_FORCINT	.equ	0xf013234c	; MCS2 Channel 6 Software Interrupt Generation Register
GTM_MCS2_CH6_IRQ_MODE	.equ	0xf0132350	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH6_IRQ_NOTIFY	.equ	0xf0132344	; MCS2 Channel 6 interrupt notification register
GTM_MCS2_CH6_PC	.equ	0xf0132340	; MCS2 Channel 6 Program Counter Register
GTM_MCS2_CH6_R0	.equ	0xf0132300	; MCS2 Channel 6 Program Counter Register 0
GTM_MCS2_CH6_R1	.equ	0xf0132304	; MCS2 Channel 6 Program Counter Register 1
GTM_MCS2_CH6_R2	.equ	0xf0132308	; MCS2 Channel 6 Program Counter Register 2
GTM_MCS2_CH6_R3	.equ	0xf013230c	; MCS2 Channel 6 Program Counter Register 3
GTM_MCS2_CH6_R4	.equ	0xf0132310	; MCS2 Channel 6 Program Counter Register 4
GTM_MCS2_CH6_R5	.equ	0xf0132314	; MCS2 Channel 6 Program Counter Register 5
GTM_MCS2_CH6_R6	.equ	0xf0132318	; MCS2 Channel 6 Program Counter Register 6
GTM_MCS2_CH6_R7	.equ	0xf013231c	; MCS2 Channel 6 Program Counter Register 7
GTM_MCS2_CH7_ACB	.equ	0xf01323a4	; MCS2 Channel ACB Register
GTM_MCS2_CH7_CTRL	.equ	0xf01323a0	; MCS2 Channel Control Register
GTM_MCS2_CH7_EIRQ_EN	.equ	0xf01323d4	; MCS2_Channel 7 Error Interrupt Enable Register
GTM_MCS2_CH7_IRQ_EN	.equ	0xf01323c8	; MCS2 Channel 7 Interrupt Enable Register
GTM_MCS2_CH7_IRQ_FORCINT	.equ	0xf01323cc	; MCS2 Channel 7 Software Interrupt Generation Register
GTM_MCS2_CH7_IRQ_MODE	.equ	0xf01323d0	; MCS2 IRQ Mode Configuration Register
GTM_MCS2_CH7_IRQ_NOTIFY	.equ	0xf01323c4	; MCS2 Channel 7 interrupt notification register
GTM_MCS2_CH7_PC	.equ	0xf01323c0	; MCS2 Channel 7 Program Counter Register
GTM_MCS2_CH7_R0	.equ	0xf0132380	; MCS2 Channel 7 Program Counter Register 0
GTM_MCS2_CH7_R1	.equ	0xf0132384	; MCS2 Channel 7 Program Counter Register 1
GTM_MCS2_CH7_R2	.equ	0xf0132388	; MCS2 Channel 7 Program Counter Register 2
GTM_MCS2_CH7_R3	.equ	0xf013238c	; MCS2 Channel 7 Program Counter Register 3
GTM_MCS2_CH7_R4	.equ	0xf0132390	; MCS2 Channel 7 Program Counter Register 4
GTM_MCS2_CH7_R5	.equ	0xf0132394	; MCS2 Channel 7 Program Counter Register 5
GTM_MCS2_CH7_R6	.equ	0xf0132398	; MCS2 Channel 7 Program Counter Register 6
GTM_MCS2_CH7_R7	.equ	0xf013239c	; MCS2 Channel 7 Program Counter Register 7
GTM_MCS2_CTRG  	.equ	0xf0132028	; MCS2 Clear Trigger Control Register
GTM_MCS2_CTRL  	.equ	0xf0132074	; MCS2 Control Register
GTM_MCS2_ERR   	.equ	0xf013207c	; MCS2 Error Register
GTM_MCS2_RST   	.equ	0xf0132078	; MCS2 Channel Reset Register
GTM_MCS2_STRG  	.equ	0xf013202c	; MCS2 Set Trigger Control Register
GTM_MCS3_CH0_ACB	.equ	0xf0133024	; MCS3 Channel ACB Register
GTM_MCS3_CH0_CTRL	.equ	0xf0133020	; MCS3 Channel Control Register
GTM_MCS3_CH0_EIRQ_EN	.equ	0xf0133054	; MCS3_Channel 0 Error Interrupt Enable Register
GTM_MCS3_CH0_IRQ_EN	.equ	0xf0133048	; MCS3 Channel 0 Interrupt Enable Register
GTM_MCS3_CH0_IRQ_FORCINT	.equ	0xf013304c	; MCS3 Channel 0 Software Interrupt Generation Register
GTM_MCS3_CH0_IRQ_MODE	.equ	0xf0133050	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH0_IRQ_NOTIFY	.equ	0xf0133044	; MCS3 Channel 0 interrupt notification register
GTM_MCS3_CH0_PC	.equ	0xf0133040	; MCS3 Channel 0 Program Counter Register
GTM_MCS3_CH0_R0	.equ	0xf0133000	; MCS3 Channel 0 Program Counter Register 0
GTM_MCS3_CH0_R1	.equ	0xf0133004	; MCS3 Channel 0 Program Counter Register 1
GTM_MCS3_CH0_R2	.equ	0xf0133008	; MCS3 Channel 0 Program Counter Register 2
GTM_MCS3_CH0_R3	.equ	0xf013300c	; MCS3 Channel 0 Program Counter Register 3
GTM_MCS3_CH0_R4	.equ	0xf0133010	; MCS3 Channel 0 Program Counter Register 4
GTM_MCS3_CH0_R5	.equ	0xf0133014	; MCS3 Channel 0 Program Counter Register 5
GTM_MCS3_CH0_R6	.equ	0xf0133018	; MCS3 Channel 0 Program Counter Register 6
GTM_MCS3_CH0_R7	.equ	0xf013301c	; MCS3 Channel 0 Program Counter Register 7
GTM_MCS3_CH1_ACB	.equ	0xf01330a4	; MCS3 Channel ACB Register
GTM_MCS3_CH1_CTRL	.equ	0xf01330a0	; MCS3 Channel Control Register
GTM_MCS3_CH1_EIRQ_EN	.equ	0xf01330d4	; MCS3_Channel 1 Error Interrupt Enable Register
GTM_MCS3_CH1_IRQ_EN	.equ	0xf01330c8	; MCS3 Channel 1 Interrupt Enable Register
GTM_MCS3_CH1_IRQ_FORCINT	.equ	0xf01330cc	; MCS3 Channel 1 Software Interrupt Generation Register
GTM_MCS3_CH1_IRQ_MODE	.equ	0xf01330d0	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH1_IRQ_NOTIFY	.equ	0xf01330c4	; MCS3 Channel 1 interrupt notification register
GTM_MCS3_CH1_PC	.equ	0xf01330c0	; MCS3 Channel 1 Program Counter Register
GTM_MCS3_CH1_R0	.equ	0xf0133080	; MCS3 Channel 1 Program Counter Register 0
GTM_MCS3_CH1_R1	.equ	0xf0133084	; MCS3 Channel 1 Program Counter Register 1
GTM_MCS3_CH1_R2	.equ	0xf0133088	; MCS3 Channel 1 Program Counter Register 2
GTM_MCS3_CH1_R3	.equ	0xf013308c	; MCS3 Channel 1 Program Counter Register 3
GTM_MCS3_CH1_R4	.equ	0xf0133090	; MCS3 Channel 1 Program Counter Register 4
GTM_MCS3_CH1_R5	.equ	0xf0133094	; MCS3 Channel 1 Program Counter Register 5
GTM_MCS3_CH1_R6	.equ	0xf0133098	; MCS3 Channel 1 Program Counter Register 6
GTM_MCS3_CH1_R7	.equ	0xf013309c	; MCS3 Channel 1 Program Counter Register 7
GTM_MCS3_CH2_ACB	.equ	0xf0133124	; MCS3 Channel ACB Register
GTM_MCS3_CH2_CTRL	.equ	0xf0133120	; MCS3 Channel Control Register
GTM_MCS3_CH2_EIRQ_EN	.equ	0xf0133154	; MCS3_Channel 2 Error Interrupt Enable Register
GTM_MCS3_CH2_IRQ_EN	.equ	0xf0133148	; MCS3 Channel 2 Interrupt Enable Register
GTM_MCS3_CH2_IRQ_FORCINT	.equ	0xf013314c	; MCS3 Channel 2 Software Interrupt Generation Register
GTM_MCS3_CH2_IRQ_MODE	.equ	0xf0133150	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH2_IRQ_NOTIFY	.equ	0xf0133144	; MCS3 Channel 2 interrupt notification register
GTM_MCS3_CH2_PC	.equ	0xf0133140	; MCS3 Channel 2 Program Counter Register
GTM_MCS3_CH2_R0	.equ	0xf0133100	; MCS3 Channel 2 Program Counter Register 0
GTM_MCS3_CH2_R1	.equ	0xf0133104	; MCS3 Channel 2 Program Counter Register 1
GTM_MCS3_CH2_R2	.equ	0xf0133108	; MCS3 Channel 2 Program Counter Register 2
GTM_MCS3_CH2_R3	.equ	0xf013310c	; MCS3 Channel 2 Program Counter Register 3
GTM_MCS3_CH2_R4	.equ	0xf0133110	; MCS3 Channel 2 Program Counter Register 4
GTM_MCS3_CH2_R5	.equ	0xf0133114	; MCS3 Channel 2 Program Counter Register 5
GTM_MCS3_CH2_R6	.equ	0xf0133118	; MCS3 Channel 2 Program Counter Register 6
GTM_MCS3_CH2_R7	.equ	0xf013311c	; MCS3 Channel 2 Program Counter Register 7
GTM_MCS3_CH3_ACB	.equ	0xf01331a4	; MCS3 Channel ACB Register
GTM_MCS3_CH3_CTRL	.equ	0xf01331a0	; MCS3 Channel Control Register
GTM_MCS3_CH3_EIRQ_EN	.equ	0xf01331d4	; MCS3_Channel 3 Error Interrupt Enable Register
GTM_MCS3_CH3_IRQ_EN	.equ	0xf01331c8	; MCS3 Channel 3 Interrupt Enable Register
GTM_MCS3_CH3_IRQ_FORCINT	.equ	0xf01331cc	; MCS3 Channel 3 Software Interrupt Generation Register
GTM_MCS3_CH3_IRQ_MODE	.equ	0xf01331d0	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH3_IRQ_NOTIFY	.equ	0xf01331c4	; MCS3 Channel 3 interrupt notification register
GTM_MCS3_CH3_PC	.equ	0xf01331c0	; MCS3 Channel 3 Program Counter Register
GTM_MCS3_CH3_R0	.equ	0xf0133180	; MCS3 Channel 3 Program Counter Register 0
GTM_MCS3_CH3_R1	.equ	0xf0133184	; MCS3 Channel 3 Program Counter Register 1
GTM_MCS3_CH3_R2	.equ	0xf0133188	; MCS3 Channel 3 Program Counter Register 2
GTM_MCS3_CH3_R3	.equ	0xf013318c	; MCS3 Channel 3 Program Counter Register 3
GTM_MCS3_CH3_R4	.equ	0xf0133190	; MCS3 Channel 3 Program Counter Register 4
GTM_MCS3_CH3_R5	.equ	0xf0133194	; MCS3 Channel 3 Program Counter Register 5
GTM_MCS3_CH3_R6	.equ	0xf0133198	; MCS3 Channel 3 Program Counter Register 6
GTM_MCS3_CH3_R7	.equ	0xf013319c	; MCS3 Channel 3 Program Counter Register 7
GTM_MCS3_CH4_ACB	.equ	0xf0133224	; MCS3 Channel ACB Register
GTM_MCS3_CH4_CTRL	.equ	0xf0133220	; MCS3 Channel Control Register
GTM_MCS3_CH4_EIRQ_EN	.equ	0xf0133254	; MCS3_Channel 4 Error Interrupt Enable Register
GTM_MCS3_CH4_IRQ_EN	.equ	0xf0133248	; MCS3 Channel 4 Interrupt Enable Register
GTM_MCS3_CH4_IRQ_FORCINT	.equ	0xf013324c	; MCS3 Channel 4 Software Interrupt Generation Register
GTM_MCS3_CH4_IRQ_MODE	.equ	0xf0133250	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH4_IRQ_NOTIFY	.equ	0xf0133244	; MCS3 Channel 4 interrupt notification register
GTM_MCS3_CH4_PC	.equ	0xf0133240	; MCS3 Channel 4 Program Counter Register
GTM_MCS3_CH4_R0	.equ	0xf0133200	; MCS3 Channel 4 Program Counter Register 0
GTM_MCS3_CH4_R1	.equ	0xf0133204	; MCS3 Channel 4 Program Counter Register 1
GTM_MCS3_CH4_R2	.equ	0xf0133208	; MCS3 Channel 4 Program Counter Register 2
GTM_MCS3_CH4_R3	.equ	0xf013320c	; MCS3 Channel 4 Program Counter Register 3
GTM_MCS3_CH4_R4	.equ	0xf0133210	; MCS3 Channel 4 Program Counter Register 4
GTM_MCS3_CH4_R5	.equ	0xf0133214	; MCS3 Channel 4 Program Counter Register 5
GTM_MCS3_CH4_R6	.equ	0xf0133218	; MCS3 Channel 4 Program Counter Register 6
GTM_MCS3_CH4_R7	.equ	0xf013321c	; MCS3 Channel 4 Program Counter Register 7
GTM_MCS3_CH5_ACB	.equ	0xf01332a4	; MCS3 Channel ACB Register
GTM_MCS3_CH5_CTRL	.equ	0xf01332a0	; MCS3 Channel Control Register
GTM_MCS3_CH5_EIRQ_EN	.equ	0xf01332d4	; MCS3_Channel 5 Error Interrupt Enable Register
GTM_MCS3_CH5_IRQ_EN	.equ	0xf01332c8	; MCS3 Channel 5 Interrupt Enable Register
GTM_MCS3_CH5_IRQ_FORCINT	.equ	0xf01332cc	; MCS3 Channel 5 Software Interrupt Generation Register
GTM_MCS3_CH5_IRQ_MODE	.equ	0xf01332d0	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH5_IRQ_NOTIFY	.equ	0xf01332c4	; MCS3 Channel 5 interrupt notification register
GTM_MCS3_CH5_PC	.equ	0xf01332c0	; MCS3 Channel 5 Program Counter Register
GTM_MCS3_CH5_R0	.equ	0xf0133280	; MCS3 Channel 5 Program Counter Register 0
GTM_MCS3_CH5_R1	.equ	0xf0133284	; MCS3 Channel 5 Program Counter Register 1
GTM_MCS3_CH5_R2	.equ	0xf0133288	; MCS3 Channel 5 Program Counter Register 2
GTM_MCS3_CH5_R3	.equ	0xf013328c	; MCS3 Channel 5 Program Counter Register 3
GTM_MCS3_CH5_R4	.equ	0xf0133290	; MCS3 Channel 5 Program Counter Register 4
GTM_MCS3_CH5_R5	.equ	0xf0133294	; MCS3 Channel 5 Program Counter Register 5
GTM_MCS3_CH5_R6	.equ	0xf0133298	; MCS3 Channel 5 Program Counter Register 6
GTM_MCS3_CH5_R7	.equ	0xf013329c	; MCS3 Channel 5 Program Counter Register 7
GTM_MCS3_CH6_ACB	.equ	0xf0133324	; MCS3 Channel ACB Register
GTM_MCS3_CH6_CTRL	.equ	0xf0133320	; MCS3 Channel Control Register
GTM_MCS3_CH6_EIRQ_EN	.equ	0xf0133354	; MCS3_Channel 6 Error Interrupt Enable Register
GTM_MCS3_CH6_IRQ_EN	.equ	0xf0133348	; MCS3 Channel 6 Interrupt Enable Register
GTM_MCS3_CH6_IRQ_FORCINT	.equ	0xf013334c	; MCS3 Channel 6 Software Interrupt Generation Register
GTM_MCS3_CH6_IRQ_MODE	.equ	0xf0133350	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH6_IRQ_NOTIFY	.equ	0xf0133344	; MCS3 Channel 6 interrupt notification register
GTM_MCS3_CH6_PC	.equ	0xf0133340	; MCS3 Channel 6 Program Counter Register
GTM_MCS3_CH6_R0	.equ	0xf0133300	; MCS3 Channel 6 Program Counter Register 0
GTM_MCS3_CH6_R1	.equ	0xf0133304	; MCS3 Channel 6 Program Counter Register 1
GTM_MCS3_CH6_R2	.equ	0xf0133308	; MCS3 Channel 6 Program Counter Register 2
GTM_MCS3_CH6_R3	.equ	0xf013330c	; MCS3 Channel 6 Program Counter Register 3
GTM_MCS3_CH6_R4	.equ	0xf0133310	; MCS3 Channel 6 Program Counter Register 4
GTM_MCS3_CH6_R5	.equ	0xf0133314	; MCS3 Channel 6 Program Counter Register 5
GTM_MCS3_CH6_R6	.equ	0xf0133318	; MCS3 Channel 6 Program Counter Register 6
GTM_MCS3_CH6_R7	.equ	0xf013331c	; MCS3 Channel 6 Program Counter Register 7
GTM_MCS3_CH7_ACB	.equ	0xf01333a4	; MCS3 Channel ACB Register
GTM_MCS3_CH7_CTRL	.equ	0xf01333a0	; MCS3 Channel Control Register
GTM_MCS3_CH7_EIRQ_EN	.equ	0xf01333d4	; MCS3_Channel 7 Error Interrupt Enable Register
GTM_MCS3_CH7_IRQ_EN	.equ	0xf01333c8	; MCS3 Channel 7 Interrupt Enable Register
GTM_MCS3_CH7_IRQ_FORCINT	.equ	0xf01333cc	; MCS3 Channel 7 Software Interrupt Generation Register
GTM_MCS3_CH7_IRQ_MODE	.equ	0xf01333d0	; MCS3 IRQ Mode Configuration Register
GTM_MCS3_CH7_IRQ_NOTIFY	.equ	0xf01333c4	; MCS3 Channel 7 interrupt notification register
GTM_MCS3_CH7_PC	.equ	0xf01333c0	; MCS3 Channel 7 Program Counter Register
GTM_MCS3_CH7_R0	.equ	0xf0133380	; MCS3 Channel 7 Program Counter Register 0
GTM_MCS3_CH7_R1	.equ	0xf0133384	; MCS3 Channel 7 Program Counter Register 1
GTM_MCS3_CH7_R2	.equ	0xf0133388	; MCS3 Channel 7 Program Counter Register 2
GTM_MCS3_CH7_R3	.equ	0xf013338c	; MCS3 Channel 7 Program Counter Register 3
GTM_MCS3_CH7_R4	.equ	0xf0133390	; MCS3 Channel 7 Program Counter Register 4
GTM_MCS3_CH7_R5	.equ	0xf0133394	; MCS3 Channel 7 Program Counter Register 5
GTM_MCS3_CH7_R6	.equ	0xf0133398	; MCS3 Channel 7 Program Counter Register 6
GTM_MCS3_CH7_R7	.equ	0xf013339c	; MCS3 Channel 7 Program Counter Register 7
GTM_MCS3_CTRG  	.equ	0xf0133028	; MCS3 Clear Trigger Control Register
GTM_MCS3_CTRL  	.equ	0xf0133074	; MCS3 Control Register
GTM_MCS3_ERR   	.equ	0xf013307c	; MCS3 Error Register
GTM_MCS3_RST   	.equ	0xf0133078	; MCS3 Channel Reset Register
GTM_MCS3_STRG  	.equ	0xf013302c	; MCS3 Set Trigger Control Register
GTM_MCS4_CH0_ACB	.equ	0xf0134024	; MCS4 Channel ACB Register
GTM_MCS4_CH0_CTRL	.equ	0xf0134020	; MCS4 Channel Control Register
GTM_MCS4_CH0_EIRQ_EN	.equ	0xf0134054	; MCS4_Channel 0 Error Interrupt Enable Register
GTM_MCS4_CH0_IRQ_EN	.equ	0xf0134048	; MCS4 Channel 0 Interrupt Enable Register
GTM_MCS4_CH0_IRQ_FORCINT	.equ	0xf013404c	; MCS4 Channel 0 Software Interrupt Generation Register
GTM_MCS4_CH0_IRQ_MODE	.equ	0xf0134050	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH0_IRQ_NOTIFY	.equ	0xf0134044	; MCS4 Channel 0 interrupt notification register
GTM_MCS4_CH0_PC	.equ	0xf0134040	; MCS4 Channel 0 Program Counter Register
GTM_MCS4_CH0_R0	.equ	0xf0134000	; MCS4 Channel 0 Program Counter Register 0
GTM_MCS4_CH0_R1	.equ	0xf0134004	; MCS4 Channel 0 Program Counter Register 1
GTM_MCS4_CH0_R2	.equ	0xf0134008	; MCS4 Channel 0 Program Counter Register 2
GTM_MCS4_CH0_R3	.equ	0xf013400c	; MCS4 Channel 0 Program Counter Register 3
GTM_MCS4_CH0_R4	.equ	0xf0134010	; MCS4 Channel 0 Program Counter Register 4
GTM_MCS4_CH0_R5	.equ	0xf0134014	; MCS4 Channel 0 Program Counter Register 5
GTM_MCS4_CH0_R6	.equ	0xf0134018	; MCS4 Channel 0 Program Counter Register 6
GTM_MCS4_CH0_R7	.equ	0xf013401c	; MCS4 Channel 0 Program Counter Register 7
GTM_MCS4_CH1_ACB	.equ	0xf01340a4	; MCS4 Channel ACB Register
GTM_MCS4_CH1_CTRL	.equ	0xf01340a0	; MCS4 Channel Control Register
GTM_MCS4_CH1_EIRQ_EN	.equ	0xf01340d4	; MCS4_Channel 1 Error Interrupt Enable Register
GTM_MCS4_CH1_IRQ_EN	.equ	0xf01340c8	; MCS4 Channel 1 Interrupt Enable Register
GTM_MCS4_CH1_IRQ_FORCINT	.equ	0xf01340cc	; MCS4 Channel 1 Software Interrupt Generation Register
GTM_MCS4_CH1_IRQ_MODE	.equ	0xf01340d0	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH1_IRQ_NOTIFY	.equ	0xf01340c4	; MCS4 Channel 1 interrupt notification register
GTM_MCS4_CH1_PC	.equ	0xf01340c0	; MCS4 Channel 1 Program Counter Register
GTM_MCS4_CH1_R0	.equ	0xf0134080	; MCS4 Channel 1 Program Counter Register 0
GTM_MCS4_CH1_R1	.equ	0xf0134084	; MCS4 Channel 1 Program Counter Register 1
GTM_MCS4_CH1_R2	.equ	0xf0134088	; MCS4 Channel 1 Program Counter Register 2
GTM_MCS4_CH1_R3	.equ	0xf013408c	; MCS4 Channel 1 Program Counter Register 3
GTM_MCS4_CH1_R4	.equ	0xf0134090	; MCS4 Channel 1 Program Counter Register 4
GTM_MCS4_CH1_R5	.equ	0xf0134094	; MCS4 Channel 1 Program Counter Register 5
GTM_MCS4_CH1_R6	.equ	0xf0134098	; MCS4 Channel 1 Program Counter Register 6
GTM_MCS4_CH1_R7	.equ	0xf013409c	; MCS4 Channel 1 Program Counter Register 7
GTM_MCS4_CH2_ACB	.equ	0xf0134124	; MCS4 Channel ACB Register
GTM_MCS4_CH2_CTRL	.equ	0xf0134120	; MCS4 Channel Control Register
GTM_MCS4_CH2_EIRQ_EN	.equ	0xf0134154	; MCS4_Channel 2 Error Interrupt Enable Register
GTM_MCS4_CH2_IRQ_EN	.equ	0xf0134148	; MCS4 Channel 2 Interrupt Enable Register
GTM_MCS4_CH2_IRQ_FORCINT	.equ	0xf013414c	; MCS4 Channel 2 Software Interrupt Generation Register
GTM_MCS4_CH2_IRQ_MODE	.equ	0xf0134150	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH2_IRQ_NOTIFY	.equ	0xf0134144	; MCS4 Channel 2 interrupt notification register
GTM_MCS4_CH2_PC	.equ	0xf0134140	; MCS4 Channel 2 Program Counter Register
GTM_MCS4_CH2_R0	.equ	0xf0134100	; MCS4 Channel 2 Program Counter Register 0
GTM_MCS4_CH2_R1	.equ	0xf0134104	; MCS4 Channel 2 Program Counter Register 1
GTM_MCS4_CH2_R2	.equ	0xf0134108	; MCS4 Channel 2 Program Counter Register 2
GTM_MCS4_CH2_R3	.equ	0xf013410c	; MCS4 Channel 2 Program Counter Register 3
GTM_MCS4_CH2_R4	.equ	0xf0134110	; MCS4 Channel 2 Program Counter Register 4
GTM_MCS4_CH2_R5	.equ	0xf0134114	; MCS4 Channel 2 Program Counter Register 5
GTM_MCS4_CH2_R6	.equ	0xf0134118	; MCS4 Channel 2 Program Counter Register 6
GTM_MCS4_CH2_R7	.equ	0xf013411c	; MCS4 Channel 2 Program Counter Register 7
GTM_MCS4_CH3_ACB	.equ	0xf01341a4	; MCS4 Channel ACB Register
GTM_MCS4_CH3_CTRL	.equ	0xf01341a0	; MCS4 Channel Control Register
GTM_MCS4_CH3_EIRQ_EN	.equ	0xf01341d4	; MCS4_Channel 3 Error Interrupt Enable Register
GTM_MCS4_CH3_IRQ_EN	.equ	0xf01341c8	; MCS4 Channel 3 Interrupt Enable Register
GTM_MCS4_CH3_IRQ_FORCINT	.equ	0xf01341cc	; MCS4 Channel 3 Software Interrupt Generation Register
GTM_MCS4_CH3_IRQ_MODE	.equ	0xf01341d0	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH3_IRQ_NOTIFY	.equ	0xf01341c4	; MCS4 Channel 3 interrupt notification register
GTM_MCS4_CH3_PC	.equ	0xf01341c0	; MCS4 Channel 3 Program Counter Register
GTM_MCS4_CH3_R0	.equ	0xf0134180	; MCS4 Channel 3 Program Counter Register 0
GTM_MCS4_CH3_R1	.equ	0xf0134184	; MCS4 Channel 3 Program Counter Register 1
GTM_MCS4_CH3_R2	.equ	0xf0134188	; MCS4 Channel 3 Program Counter Register 2
GTM_MCS4_CH3_R3	.equ	0xf013418c	; MCS4 Channel 3 Program Counter Register 3
GTM_MCS4_CH3_R4	.equ	0xf0134190	; MCS4 Channel 3 Program Counter Register 4
GTM_MCS4_CH3_R5	.equ	0xf0134194	; MCS4 Channel 3 Program Counter Register 5
GTM_MCS4_CH3_R6	.equ	0xf0134198	; MCS4 Channel 3 Program Counter Register 6
GTM_MCS4_CH3_R7	.equ	0xf013419c	; MCS4 Channel 3 Program Counter Register 7
GTM_MCS4_CH4_ACB	.equ	0xf0134224	; MCS4 Channel ACB Register
GTM_MCS4_CH4_CTRL	.equ	0xf0134220	; MCS4 Channel Control Register
GTM_MCS4_CH4_EIRQ_EN	.equ	0xf0134254	; MCS4_Channel 4 Error Interrupt Enable Register
GTM_MCS4_CH4_IRQ_EN	.equ	0xf0134248	; MCS4 Channel 4 Interrupt Enable Register
GTM_MCS4_CH4_IRQ_FORCINT	.equ	0xf013424c	; MCS4 Channel 4 Software Interrupt Generation Register
GTM_MCS4_CH4_IRQ_MODE	.equ	0xf0134250	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH4_IRQ_NOTIFY	.equ	0xf0134244	; MCS4 Channel 4 interrupt notification register
GTM_MCS4_CH4_PC	.equ	0xf0134240	; MCS4 Channel 4 Program Counter Register
GTM_MCS4_CH4_R0	.equ	0xf0134200	; MCS4 Channel 4 Program Counter Register 0
GTM_MCS4_CH4_R1	.equ	0xf0134204	; MCS4 Channel 4 Program Counter Register 1
GTM_MCS4_CH4_R2	.equ	0xf0134208	; MCS4 Channel 4 Program Counter Register 2
GTM_MCS4_CH4_R3	.equ	0xf013420c	; MCS4 Channel 4 Program Counter Register 3
GTM_MCS4_CH4_R4	.equ	0xf0134210	; MCS4 Channel 4 Program Counter Register 4
GTM_MCS4_CH4_R5	.equ	0xf0134214	; MCS4 Channel 4 Program Counter Register 5
GTM_MCS4_CH4_R6	.equ	0xf0134218	; MCS4 Channel 4 Program Counter Register 6
GTM_MCS4_CH4_R7	.equ	0xf013421c	; MCS4 Channel 4 Program Counter Register 7
GTM_MCS4_CH5_ACB	.equ	0xf01342a4	; MCS4 Channel ACB Register
GTM_MCS4_CH5_CTRL	.equ	0xf01342a0	; MCS4 Channel Control Register
GTM_MCS4_CH5_EIRQ_EN	.equ	0xf01342d4	; MCS4_Channel 5 Error Interrupt Enable Register
GTM_MCS4_CH5_IRQ_EN	.equ	0xf01342c8	; MCS4 Channel 5 Interrupt Enable Register
GTM_MCS4_CH5_IRQ_FORCINT	.equ	0xf01342cc	; MCS4 Channel 5 Software Interrupt Generation Register
GTM_MCS4_CH5_IRQ_MODE	.equ	0xf01342d0	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH5_IRQ_NOTIFY	.equ	0xf01342c4	; MCS4 Channel 5 interrupt notification register
GTM_MCS4_CH5_PC	.equ	0xf01342c0	; MCS4 Channel 5 Program Counter Register
GTM_MCS4_CH5_R0	.equ	0xf0134280	; MCS4 Channel 5 Program Counter Register 0
GTM_MCS4_CH5_R1	.equ	0xf0134284	; MCS4 Channel 5 Program Counter Register 1
GTM_MCS4_CH5_R2	.equ	0xf0134288	; MCS4 Channel 5 Program Counter Register 2
GTM_MCS4_CH5_R3	.equ	0xf013428c	; MCS4 Channel 5 Program Counter Register 3
GTM_MCS4_CH5_R4	.equ	0xf0134290	; MCS4 Channel 5 Program Counter Register 4
GTM_MCS4_CH5_R5	.equ	0xf0134294	; MCS4 Channel 5 Program Counter Register 5
GTM_MCS4_CH5_R6	.equ	0xf0134298	; MCS4 Channel 5 Program Counter Register 6
GTM_MCS4_CH5_R7	.equ	0xf013429c	; MCS4 Channel 5 Program Counter Register 7
GTM_MCS4_CH6_ACB	.equ	0xf0134324	; MCS4 Channel ACB Register
GTM_MCS4_CH6_CTRL	.equ	0xf0134320	; MCS4 Channel Control Register
GTM_MCS4_CH6_EIRQ_EN	.equ	0xf0134354	; MCS4_Channel 6 Error Interrupt Enable Register
GTM_MCS4_CH6_IRQ_EN	.equ	0xf0134348	; MCS4 Channel 6 Interrupt Enable Register
GTM_MCS4_CH6_IRQ_FORCINT	.equ	0xf013434c	; MCS4 Channel 6 Software Interrupt Generation Register
GTM_MCS4_CH6_IRQ_MODE	.equ	0xf0134350	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH6_IRQ_NOTIFY	.equ	0xf0134344	; MCS4 Channel 6 interrupt notification register
GTM_MCS4_CH6_PC	.equ	0xf0134340	; MCS4 Channel 6 Program Counter Register
GTM_MCS4_CH6_R0	.equ	0xf0134300	; MCS4 Channel 6 Program Counter Register 0
GTM_MCS4_CH6_R1	.equ	0xf0134304	; MCS4 Channel 6 Program Counter Register 1
GTM_MCS4_CH6_R2	.equ	0xf0134308	; MCS4 Channel 6 Program Counter Register 2
GTM_MCS4_CH6_R3	.equ	0xf013430c	; MCS4 Channel 6 Program Counter Register 3
GTM_MCS4_CH6_R4	.equ	0xf0134310	; MCS4 Channel 6 Program Counter Register 4
GTM_MCS4_CH6_R5	.equ	0xf0134314	; MCS4 Channel 6 Program Counter Register 5
GTM_MCS4_CH6_R6	.equ	0xf0134318	; MCS4 Channel 6 Program Counter Register 6
GTM_MCS4_CH6_R7	.equ	0xf013431c	; MCS4 Channel 6 Program Counter Register 7
GTM_MCS4_CH7_ACB	.equ	0xf01343a4	; MCS4 Channel ACB Register
GTM_MCS4_CH7_CTRL	.equ	0xf01343a0	; MCS4 Channel Control Register
GTM_MCS4_CH7_EIRQ_EN	.equ	0xf01343d4	; MCS4_Channel 7 Error Interrupt Enable Register
GTM_MCS4_CH7_IRQ_EN	.equ	0xf01343c8	; MCS4 Channel 7 Interrupt Enable Register
GTM_MCS4_CH7_IRQ_FORCINT	.equ	0xf01343cc	; MCS4 Channel 7 Software Interrupt Generation Register
GTM_MCS4_CH7_IRQ_MODE	.equ	0xf01343d0	; MCS4 IRQ Mode Configuration Register
GTM_MCS4_CH7_IRQ_NOTIFY	.equ	0xf01343c4	; MCS4 Channel 7 interrupt notification register
GTM_MCS4_CH7_PC	.equ	0xf01343c0	; MCS4 Channel 7 Program Counter Register
GTM_MCS4_CH7_R0	.equ	0xf0134380	; MCS4 Channel 7 Program Counter Register 0
GTM_MCS4_CH7_R1	.equ	0xf0134384	; MCS4 Channel 7 Program Counter Register 1
GTM_MCS4_CH7_R2	.equ	0xf0134388	; MCS4 Channel 7 Program Counter Register 2
GTM_MCS4_CH7_R3	.equ	0xf013438c	; MCS4 Channel 7 Program Counter Register 3
GTM_MCS4_CH7_R4	.equ	0xf0134390	; MCS4 Channel 7 Program Counter Register 4
GTM_MCS4_CH7_R5	.equ	0xf0134394	; MCS4 Channel 7 Program Counter Register 5
GTM_MCS4_CH7_R6	.equ	0xf0134398	; MCS4 Channel 7 Program Counter Register 6
GTM_MCS4_CH7_R7	.equ	0xf013439c	; MCS4 Channel 7 Program Counter Register 7
GTM_MCS4_CTRG  	.equ	0xf0134028	; MCS4 Clear Trigger Control Register
GTM_MCS4_CTRL  	.equ	0xf0134074	; MCS4 Control Register
GTM_MCS4_ERR   	.equ	0xf013407c	; MCS4 Error Register
GTM_MCS4_RST   	.equ	0xf0134078	; MCS4 Channel Reset Register
GTM_MCS4_STRG  	.equ	0xf013402c	; MCS4 Set Trigger Control Register
GTM_MCS5_CH0_ACB	.equ	0xf0135024	; MCS5 Channel ACB Register
GTM_MCS5_CH0_CTRL	.equ	0xf0135020	; MCS5 Channel Control Register
GTM_MCS5_CH0_EIRQ_EN	.equ	0xf0135054	; MCS5_Channel 0 Error Interrupt Enable Register
GTM_MCS5_CH0_IRQ_EN	.equ	0xf0135048	; MCS5 Channel 0 Interrupt Enable Register
GTM_MCS5_CH0_IRQ_FORCINT	.equ	0xf013504c	; MCS5 Channel 0 Software Interrupt Generation Register
GTM_MCS5_CH0_IRQ_MODE	.equ	0xf0135050	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH0_IRQ_NOTIFY	.equ	0xf0135044	; MCS5 Channel 0 interrupt notification register
GTM_MCS5_CH0_PC	.equ	0xf0135040	; MCS5 Channel 0 Program Counter Register
GTM_MCS5_CH0_R0	.equ	0xf0135000	; MCS5 Channel 0 Program Counter Register 0
GTM_MCS5_CH0_R1	.equ	0xf0135004	; MCS5 Channel 0 Program Counter Register 1
GTM_MCS5_CH0_R2	.equ	0xf0135008	; MCS5 Channel 0 Program Counter Register 2
GTM_MCS5_CH0_R3	.equ	0xf013500c	; MCS5 Channel 0 Program Counter Register 3
GTM_MCS5_CH0_R4	.equ	0xf0135010	; MCS5 Channel 0 Program Counter Register 4
GTM_MCS5_CH0_R5	.equ	0xf0135014	; MCS5 Channel 0 Program Counter Register 5
GTM_MCS5_CH0_R6	.equ	0xf0135018	; MCS5 Channel 0 Program Counter Register 6
GTM_MCS5_CH0_R7	.equ	0xf013501c	; MCS5 Channel 0 Program Counter Register 7
GTM_MCS5_CH1_ACB	.equ	0xf01350a4	; MCS5 Channel ACB Register
GTM_MCS5_CH1_CTRL	.equ	0xf01350a0	; MCS5 Channel Control Register
GTM_MCS5_CH1_EIRQ_EN	.equ	0xf01350d4	; MCS5_Channel 1 Error Interrupt Enable Register
GTM_MCS5_CH1_IRQ_EN	.equ	0xf01350c8	; MCS5 Channel 1 Interrupt Enable Register
GTM_MCS5_CH1_IRQ_FORCINT	.equ	0xf01350cc	; MCS5 Channel 1 Software Interrupt Generation Register
GTM_MCS5_CH1_IRQ_MODE	.equ	0xf01350d0	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH1_IRQ_NOTIFY	.equ	0xf01350c4	; MCS5 Channel 1 interrupt notification register
GTM_MCS5_CH1_PC	.equ	0xf01350c0	; MCS5 Channel 1 Program Counter Register
GTM_MCS5_CH1_R0	.equ	0xf0135080	; MCS5 Channel 1 Program Counter Register 0
GTM_MCS5_CH1_R1	.equ	0xf0135084	; MCS5 Channel 1 Program Counter Register 1
GTM_MCS5_CH1_R2	.equ	0xf0135088	; MCS5 Channel 1 Program Counter Register 2
GTM_MCS5_CH1_R3	.equ	0xf013508c	; MCS5 Channel 1 Program Counter Register 3
GTM_MCS5_CH1_R4	.equ	0xf0135090	; MCS5 Channel 1 Program Counter Register 4
GTM_MCS5_CH1_R5	.equ	0xf0135094	; MCS5 Channel 1 Program Counter Register 5
GTM_MCS5_CH1_R6	.equ	0xf0135098	; MCS5 Channel 1 Program Counter Register 6
GTM_MCS5_CH1_R7	.equ	0xf013509c	; MCS5 Channel 1 Program Counter Register 7
GTM_MCS5_CH2_ACB	.equ	0xf0135124	; MCS5 Channel ACB Register
GTM_MCS5_CH2_CTRL	.equ	0xf0135120	; MCS5 Channel Control Register
GTM_MCS5_CH2_EIRQ_EN	.equ	0xf0135154	; MCS5_Channel 2 Error Interrupt Enable Register
GTM_MCS5_CH2_IRQ_EN	.equ	0xf0135148	; MCS5 Channel 2 Interrupt Enable Register
GTM_MCS5_CH2_IRQ_FORCINT	.equ	0xf013514c	; MCS5 Channel 2 Software Interrupt Generation Register
GTM_MCS5_CH2_IRQ_MODE	.equ	0xf0135150	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH2_IRQ_NOTIFY	.equ	0xf0135144	; MCS5 Channel 2 interrupt notification register
GTM_MCS5_CH2_PC	.equ	0xf0135140	; MCS5 Channel 2 Program Counter Register
GTM_MCS5_CH2_R0	.equ	0xf0135100	; MCS5 Channel 2 Program Counter Register 0
GTM_MCS5_CH2_R1	.equ	0xf0135104	; MCS5 Channel 2 Program Counter Register 1
GTM_MCS5_CH2_R2	.equ	0xf0135108	; MCS5 Channel 2 Program Counter Register 2
GTM_MCS5_CH2_R3	.equ	0xf013510c	; MCS5 Channel 2 Program Counter Register 3
GTM_MCS5_CH2_R4	.equ	0xf0135110	; MCS5 Channel 2 Program Counter Register 4
GTM_MCS5_CH2_R5	.equ	0xf0135114	; MCS5 Channel 2 Program Counter Register 5
GTM_MCS5_CH2_R6	.equ	0xf0135118	; MCS5 Channel 2 Program Counter Register 6
GTM_MCS5_CH2_R7	.equ	0xf013511c	; MCS5 Channel 2 Program Counter Register 7
GTM_MCS5_CH3_ACB	.equ	0xf01351a4	; MCS5 Channel ACB Register
GTM_MCS5_CH3_CTRL	.equ	0xf01351a0	; MCS5 Channel Control Register
GTM_MCS5_CH3_EIRQ_EN	.equ	0xf01351d4	; MCS5_Channel 3 Error Interrupt Enable Register
GTM_MCS5_CH3_IRQ_EN	.equ	0xf01351c8	; MCS5 Channel 3 Interrupt Enable Register
GTM_MCS5_CH3_IRQ_FORCINT	.equ	0xf01351cc	; MCS5 Channel 3 Software Interrupt Generation Register
GTM_MCS5_CH3_IRQ_MODE	.equ	0xf01351d0	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH3_IRQ_NOTIFY	.equ	0xf01351c4	; MCS5 Channel 3 interrupt notification register
GTM_MCS5_CH3_PC	.equ	0xf01351c0	; MCS5 Channel 3 Program Counter Register
GTM_MCS5_CH3_R0	.equ	0xf0135180	; MCS5 Channel 3 Program Counter Register 0
GTM_MCS5_CH3_R1	.equ	0xf0135184	; MCS5 Channel 3 Program Counter Register 1
GTM_MCS5_CH3_R2	.equ	0xf0135188	; MCS5 Channel 3 Program Counter Register 2
GTM_MCS5_CH3_R3	.equ	0xf013518c	; MCS5 Channel 3 Program Counter Register 3
GTM_MCS5_CH3_R4	.equ	0xf0135190	; MCS5 Channel 3 Program Counter Register 4
GTM_MCS5_CH3_R5	.equ	0xf0135194	; MCS5 Channel 3 Program Counter Register 5
GTM_MCS5_CH3_R6	.equ	0xf0135198	; MCS5 Channel 3 Program Counter Register 6
GTM_MCS5_CH3_R7	.equ	0xf013519c	; MCS5 Channel 3 Program Counter Register 7
GTM_MCS5_CH4_ACB	.equ	0xf0135224	; MCS5 Channel ACB Register
GTM_MCS5_CH4_CTRL	.equ	0xf0135220	; MCS5 Channel Control Register
GTM_MCS5_CH4_EIRQ_EN	.equ	0xf0135254	; MCS5_Channel 4 Error Interrupt Enable Register
GTM_MCS5_CH4_IRQ_EN	.equ	0xf0135248	; MCS5 Channel 4 Interrupt Enable Register
GTM_MCS5_CH4_IRQ_FORCINT	.equ	0xf013524c	; MCS5 Channel 4 Software Interrupt Generation Register
GTM_MCS5_CH4_IRQ_MODE	.equ	0xf0135250	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH4_IRQ_NOTIFY	.equ	0xf0135244	; MCS5 Channel 4 interrupt notification register
GTM_MCS5_CH4_PC	.equ	0xf0135240	; MCS5 Channel 4 Program Counter Register
GTM_MCS5_CH4_R0	.equ	0xf0135200	; MCS5 Channel 4 Program Counter Register 0
GTM_MCS5_CH4_R1	.equ	0xf0135204	; MCS5 Channel 4 Program Counter Register 1
GTM_MCS5_CH4_R2	.equ	0xf0135208	; MCS5 Channel 4 Program Counter Register 2
GTM_MCS5_CH4_R3	.equ	0xf013520c	; MCS5 Channel 4 Program Counter Register 3
GTM_MCS5_CH4_R4	.equ	0xf0135210	; MCS5 Channel 4 Program Counter Register 4
GTM_MCS5_CH4_R5	.equ	0xf0135214	; MCS5 Channel 4 Program Counter Register 5
GTM_MCS5_CH4_R6	.equ	0xf0135218	; MCS5 Channel 4 Program Counter Register 6
GTM_MCS5_CH4_R7	.equ	0xf013521c	; MCS5 Channel 4 Program Counter Register 7
GTM_MCS5_CH5_ACB	.equ	0xf01352a4	; MCS5 Channel ACB Register
GTM_MCS5_CH5_CTRL	.equ	0xf01352a0	; MCS5 Channel Control Register
GTM_MCS5_CH5_EIRQ_EN	.equ	0xf01352d4	; MCS5_Channel 5 Error Interrupt Enable Register
GTM_MCS5_CH5_IRQ_EN	.equ	0xf01352c8	; MCS5 Channel 5 Interrupt Enable Register
GTM_MCS5_CH5_IRQ_FORCINT	.equ	0xf01352cc	; MCS5 Channel 5 Software Interrupt Generation Register
GTM_MCS5_CH5_IRQ_MODE	.equ	0xf01352d0	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH5_IRQ_NOTIFY	.equ	0xf01352c4	; MCS5 Channel 5 interrupt notification register
GTM_MCS5_CH5_PC	.equ	0xf01352c0	; MCS5 Channel 5 Program Counter Register
GTM_MCS5_CH5_R0	.equ	0xf0135280	; MCS5 Channel 5 Program Counter Register 0
GTM_MCS5_CH5_R1	.equ	0xf0135284	; MCS5 Channel 5 Program Counter Register 1
GTM_MCS5_CH5_R2	.equ	0xf0135288	; MCS5 Channel 5 Program Counter Register 2
GTM_MCS5_CH5_R3	.equ	0xf013528c	; MCS5 Channel 5 Program Counter Register 3
GTM_MCS5_CH5_R4	.equ	0xf0135290	; MCS5 Channel 5 Program Counter Register 4
GTM_MCS5_CH5_R5	.equ	0xf0135294	; MCS5 Channel 5 Program Counter Register 5
GTM_MCS5_CH5_R6	.equ	0xf0135298	; MCS5 Channel 5 Program Counter Register 6
GTM_MCS5_CH5_R7	.equ	0xf013529c	; MCS5 Channel 5 Program Counter Register 7
GTM_MCS5_CH6_ACB	.equ	0xf0135324	; MCS5 Channel ACB Register
GTM_MCS5_CH6_CTRL	.equ	0xf0135320	; MCS5 Channel Control Register
GTM_MCS5_CH6_EIRQ_EN	.equ	0xf0135354	; MCS5_Channel 6 Error Interrupt Enable Register
GTM_MCS5_CH6_IRQ_EN	.equ	0xf0135348	; MCS5 Channel 6 Interrupt Enable Register
GTM_MCS5_CH6_IRQ_FORCINT	.equ	0xf013534c	; MCS5 Channel 6 Software Interrupt Generation Register
GTM_MCS5_CH6_IRQ_MODE	.equ	0xf0135350	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH6_IRQ_NOTIFY	.equ	0xf0135344	; MCS5 Channel 6 interrupt notification register
GTM_MCS5_CH6_PC	.equ	0xf0135340	; MCS5 Channel 6 Program Counter Register
GTM_MCS5_CH6_R0	.equ	0xf0135300	; MCS5 Channel 6 Program Counter Register 0
GTM_MCS5_CH6_R1	.equ	0xf0135304	; MCS5 Channel 6 Program Counter Register 1
GTM_MCS5_CH6_R2	.equ	0xf0135308	; MCS5 Channel 6 Program Counter Register 2
GTM_MCS5_CH6_R3	.equ	0xf013530c	; MCS5 Channel 6 Program Counter Register 3
GTM_MCS5_CH6_R4	.equ	0xf0135310	; MCS5 Channel 6 Program Counter Register 4
GTM_MCS5_CH6_R5	.equ	0xf0135314	; MCS5 Channel 6 Program Counter Register 5
GTM_MCS5_CH6_R6	.equ	0xf0135318	; MCS5 Channel 6 Program Counter Register 6
GTM_MCS5_CH6_R7	.equ	0xf013531c	; MCS5 Channel 6 Program Counter Register 7
GTM_MCS5_CH7_ACB	.equ	0xf01353a4	; MCS5 Channel ACB Register
GTM_MCS5_CH7_CTRL	.equ	0xf01353a0	; MCS5 Channel Control Register
GTM_MCS5_CH7_EIRQ_EN	.equ	0xf01353d4	; MCS5_Channel 7 Error Interrupt Enable Register
GTM_MCS5_CH7_IRQ_EN	.equ	0xf01353c8	; MCS5 Channel 7 Interrupt Enable Register
GTM_MCS5_CH7_IRQ_FORCINT	.equ	0xf01353cc	; MCS5 Channel 7 Software Interrupt Generation Register
GTM_MCS5_CH7_IRQ_MODE	.equ	0xf01353d0	; MCS5 IRQ Mode Configuration Register
GTM_MCS5_CH7_IRQ_NOTIFY	.equ	0xf01353c4	; MCS5 Channel 7 interrupt notification register
GTM_MCS5_CH7_PC	.equ	0xf01353c0	; MCS5 Channel 7 Program Counter Register
GTM_MCS5_CH7_R0	.equ	0xf0135380	; MCS5 Channel 7 Program Counter Register 0
GTM_MCS5_CH7_R1	.equ	0xf0135384	; MCS5 Channel 7 Program Counter Register 1
GTM_MCS5_CH7_R2	.equ	0xf0135388	; MCS5 Channel 7 Program Counter Register 2
GTM_MCS5_CH7_R3	.equ	0xf013538c	; MCS5 Channel 7 Program Counter Register 3
GTM_MCS5_CH7_R4	.equ	0xf0135390	; MCS5 Channel 7 Program Counter Register 4
GTM_MCS5_CH7_R5	.equ	0xf0135394	; MCS5 Channel 7 Program Counter Register 5
GTM_MCS5_CH7_R6	.equ	0xf0135398	; MCS5 Channel 7 Program Counter Register 6
GTM_MCS5_CH7_R7	.equ	0xf013539c	; MCS5 Channel 7 Program Counter Register 7
GTM_MCS5_CTRG  	.equ	0xf0135028	; MCS5 Clear Trigger Control Register
GTM_MCS5_CTRL  	.equ	0xf0135074	; MCS5 Control Register
GTM_MCS5_ERR   	.equ	0xf013507c	; MCS5 Error Register
GTM_MCS5_RST   	.equ	0xf0135078	; MCS5 Channel Reset Register
GTM_MCS5_STRG  	.equ	0xf013502c	; MCS5 Set Trigger Control Register
GTM_MCSINTCLR  	.equ	0xf019fe74	; MCS Interrupt Clear Register
GTM_MCSINTSTAT 	.equ	0xf019fe70	; MCS Interrupt Status Register
GTM_MON_ACTIVITY_0	.equ	0xf0100184	; Monitor Activity Register 0
GTM_MON_ACTIVITY_1	.equ	0xf0100188	; Monitor Activity Register 1
GTM_MON_STATUS 	.equ	0xf0100180	; Monitor Status Register
GTM_MSC0INHCON 	.equ	0xf019ff64	; MSC0 Input High Control Register
GTM_MSC0INLCON 	.equ	0xf019ff60	; MSC0 Input Low Control Register
GTM_MSC1INHCON 	.equ	0xf019ff6c	; MSC1 Input High Control Register
GTM_MSC1INLCON 	.equ	0xf019ff68	; MSC1 Input Low Control Register
GTM_MSC2INHCON 	.equ	0xf019ff74	; MSC2 Input High Control Register
GTM_MSC2INLCON 	.equ	0xf019ff70	; MSC2 Input Low Control Register
GTM_MSCSET1CON0	.equ	0xf019ff00	; MSC Set 1 Control 0 Register
GTM_MSCSET1CON1	.equ	0xf019ff04	; MSC Set 1 Control 1 Register
GTM_MSCSET1CON2	.equ	0xf019ff08	; MSC Set 1 Control 2 Register
GTM_MSCSET1CON3	.equ	0xf019ff0c	; MSC Set 1 Control 3 Register
GTM_MSCSET2CON0	.equ	0xf019ff10	; MSC Set 2 Control 0 Register
GTM_MSCSET2CON1	.equ	0xf019ff14	; MSC Set 2 Control 1 Register
GTM_MSCSET2CON2	.equ	0xf019ff18	; MSC Set 2 Control 2 Register
GTM_MSCSET2CON3	.equ	0xf019ff1c	; MSC Set 2 Control 3 Register
GTM_MSCSET3CON0	.equ	0xf019ff20	; MSC Set 3 Control 0 Register
GTM_MSCSET3CON1	.equ	0xf019ff24	; MSC Set 3 Control 1 Register
GTM_MSCSET3CON2	.equ	0xf019ff28	; MSC Set 3 Control 2 Register
GTM_MSCSET3CON3	.equ	0xf019ff2c	; MSC Set 3 Control 3 Register
GTM_MSCSET4CON0	.equ	0xf019ff30	; MSC Set 4 Control 0 Register
GTM_MSCSET4CON1	.equ	0xf019ff34	; MSC Set 4 Control 1 Register
GTM_MSCSET4CON2	.equ	0xf019ff38	; MSC Set 4 Control 2 Register
GTM_MSCSET4CON3	.equ	0xf019ff3c	; MSC Set 4 Control 3 Register
GTM_MSCSET5CON0	.equ	0xf019ff40	; MSC Set 5 Control 0 Register
GTM_MSCSET5CON1	.equ	0xf019ff44	; MSC Set 5 Control 1 Register
GTM_MSCSET5CON2	.equ	0xf019ff48	; MSC Set 5 Control 2 Register
GTM_MSCSET5CON3	.equ	0xf019ff4c	; MSC Set 5 Control 3 Register
GTM_MSCSET6CON0	.equ	0xf019ff50	; MSC Set 6 Control 0 Register
GTM_MSCSET6CON1	.equ	0xf019ff54	; MSC Set 6 Control 1 Register
GTM_MSCSET6CON2	.equ	0xf019ff58	; MSC Set 6 Control 2 Register
GTM_MSCSET6CON3	.equ	0xf019ff5c	; MSC Set 6 Control 3 Register
GTM_OCS        	.equ	0xf019fde8	; OCDS Control and Status
GTM_ODA        	.equ	0xf019fddc	; OCDS Debug Access Register
GTM_OTBU0T     	.equ	0xf019fdc4	; OCDS TBU0 Trigger Register
GTM_OTBU1T     	.equ	0xf019fdc8	; OCDS TBU1 Trigger Register
GTM_OTBU2T     	.equ	0xf019fdcc	; OCDS TBU2 Trigger Register
GTM_OTSC0      	.equ	0xf019fdd4	; OCDS Trigger Set Control 0 Register
GTM_OTSC1      	.equ	0xf019fdd8	; OCDS Trigger Set Control 1 Register
GTM_OTSS       	.equ	0xf019fdd0	; OCDS Trigger Set Select Register
GTM_PSI5OUTSEL0	.equ	0xf019fda4	; PSI5 Output Select 0 Register
GTM_PSI5SOUTSEL	.equ	0xf019fda8	; PSI5-S Output Select Register
GTM_REV        	.equ	0xf0100000	; GTM Version Control Register
GTM_RST        	.equ	0xf0100004	; GTM Global Reset Register
GTM_SPE0_CMP   	.equ	0xf0100844	; SPE0 Revolution Compare Register
GTM_SPE0_CNT   	.equ	0xf0100840	; SPE0 Revolution Counter Register
GTM_SPE0_CTRL_STAT	.equ	0xf0100800	; SPE0 Control Status Register
GTM_SPE0_EIRQ_EN	.equ	0xf010083c	; SPE0 Error Interrupt Enable Register
GTM_SPE0_IRQ_EN	.equ	0xf0100830	; SPE0 Interrupt Enable Register
GTM_SPE0_IRQ_FORCINT	.equ	0xf0100834	; SPE0 Interrupt Generation by Software
GTM_SPE0_IRQ_MODE	.equ	0xf0100838	; SPE0 IRQ Mode Configuration Register
GTM_SPE0_IRQ_NOTIFY	.equ	0xf010082c	; SPE0 Interrupt Notification Register
GTM_SPE0_OUT_CTRL	.equ	0xf0100828	; SPE0 Output Control Register
GTM_SPE0_OUT_PAT0	.equ	0xf0100808	; SPE0 Output Definition Register 0
GTM_SPE0_OUT_PAT1	.equ	0xf010080c	; SPE0 Output Definition Register 1
GTM_SPE0_OUT_PAT2	.equ	0xf0100810	; SPE0 Output Definition Register 2
GTM_SPE0_OUT_PAT3	.equ	0xf0100814	; SPE0 Output Definition Register 3
GTM_SPE0_OUT_PAT4	.equ	0xf0100818	; SPE0 Output Definition Register 4
GTM_SPE0_OUT_PAT5	.equ	0xf010081c	; SPE0 Output Definition Register 5
GTM_SPE0_OUT_PAT6	.equ	0xf0100820	; SPE0 Output Definition Register 6
GTM_SPE0_OUT_PAT7	.equ	0xf0100824	; SPE0 Output Definition Register 7
GTM_SPE0_PAT   	.equ	0xf0100804	; SPE0 Input Pattern Definition Register
GTM_SPE1_CMP   	.equ	0xf01008c4	; SPE1 Revolution Compare Register
GTM_SPE1_CNT   	.equ	0xf01008c0	; SPE1 Revolution Counter Register
GTM_SPE1_CTRL_STAT	.equ	0xf0100880	; SPE1 Control Status Register
GTM_SPE1_EIRQ_EN	.equ	0xf01008bc	; SPE1 Error Interrupt Enable Register
GTM_SPE1_IRQ_EN	.equ	0xf01008b0	; SPE1 Interrupt Enable Register
GTM_SPE1_IRQ_FORCINT	.equ	0xf01008b4	; SPE1 Interrupt Generation by Software
GTM_SPE1_IRQ_MODE	.equ	0xf01008b8	; SPE1 IRQ Mode Configuration Register
GTM_SPE1_IRQ_NOTIFY	.equ	0xf01008ac	; SPE1 Interrupt Notification Register
GTM_SPE1_OUT_CTRL	.equ	0xf01008a8	; SPE1 Output Control Register
GTM_SPE1_OUT_PAT0	.equ	0xf0100888	; SPE1 Output Definition Register 0
GTM_SPE1_OUT_PAT1	.equ	0xf010088c	; SPE1 Output Definition Register 1
GTM_SPE1_OUT_PAT2	.equ	0xf0100890	; SPE1 Output Definition Register 2
GTM_SPE1_OUT_PAT3	.equ	0xf0100894	; SPE1 Output Definition Register 3
GTM_SPE1_OUT_PAT4	.equ	0xf0100898	; SPE1 Output Definition Register 4
GTM_SPE1_OUT_PAT5	.equ	0xf010089c	; SPE1 Output Definition Register 5
GTM_SPE1_OUT_PAT6	.equ	0xf01008a0	; SPE1 Output Definition Register 6
GTM_SPE1_OUT_PAT7	.equ	0xf01008a4	; SPE1 Output Definition Register 7
GTM_SPE1_PAT   	.equ	0xf0100884	; SPE1 Input Pattern Definition Register
GTM_SPE2_CMP   	.equ	0xf0100944	; SPE2 Revolution Compare Register
GTM_SPE2_CNT   	.equ	0xf0100940	; SPE2 Revolution Counter Register
GTM_SPE2_CTRL_STAT	.equ	0xf0100900	; SPE2 Control Status Register
GTM_SPE2_EIRQ_EN	.equ	0xf010093c	; SPE2 Error Interrupt Enable Register
GTM_SPE2_IRQ_EN	.equ	0xf0100930	; SPE2 Interrupt Enable Register
GTM_SPE2_IRQ_FORCINT	.equ	0xf0100934	; SPE2 Interrupt Generation by Software
GTM_SPE2_IRQ_MODE	.equ	0xf0100938	; SPE2 IRQ Mode Configuration Register
GTM_SPE2_IRQ_NOTIFY	.equ	0xf010092c	; SPE2 Interrupt Notification Register
GTM_SPE2_OUT_CTRL	.equ	0xf0100928	; SPE2 Output Control Register
GTM_SPE2_OUT_PAT0	.equ	0xf0100908	; SPE2 Output Definition Register 0
GTM_SPE2_OUT_PAT1	.equ	0xf010090c	; SPE2 Output Definition Register 1
GTM_SPE2_OUT_PAT2	.equ	0xf0100910	; SPE2 Output Definition Register 2
GTM_SPE2_OUT_PAT3	.equ	0xf0100914	; SPE2 Output Definition Register 3
GTM_SPE2_OUT_PAT4	.equ	0xf0100918	; SPE2 Output Definition Register 4
GTM_SPE2_OUT_PAT5	.equ	0xf010091c	; SPE2 Output Definition Register 5
GTM_SPE2_OUT_PAT6	.equ	0xf0100920	; SPE2 Output Definition Register 6
GTM_SPE2_OUT_PAT7	.equ	0xf0100924	; SPE2 Output Definition Register 7
GTM_SPE2_PAT   	.equ	0xf0100904	; SPE2 Input Pattern Definition Register
GTM_SPE3_CMP   	.equ	0xf01009c4	; SPE3 Revolution Compare Register
GTM_SPE3_CNT   	.equ	0xf01009c0	; SPE3 Revolution Counter Register
GTM_SPE3_CTRL_STAT	.equ	0xf0100980	; SPE3 Control Status Register
GTM_SPE3_EIRQ_EN	.equ	0xf01009bc	; SPE3 Error Interrupt Enable Register
GTM_SPE3_IRQ_EN	.equ	0xf01009b0	; SPE3 Interrupt Enable Register
GTM_SPE3_IRQ_FORCINT	.equ	0xf01009b4	; SPE3 Interrupt Generation by Software
GTM_SPE3_IRQ_MODE	.equ	0xf01009b8	; SPE3 IRQ Mode Configuration Register
GTM_SPE3_IRQ_NOTIFY	.equ	0xf01009ac	; SPE3 Interrupt Notification Register
GTM_SPE3_OUT_CTRL	.equ	0xf01009a8	; SPE3 Output Control Register
GTM_SPE3_OUT_PAT0	.equ	0xf0100988	; SPE3 Output Definition Register 0
GTM_SPE3_OUT_PAT1	.equ	0xf010098c	; SPE3 Output Definition Register 1
GTM_SPE3_OUT_PAT2	.equ	0xf0100990	; SPE3 Output Definition Register 2
GTM_SPE3_OUT_PAT3	.equ	0xf0100994	; SPE3 Output Definition Register 3
GTM_SPE3_OUT_PAT4	.equ	0xf0100998	; SPE3 Output Definition Register 4
GTM_SPE3_OUT_PAT5	.equ	0xf010099c	; SPE3 Output Definition Register 5
GTM_SPE3_OUT_PAT6	.equ	0xf01009a0	; SPE3 Output Definition Register 6
GTM_SPE3_OUT_PAT7	.equ	0xf01009a4	; SPE3 Output Definition Register 7
GTM_SPE3_PAT   	.equ	0xf0100984	; SPE3 Input Pattern Definition Register
GTM_TBU_CH0_BASE	.equ	0xf0100108	; TBU Channel 0 Base Register
GTM_TBU_CH0_CTRL	.equ	0xf0100104	; TBU Channel 0 Control Register
GTM_TBU_CH1_BASE	.equ	0xf0100110	; TBU Channel 1 Base Register
GTM_TBU_CH1_CTRL	.equ	0xf010010c	; TBU Channel 1 Control Register
GTM_TBU_CH2_BASE	.equ	0xf0100118	; TBU Channel 2 Base Register
GTM_TBU_CH2_CTRL	.equ	0xf0100114	; TBU Channel 2 Control Register
GTM_TBU_CHEN   	.equ	0xf0100100	; TBU Global Channel Enable Register
GTM_TIM0INSEL  	.equ	0xf019fd10	; TIM0 Input Select Register
GTM_TIM0_AUX_IN_SRC	.equ	0xf0100040	; GTM TIM0 AUX_IN_SRC
GTM_TIM0_CH0_CNT	.equ	0xf0101008	; TIM0 Channel 0 SMU Counter Register
GTM_TIM0_CH0_CNTS	.equ	0xf0101010	; TIM0 Channel 0 SMU Shadow Counter Register
GTM_TIM0_CH0_CTRL	.equ	0xf0101024	; TIM Channel 0 Control Register
GTM_TIM0_CH0_ECNT	.equ	0xf010100c	; TIM0 Channel 0 Edge Counter Register
GTM_TIM0_CH0_ECTRL	.equ	0xf0101028	; TIM0 Channel 0 External Capture Control Register
GTM_TIM0_CH0_EIRQ_EN	.equ	0xf010103c	; TIM0 Channel 0 Error Interrupt Enable Register
GTM_TIM0_CH0_FLT_FE	.equ	0xf0101020	; TIM0 Channel 0 Filter Parameter 1 Register
GTM_TIM0_CH0_FLT_RE	.equ	0xf010101c	; GTM_TIM0 Channel 0 Filter Parameter 0 Register
GTM_TIM0_CH0_GPR0	.equ	0xf0101000	; TIM0 Channel 0 General Purpose 0 Register
GTM_TIM0_CH0_GPR1	.equ	0xf0101004	; TIM0 Channel 0 General Purpose 1 Register
GTM_TIM0_CH0_IRQ_EN	.equ	0xf0101030	; TIM0 Channel 0 Interrupt Enable Register
GTM_TIM0_CH0_IRQ_FORCINT	.equ	0xf0101034	; TIM0 Channel 0 Software Interrupt Force Register
GTM_TIM0_CH0_IRQ_MODE	.equ	0xf0101038	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH0_IRQ_NOTIFY	.equ	0xf010102c	; TIM0 Channel 0 Interrupt Notification Register
GTM_TIM0_CH0_TDUC	.equ	0xf0101014	; TIM0 Channel 0 TDUC Register
GTM_TIM0_CH0_TDUV	.equ	0xf0101018	; TIM0 Channel 0 TDUV Register
GTM_TIM0_CH1_CNT	.equ	0xf0101088	; TIM0 Channel 1 SMU Counter Register
GTM_TIM0_CH1_CNTS	.equ	0xf0101090	; TIM0 Channel 1 SMU Shadow Counter Register
GTM_TIM0_CH1_CTRL	.equ	0xf01010a4	; TIM Channel 1 Control Register
GTM_TIM0_CH1_ECNT	.equ	0xf010108c	; TIM0 Channel 1 Edge Counter Register
GTM_TIM0_CH1_ECTRL	.equ	0xf01010a8	; TIM0 Channel 1 External Capture Control Register
GTM_TIM0_CH1_EIRQ_EN	.equ	0xf01010bc	; TIM0 Channel 1 Error Interrupt Enable Register
GTM_TIM0_CH1_FLT_FE	.equ	0xf01010a0	; TIM0 Channel 1 Filter Parameter 1 Register
GTM_TIM0_CH1_FLT_RE	.equ	0xf010109c	; GTM_TIM0 Channel 1 Filter Parameter 0 Register
GTM_TIM0_CH1_GPR0	.equ	0xf0101080	; TIM0 Channel 1 General Purpose 0 Register
GTM_TIM0_CH1_GPR1	.equ	0xf0101084	; TIM0 Channel 1 General Purpose 1 Register
GTM_TIM0_CH1_IRQ_EN	.equ	0xf01010b0	; TIM0 Channel 1 Interrupt Enable Register
GTM_TIM0_CH1_IRQ_FORCINT	.equ	0xf01010b4	; TIM0 Channel 1 Software Interrupt Force Register
GTM_TIM0_CH1_IRQ_MODE	.equ	0xf01010b8	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH1_IRQ_NOTIFY	.equ	0xf01010ac	; TIM0 Channel 1 Interrupt Notification Register
GTM_TIM0_CH1_TDUC	.equ	0xf0101094	; TIM0 Channel 1 TDUC Register
GTM_TIM0_CH1_TDUV	.equ	0xf0101098	; TIM0 Channel 1 TDUV Register
GTM_TIM0_CH2_CNT	.equ	0xf0101108	; TIM0 Channel 2 SMU Counter Register
GTM_TIM0_CH2_CNTS	.equ	0xf0101110	; TIM0 Channel 2 SMU Shadow Counter Register
GTM_TIM0_CH2_CTRL	.equ	0xf0101124	; TIM Channel 2 Control Register
GTM_TIM0_CH2_ECNT	.equ	0xf010110c	; TIM0 Channel 2 Edge Counter Register
GTM_TIM0_CH2_ECTRL	.equ	0xf0101128	; TIM0 Channel 2 External Capture Control Register
GTM_TIM0_CH2_EIRQ_EN	.equ	0xf010113c	; TIM0 Channel 2 Error Interrupt Enable Register
GTM_TIM0_CH2_FLT_FE	.equ	0xf0101120	; TIM0 Channel 2 Filter Parameter 1 Register
GTM_TIM0_CH2_FLT_RE	.equ	0xf010111c	; GTM_TIM0 Channel 2 Filter Parameter 0 Register
GTM_TIM0_CH2_GPR0	.equ	0xf0101100	; TIM0 Channel 2 General Purpose 0 Register
GTM_TIM0_CH2_GPR1	.equ	0xf0101104	; TIM0 Channel 2 General Purpose 1 Register
GTM_TIM0_CH2_IRQ_EN	.equ	0xf0101130	; TIM0 Channel 2 Interrupt Enable Register
GTM_TIM0_CH2_IRQ_FORCINT	.equ	0xf0101134	; TIM0 Channel 2 Software Interrupt Force Register
GTM_TIM0_CH2_IRQ_MODE	.equ	0xf0101138	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH2_IRQ_NOTIFY	.equ	0xf010112c	; TIM0 Channel 2 Interrupt Notification Register
GTM_TIM0_CH2_TDUC	.equ	0xf0101114	; TIM0 Channel 2 TDUC Register
GTM_TIM0_CH2_TDUV	.equ	0xf0101118	; TIM0 Channel 2 TDUV Register
GTM_TIM0_CH3_CNT	.equ	0xf0101188	; TIM0 Channel 3 SMU Counter Register
GTM_TIM0_CH3_CNTS	.equ	0xf0101190	; TIM0 Channel 3 SMU Shadow Counter Register
GTM_TIM0_CH3_CTRL	.equ	0xf01011a4	; TIM Channel 3 Control Register
GTM_TIM0_CH3_ECNT	.equ	0xf010118c	; TIM0 Channel 3 Edge Counter Register
GTM_TIM0_CH3_ECTRL	.equ	0xf01011a8	; TIM0 Channel 3 External Capture Control Register
GTM_TIM0_CH3_EIRQ_EN	.equ	0xf01011bc	; TIM0 Channel 3 Error Interrupt Enable Register
GTM_TIM0_CH3_FLT_FE	.equ	0xf01011a0	; TIM0 Channel 3 Filter Parameter 1 Register
GTM_TIM0_CH3_FLT_RE	.equ	0xf010119c	; GTM_TIM0 Channel 3 Filter Parameter 0 Register
GTM_TIM0_CH3_GPR0	.equ	0xf0101180	; TIM0 Channel 3 General Purpose 0 Register
GTM_TIM0_CH3_GPR1	.equ	0xf0101184	; TIM0 Channel 3 General Purpose 1 Register
GTM_TIM0_CH3_IRQ_EN	.equ	0xf01011b0	; TIM0 Channel 3 Interrupt Enable Register
GTM_TIM0_CH3_IRQ_FORCINT	.equ	0xf01011b4	; TIM0 Channel 3 Software Interrupt Force Register
GTM_TIM0_CH3_IRQ_MODE	.equ	0xf01011b8	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH3_IRQ_NOTIFY	.equ	0xf01011ac	; TIM0 Channel 3 Interrupt Notification Register
GTM_TIM0_CH3_TDUC	.equ	0xf0101194	; TIM0 Channel 3 TDUC Register
GTM_TIM0_CH3_TDUV	.equ	0xf0101198	; TIM0 Channel 3 TDUV Register
GTM_TIM0_CH4_CNT	.equ	0xf0101208	; TIM0 Channel 4 SMU Counter Register
GTM_TIM0_CH4_CNTS	.equ	0xf0101210	; TIM0 Channel 4 SMU Shadow Counter Register
GTM_TIM0_CH4_CTRL	.equ	0xf0101224	; TIM Channel 4 Control Register
GTM_TIM0_CH4_ECNT	.equ	0xf010120c	; TIM0 Channel 4 Edge Counter Register
GTM_TIM0_CH4_ECTRL	.equ	0xf0101228	; TIM0 Channel 4 External Capture Control Register
GTM_TIM0_CH4_EIRQ_EN	.equ	0xf010123c	; TIM0 Channel 4 Error Interrupt Enable Register
GTM_TIM0_CH4_FLT_FE	.equ	0xf0101220	; TIM0 Channel 4 Filter Parameter 1 Register
GTM_TIM0_CH4_FLT_RE	.equ	0xf010121c	; GTM_TIM0 Channel 4 Filter Parameter 0 Register
GTM_TIM0_CH4_GPR0	.equ	0xf0101200	; TIM0 Channel 4 General Purpose 0 Register
GTM_TIM0_CH4_GPR1	.equ	0xf0101204	; TIM0 Channel 4 General Purpose 1 Register
GTM_TIM0_CH4_IRQ_EN	.equ	0xf0101230	; TIM0 Channel 4 Interrupt Enable Register
GTM_TIM0_CH4_IRQ_FORCINT	.equ	0xf0101234	; TIM0 Channel 4 Software Interrupt Force Register
GTM_TIM0_CH4_IRQ_MODE	.equ	0xf0101238	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH4_IRQ_NOTIFY	.equ	0xf010122c	; TIM0 Channel 4 Interrupt Notification Register
GTM_TIM0_CH4_TDUC	.equ	0xf0101214	; TIM0 Channel 4 TDUC Register
GTM_TIM0_CH4_TDUV	.equ	0xf0101218	; TIM0 Channel 4 TDUV Register
GTM_TIM0_CH5_CNT	.equ	0xf0101288	; TIM0 Channel 5 SMU Counter Register
GTM_TIM0_CH5_CNTS	.equ	0xf0101290	; TIM0 Channel 5 SMU Shadow Counter Register
GTM_TIM0_CH5_CTRL	.equ	0xf01012a4	; TIM Channel 5 Control Register
GTM_TIM0_CH5_ECNT	.equ	0xf010128c	; TIM0 Channel 5 Edge Counter Register
GTM_TIM0_CH5_ECTRL	.equ	0xf01012a8	; TIM0 Channel 5 External Capture Control Register
GTM_TIM0_CH5_EIRQ_EN	.equ	0xf01012bc	; TIM0 Channel 5 Error Interrupt Enable Register
GTM_TIM0_CH5_FLT_FE	.equ	0xf01012a0	; TIM0 Channel 5 Filter Parameter 1 Register
GTM_TIM0_CH5_FLT_RE	.equ	0xf010129c	; GTM_TIM0 Channel 5 Filter Parameter 0 Register
GTM_TIM0_CH5_GPR0	.equ	0xf0101280	; TIM0 Channel 5 General Purpose 0 Register
GTM_TIM0_CH5_GPR1	.equ	0xf0101284	; TIM0 Channel 5 General Purpose 1 Register
GTM_TIM0_CH5_IRQ_EN	.equ	0xf01012b0	; TIM0 Channel 5 Interrupt Enable Register
GTM_TIM0_CH5_IRQ_FORCINT	.equ	0xf01012b4	; TIM0 Channel 5 Software Interrupt Force Register
GTM_TIM0_CH5_IRQ_MODE	.equ	0xf01012b8	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH5_IRQ_NOTIFY	.equ	0xf01012ac	; TIM0 Channel 5 Interrupt Notification Register
GTM_TIM0_CH5_TDUC	.equ	0xf0101294	; TIM0 Channel 5 TDUC Register
GTM_TIM0_CH5_TDUV	.equ	0xf0101298	; TIM0 Channel 5 TDUV Register
GTM_TIM0_CH6_CNT	.equ	0xf0101308	; TIM0 Channel 6 SMU Counter Register
GTM_TIM0_CH6_CNTS	.equ	0xf0101310	; TIM0 Channel 6 SMU Shadow Counter Register
GTM_TIM0_CH6_CTRL	.equ	0xf0101324	; TIM Channel 6 Control Register
GTM_TIM0_CH6_ECNT	.equ	0xf010130c	; TIM0 Channel 6 Edge Counter Register
GTM_TIM0_CH6_ECTRL	.equ	0xf0101328	; TIM0 Channel 6 External Capture Control Register
GTM_TIM0_CH6_EIRQ_EN	.equ	0xf010133c	; TIM0 Channel 6 Error Interrupt Enable Register
GTM_TIM0_CH6_FLT_FE	.equ	0xf0101320	; TIM0 Channel 6 Filter Parameter 1 Register
GTM_TIM0_CH6_FLT_RE	.equ	0xf010131c	; GTM_TIM0 Channel 6 Filter Parameter 0 Register
GTM_TIM0_CH6_GPR0	.equ	0xf0101300	; TIM0 Channel 6 General Purpose 0 Register
GTM_TIM0_CH6_GPR1	.equ	0xf0101304	; TIM0 Channel 6 General Purpose 1 Register
GTM_TIM0_CH6_IRQ_EN	.equ	0xf0101330	; TIM0 Channel 6 Interrupt Enable Register
GTM_TIM0_CH6_IRQ_FORCINT	.equ	0xf0101334	; TIM0 Channel 6 Software Interrupt Force Register
GTM_TIM0_CH6_IRQ_MODE	.equ	0xf0101338	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH6_IRQ_NOTIFY	.equ	0xf010132c	; TIM0 Channel 6 Interrupt Notification Register
GTM_TIM0_CH6_TDUC	.equ	0xf0101314	; TIM0 Channel 6 TDUC Register
GTM_TIM0_CH6_TDUV	.equ	0xf0101318	; TIM0 Channel 6 TDUV Register
GTM_TIM0_CH7_CNT	.equ	0xf0101388	; TIM0 Channel 7 SMU Counter Register
GTM_TIM0_CH7_CNTS	.equ	0xf0101390	; TIM0 Channel 7 SMU Shadow Counter Register
GTM_TIM0_CH7_CTRL	.equ	0xf01013a4	; TIM Channel 7 Control Register
GTM_TIM0_CH7_ECNT	.equ	0xf010138c	; TIM0 Channel 7 Edge Counter Register
GTM_TIM0_CH7_ECTRL	.equ	0xf01013a8	; TIM0 Channel 7 External Capture Control Register
GTM_TIM0_CH7_EIRQ_EN	.equ	0xf01013bc	; TIM0 Channel 7 Error Interrupt Enable Register
GTM_TIM0_CH7_FLT_FE	.equ	0xf01013a0	; TIM0 Channel 7 Filter Parameter 1 Register
GTM_TIM0_CH7_FLT_RE	.equ	0xf010139c	; GTM_TIM0 Channel 7 Filter Parameter 0 Register
GTM_TIM0_CH7_GPR0	.equ	0xf0101380	; TIM0 Channel 7 General Purpose 0 Register
GTM_TIM0_CH7_GPR1	.equ	0xf0101384	; TIM0 Channel 7 General Purpose 1 Register
GTM_TIM0_CH7_IRQ_EN	.equ	0xf01013b0	; TIM0 Channel 7 Interrupt Enable Register
GTM_TIM0_CH7_IRQ_FORCINT	.equ	0xf01013b4	; TIM0 Channel 7 Software Interrupt Force Register
GTM_TIM0_CH7_IRQ_MODE	.equ	0xf01013b8	; TIM0 IRQ Mode Configuration Register
GTM_TIM0_CH7_IRQ_NOTIFY	.equ	0xf01013ac	; TIM0 Channel 7 Interrupt Notification Register
GTM_TIM0_CH7_TDUC	.equ	0xf0101394	; TIM0 Channel 7 TDUC Register
GTM_TIM0_CH7_TDUV	.equ	0xf0101398	; TIM0 Channel 7 TDUV Register
GTM_TIM0_IN_SRC	.equ	0xf0101078	; TIM0_IN_SRC Long Name
GTM_TIM0_RST   	.equ	0xf010107c	; TIM0 Global Software Reset Register
GTM_TIM1INSEL  	.equ	0xf019fd14	; TIM1 Input Select Register
GTM_TIM1_AUX_IN_SRC	.equ	0xf0100044	; GTM TIM1 AUX_IN_SRC
GTM_TIM1_CH0_CNT	.equ	0xf0101808	; TIM1 Channel 0 SMU Counter Register
GTM_TIM1_CH0_CNTS	.equ	0xf0101810	; TIM1Channel 0 SMU Shadow Counter Register
GTM_TIM1_CH0_CTRL	.equ	0xf0101824	; TIM1_Channel0_CTRL Register
GTM_TIM1_CH0_ECNT	.equ	0xf010180c	; TIM1 Channel 0 Edge Counter Register
GTM_TIM1_CH0_ECTRL	.equ	0xf0101828	; TIM1 Channel 0 External Capture Control Register
GTM_TIM1_CH0_EIRQ_EN	.equ	0xf010183c	; TIM1 Channel 0 Error Interrupt Enable Register
GTM_TIM1_CH0_FLT_FE	.equ	0xf0101820	; TIM1 Channel 0 Filter Parameter 1 Register
GTM_TIM1_CH0_FLT_RE	.equ	0xf010181c	; GTM_TIM1 Channel 0 Filter Parameter 0 Register
GTM_TIM1_CH0_GPR0	.equ	0xf0101800	; TIM1 Channel 0 General Purpose 0 Register
GTM_TIM1_CH0_GPR1	.equ	0xf0101804	; TIM1 Channel 0 General Purpose 1 Register
GTM_TIM1_CH0_IRQ_EN	.equ	0xf0101830	; TIM1 Channel 0 Interrupt Enable Register
GTM_TIM1_CH0_IRQ_FORCINT	.equ	0xf0101834	; TIM1 Channel 0 Software Interrupt Force Register
GTM_TIM1_CH0_IRQ_MODE	.equ	0xf0101838	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH0_IRQ_NOTIFY	.equ	0xf010182c	; TIM1 Channel 0 Interrupt Notification Register
GTM_TIM1_CH0_TDUC	.equ	0xf0101814	; TIM1 Channel 0 TDUC Register
GTM_TIM1_CH0_TDUV	.equ	0xf0101818	; TIM1 Channel 0 TDUV Register
GTM_TIM1_CH1_CNT	.equ	0xf0101888	; TIM1 Channel 1 SMU Counter Register
GTM_TIM1_CH1_CNTS	.equ	0xf0101890	; TIM1Channel 1 SMU Shadow Counter Register
GTM_TIM1_CH1_CTRL	.equ	0xf01018a4	; TIM1_Channel1_CTRL Register
GTM_TIM1_CH1_ECNT	.equ	0xf010188c	; TIM1 Channel 1 Edge Counter Register
GTM_TIM1_CH1_ECTRL	.equ	0xf01018a8	; TIM1 Channel 1 External Capture Control Register
GTM_TIM1_CH1_EIRQ_EN	.equ	0xf01018bc	; TIM1 Channel 1 Error Interrupt Enable Register
GTM_TIM1_CH1_FLT_FE	.equ	0xf01018a0	; TIM1 Channel 1 Filter Parameter 1 Register
GTM_TIM1_CH1_FLT_RE	.equ	0xf010189c	; GTM_TIM1 Channel 1 Filter Parameter 0 Register
GTM_TIM1_CH1_GPR0	.equ	0xf0101880	; TIM1 Channel 1 General Purpose 0 Register
GTM_TIM1_CH1_GPR1	.equ	0xf0101884	; TIM1 Channel 1 General Purpose 1 Register
GTM_TIM1_CH1_IRQ_EN	.equ	0xf01018b0	; TIM1 Channel 1 Interrupt Enable Register
GTM_TIM1_CH1_IRQ_FORCINT	.equ	0xf01018b4	; TIM1 Channel 1 Software Interrupt Force Register
GTM_TIM1_CH1_IRQ_MODE	.equ	0xf01018b8	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH1_IRQ_NOTIFY	.equ	0xf01018ac	; TIM1 Channel 1 Interrupt Notification Register
GTM_TIM1_CH1_TDUC	.equ	0xf0101894	; TIM1 Channel 1 TDUC Register
GTM_TIM1_CH1_TDUV	.equ	0xf0101898	; TIM1 Channel 1 TDUV Register
GTM_TIM1_CH2_CNT	.equ	0xf0101908	; TIM1 Channel 2 SMU Counter Register
GTM_TIM1_CH2_CNTS	.equ	0xf0101910	; TIM1Channel 2 SMU Shadow Counter Register
GTM_TIM1_CH2_CTRL	.equ	0xf0101924	; TIM1_Channel2_CTRL Register
GTM_TIM1_CH2_ECNT	.equ	0xf010190c	; TIM1 Channel 2 Edge Counter Register
GTM_TIM1_CH2_ECTRL	.equ	0xf0101928	; TIM1 Channel 2 External Capture Control Register
GTM_TIM1_CH2_EIRQ_EN	.equ	0xf010193c	; TIM1 Channel 2 Error Interrupt Enable Register
GTM_TIM1_CH2_FLT_FE	.equ	0xf0101920	; TIM1 Channel 2 Filter Parameter 1 Register
GTM_TIM1_CH2_FLT_RE	.equ	0xf010191c	; GTM_TIM1 Channel 2 Filter Parameter 0 Register
GTM_TIM1_CH2_GPR0	.equ	0xf0101900	; TIM1 Channel 2 General Purpose 0 Register
GTM_TIM1_CH2_GPR1	.equ	0xf0101904	; TIM1 Channel 2 General Purpose 1 Register
GTM_TIM1_CH2_IRQ_EN	.equ	0xf0101930	; TIM1 Channel 2 Interrupt Enable Register
GTM_TIM1_CH2_IRQ_FORCINT	.equ	0xf0101934	; TIM1 Channel 2 Software Interrupt Force Register
GTM_TIM1_CH2_IRQ_MODE	.equ	0xf0101938	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH2_IRQ_NOTIFY	.equ	0xf010192c	; TIM1 Channel 2 Interrupt Notification Register
GTM_TIM1_CH2_TDUC	.equ	0xf0101914	; TIM1 Channel 2 TDUC Register
GTM_TIM1_CH2_TDUV	.equ	0xf0101918	; TIM1 Channel 2 TDUV Register
GTM_TIM1_CH3_CNT	.equ	0xf0101988	; TIM1 Channel 3 SMU Counter Register
GTM_TIM1_CH3_CNTS	.equ	0xf0101990	; TIM1Channel 3 SMU Shadow Counter Register
GTM_TIM1_CH3_CTRL	.equ	0xf01019a4	; TIM1_Channel3_CTRL Register
GTM_TIM1_CH3_ECNT	.equ	0xf010198c	; TIM1 Channel 3 Edge Counter Register
GTM_TIM1_CH3_ECTRL	.equ	0xf01019a8	; TIM1 Channel 3 External Capture Control Register
GTM_TIM1_CH3_EIRQ_EN	.equ	0xf01019bc	; TIM1 Channel 3 Error Interrupt Enable Register
GTM_TIM1_CH3_FLT_FE	.equ	0xf01019a0	; TIM1 Channel 3 Filter Parameter 1 Register
GTM_TIM1_CH3_FLT_RE	.equ	0xf010199c	; GTM_TIM1 Channel 3 Filter Parameter 0 Register
GTM_TIM1_CH3_GPR0	.equ	0xf0101980	; TIM1 Channel 3 General Purpose 0 Register
GTM_TIM1_CH3_GPR1	.equ	0xf0101984	; TIM1 Channel 3 General Purpose 1 Register
GTM_TIM1_CH3_IRQ_EN	.equ	0xf01019b0	; TIM1 Channel 3 Interrupt Enable Register
GTM_TIM1_CH3_IRQ_FORCINT	.equ	0xf01019b4	; TIM1 Channel 3 Software Interrupt Force Register
GTM_TIM1_CH3_IRQ_MODE	.equ	0xf01019b8	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH3_IRQ_NOTIFY	.equ	0xf01019ac	; TIM1 Channel 3 Interrupt Notification Register
GTM_TIM1_CH3_TDUC	.equ	0xf0101994	; TIM1 Channel 3 TDUC Register
GTM_TIM1_CH3_TDUV	.equ	0xf0101998	; TIM1 Channel 3 TDUV Register
GTM_TIM1_CH4_CNT	.equ	0xf0101a08	; TIM1 Channel 4 SMU Counter Register
GTM_TIM1_CH4_CNTS	.equ	0xf0101a10	; TIM1Channel 4 SMU Shadow Counter Register
GTM_TIM1_CH4_CTRL	.equ	0xf0101a24	; TIM1_Channel4_CTRL Register
GTM_TIM1_CH4_ECNT	.equ	0xf0101a0c	; TIM1 Channel 4 Edge Counter Register
GTM_TIM1_CH4_ECTRL	.equ	0xf0101a28	; TIM1 Channel 4 External Capture Control Register
GTM_TIM1_CH4_EIRQ_EN	.equ	0xf0101a3c	; TIM1 Channel 4 Error Interrupt Enable Register
GTM_TIM1_CH4_FLT_FE	.equ	0xf0101a20	; TIM1 Channel 4 Filter Parameter 1 Register
GTM_TIM1_CH4_FLT_RE	.equ	0xf0101a1c	; GTM_TIM1 Channel 4 Filter Parameter 0 Register
GTM_TIM1_CH4_GPR0	.equ	0xf0101a00	; TIM1 Channel 4 General Purpose 0 Register
GTM_TIM1_CH4_GPR1	.equ	0xf0101a04	; TIM1 Channel 4 General Purpose 1 Register
GTM_TIM1_CH4_IRQ_EN	.equ	0xf0101a30	; TIM1 Channel 4 Interrupt Enable Register
GTM_TIM1_CH4_IRQ_FORCINT	.equ	0xf0101a34	; TIM1 Channel 4 Software Interrupt Force Register
GTM_TIM1_CH4_IRQ_MODE	.equ	0xf0101a38	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH4_IRQ_NOTIFY	.equ	0xf0101a2c	; TIM1 Channel 4 Interrupt Notification Register
GTM_TIM1_CH4_TDUC	.equ	0xf0101a14	; TIM1 Channel 4 TDUC Register
GTM_TIM1_CH4_TDUV	.equ	0xf0101a18	; TIM1 Channel 4 TDUV Register
GTM_TIM1_CH5_CNT	.equ	0xf0101a88	; TIM1 Channel 5 SMU Counter Register
GTM_TIM1_CH5_CNTS	.equ	0xf0101a90	; TIM1Channel 5 SMU Shadow Counter Register
GTM_TIM1_CH5_CTRL	.equ	0xf0101aa4	; TIM1_Channel5_CTRL Register
GTM_TIM1_CH5_ECNT	.equ	0xf0101a8c	; TIM1 Channel 5 Edge Counter Register
GTM_TIM1_CH5_ECTRL	.equ	0xf0101aa8	; TIM1 Channel 5 External Capture Control Register
GTM_TIM1_CH5_EIRQ_EN	.equ	0xf0101abc	; TIM1 Channel 5 Error Interrupt Enable Register
GTM_TIM1_CH5_FLT_FE	.equ	0xf0101aa0	; TIM1 Channel 5 Filter Parameter 1 Register
GTM_TIM1_CH5_FLT_RE	.equ	0xf0101a9c	; GTM_TIM1 Channel 5 Filter Parameter 0 Register
GTM_TIM1_CH5_GPR0	.equ	0xf0101a80	; TIM1 Channel 5 General Purpose 0 Register
GTM_TIM1_CH5_GPR1	.equ	0xf0101a84	; TIM1 Channel 5 General Purpose 1 Register
GTM_TIM1_CH5_IRQ_EN	.equ	0xf0101ab0	; TIM1 Channel 5 Interrupt Enable Register
GTM_TIM1_CH5_IRQ_FORCINT	.equ	0xf0101ab4	; TIM1 Channel 5 Software Interrupt Force Register
GTM_TIM1_CH5_IRQ_MODE	.equ	0xf0101ab8	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH5_IRQ_NOTIFY	.equ	0xf0101aac	; TIM1 Channel 5 Interrupt Notification Register
GTM_TIM1_CH5_TDUC	.equ	0xf0101a94	; TIM1 Channel 5 TDUC Register
GTM_TIM1_CH5_TDUV	.equ	0xf0101a98	; TIM1 Channel 5 TDUV Register
GTM_TIM1_CH6_CNT	.equ	0xf0101b08	; TIM1 Channel 6 SMU Counter Register
GTM_TIM1_CH6_CNTS	.equ	0xf0101b10	; TIM1Channel 6 SMU Shadow Counter Register
GTM_TIM1_CH6_CTRL	.equ	0xf0101b24	; TIM1_Channel6_CTRL Register
GTM_TIM1_CH6_ECNT	.equ	0xf0101b0c	; TIM1 Channel 6 Edge Counter Register
GTM_TIM1_CH6_ECTRL	.equ	0xf0101b28	; TIM1 Channel 6 External Capture Control Register
GTM_TIM1_CH6_EIRQ_EN	.equ	0xf0101b3c	; TIM1 Channel 6 Error Interrupt Enable Register
GTM_TIM1_CH6_FLT_FE	.equ	0xf0101b20	; TIM1 Channel 6 Filter Parameter 1 Register
GTM_TIM1_CH6_FLT_RE	.equ	0xf0101b1c	; GTM_TIM1 Channel 6 Filter Parameter 0 Register
GTM_TIM1_CH6_GPR0	.equ	0xf0101b00	; TIM1 Channel 6 General Purpose 0 Register
GTM_TIM1_CH6_GPR1	.equ	0xf0101b04	; TIM1 Channel 6 General Purpose 1 Register
GTM_TIM1_CH6_IRQ_EN	.equ	0xf0101b30	; TIM1 Channel 6 Interrupt Enable Register
GTM_TIM1_CH6_IRQ_FORCINT	.equ	0xf0101b34	; TIM1 Channel 6 Software Interrupt Force Register
GTM_TIM1_CH6_IRQ_MODE	.equ	0xf0101b38	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH6_IRQ_NOTIFY	.equ	0xf0101b2c	; TIM1 Channel 6 Interrupt Notification Register
GTM_TIM1_CH6_TDUC	.equ	0xf0101b14	; TIM1 Channel 6 TDUC Register
GTM_TIM1_CH6_TDUV	.equ	0xf0101b18	; TIM1 Channel 6 TDUV Register
GTM_TIM1_CH7_CNT	.equ	0xf0101b88	; TIM1 Channel 7 SMU Counter Register
GTM_TIM1_CH7_CNTS	.equ	0xf0101b90	; TIM1Channel 7 SMU Shadow Counter Register
GTM_TIM1_CH7_CTRL	.equ	0xf0101ba4	; TIM1_Channel7_CTRL Register
GTM_TIM1_CH7_ECNT	.equ	0xf0101b8c	; TIM1 Channel 7 Edge Counter Register
GTM_TIM1_CH7_ECTRL	.equ	0xf0101ba8	; TIM1 Channel 7 External Capture Control Register
GTM_TIM1_CH7_EIRQ_EN	.equ	0xf0101bbc	; TIM1 Channel 7 Error Interrupt Enable Register
GTM_TIM1_CH7_FLT_FE	.equ	0xf0101ba0	; TIM1 Channel 7 Filter Parameter 1 Register
GTM_TIM1_CH7_FLT_RE	.equ	0xf0101b9c	; GTM_TIM1 Channel 7 Filter Parameter 0 Register
GTM_TIM1_CH7_GPR0	.equ	0xf0101b80	; TIM1 Channel 7 General Purpose 0 Register
GTM_TIM1_CH7_GPR1	.equ	0xf0101b84	; TIM1 Channel 7 General Purpose 1 Register
GTM_TIM1_CH7_IRQ_EN	.equ	0xf0101bb0	; TIM1 Channel 7 Interrupt Enable Register
GTM_TIM1_CH7_IRQ_FORCINT	.equ	0xf0101bb4	; TIM1 Channel 7 Software Interrupt Force Register
GTM_TIM1_CH7_IRQ_MODE	.equ	0xf0101bb8	; TIM1 IRQ Mode Configuration Register
GTM_TIM1_CH7_IRQ_NOTIFY	.equ	0xf0101bac	; TIM1 Channel 7 Interrupt Notification Register
GTM_TIM1_CH7_TDUC	.equ	0xf0101b94	; TIM1 Channel 7 TDUC Register
GTM_TIM1_CH7_TDUV	.equ	0xf0101b98	; TIM1 Channel 7 TDUV Register
GTM_TIM1_IN_SRC	.equ	0xf0101878	; TIM1_IN_SRC Long Name
GTM_TIM1_RST   	.equ	0xf010187c	; TIM1 Global Software Reset Register
GTM_TIM2INSEL  	.equ	0xf019fd18	; TIM2 Input Select Register
GTM_TIM2_AUX_IN_SRC	.equ	0xf0100048	; GTM TIM2 AUX_IN_SRC
GTM_TIM2_CH0_CNT	.equ	0xf0102008	; TIM2 Channel 0 SMU Counter Register
GTM_TIM2_CH0_CNTS	.equ	0xf0102010	; TIM2 Channel 0 SMU Shadow Counter Register
GTM_TIM2_CH0_CTRL	.equ	0xf0102024	; TIM2_Channel0_CTRL Register
GTM_TIM2_CH0_ECNT	.equ	0xf010200c	; TIM2 Channel 0 Edge Counter Register
GTM_TIM2_CH0_ECTRL	.equ	0xf0102028	; TIM2 Channel 0 External Capture Control Register
GTM_TIM2_CH0_EIRQ_EN	.equ	0xf010203c	; TIM2 Channel 0 Error Interrupt Enable Register
GTM_TIM2_CH0_FLT_FE	.equ	0xf0102020	; TIM2 Channel 0 Filter Parameter 1 Register
GTM_TIM2_CH0_FLT_RE	.equ	0xf010201c	; GTM_TIM2 Channel 0 Filter Parameter 0 Register
GTM_TIM2_CH0_GPR0	.equ	0xf0102000	; TIM2 Channel 0 General Purpose 0 Register
GTM_TIM2_CH0_GPR1	.equ	0xf0102004	; TIM2 Channel 0 General Purpose 1 Register
GTM_TIM2_CH0_IRQ_EN	.equ	0xf0102030	; TIM2 Channel 0 Interrupt Enable Register
GTM_TIM2_CH0_IRQ_FORCINT	.equ	0xf0102034	; TIM2 Channel 0 Software Interrupt Force Register
GTM_TIM2_CH0_IRQ_MODE	.equ	0xf0102038	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH0_IRQ_NOTIFY	.equ	0xf010202c	; TIM2 Channel 0 Interrupt Notification Register
GTM_TIM2_CH0_TDUC	.equ	0xf0102014	; TIM2 Channel 0 TDUC Register
GTM_TIM2_CH0_TDUV	.equ	0xf0102018	; TIM2 Channel 0 TDUV Register
GTM_TIM2_CH1_CNT	.equ	0xf0102088	; TIM2 Channel 1 SMU Counter Register
GTM_TIM2_CH1_CNTS	.equ	0xf0102090	; TIM2 Channel 1 SMU Shadow Counter Register
GTM_TIM2_CH1_CTRL	.equ	0xf01020a4	; TIM2_Channel1_CTRL Register
GTM_TIM2_CH1_ECNT	.equ	0xf010208c	; TIM2 Channel 1 Edge Counter Register
GTM_TIM2_CH1_ECTRL	.equ	0xf01020a8	; TIM2 Channel 1 External Capture Control Register
GTM_TIM2_CH1_EIRQ_EN	.equ	0xf01020bc	; TIM2 Channel 1 Error Interrupt Enable Register
GTM_TIM2_CH1_FLT_FE	.equ	0xf01020a0	; TIM2 Channel 1 Filter Parameter 1 Register
GTM_TIM2_CH1_FLT_RE	.equ	0xf010209c	; GTM_TIM2 Channel 1 Filter Parameter 0 Register
GTM_TIM2_CH1_GPR0	.equ	0xf0102080	; TIM2 Channel 1 General Purpose 0 Register
GTM_TIM2_CH1_GPR1	.equ	0xf0102084	; TIM2 Channel 1 General Purpose 1 Register
GTM_TIM2_CH1_IRQ_EN	.equ	0xf01020b0	; TIM2 Channel 1 Interrupt Enable Register
GTM_TIM2_CH1_IRQ_FORCINT	.equ	0xf01020b4	; TIM2 Channel 1 Software Interrupt Force Register
GTM_TIM2_CH1_IRQ_MODE	.equ	0xf01020b8	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH1_IRQ_NOTIFY	.equ	0xf01020ac	; TIM2 Channel 1 Interrupt Notification Register
GTM_TIM2_CH1_TDUC	.equ	0xf0102094	; TIM2 Channel 1 TDUC Register
GTM_TIM2_CH1_TDUV	.equ	0xf0102098	; TIM2 Channel 1 TDUV Register
GTM_TIM2_CH2_CNT	.equ	0xf0102108	; TIM2 Channel 2 SMU Counter Register
GTM_TIM2_CH2_CNTS	.equ	0xf0102110	; TIM2 Channel 2 SMU Shadow Counter Register
GTM_TIM2_CH2_CTRL	.equ	0xf0102124	; TIM2_Channel2_CTRL Register
GTM_TIM2_CH2_ECNT	.equ	0xf010210c	; TIM2 Channel 2 Edge Counter Register
GTM_TIM2_CH2_ECTRL	.equ	0xf0102128	; TIM2 Channel 2 External Capture Control Register
GTM_TIM2_CH2_EIRQ_EN	.equ	0xf010213c	; TIM2 Channel 2 Error Interrupt Enable Register
GTM_TIM2_CH2_FLT_FE	.equ	0xf0102120	; TIM2 Channel 2 Filter Parameter 1 Register
GTM_TIM2_CH2_FLT_RE	.equ	0xf010211c	; GTM_TIM2 Channel 2 Filter Parameter 0 Register
GTM_TIM2_CH2_GPR0	.equ	0xf0102100	; TIM2 Channel 2 General Purpose 0 Register
GTM_TIM2_CH2_GPR1	.equ	0xf0102104	; TIM2 Channel 2 General Purpose 1 Register
GTM_TIM2_CH2_IRQ_EN	.equ	0xf0102130	; TIM2 Channel 2 Interrupt Enable Register
GTM_TIM2_CH2_IRQ_FORCINT	.equ	0xf0102134	; TIM2 Channel 2 Software Interrupt Force Register
GTM_TIM2_CH2_IRQ_MODE	.equ	0xf0102138	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH2_IRQ_NOTIFY	.equ	0xf010212c	; TIM2 Channel 2 Interrupt Notification Register
GTM_TIM2_CH2_TDUC	.equ	0xf0102114	; TIM2 Channel 2 TDUC Register
GTM_TIM2_CH2_TDUV	.equ	0xf0102118	; TIM2 Channel 2 TDUV Register
GTM_TIM2_CH3_CNT	.equ	0xf0102188	; TIM2 Channel 3 SMU Counter Register
GTM_TIM2_CH3_CNTS	.equ	0xf0102190	; TIM2 Channel 3 SMU Shadow Counter Register
GTM_TIM2_CH3_CTRL	.equ	0xf01021a4	; TIM2_Channel3_CTRL Register
GTM_TIM2_CH3_ECNT	.equ	0xf010218c	; TIM2 Channel 3 Edge Counter Register
GTM_TIM2_CH3_ECTRL	.equ	0xf01021a8	; TIM2 Channel 3 External Capture Control Register
GTM_TIM2_CH3_EIRQ_EN	.equ	0xf01021bc	; TIM2 Channel 3 Error Interrupt Enable Register
GTM_TIM2_CH3_FLT_FE	.equ	0xf01021a0	; TIM2 Channel 3 Filter Parameter 1 Register
GTM_TIM2_CH3_FLT_RE	.equ	0xf010219c	; GTM_TIM2 Channel 3 Filter Parameter 0 Register
GTM_TIM2_CH3_GPR0	.equ	0xf0102180	; TIM2 Channel 3 General Purpose 0 Register
GTM_TIM2_CH3_GPR1	.equ	0xf0102184	; TIM2 Channel 3 General Purpose 1 Register
GTM_TIM2_CH3_IRQ_EN	.equ	0xf01021b0	; TIM2 Channel 3 Interrupt Enable Register
GTM_TIM2_CH3_IRQ_FORCINT	.equ	0xf01021b4	; TIM2 Channel 3 Software Interrupt Force Register
GTM_TIM2_CH3_IRQ_MODE	.equ	0xf01021b8	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH3_IRQ_NOTIFY	.equ	0xf01021ac	; TIM2 Channel 3 Interrupt Notification Register
GTM_TIM2_CH3_TDUC	.equ	0xf0102194	; TIM2 Channel 3 TDUC Register
GTM_TIM2_CH3_TDUV	.equ	0xf0102198	; TIM2 Channel 3 TDUV Register
GTM_TIM2_CH4_CNT	.equ	0xf0102208	; TIM2 Channel 4 SMU Counter Register
GTM_TIM2_CH4_CNTS	.equ	0xf0102210	; TIM2 Channel 4 SMU Shadow Counter Register
GTM_TIM2_CH4_CTRL	.equ	0xf0102224	; TIM2_Channel4_CTRL Register
GTM_TIM2_CH4_ECNT	.equ	0xf010220c	; TIM2 Channel 4 Edge Counter Register
GTM_TIM2_CH4_ECTRL	.equ	0xf0102228	; TIM2 Channel 4 External Capture Control Register
GTM_TIM2_CH4_EIRQ_EN	.equ	0xf010223c	; TIM2 Channel 4 Error Interrupt Enable Register
GTM_TIM2_CH4_FLT_FE	.equ	0xf0102220	; TIM2 Channel 4 Filter Parameter 1 Register
GTM_TIM2_CH4_FLT_RE	.equ	0xf010221c	; GTM_TIM2 Channel 4 Filter Parameter 0 Register
GTM_TIM2_CH4_GPR0	.equ	0xf0102200	; TIM2 Channel 4 General Purpose 0 Register
GTM_TIM2_CH4_GPR1	.equ	0xf0102204	; TIM2 Channel 4 General Purpose 1 Register
GTM_TIM2_CH4_IRQ_EN	.equ	0xf0102230	; TIM2 Channel 4 Interrupt Enable Register
GTM_TIM2_CH4_IRQ_FORCINT	.equ	0xf0102234	; TIM2 Channel 4 Software Interrupt Force Register
GTM_TIM2_CH4_IRQ_MODE	.equ	0xf0102238	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH4_IRQ_NOTIFY	.equ	0xf010222c	; TIM2 Channel 4 Interrupt Notification Register
GTM_TIM2_CH4_TDUC	.equ	0xf0102214	; TIM2 Channel 4 TDUC Register
GTM_TIM2_CH4_TDUV	.equ	0xf0102218	; TIM2 Channel 4 TDUV Register
GTM_TIM2_CH5_CNT	.equ	0xf0102288	; TIM2 Channel 5 SMU Counter Register
GTM_TIM2_CH5_CNTS	.equ	0xf0102290	; TIM2 Channel 5 SMU Shadow Counter Register
GTM_TIM2_CH5_CTRL	.equ	0xf01022a4	; TIM2_Channel5_CTRL Register
GTM_TIM2_CH5_ECNT	.equ	0xf010228c	; TIM2 Channel 5 Edge Counter Register
GTM_TIM2_CH5_ECTRL	.equ	0xf01022a8	; TIM2 Channel 5 External Capture Control Register
GTM_TIM2_CH5_EIRQ_EN	.equ	0xf01022bc	; TIM2 Channel 5 Error Interrupt Enable Register
GTM_TIM2_CH5_FLT_FE	.equ	0xf01022a0	; TIM2 Channel 5 Filter Parameter 1 Register
GTM_TIM2_CH5_FLT_RE	.equ	0xf010229c	; GTM_TIM2 Channel 5 Filter Parameter 0 Register
GTM_TIM2_CH5_GPR0	.equ	0xf0102280	; TIM2 Channel 5 General Purpose 0 Register
GTM_TIM2_CH5_GPR1	.equ	0xf0102284	; TIM2 Channel 5 General Purpose 1 Register
GTM_TIM2_CH5_IRQ_EN	.equ	0xf01022b0	; TIM2 Channel 5 Interrupt Enable Register
GTM_TIM2_CH5_IRQ_FORCINT	.equ	0xf01022b4	; TIM2 Channel 5 Software Interrupt Force Register
GTM_TIM2_CH5_IRQ_MODE	.equ	0xf01022b8	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH5_IRQ_NOTIFY	.equ	0xf01022ac	; TIM2 Channel 5 Interrupt Notification Register
GTM_TIM2_CH5_TDUC	.equ	0xf0102294	; TIM2 Channel 5 TDUC Register
GTM_TIM2_CH5_TDUV	.equ	0xf0102298	; TIM2 Channel 5 TDUV Register
GTM_TIM2_CH6_CNT	.equ	0xf0102308	; TIM2 Channel 6 SMU Counter Register
GTM_TIM2_CH6_CNTS	.equ	0xf0102310	; TIM2 Channel 6 SMU Shadow Counter Register
GTM_TIM2_CH6_CTRL	.equ	0xf0102324	; TIM2_Channel6_CTRL Register
GTM_TIM2_CH6_ECNT	.equ	0xf010230c	; TIM2 Channel 6 Edge Counter Register
GTM_TIM2_CH6_ECTRL	.equ	0xf0102328	; TIM2 Channel 6 External Capture Control Register
GTM_TIM2_CH6_EIRQ_EN	.equ	0xf010233c	; TIM2 Channel 6 Error Interrupt Enable Register
GTM_TIM2_CH6_FLT_FE	.equ	0xf0102320	; TIM2 Channel 6 Filter Parameter 1 Register
GTM_TIM2_CH6_FLT_RE	.equ	0xf010231c	; GTM_TIM2 Channel 6 Filter Parameter 0 Register
GTM_TIM2_CH6_GPR0	.equ	0xf0102300	; TIM2 Channel 6 General Purpose 0 Register
GTM_TIM2_CH6_GPR1	.equ	0xf0102304	; TIM2 Channel 6 General Purpose 1 Register
GTM_TIM2_CH6_IRQ_EN	.equ	0xf0102330	; TIM2 Channel 6 Interrupt Enable Register
GTM_TIM2_CH6_IRQ_FORCINT	.equ	0xf0102334	; TIM2 Channel 6 Software Interrupt Force Register
GTM_TIM2_CH6_IRQ_MODE	.equ	0xf0102338	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH6_IRQ_NOTIFY	.equ	0xf010232c	; TIM2 Channel 6 Interrupt Notification Register
GTM_TIM2_CH6_TDUC	.equ	0xf0102314	; TIM2 Channel 6 TDUC Register
GTM_TIM2_CH6_TDUV	.equ	0xf0102318	; TIM2 Channel 6 TDUV Register
GTM_TIM2_CH7_CNT	.equ	0xf0102388	; TIM2 Channel 7 SMU Counter Register
GTM_TIM2_CH7_CNTS	.equ	0xf0102390	; TIM2 Channel 7 SMU Shadow Counter Register
GTM_TIM2_CH7_CTRL	.equ	0xf01023a4	; TIM2_Channel7_CTRL Register
GTM_TIM2_CH7_ECNT	.equ	0xf010238c	; TIM2 Channel 7 Edge Counter Register
GTM_TIM2_CH7_ECTRL	.equ	0xf01023a8	; TIM2 Channel 7 External Capture Control Register
GTM_TIM2_CH7_EIRQ_EN	.equ	0xf01023bc	; TIM2 Channel 7 Error Interrupt Enable Register
GTM_TIM2_CH7_FLT_FE	.equ	0xf01023a0	; TIM2 Channel 7 Filter Parameter 1 Register
GTM_TIM2_CH7_FLT_RE	.equ	0xf010239c	; GTM_TIM2 Channel 7 Filter Parameter 0 Register
GTM_TIM2_CH7_GPR0	.equ	0xf0102380	; TIM2 Channel 7 General Purpose 0 Register
GTM_TIM2_CH7_GPR1	.equ	0xf0102384	; TIM2 Channel 7 General Purpose 1 Register
GTM_TIM2_CH7_IRQ_EN	.equ	0xf01023b0	; TIM2 Channel 7 Interrupt Enable Register
GTM_TIM2_CH7_IRQ_FORCINT	.equ	0xf01023b4	; TIM2 Channel 7 Software Interrupt Force Register
GTM_TIM2_CH7_IRQ_MODE	.equ	0xf01023b8	; TIM2 IRQ Mode Configuration Register
GTM_TIM2_CH7_IRQ_NOTIFY	.equ	0xf01023ac	; TIM2 Channel 7 Interrupt Notification Register
GTM_TIM2_CH7_TDUC	.equ	0xf0102394	; TIM2 Channel 7 TDUC Register
GTM_TIM2_CH7_TDUV	.equ	0xf0102398	; TIM2 Channel 7 TDUV Register
GTM_TIM2_IN_SRC	.equ	0xf0102078	; TIM2_IN_SRC Long Name
GTM_TIM2_RST   	.equ	0xf010207c	; TIM2 Global Software Reset Register
GTM_TIM3INSEL  	.equ	0xf019fd1c	; TIM3 Input Select Register
GTM_TIM3_AUX_IN_SRC	.equ	0xf010004c	; GTM TIM3 AUX_IN_SRC
GTM_TIM3_CH0_CNT	.equ	0xf0102808	; TIM3 Channel 0 SMU Counter Register
GTM_TIM3_CH0_CNTS	.equ	0xf0102810	; TIM3 Channel 0 SMU Shadow Counter Register
GTM_TIM3_CH0_CTRL	.equ	0xf0102824	; TIM3_Channel0_CTRL Register
GTM_TIM3_CH0_ECNT	.equ	0xf010280c	; TIM3 Channel 0 Edge Counter Register
GTM_TIM3_CH0_ECTRL	.equ	0xf0102828	; TIM3 Channel 0 External Capture Control Register
GTM_TIM3_CH0_EIRQ_EN	.equ	0xf010283c	; TIM3 Channel 0 Error Interrupt Enable Register
GTM_TIM3_CH0_FLT_FE	.equ	0xf0102820	; TIM3 Channel 0 Filter Parameter 1 Register
GTM_TIM3_CH0_FLT_RE	.equ	0xf010281c	; GTM_TIM3 Channel 0 Filter Parameter 0 Register
GTM_TIM3_CH0_GPR0	.equ	0xf0102800	; TIM3 Channel 0 General Purpose 0 Register
GTM_TIM3_CH0_GPR1	.equ	0xf0102804	; TIM3 Channel 0 General Purpose 1 Register
GTM_TIM3_CH0_IRQ_EN	.equ	0xf0102830	; TIM3 Channel 0 Interrupt Enable Register
GTM_TIM3_CH0_IRQ_FORCINT	.equ	0xf0102834	; TIM3 Channel 0 Software Interrupt Force Register
GTM_TIM3_CH0_IRQ_MODE	.equ	0xf0102838	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH0_IRQ_NOTIFY	.equ	0xf010282c	; TIM3 Channel 0 Interrupt Notification Register
GTM_TIM3_CH0_TDUC	.equ	0xf0102814	; TIM3 Channel 0 TDUC Register
GTM_TIM3_CH0_TDUV	.equ	0xf0102818	; TIM3 Channel 0 TDUV Register
GTM_TIM3_CH1_CNT	.equ	0xf0102888	; TIM3 Channel 1 SMU Counter Register
GTM_TIM3_CH1_CNTS	.equ	0xf0102890	; TIM3 Channel 1 SMU Shadow Counter Register
GTM_TIM3_CH1_CTRL	.equ	0xf01028a4	; TIM3_Channel1_CTRL Register
GTM_TIM3_CH1_ECNT	.equ	0xf010288c	; TIM3 Channel 1 Edge Counter Register
GTM_TIM3_CH1_ECTRL	.equ	0xf01028a8	; TIM3 Channel 1 External Capture Control Register
GTM_TIM3_CH1_EIRQ_EN	.equ	0xf01028bc	; TIM3 Channel 1 Error Interrupt Enable Register
GTM_TIM3_CH1_FLT_FE	.equ	0xf01028a0	; TIM3 Channel 1 Filter Parameter 1 Register
GTM_TIM3_CH1_FLT_RE	.equ	0xf010289c	; GTM_TIM3 Channel 1 Filter Parameter 0 Register
GTM_TIM3_CH1_GPR0	.equ	0xf0102880	; TIM3 Channel 1 General Purpose 0 Register
GTM_TIM3_CH1_GPR1	.equ	0xf0102884	; TIM3 Channel 1 General Purpose 1 Register
GTM_TIM3_CH1_IRQ_EN	.equ	0xf01028b0	; TIM3 Channel 1 Interrupt Enable Register
GTM_TIM3_CH1_IRQ_FORCINT	.equ	0xf01028b4	; TIM3 Channel 1 Software Interrupt Force Register
GTM_TIM3_CH1_IRQ_MODE	.equ	0xf01028b8	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH1_IRQ_NOTIFY	.equ	0xf01028ac	; TIM3 Channel 1 Interrupt Notification Register
GTM_TIM3_CH1_TDUC	.equ	0xf0102894	; TIM3 Channel 1 TDUC Register
GTM_TIM3_CH1_TDUV	.equ	0xf0102898	; TIM3 Channel 1 TDUV Register
GTM_TIM3_CH2_CNT	.equ	0xf0102908	; TIM3 Channel 2 SMU Counter Register
GTM_TIM3_CH2_CNTS	.equ	0xf0102910	; TIM3 Channel 2 SMU Shadow Counter Register
GTM_TIM3_CH2_CTRL	.equ	0xf0102924	; TIM3_Channel2_CTRL Register
GTM_TIM3_CH2_ECNT	.equ	0xf010290c	; TIM3 Channel 2 Edge Counter Register
GTM_TIM3_CH2_ECTRL	.equ	0xf0102928	; TIM3 Channel 2 External Capture Control Register
GTM_TIM3_CH2_EIRQ_EN	.equ	0xf010293c	; TIM3 Channel 2 Error Interrupt Enable Register
GTM_TIM3_CH2_FLT_FE	.equ	0xf0102920	; TIM3 Channel 2 Filter Parameter 1 Register
GTM_TIM3_CH2_FLT_RE	.equ	0xf010291c	; GTM_TIM3 Channel 2 Filter Parameter 0 Register
GTM_TIM3_CH2_GPR0	.equ	0xf0102900	; TIM3 Channel 2 General Purpose 0 Register
GTM_TIM3_CH2_GPR1	.equ	0xf0102904	; TIM3 Channel 2 General Purpose 1 Register
GTM_TIM3_CH2_IRQ_EN	.equ	0xf0102930	; TIM3 Channel 2 Interrupt Enable Register
GTM_TIM3_CH2_IRQ_FORCINT	.equ	0xf0102934	; TIM3 Channel 2 Software Interrupt Force Register
GTM_TIM3_CH2_IRQ_MODE	.equ	0xf0102938	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH2_IRQ_NOTIFY	.equ	0xf010292c	; TIM3 Channel 2 Interrupt Notification Register
GTM_TIM3_CH2_TDUC	.equ	0xf0102914	; TIM3 Channel 2 TDUC Register
GTM_TIM3_CH2_TDUV	.equ	0xf0102918	; TIM3 Channel 2 TDUV Register
GTM_TIM3_CH3_CNT	.equ	0xf0102988	; TIM3 Channel 3 SMU Counter Register
GTM_TIM3_CH3_CNTS	.equ	0xf0102990	; TIM3 Channel 3 SMU Shadow Counter Register
GTM_TIM3_CH3_CTRL	.equ	0xf01029a4	; TIM3_Channel3_CTRL Register
GTM_TIM3_CH3_ECNT	.equ	0xf010298c	; TIM3 Channel 3 Edge Counter Register
GTM_TIM3_CH3_ECTRL	.equ	0xf01029a8	; TIM3 Channel 3 External Capture Control Register
GTM_TIM3_CH3_EIRQ_EN	.equ	0xf01029bc	; TIM3 Channel 3 Error Interrupt Enable Register
GTM_TIM3_CH3_FLT_FE	.equ	0xf01029a0	; TIM3 Channel 3 Filter Parameter 1 Register
GTM_TIM3_CH3_FLT_RE	.equ	0xf010299c	; GTM_TIM3 Channel 3 Filter Parameter 0 Register
GTM_TIM3_CH3_GPR0	.equ	0xf0102980	; TIM3 Channel 3 General Purpose 0 Register
GTM_TIM3_CH3_GPR1	.equ	0xf0102984	; TIM3 Channel 3 General Purpose 1 Register
GTM_TIM3_CH3_IRQ_EN	.equ	0xf01029b0	; TIM3 Channel 3 Interrupt Enable Register
GTM_TIM3_CH3_IRQ_FORCINT	.equ	0xf01029b4	; TIM3 Channel 3 Software Interrupt Force Register
GTM_TIM3_CH3_IRQ_MODE	.equ	0xf01029b8	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH3_IRQ_NOTIFY	.equ	0xf01029ac	; TIM3 Channel 3 Interrupt Notification Register
GTM_TIM3_CH3_TDUC	.equ	0xf0102994	; TIM3 Channel 3 TDUC Register
GTM_TIM3_CH3_TDUV	.equ	0xf0102998	; TIM3 Channel 3 TDUV Register
GTM_TIM3_CH4_CNT	.equ	0xf0102a08	; TIM3 Channel 4 SMU Counter Register
GTM_TIM3_CH4_CNTS	.equ	0xf0102a10	; TIM3 Channel 4 SMU Shadow Counter Register
GTM_TIM3_CH4_CTRL	.equ	0xf0102a24	; TIM3_Channel4_CTRL Register
GTM_TIM3_CH4_ECNT	.equ	0xf0102a0c	; TIM3 Channel 4 Edge Counter Register
GTM_TIM3_CH4_ECTRL	.equ	0xf0102a28	; TIM3 Channel 4 External Capture Control Register
GTM_TIM3_CH4_EIRQ_EN	.equ	0xf0102a3c	; TIM3 Channel 4 Error Interrupt Enable Register
GTM_TIM3_CH4_FLT_FE	.equ	0xf0102a20	; TIM3 Channel 4 Filter Parameter 1 Register
GTM_TIM3_CH4_FLT_RE	.equ	0xf0102a1c	; GTM_TIM3 Channel 4 Filter Parameter 0 Register
GTM_TIM3_CH4_GPR0	.equ	0xf0102a00	; TIM3 Channel 4 General Purpose 0 Register
GTM_TIM3_CH4_GPR1	.equ	0xf0102a04	; TIM3 Channel 4 General Purpose 1 Register
GTM_TIM3_CH4_IRQ_EN	.equ	0xf0102a30	; TIM3 Channel 4 Interrupt Enable Register
GTM_TIM3_CH4_IRQ_FORCINT	.equ	0xf0102a34	; TIM3 Channel 4 Software Interrupt Force Register
GTM_TIM3_CH4_IRQ_MODE	.equ	0xf0102a38	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH4_IRQ_NOTIFY	.equ	0xf0102a2c	; TIM3 Channel 4 Interrupt Notification Register
GTM_TIM3_CH4_TDUC	.equ	0xf0102a14	; TIM3 Channel 4 TDUC Register
GTM_TIM3_CH4_TDUV	.equ	0xf0102a18	; TIM3 Channel 4 TDUV Register
GTM_TIM3_CH5_CNT	.equ	0xf0102a88	; TIM3 Channel 5 SMU Counter Register
GTM_TIM3_CH5_CNTS	.equ	0xf0102a90	; TIM3 Channel 5 SMU Shadow Counter Register
GTM_TIM3_CH5_CTRL	.equ	0xf0102aa4	; TIM3_Channel5_CTRL Register
GTM_TIM3_CH5_ECNT	.equ	0xf0102a8c	; TIM3 Channel 5 Edge Counter Register
GTM_TIM3_CH5_ECTRL	.equ	0xf0102aa8	; TIM3 Channel 5 External Capture Control Register
GTM_TIM3_CH5_EIRQ_EN	.equ	0xf0102abc	; TIM3 Channel 5 Error Interrupt Enable Register
GTM_TIM3_CH5_FLT_FE	.equ	0xf0102aa0	; TIM3 Channel 5 Filter Parameter 1 Register
GTM_TIM3_CH5_FLT_RE	.equ	0xf0102a9c	; GTM_TIM3 Channel 5 Filter Parameter 0 Register
GTM_TIM3_CH5_GPR0	.equ	0xf0102a80	; TIM3 Channel 5 General Purpose 0 Register
GTM_TIM3_CH5_GPR1	.equ	0xf0102a84	; TIM3 Channel 5 General Purpose 1 Register
GTM_TIM3_CH5_IRQ_EN	.equ	0xf0102ab0	; TIM3 Channel 5 Interrupt Enable Register
GTM_TIM3_CH5_IRQ_FORCINT	.equ	0xf0102ab4	; TIM3 Channel 5 Software Interrupt Force Register
GTM_TIM3_CH5_IRQ_MODE	.equ	0xf0102ab8	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH5_IRQ_NOTIFY	.equ	0xf0102aac	; TIM3 Channel 5 Interrupt Notification Register
GTM_TIM3_CH5_TDUC	.equ	0xf0102a94	; TIM3 Channel 5 TDUC Register
GTM_TIM3_CH5_TDUV	.equ	0xf0102a98	; TIM3 Channel 5 TDUV Register
GTM_TIM3_CH6_CNT	.equ	0xf0102b08	; TIM3 Channel 6 SMU Counter Register
GTM_TIM3_CH6_CNTS	.equ	0xf0102b10	; TIM3 Channel 6 SMU Shadow Counter Register
GTM_TIM3_CH6_CTRL	.equ	0xf0102b24	; TIM3_Channel6_CTRL Register
GTM_TIM3_CH6_ECNT	.equ	0xf0102b0c	; TIM3 Channel 6 Edge Counter Register
GTM_TIM3_CH6_ECTRL	.equ	0xf0102b28	; TIM3 Channel 6 External Capture Control Register
GTM_TIM3_CH6_EIRQ_EN	.equ	0xf0102b3c	; TIM3 Channel 6 Error Interrupt Enable Register
GTM_TIM3_CH6_FLT_FE	.equ	0xf0102b20	; TIM3 Channel 6 Filter Parameter 1 Register
GTM_TIM3_CH6_FLT_RE	.equ	0xf0102b1c	; GTM_TIM3 Channel 6 Filter Parameter 0 Register
GTM_TIM3_CH6_GPR0	.equ	0xf0102b00	; TIM3 Channel 6 General Purpose 0 Register
GTM_TIM3_CH6_GPR1	.equ	0xf0102b04	; TIM3 Channel 6 General Purpose 1 Register
GTM_TIM3_CH6_IRQ_EN	.equ	0xf0102b30	; TIM3 Channel 6 Interrupt Enable Register
GTM_TIM3_CH6_IRQ_FORCINT	.equ	0xf0102b34	; TIM3 Channel 6 Software Interrupt Force Register
GTM_TIM3_CH6_IRQ_MODE	.equ	0xf0102b38	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH6_IRQ_NOTIFY	.equ	0xf0102b2c	; TIM3 Channel 6 Interrupt Notification Register
GTM_TIM3_CH6_TDUC	.equ	0xf0102b14	; TIM3 Channel 6 TDUC Register
GTM_TIM3_CH6_TDUV	.equ	0xf0102b18	; TIM3 Channel 6 TDUV Register
GTM_TIM3_CH7_CNT	.equ	0xf0102b88	; TIM3 Channel 7 SMU Counter Register
GTM_TIM3_CH7_CNTS	.equ	0xf0102b90	; TIM3 Channel 7 SMU Shadow Counter Register
GTM_TIM3_CH7_CTRL	.equ	0xf0102ba4	; TIM3_Channel7_CTRL Register
GTM_TIM3_CH7_ECNT	.equ	0xf0102b8c	; TIM3 Channel 7 Edge Counter Register
GTM_TIM3_CH7_ECTRL	.equ	0xf0102ba8	; TIM3 Channel 7 External Capture Control Register
GTM_TIM3_CH7_EIRQ_EN	.equ	0xf0102bbc	; TIM3 Channel 7 Error Interrupt Enable Register
GTM_TIM3_CH7_FLT_FE	.equ	0xf0102ba0	; TIM3 Channel 7 Filter Parameter 1 Register
GTM_TIM3_CH7_FLT_RE	.equ	0xf0102b9c	; GTM_TIM3 Channel 7 Filter Parameter 0 Register
GTM_TIM3_CH7_GPR0	.equ	0xf0102b80	; TIM3 Channel 7 General Purpose 0 Register
GTM_TIM3_CH7_GPR1	.equ	0xf0102b84	; TIM3 Channel 7 General Purpose 1 Register
GTM_TIM3_CH7_IRQ_EN	.equ	0xf0102bb0	; TIM3 Channel 7 Interrupt Enable Register
GTM_TIM3_CH7_IRQ_FORCINT	.equ	0xf0102bb4	; TIM3 Channel 7 Software Interrupt Force Register
GTM_TIM3_CH7_IRQ_MODE	.equ	0xf0102bb8	; TIM3 IRQ Mode Configuration Register
GTM_TIM3_CH7_IRQ_NOTIFY	.equ	0xf0102bac	; TIM3 Channel 7 Interrupt Notification Register
GTM_TIM3_CH7_TDUC	.equ	0xf0102b94	; TIM3 Channel 7 TDUC Register
GTM_TIM3_CH7_TDUV	.equ	0xf0102b98	; TIM3 Channel 7 TDUV Register
GTM_TIM3_IN_SRC	.equ	0xf0102878	; TIM3_IN_SRC Long Name
GTM_TIM3_RST   	.equ	0xf010287c	; TIM3 Global Software Reset Register
GTM_TIM4INSEL  	.equ	0xf019fd20	; TIM4 Input Select Register
GTM_TIM4_AUX_IN_SRC	.equ	0xf0100050	; GTM TIM4 AUX_IN_SRC
GTM_TIM4_CH0_CNT	.equ	0xf0103008	; TIM4 Channel 0 SMU Counter Register
GTM_TIM4_CH0_CNTS	.equ	0xf0103010	; TIM4 Channel 0 SMU Shadow Counter Register
GTM_TIM4_CH0_CTRL	.equ	0xf0103024	; TIM4_Channel0_CTRL Register
GTM_TIM4_CH0_ECNT	.equ	0xf010300c	; TIM4 Channel 0 Edge Counter Register
GTM_TIM4_CH0_ECTRL	.equ	0xf0103028	; TIM4 Channel 0 External Capture Control Register
GTM_TIM4_CH0_EIRQ_EN	.equ	0xf010303c	; TIM4 Channel 0 Error Interrupt Enable Register
GTM_TIM4_CH0_FLT_FE	.equ	0xf0103020	; TIM4 Channel 0 Filter Parameter 1 Register
GTM_TIM4_CH0_FLT_RE	.equ	0xf010301c	; GTM_TIM4 Channel 0 Filter Parameter 0 Register
GTM_TIM4_CH0_GPR0	.equ	0xf0103000	; TIM4 Channel 0 General Purpose 0 Register
GTM_TIM4_CH0_GPR1	.equ	0xf0103004	; TIM4 Channel 0 General Purpose 1 Register
GTM_TIM4_CH0_IRQ_EN	.equ	0xf0103030	; TIM4 Channel 0 Interrupt Enable Register
GTM_TIM4_CH0_IRQ_FORCINT	.equ	0xf0103034	; TIM4 Channel 0 Software Interrupt Force Register
GTM_TIM4_CH0_IRQ_MODE	.equ	0xf0103038	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH0_IRQ_NOTIFY	.equ	0xf010302c	; TIM4 Channel 0 Interrupt Notification Register
GTM_TIM4_CH0_TDUC	.equ	0xf0103014	; TIM4 Channel 0 TDUC Register
GTM_TIM4_CH0_TDUV	.equ	0xf0103018	; TIM4 Channel 0 TDUV Register
GTM_TIM4_CH1_CNT	.equ	0xf0103088	; TIM4 Channel 1 SMU Counter Register
GTM_TIM4_CH1_CNTS	.equ	0xf0103090	; TIM4 Channel 1 SMU Shadow Counter Register
GTM_TIM4_CH1_CTRL	.equ	0xf01030a4	; TIM4_Channel1_CTRL Register
GTM_TIM4_CH1_ECNT	.equ	0xf010308c	; TIM4 Channel 1 Edge Counter Register
GTM_TIM4_CH1_ECTRL	.equ	0xf01030a8	; TIM4 Channel 1 External Capture Control Register
GTM_TIM4_CH1_EIRQ_EN	.equ	0xf01030bc	; TIM4 Channel 1 Error Interrupt Enable Register
GTM_TIM4_CH1_FLT_FE	.equ	0xf01030a0	; TIM4 Channel 1 Filter Parameter 1 Register
GTM_TIM4_CH1_FLT_RE	.equ	0xf010309c	; GTM_TIM4 Channel 1 Filter Parameter 0 Register
GTM_TIM4_CH1_GPR0	.equ	0xf0103080	; TIM4 Channel 1 General Purpose 0 Register
GTM_TIM4_CH1_GPR1	.equ	0xf0103084	; TIM4 Channel 1 General Purpose 1 Register
GTM_TIM4_CH1_IRQ_EN	.equ	0xf01030b0	; TIM4 Channel 1 Interrupt Enable Register
GTM_TIM4_CH1_IRQ_FORCINT	.equ	0xf01030b4	; TIM4 Channel 1 Software Interrupt Force Register
GTM_TIM4_CH1_IRQ_MODE	.equ	0xf01030b8	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH1_IRQ_NOTIFY	.equ	0xf01030ac	; TIM4 Channel 1 Interrupt Notification Register
GTM_TIM4_CH1_TDUC	.equ	0xf0103094	; TIM4 Channel 1 TDUC Register
GTM_TIM4_CH1_TDUV	.equ	0xf0103098	; TIM4 Channel 1 TDUV Register
GTM_TIM4_CH2_CNT	.equ	0xf0103108	; TIM4 Channel 2 SMU Counter Register
GTM_TIM4_CH2_CNTS	.equ	0xf0103110	; TIM4 Channel 2 SMU Shadow Counter Register
GTM_TIM4_CH2_CTRL	.equ	0xf0103124	; TIM4_Channel2_CTRL Register
GTM_TIM4_CH2_ECNT	.equ	0xf010310c	; TIM4 Channel 2 Edge Counter Register
GTM_TIM4_CH2_ECTRL	.equ	0xf0103128	; TIM4 Channel 2 External Capture Control Register
GTM_TIM4_CH2_EIRQ_EN	.equ	0xf010313c	; TIM4 Channel 2 Error Interrupt Enable Register
GTM_TIM4_CH2_FLT_FE	.equ	0xf0103120	; TIM4 Channel 2 Filter Parameter 1 Register
GTM_TIM4_CH2_FLT_RE	.equ	0xf010311c	; GTM_TIM4 Channel 2 Filter Parameter 0 Register
GTM_TIM4_CH2_GPR0	.equ	0xf0103100	; TIM4 Channel 2 General Purpose 0 Register
GTM_TIM4_CH2_GPR1	.equ	0xf0103104	; TIM4 Channel 2 General Purpose 1 Register
GTM_TIM4_CH2_IRQ_EN	.equ	0xf0103130	; TIM4 Channel 2 Interrupt Enable Register
GTM_TIM4_CH2_IRQ_FORCINT	.equ	0xf0103134	; TIM4 Channel 2 Software Interrupt Force Register
GTM_TIM4_CH2_IRQ_MODE	.equ	0xf0103138	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH2_IRQ_NOTIFY	.equ	0xf010312c	; TIM4 Channel 2 Interrupt Notification Register
GTM_TIM4_CH2_TDUC	.equ	0xf0103114	; TIM4 Channel 2 TDUC Register
GTM_TIM4_CH2_TDUV	.equ	0xf0103118	; TIM4 Channel 2 TDUV Register
GTM_TIM4_CH3_CNT	.equ	0xf0103188	; TIM4 Channel 3 SMU Counter Register
GTM_TIM4_CH3_CNTS	.equ	0xf0103190	; TIM4 Channel 3 SMU Shadow Counter Register
GTM_TIM4_CH3_CTRL	.equ	0xf01031a4	; TIM4_Channel3_CTRL Register
GTM_TIM4_CH3_ECNT	.equ	0xf010318c	; TIM4 Channel 3 Edge Counter Register
GTM_TIM4_CH3_ECTRL	.equ	0xf01031a8	; TIM4 Channel 3 External Capture Control Register
GTM_TIM4_CH3_EIRQ_EN	.equ	0xf01031bc	; TIM4 Channel 3 Error Interrupt Enable Register
GTM_TIM4_CH3_FLT_FE	.equ	0xf01031a0	; TIM4 Channel 3 Filter Parameter 1 Register
GTM_TIM4_CH3_FLT_RE	.equ	0xf010319c	; GTM_TIM4 Channel 3 Filter Parameter 0 Register
GTM_TIM4_CH3_GPR0	.equ	0xf0103180	; TIM4 Channel 3 General Purpose 0 Register
GTM_TIM4_CH3_GPR1	.equ	0xf0103184	; TIM4 Channel 3 General Purpose 1 Register
GTM_TIM4_CH3_IRQ_EN	.equ	0xf01031b0	; TIM4 Channel 3 Interrupt Enable Register
GTM_TIM4_CH3_IRQ_FORCINT	.equ	0xf01031b4	; TIM4 Channel 3 Software Interrupt Force Register
GTM_TIM4_CH3_IRQ_MODE	.equ	0xf01031b8	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH3_IRQ_NOTIFY	.equ	0xf01031ac	; TIM4 Channel 3 Interrupt Notification Register
GTM_TIM4_CH3_TDUC	.equ	0xf0103194	; TIM4 Channel 3 TDUC Register
GTM_TIM4_CH3_TDUV	.equ	0xf0103198	; TIM4 Channel 3 TDUV Register
GTM_TIM4_CH4_CNT	.equ	0xf0103208	; TIM4 Channel 4 SMU Counter Register
GTM_TIM4_CH4_CNTS	.equ	0xf0103210	; TIM4 Channel 4 SMU Shadow Counter Register
GTM_TIM4_CH4_CTRL	.equ	0xf0103224	; TIM4_Channel4_CTRL Register
GTM_TIM4_CH4_ECNT	.equ	0xf010320c	; TIM4 Channel 4 Edge Counter Register
GTM_TIM4_CH4_ECTRL	.equ	0xf0103228	; TIM4 Channel 4 External Capture Control Register
GTM_TIM4_CH4_EIRQ_EN	.equ	0xf010323c	; TIM4 Channel 4 Error Interrupt Enable Register
GTM_TIM4_CH4_FLT_FE	.equ	0xf0103220	; TIM4 Channel 4 Filter Parameter 1 Register
GTM_TIM4_CH4_FLT_RE	.equ	0xf010321c	; GTM_TIM4 Channel 4 Filter Parameter 0 Register
GTM_TIM4_CH4_GPR0	.equ	0xf0103200	; TIM4 Channel 4 General Purpose 0 Register
GTM_TIM4_CH4_GPR1	.equ	0xf0103204	; TIM4 Channel 4 General Purpose 1 Register
GTM_TIM4_CH4_IRQ_EN	.equ	0xf0103230	; TIM4 Channel 4 Interrupt Enable Register
GTM_TIM4_CH4_IRQ_FORCINT	.equ	0xf0103234	; TIM4 Channel 4 Software Interrupt Force Register
GTM_TIM4_CH4_IRQ_MODE	.equ	0xf0103238	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH4_IRQ_NOTIFY	.equ	0xf010322c	; TIM4 Channel 4 Interrupt Notification Register
GTM_TIM4_CH4_TDUC	.equ	0xf0103214	; TIM4 Channel 4 TDUC Register
GTM_TIM4_CH4_TDUV	.equ	0xf0103218	; TIM4 Channel 4 TDUV Register
GTM_TIM4_CH5_CNT	.equ	0xf0103288	; TIM4 Channel 5 SMU Counter Register
GTM_TIM4_CH5_CNTS	.equ	0xf0103290	; TIM4 Channel 5 SMU Shadow Counter Register
GTM_TIM4_CH5_CTRL	.equ	0xf01032a4	; TIM4_Channel5_CTRL Register
GTM_TIM4_CH5_ECNT	.equ	0xf010328c	; TIM4 Channel 5 Edge Counter Register
GTM_TIM4_CH5_ECTRL	.equ	0xf01032a8	; TIM4 Channel 5 External Capture Control Register
GTM_TIM4_CH5_EIRQ_EN	.equ	0xf01032bc	; TIM4 Channel 5 Error Interrupt Enable Register
GTM_TIM4_CH5_FLT_FE	.equ	0xf01032a0	; TIM4 Channel 5 Filter Parameter 1 Register
GTM_TIM4_CH5_FLT_RE	.equ	0xf010329c	; GTM_TIM4 Channel 5 Filter Parameter 0 Register
GTM_TIM4_CH5_GPR0	.equ	0xf0103280	; TIM4 Channel 5 General Purpose 0 Register
GTM_TIM4_CH5_GPR1	.equ	0xf0103284	; TIM4 Channel 5 General Purpose 1 Register
GTM_TIM4_CH5_IRQ_EN	.equ	0xf01032b0	; TIM4 Channel 5 Interrupt Enable Register
GTM_TIM4_CH5_IRQ_FORCINT	.equ	0xf01032b4	; TIM4 Channel 5 Software Interrupt Force Register
GTM_TIM4_CH5_IRQ_MODE	.equ	0xf01032b8	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH5_IRQ_NOTIFY	.equ	0xf01032ac	; TIM4 Channel 5 Interrupt Notification Register
GTM_TIM4_CH5_TDUC	.equ	0xf0103294	; TIM4 Channel 5 TDUC Register
GTM_TIM4_CH5_TDUV	.equ	0xf0103298	; TIM4 Channel 5 TDUV Register
GTM_TIM4_CH6_CNT	.equ	0xf0103308	; TIM4 Channel 6 SMU Counter Register
GTM_TIM4_CH6_CNTS	.equ	0xf0103310	; TIM4 Channel 6 SMU Shadow Counter Register
GTM_TIM4_CH6_CTRL	.equ	0xf0103324	; TIM4_Channel6_CTRL Register
GTM_TIM4_CH6_ECNT	.equ	0xf010330c	; TIM4 Channel 6 Edge Counter Register
GTM_TIM4_CH6_ECTRL	.equ	0xf0103328	; TIM4 Channel 6 External Capture Control Register
GTM_TIM4_CH6_EIRQ_EN	.equ	0xf010333c	; TIM4 Channel 6 Error Interrupt Enable Register
GTM_TIM4_CH6_FLT_FE	.equ	0xf0103320	; TIM4 Channel 6 Filter Parameter 1 Register
GTM_TIM4_CH6_FLT_RE	.equ	0xf010331c	; GTM_TIM4 Channel 6 Filter Parameter 0 Register
GTM_TIM4_CH6_GPR0	.equ	0xf0103300	; TIM4 Channel 6 General Purpose 0 Register
GTM_TIM4_CH6_GPR1	.equ	0xf0103304	; TIM4 Channel 6 General Purpose 1 Register
GTM_TIM4_CH6_IRQ_EN	.equ	0xf0103330	; TIM4 Channel 6 Interrupt Enable Register
GTM_TIM4_CH6_IRQ_FORCINT	.equ	0xf0103334	; TIM4 Channel 6 Software Interrupt Force Register
GTM_TIM4_CH6_IRQ_MODE	.equ	0xf0103338	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH6_IRQ_NOTIFY	.equ	0xf010332c	; TIM4 Channel 6 Interrupt Notification Register
GTM_TIM4_CH6_TDUC	.equ	0xf0103314	; TIM4 Channel 6 TDUC Register
GTM_TIM4_CH6_TDUV	.equ	0xf0103318	; TIM4 Channel 6 TDUV Register
GTM_TIM4_CH7_CNT	.equ	0xf0103388	; TIM4 Channel 7 SMU Counter Register
GTM_TIM4_CH7_CNTS	.equ	0xf0103390	; TIM4 Channel 7 SMU Shadow Counter Register
GTM_TIM4_CH7_CTRL	.equ	0xf01033a4	; TIM4_Channel7_CTRL Register
GTM_TIM4_CH7_ECNT	.equ	0xf010338c	; TIM4 Channel 7 Edge Counter Register
GTM_TIM4_CH7_ECTRL	.equ	0xf01033a8	; TIM4 Channel 7 External Capture Control Register
GTM_TIM4_CH7_EIRQ_EN	.equ	0xf01033bc	; TIM4 Channel 7 Error Interrupt Enable Register
GTM_TIM4_CH7_FLT_FE	.equ	0xf01033a0	; TIM4 Channel 7 Filter Parameter 1 Register
GTM_TIM4_CH7_FLT_RE	.equ	0xf010339c	; GTM_TIM4 Channel 7 Filter Parameter 0 Register
GTM_TIM4_CH7_GPR0	.equ	0xf0103380	; TIM4 Channel 7 General Purpose 0 Register
GTM_TIM4_CH7_GPR1	.equ	0xf0103384	; TIM4 Channel 7 General Purpose 1 Register
GTM_TIM4_CH7_IRQ_EN	.equ	0xf01033b0	; TIM4 Channel 7 Interrupt Enable Register
GTM_TIM4_CH7_IRQ_FORCINT	.equ	0xf01033b4	; TIM4 Channel 7 Software Interrupt Force Register
GTM_TIM4_CH7_IRQ_MODE	.equ	0xf01033b8	; TIM4 IRQ Mode Configuration Register
GTM_TIM4_CH7_IRQ_NOTIFY	.equ	0xf01033ac	; TIM4 Channel 7 Interrupt Notification Register
GTM_TIM4_CH7_TDUC	.equ	0xf0103394	; TIM4 Channel 7 TDUC Register
GTM_TIM4_CH7_TDUV	.equ	0xf0103398	; TIM4 Channel 7 TDUV Register
GTM_TIM4_IN_SRC	.equ	0xf0103078	; TIM4_IN_SRC Long Name
GTM_TIM4_RST   	.equ	0xf010307c	; TIM4 Global Software Reset Register
GTM_TIM5INSEL  	.equ	0xf019fd24	; TIM5 Input Select Register
GTM_TIM5_AUX_IN_SRC	.equ	0xf0100054	; GTM TIM5 AUX_IN_SRC
GTM_TIM5_CH0_CNT	.equ	0xf0103808	; TIM5 Channel 0 SMU Counter Register
GTM_TIM5_CH0_CNTS	.equ	0xf0103810	; TIM5 Channel 0 SMU Shadow Counter Register
GTM_TIM5_CH0_CTRL	.equ	0xf0103824	; TIM5_Channel0_CTRL Register
GTM_TIM5_CH0_ECNT	.equ	0xf010380c	; TIM5 Channel 0 Edge Counter Register
GTM_TIM5_CH0_ECTRL	.equ	0xf0103828	; TIM5 Channel 0 External Capture Control Register
GTM_TIM5_CH0_EIRQ_EN	.equ	0xf010383c	; TIM5 Channel 0 Error Interrupt Enable Register
GTM_TIM5_CH0_FLT_FE	.equ	0xf0103820	; TIM5 Channel 0 Filter Parameter 1 Register
GTM_TIM5_CH0_FLT_RE	.equ	0xf010381c	; GTM_TIM5 Channel 0 Filter Parameter 0 Register
GTM_TIM5_CH0_GPR0	.equ	0xf0103800	; TIM5 Channel 0 General Purpose 0 Register
GTM_TIM5_CH0_GPR1	.equ	0xf0103804	; TIM5 Channel 0 General Purpose 1 Register
GTM_TIM5_CH0_IRQ_EN	.equ	0xf0103830	; TIM5 Channel 0 Interrupt Enable Register
GTM_TIM5_CH0_IRQ_FORCINT	.equ	0xf0103834	; TIM5 Channel 0 Software Interrupt Force Register
GTM_TIM5_CH0_IRQ_MODE	.equ	0xf0103838	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH0_IRQ_NOTIFY	.equ	0xf010382c	; TIM5 Channel 0 Interrupt Notification Register
GTM_TIM5_CH0_TDUC	.equ	0xf0103814	; TIM5 Channel 0 TDUC Register
GTM_TIM5_CH0_TDUV	.equ	0xf0103818	; TIM5 Channel 0 TDUV Register
GTM_TIM5_CH1_CNT	.equ	0xf0103888	; TIM5 Channel 1 SMU Counter Register
GTM_TIM5_CH1_CNTS	.equ	0xf0103890	; TIM5 Channel 1 SMU Shadow Counter Register
GTM_TIM5_CH1_CTRL	.equ	0xf01038a4	; TIM5_Channel1_CTRL Register
GTM_TIM5_CH1_ECNT	.equ	0xf010388c	; TIM5 Channel 1 Edge Counter Register
GTM_TIM5_CH1_ECTRL	.equ	0xf01038a8	; TIM5 Channel 1 External Capture Control Register
GTM_TIM5_CH1_EIRQ_EN	.equ	0xf01038bc	; TIM5 Channel 1 Error Interrupt Enable Register
GTM_TIM5_CH1_FLT_FE	.equ	0xf01038a0	; TIM5 Channel 1 Filter Parameter 1 Register
GTM_TIM5_CH1_FLT_RE	.equ	0xf010389c	; GTM_TIM5 Channel 1 Filter Parameter 0 Register
GTM_TIM5_CH1_GPR0	.equ	0xf0103880	; TIM5 Channel 1 General Purpose 0 Register
GTM_TIM5_CH1_GPR1	.equ	0xf0103884	; TIM5 Channel 1 General Purpose 1 Register
GTM_TIM5_CH1_IRQ_EN	.equ	0xf01038b0	; TIM5 Channel 1 Interrupt Enable Register
GTM_TIM5_CH1_IRQ_FORCINT	.equ	0xf01038b4	; TIM5 Channel 1 Software Interrupt Force Register
GTM_TIM5_CH1_IRQ_MODE	.equ	0xf01038b8	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH1_IRQ_NOTIFY	.equ	0xf01038ac	; TIM5 Channel 1 Interrupt Notification Register
GTM_TIM5_CH1_TDUC	.equ	0xf0103894	; TIM5 Channel 1 TDUC Register
GTM_TIM5_CH1_TDUV	.equ	0xf0103898	; TIM5 Channel 1 TDUV Register
GTM_TIM5_CH2_CNT	.equ	0xf0103908	; TIM5 Channel 2 SMU Counter Register
GTM_TIM5_CH2_CNTS	.equ	0xf0103910	; TIM5 Channel 2 SMU Shadow Counter Register
GTM_TIM5_CH2_CTRL	.equ	0xf0103924	; TIM5_Channel2_CTRL Register
GTM_TIM5_CH2_ECNT	.equ	0xf010390c	; TIM5 Channel 2 Edge Counter Register
GTM_TIM5_CH2_ECTRL	.equ	0xf0103928	; TIM5 Channel 2 External Capture Control Register
GTM_TIM5_CH2_EIRQ_EN	.equ	0xf010393c	; TIM5 Channel 2 Error Interrupt Enable Register
GTM_TIM5_CH2_FLT_FE	.equ	0xf0103920	; TIM5 Channel 2 Filter Parameter 1 Register
GTM_TIM5_CH2_FLT_RE	.equ	0xf010391c	; GTM_TIM5 Channel 2 Filter Parameter 0 Register
GTM_TIM5_CH2_GPR0	.equ	0xf0103900	; TIM5 Channel 2 General Purpose 0 Register
GTM_TIM5_CH2_GPR1	.equ	0xf0103904	; TIM5 Channel 2 General Purpose 1 Register
GTM_TIM5_CH2_IRQ_EN	.equ	0xf0103930	; TIM5 Channel 2 Interrupt Enable Register
GTM_TIM5_CH2_IRQ_FORCINT	.equ	0xf0103934	; TIM5 Channel 2 Software Interrupt Force Register
GTM_TIM5_CH2_IRQ_MODE	.equ	0xf0103938	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH2_IRQ_NOTIFY	.equ	0xf010392c	; TIM5 Channel 2 Interrupt Notification Register
GTM_TIM5_CH2_TDUC	.equ	0xf0103914	; TIM5 Channel 2 TDUC Register
GTM_TIM5_CH2_TDUV	.equ	0xf0103918	; TIM5 Channel 2 TDUV Register
GTM_TIM5_CH3_CNT	.equ	0xf0103988	; TIM5 Channel 3 SMU Counter Register
GTM_TIM5_CH3_CNTS	.equ	0xf0103990	; TIM5 Channel 3 SMU Shadow Counter Register
GTM_TIM5_CH3_CTRL	.equ	0xf01039a4	; TIM5_Channel3_CTRL Register
GTM_TIM5_CH3_ECNT	.equ	0xf010398c	; TIM5 Channel 3 Edge Counter Register
GTM_TIM5_CH3_ECTRL	.equ	0xf01039a8	; TIM5 Channel 3 External Capture Control Register
GTM_TIM5_CH3_EIRQ_EN	.equ	0xf01039bc	; TIM5 Channel 3 Error Interrupt Enable Register
GTM_TIM5_CH3_FLT_FE	.equ	0xf01039a0	; TIM5 Channel 3 Filter Parameter 1 Register
GTM_TIM5_CH3_FLT_RE	.equ	0xf010399c	; GTM_TIM5 Channel 3 Filter Parameter 0 Register
GTM_TIM5_CH3_GPR0	.equ	0xf0103980	; TIM5 Channel 3 General Purpose 0 Register
GTM_TIM5_CH3_GPR1	.equ	0xf0103984	; TIM5 Channel 3 General Purpose 1 Register
GTM_TIM5_CH3_IRQ_EN	.equ	0xf01039b0	; TIM5 Channel 3 Interrupt Enable Register
GTM_TIM5_CH3_IRQ_FORCINT	.equ	0xf01039b4	; TIM5 Channel 3 Software Interrupt Force Register
GTM_TIM5_CH3_IRQ_MODE	.equ	0xf01039b8	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH3_IRQ_NOTIFY	.equ	0xf01039ac	; TIM5 Channel 3 Interrupt Notification Register
GTM_TIM5_CH3_TDUC	.equ	0xf0103994	; TIM5 Channel 3 TDUC Register
GTM_TIM5_CH3_TDUV	.equ	0xf0103998	; TIM5 Channel 3 TDUV Register
GTM_TIM5_CH4_CNT	.equ	0xf0103a08	; TIM5 Channel 4 SMU Counter Register
GTM_TIM5_CH4_CNTS	.equ	0xf0103a10	; TIM5 Channel 4 SMU Shadow Counter Register
GTM_TIM5_CH4_CTRL	.equ	0xf0103a24	; TIM5_Channel4_CTRL Register
GTM_TIM5_CH4_ECNT	.equ	0xf0103a0c	; TIM5 Channel 4 Edge Counter Register
GTM_TIM5_CH4_ECTRL	.equ	0xf0103a28	; TIM5 Channel 4 External Capture Control Register
GTM_TIM5_CH4_EIRQ_EN	.equ	0xf0103a3c	; TIM5 Channel 4 Error Interrupt Enable Register
GTM_TIM5_CH4_FLT_FE	.equ	0xf0103a20	; TIM5 Channel 4 Filter Parameter 1 Register
GTM_TIM5_CH4_FLT_RE	.equ	0xf0103a1c	; GTM_TIM5 Channel 4 Filter Parameter 0 Register
GTM_TIM5_CH4_GPR0	.equ	0xf0103a00	; TIM5 Channel 4 General Purpose 0 Register
GTM_TIM5_CH4_GPR1	.equ	0xf0103a04	; TIM5 Channel 4 General Purpose 1 Register
GTM_TIM5_CH4_IRQ_EN	.equ	0xf0103a30	; TIM5 Channel 4 Interrupt Enable Register
GTM_TIM5_CH4_IRQ_FORCINT	.equ	0xf0103a34	; TIM5 Channel 4 Software Interrupt Force Register
GTM_TIM5_CH4_IRQ_MODE	.equ	0xf0103a38	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH4_IRQ_NOTIFY	.equ	0xf0103a2c	; TIM5 Channel 4 Interrupt Notification Register
GTM_TIM5_CH4_TDUC	.equ	0xf0103a14	; TIM5 Channel 4 TDUC Register
GTM_TIM5_CH4_TDUV	.equ	0xf0103a18	; TIM5 Channel 4 TDUV Register
GTM_TIM5_CH5_CNT	.equ	0xf0103a88	; TIM5 Channel 5 SMU Counter Register
GTM_TIM5_CH5_CNTS	.equ	0xf0103a90	; TIM5 Channel 5 SMU Shadow Counter Register
GTM_TIM5_CH5_CTRL	.equ	0xf0103aa4	; TIM5_Channel5_CTRL Register
GTM_TIM5_CH5_ECNT	.equ	0xf0103a8c	; TIM5 Channel 5 Edge Counter Register
GTM_TIM5_CH5_ECTRL	.equ	0xf0103aa8	; TIM5 Channel 5 External Capture Control Register
GTM_TIM5_CH5_EIRQ_EN	.equ	0xf0103abc	; TIM5 Channel 5 Error Interrupt Enable Register
GTM_TIM5_CH5_FLT_FE	.equ	0xf0103aa0	; TIM5 Channel 5 Filter Parameter 1 Register
GTM_TIM5_CH5_FLT_RE	.equ	0xf0103a9c	; GTM_TIM5 Channel 5 Filter Parameter 0 Register
GTM_TIM5_CH5_GPR0	.equ	0xf0103a80	; TIM5 Channel 5 General Purpose 0 Register
GTM_TIM5_CH5_GPR1	.equ	0xf0103a84	; TIM5 Channel 5 General Purpose 1 Register
GTM_TIM5_CH5_IRQ_EN	.equ	0xf0103ab0	; TIM5 Channel 5 Interrupt Enable Register
GTM_TIM5_CH5_IRQ_FORCINT	.equ	0xf0103ab4	; TIM5 Channel 5 Software Interrupt Force Register
GTM_TIM5_CH5_IRQ_MODE	.equ	0xf0103ab8	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH5_IRQ_NOTIFY	.equ	0xf0103aac	; TIM5 Channel 5 Interrupt Notification Register
GTM_TIM5_CH5_TDUC	.equ	0xf0103a94	; TIM5 Channel 5 TDUC Register
GTM_TIM5_CH5_TDUV	.equ	0xf0103a98	; TIM5 Channel 5 TDUV Register
GTM_TIM5_CH6_CNT	.equ	0xf0103b08	; TIM5 Channel 6 SMU Counter Register
GTM_TIM5_CH6_CNTS	.equ	0xf0103b10	; TIM5 Channel 6 SMU Shadow Counter Register
GTM_TIM5_CH6_CTRL	.equ	0xf0103b24	; TIM5_Channel6_CTRL Register
GTM_TIM5_CH6_ECNT	.equ	0xf0103b0c	; TIM5 Channel 6 Edge Counter Register
GTM_TIM5_CH6_ECTRL	.equ	0xf0103b28	; TIM5 Channel 6 External Capture Control Register
GTM_TIM5_CH6_EIRQ_EN	.equ	0xf0103b3c	; TIM5 Channel 6 Error Interrupt Enable Register
GTM_TIM5_CH6_FLT_FE	.equ	0xf0103b20	; TIM5 Channel 6 Filter Parameter 1 Register
GTM_TIM5_CH6_FLT_RE	.equ	0xf0103b1c	; GTM_TIM5 Channel 6 Filter Parameter 0 Register
GTM_TIM5_CH6_GPR0	.equ	0xf0103b00	; TIM5 Channel 6 General Purpose 0 Register
GTM_TIM5_CH6_GPR1	.equ	0xf0103b04	; TIM5 Channel 6 General Purpose 1 Register
GTM_TIM5_CH6_IRQ_EN	.equ	0xf0103b30	; TIM5 Channel 6 Interrupt Enable Register
GTM_TIM5_CH6_IRQ_FORCINT	.equ	0xf0103b34	; TIM5 Channel 6 Software Interrupt Force Register
GTM_TIM5_CH6_IRQ_MODE	.equ	0xf0103b38	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH6_IRQ_NOTIFY	.equ	0xf0103b2c	; TIM5 Channel 6 Interrupt Notification Register
GTM_TIM5_CH6_TDUC	.equ	0xf0103b14	; TIM5 Channel 6 TDUC Register
GTM_TIM5_CH6_TDUV	.equ	0xf0103b18	; TIM5 Channel 6 TDUV Register
GTM_TIM5_CH7_CNT	.equ	0xf0103b88	; TIM5 Channel 7 SMU Counter Register
GTM_TIM5_CH7_CNTS	.equ	0xf0103b90	; TIM5 Channel 7 SMU Shadow Counter Register
GTM_TIM5_CH7_CTRL	.equ	0xf0103ba4	; TIM5_Channel7_CTRL Register
GTM_TIM5_CH7_ECNT	.equ	0xf0103b8c	; TIM5 Channel 7 Edge Counter Register
GTM_TIM5_CH7_ECTRL	.equ	0xf0103ba8	; TIM5 Channel 7 External Capture Control Register
GTM_TIM5_CH7_EIRQ_EN	.equ	0xf0103bbc	; TIM5 Channel 7 Error Interrupt Enable Register
GTM_TIM5_CH7_FLT_FE	.equ	0xf0103ba0	; TIM5 Channel 7 Filter Parameter 1 Register
GTM_TIM5_CH7_FLT_RE	.equ	0xf0103b9c	; GTM_TIM5 Channel 7 Filter Parameter 0 Register
GTM_TIM5_CH7_GPR0	.equ	0xf0103b80	; TIM5 Channel 7 General Purpose 0 Register
GTM_TIM5_CH7_GPR1	.equ	0xf0103b84	; TIM5 Channel 7 General Purpose 1 Register
GTM_TIM5_CH7_IRQ_EN	.equ	0xf0103bb0	; TIM5 Channel 7 Interrupt Enable Register
GTM_TIM5_CH7_IRQ_FORCINT	.equ	0xf0103bb4	; TIM5 Channel 7 Software Interrupt Force Register
GTM_TIM5_CH7_IRQ_MODE	.equ	0xf0103bb8	; TIM5 IRQ Mode Configuration Register
GTM_TIM5_CH7_IRQ_NOTIFY	.equ	0xf0103bac	; TIM5 Channel 7 Interrupt Notification Register
GTM_TIM5_CH7_TDUC	.equ	0xf0103b94	; TIM5 Channel 7 TDUC Register
GTM_TIM5_CH7_TDUV	.equ	0xf0103b98	; TIM5 Channel 7 TDUV Register
GTM_TIM5_IN_SRC	.equ	0xf0103878	; TIM5_IN_SRC Long Name
GTM_TIM5_RST   	.equ	0xf010387c	; TIM5 Global Software Reset Register
GTM_TOM0_CH0_CM0	.equ	0xf010800c	; TOM0 Channel 0 CCU0 Compare Register
GTM_TOM0_CH0_CM1	.equ	0xf0108010	; TOM0 Channel 0 CCU1 Compare Register
GTM_TOM0_CH0_CN0	.equ	0xf0108014	; TOM0 Channel 0 CCU0 Counter Register
GTM_TOM0_CH0_CTRL	.equ	0xf0108000	; TOM0 Channel 0 Control Register?
GTM_TOM0_CH0_IRQ_EN	.equ	0xf0108020	; TOM0 Channel 0 Interrupt Enable Register
GTM_TOM0_CH0_IRQ_FORCINT	.equ	0xf0108024	; TOM0 Channel 0 Software Interrupt Generation Register
GTM_TOM0_CH0_IRQ_MODE	.equ	0xf0108028	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH0_IRQ_NOTIFY	.equ	0xf010801c	; TOM0 Channel 0 Interrupt Notification Register
GTM_TOM0_CH0_SR0	.equ	0xf0108004	; TOM0 Channel 0 CCU0 Compare Shadow Register
GTM_TOM0_CH0_SR1	.equ	0xf0108008	; TOM0 Channel 0 CCU1 Compare Shadow Register
GTM_TOM0_CH0_STAT	.equ	0xf0108018	; TOM0 Channel Status Register
GTM_TOM0_CH10_CM0	.equ	0xf010828c	; TOM0 Channel 10 CCU0 Compare Register
GTM_TOM0_CH10_CM1	.equ	0xf0108290	; TOM0 Channel 10 CCU1 Compare Register
GTM_TOM0_CH10_CN0	.equ	0xf0108294	; TOM0 Channel 10 CCU0 Counter Register
GTM_TOM0_CH10_CTRL	.equ	0xf0108280	; TOM0 Channel 10 Control Register?
GTM_TOM0_CH10_IRQ_EN	.equ	0xf01082a0	; TOM0 Channel 10 Interrupt Enable Register
GTM_TOM0_CH10_IRQ_FORCINT	.equ	0xf01082a4	; TOM0 Channel 10 Software Interrupt Generation Register
GTM_TOM0_CH10_IRQ_MODE	.equ	0xf01082a8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH10_IRQ_NOTIFY	.equ	0xf010829c	; TOM0 Channel 10 Interrupt Notification Register
GTM_TOM0_CH10_SR0	.equ	0xf0108284	; TOM0 Channel 10 CCU0 Compare Shadow Register
GTM_TOM0_CH10_SR1	.equ	0xf0108288	; TOM0 Channel 10 CCU1 Compare Shadow Register
GTM_TOM0_CH10_STAT	.equ	0xf0108298	; TOM0 Channel Status Register
GTM_TOM0_CH11_CM0	.equ	0xf01082cc	; TOM0 Channel 11 CCU0 Compare Register
GTM_TOM0_CH11_CM1	.equ	0xf01082d0	; TOM0 Channel 11 CCU1 Compare Register
GTM_TOM0_CH11_CN0	.equ	0xf01082d4	; TOM0 Channel 11 CCU0 Counter Register
GTM_TOM0_CH11_CTRL	.equ	0xf01082c0	; TOM0 Channel 11 Control Register?
GTM_TOM0_CH11_IRQ_EN	.equ	0xf01082e0	; TOM0 Channel 11 Interrupt Enable Register
GTM_TOM0_CH11_IRQ_FORCINT	.equ	0xf01082e4	; TOM0 Channel 11 Software Interrupt Generation Register
GTM_TOM0_CH11_IRQ_MODE	.equ	0xf01082e8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH11_IRQ_NOTIFY	.equ	0xf01082dc	; TOM0 Channel 11 Interrupt Notification Register
GTM_TOM0_CH11_SR0	.equ	0xf01082c4	; TOM0 Channel 11 CCU0 Compare Shadow Register
GTM_TOM0_CH11_SR1	.equ	0xf01082c8	; TOM0 Channel 11 CCU1 Compare Shadow Register
GTM_TOM0_CH11_STAT	.equ	0xf01082d8	; TOM0 Channel Status Register
GTM_TOM0_CH12_CM0	.equ	0xf010830c	; TOM0 Channel 12 CCU0 Compare Register
GTM_TOM0_CH12_CM1	.equ	0xf0108310	; TOM0 Channel 12 CCU1 Compare Register
GTM_TOM0_CH12_CN0	.equ	0xf0108314	; TOM0 Channel 12 CCU0 Counter Register
GTM_TOM0_CH12_CTRL	.equ	0xf0108300	; TOM0 Channel 12 Control Register?
GTM_TOM0_CH12_IRQ_EN	.equ	0xf0108320	; TOM0 Channel 12 Interrupt Enable Register
GTM_TOM0_CH12_IRQ_FORCINT	.equ	0xf0108324	; TOM0 Channel 12 Software Interrupt Generation Register
GTM_TOM0_CH12_IRQ_MODE	.equ	0xf0108328	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH12_IRQ_NOTIFY	.equ	0xf010831c	; TOM0 Channel 12 Interrupt Notification Register
GTM_TOM0_CH12_SR0	.equ	0xf0108304	; TOM0 Channel 12 CCU0 Compare Shadow Register
GTM_TOM0_CH12_SR1	.equ	0xf0108308	; TOM0 Channel 12 CCU1 Compare Shadow Register
GTM_TOM0_CH12_STAT	.equ	0xf0108318	; TOM0 Channel Status Register
GTM_TOM0_CH13_CM0	.equ	0xf010834c	; TOM0 Channel 13 CCU0 Compare Register
GTM_TOM0_CH13_CM1	.equ	0xf0108350	; TOM0 Channel 13 CCU1 Compare Register
GTM_TOM0_CH13_CN0	.equ	0xf0108354	; TOM0 Channel 13 CCU0 Counter Register
GTM_TOM0_CH13_CTRL	.equ	0xf0108340	; TOM0 Channel 13 Control Register?
GTM_TOM0_CH13_IRQ_EN	.equ	0xf0108360	; TOM0 Channel 13 Interrupt Enable Register
GTM_TOM0_CH13_IRQ_FORCINT	.equ	0xf0108364	; TOM0 Channel 13 Software Interrupt Generation Register
GTM_TOM0_CH13_IRQ_MODE	.equ	0xf0108368	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH13_IRQ_NOTIFY	.equ	0xf010835c	; TOM0 Channel 13 Interrupt Notification Register
GTM_TOM0_CH13_SR0	.equ	0xf0108344	; TOM0 Channel 13 CCU0 Compare Shadow Register
GTM_TOM0_CH13_SR1	.equ	0xf0108348	; TOM0 Channel 13 CCU1 Compare Shadow Register
GTM_TOM0_CH13_STAT	.equ	0xf0108358	; TOM0 Channel Status Register
GTM_TOM0_CH14_CM0	.equ	0xf010838c	; TOM0 Channel 14 CCU0 Compare Register
GTM_TOM0_CH14_CM1	.equ	0xf0108390	; TOM0 Channel 14 CCU1 Compare Register
GTM_TOM0_CH14_CN0	.equ	0xf0108394	; TOM0 Channel 14 CCU0 Counter Register
GTM_TOM0_CH14_CTRL	.equ	0xf0108380	; TOM0 Channel 14 Control Register?
GTM_TOM0_CH14_IRQ_EN	.equ	0xf01083a0	; TOM0 Channel 14 Interrupt Enable Register
GTM_TOM0_CH14_IRQ_FORCINT	.equ	0xf01083a4	; TOM0 Channel 14 Software Interrupt Generation Register
GTM_TOM0_CH14_IRQ_MODE	.equ	0xf01083a8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH14_IRQ_NOTIFY	.equ	0xf010839c	; TOM0 Channel 14 Interrupt Notification Register
GTM_TOM0_CH14_SR0	.equ	0xf0108384	; TOM0 Channel 14 CCU0 Compare Shadow Register
GTM_TOM0_CH14_SR1	.equ	0xf0108388	; TOM0 Channel 14 CCU1 Compare Shadow Register
GTM_TOM0_CH14_STAT	.equ	0xf0108398	; TOM0 Channel Status Register
GTM_TOM0_CH15_CM0	.equ	0xf01083cc	; TOM0 Channel 15 CCU0 Compare Register
GTM_TOM0_CH15_CM1	.equ	0xf01083d0	; TOM0 Channel 15 CCU1 Compare Register
GTM_TOM0_CH15_CN0	.equ	0xf01083d4	; TOM0 Channel 15 CCU0 Counter Register
GTM_TOM0_CH15_CTRL	.equ	0xf01083c0	; TOM0 Channel 15 Control Register
GTM_TOM0_CH15_IRQ_EN	.equ	0xf01083e0	; TOM0 Channel 15 Interrupt Enable Register
GTM_TOM0_CH15_IRQ_FORCINT	.equ	0xf01083e4	; TOM0 Channel 15 Software Interrupt Generation Register
GTM_TOM0_CH15_IRQ_MODE	.equ	0xf01083e8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH15_IRQ_NOTIFY	.equ	0xf01083dc	; TOM0 Channel 15 Interrupt Notification Register
GTM_TOM0_CH15_SR0	.equ	0xf01083c4	; TOM0 Channel 15 CCU0 Compare Shadow Register
GTM_TOM0_CH15_SR1	.equ	0xf01083c8	; TOM0 Channel 15 CCU1 Compare Shadow Register
GTM_TOM0_CH15_STAT	.equ	0xf01083d8	; TOM0 Channel Status Register
GTM_TOM0_CH1_CM0	.equ	0xf010804c	; TOM0 Channel 1 CCU0 Compare Register
GTM_TOM0_CH1_CM1	.equ	0xf0108050	; TOM0 Channel 1 CCU1 Compare Register
GTM_TOM0_CH1_CN0	.equ	0xf0108054	; TOM0 Channel 1 CCU0 Counter Register
GTM_TOM0_CH1_CTRL	.equ	0xf0108040	; TOM0 Channel 1 Control Register?
GTM_TOM0_CH1_IRQ_EN	.equ	0xf0108060	; TOM0 Channel 1 Interrupt Enable Register
GTM_TOM0_CH1_IRQ_FORCINT	.equ	0xf0108064	; TOM0 Channel 1 Software Interrupt Generation Register
GTM_TOM0_CH1_IRQ_MODE	.equ	0xf0108068	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH1_IRQ_NOTIFY	.equ	0xf010805c	; TOM0 Channel 1 Interrupt Notification Register
GTM_TOM0_CH1_SR0	.equ	0xf0108044	; TOM0 Channel 1 CCU0 Compare Shadow Register
GTM_TOM0_CH1_SR1	.equ	0xf0108048	; TOM0 Channel 1 CCU1 Compare Shadow Register
GTM_TOM0_CH1_STAT	.equ	0xf0108058	; TOM0 Channel Status Register
GTM_TOM0_CH2_CM0	.equ	0xf010808c	; TOM0 Channel 2 CCU0 Compare Register
GTM_TOM0_CH2_CM1	.equ	0xf0108090	; TOM0 Channel 2 CCU1 Compare Register
GTM_TOM0_CH2_CN0	.equ	0xf0108094	; TOM0 Channel 2 CCU0 Counter Register
GTM_TOM0_CH2_CTRL	.equ	0xf0108080	; TOM0 Channel 2 Control Register?
GTM_TOM0_CH2_IRQ_EN	.equ	0xf01080a0	; TOM0 Channel 2 Interrupt Enable Register
GTM_TOM0_CH2_IRQ_FORCINT	.equ	0xf01080a4	; TOM0 Channel 2 Software Interrupt Generation Register
GTM_TOM0_CH2_IRQ_MODE	.equ	0xf01080a8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH2_IRQ_NOTIFY	.equ	0xf010809c	; TOM0 Channel 2 Interrupt Notification Register
GTM_TOM0_CH2_SR0	.equ	0xf0108084	; TOM0 Channel 2 CCU0 Compare Shadow Register
GTM_TOM0_CH2_SR1	.equ	0xf0108088	; TOM0 Channel 2 CCU1 Compare Shadow Register
GTM_TOM0_CH2_STAT	.equ	0xf0108098	; TOM0 Channel Status Register
GTM_TOM0_CH3_CM0	.equ	0xf01080cc	; TOM0 Channel 3 CCU0 Compare Register
GTM_TOM0_CH3_CM1	.equ	0xf01080d0	; TOM0 Channel 3 CCU1 Compare Register
GTM_TOM0_CH3_CN0	.equ	0xf01080d4	; TOM0 Channel 3 CCU0 Counter Register
GTM_TOM0_CH3_CTRL	.equ	0xf01080c0	; TOM0 Channel 3 Control Register?
GTM_TOM0_CH3_IRQ_EN	.equ	0xf01080e0	; TOM0 Channel 3 Interrupt Enable Register
GTM_TOM0_CH3_IRQ_FORCINT	.equ	0xf01080e4	; TOM0 Channel 3 Software Interrupt Generation Register
GTM_TOM0_CH3_IRQ_MODE	.equ	0xf01080e8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH3_IRQ_NOTIFY	.equ	0xf01080dc	; TOM0 Channel 3 Interrupt Notification Register
GTM_TOM0_CH3_SR0	.equ	0xf01080c4	; TOM0 Channel 3 CCU0 Compare Shadow Register
GTM_TOM0_CH3_SR1	.equ	0xf01080c8	; TOM0 Channel 3 CCU1 Compare Shadow Register
GTM_TOM0_CH3_STAT	.equ	0xf01080d8	; TOM0 Channel Status Register
GTM_TOM0_CH4_CM0	.equ	0xf010810c	; TOM0 Channel 4 CCU0 Compare Register
GTM_TOM0_CH4_CM1	.equ	0xf0108110	; TOM0 Channel 4 CCU1 Compare Register
GTM_TOM0_CH4_CN0	.equ	0xf0108114	; TOM0 Channel 4 CCU0 Counter Register
GTM_TOM0_CH4_CTRL	.equ	0xf0108100	; TOM0 Channel 4 Control Register?
GTM_TOM0_CH4_IRQ_EN	.equ	0xf0108120	; TOM0 Channel 4 Interrupt Enable Register
GTM_TOM0_CH4_IRQ_FORCINT	.equ	0xf0108124	; TOM0 Channel 4 Software Interrupt Generation Register
GTM_TOM0_CH4_IRQ_MODE	.equ	0xf0108128	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH4_IRQ_NOTIFY	.equ	0xf010811c	; TOM0 Channel 4 Interrupt Notification Register
GTM_TOM0_CH4_SR0	.equ	0xf0108104	; TOM0 Channel 4 CCU0 Compare Shadow Register
GTM_TOM0_CH4_SR1	.equ	0xf0108108	; TOM0 Channel 4 CCU1 Compare Shadow Register
GTM_TOM0_CH4_STAT	.equ	0xf0108118	; TOM0 Channel Status Register
GTM_TOM0_CH5_CM0	.equ	0xf010814c	; TOM0 Channel 5 CCU0 Compare Register
GTM_TOM0_CH5_CM1	.equ	0xf0108150	; TOM0 Channel 5 CCU1 Compare Register
GTM_TOM0_CH5_CN0	.equ	0xf0108154	; TOM0 Channel 5 CCU0 Counter Register
GTM_TOM0_CH5_CTRL	.equ	0xf0108140	; TOM0 Channel 5 Control Register?
GTM_TOM0_CH5_IRQ_EN	.equ	0xf0108160	; TOM0 Channel 5 Interrupt Enable Register
GTM_TOM0_CH5_IRQ_FORCINT	.equ	0xf0108164	; TOM0 Channel 5 Software Interrupt Generation Register
GTM_TOM0_CH5_IRQ_MODE	.equ	0xf0108168	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH5_IRQ_NOTIFY	.equ	0xf010815c	; TOM0 Channel 5 Interrupt Notification Register
GTM_TOM0_CH5_SR0	.equ	0xf0108144	; TOM0 Channel 5 CCU0 Compare Shadow Register
GTM_TOM0_CH5_SR1	.equ	0xf0108148	; TOM0 Channel 5 CCU1 Compare Shadow Register
GTM_TOM0_CH5_STAT	.equ	0xf0108158	; TOM0 Channel Status Register
GTM_TOM0_CH6_CM0	.equ	0xf010818c	; TOM0 Channel 6 CCU0 Compare Register
GTM_TOM0_CH6_CM1	.equ	0xf0108190	; TOM0 Channel 6 CCU1 Compare Register
GTM_TOM0_CH6_CN0	.equ	0xf0108194	; TOM0 Channel 6 CCU0 Counter Register
GTM_TOM0_CH6_CTRL	.equ	0xf0108180	; TOM0 Channel 6 Control Register?
GTM_TOM0_CH6_IRQ_EN	.equ	0xf01081a0	; TOM0 Channel 6 Interrupt Enable Register
GTM_TOM0_CH6_IRQ_FORCINT	.equ	0xf01081a4	; TOM0 Channel 6 Software Interrupt Generation Register
GTM_TOM0_CH6_IRQ_MODE	.equ	0xf01081a8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH6_IRQ_NOTIFY	.equ	0xf010819c	; TOM0 Channel 6 Interrupt Notification Register
GTM_TOM0_CH6_SR0	.equ	0xf0108184	; TOM0 Channel 6 CCU0 Compare Shadow Register
GTM_TOM0_CH6_SR1	.equ	0xf0108188	; TOM0 Channel 6 CCU1 Compare Shadow Register
GTM_TOM0_CH6_STAT	.equ	0xf0108198	; TOM0 Channel Status Register
GTM_TOM0_CH7_CM0	.equ	0xf01081cc	; TOM0 Channel 7 CCU0 Compare Register
GTM_TOM0_CH7_CM1	.equ	0xf01081d0	; TOM0 Channel 7 CCU1 Compare Register
GTM_TOM0_CH7_CN0	.equ	0xf01081d4	; TOM0 Channel 7 CCU0 Counter Register
GTM_TOM0_CH7_CTRL	.equ	0xf01081c0	; TOM0 Channel 7 Control Register?
GTM_TOM0_CH7_IRQ_EN	.equ	0xf01081e0	; TOM0 Channel 7 Interrupt Enable Register
GTM_TOM0_CH7_IRQ_FORCINT	.equ	0xf01081e4	; TOM0 Channel 7 Software Interrupt Generation Register
GTM_TOM0_CH7_IRQ_MODE	.equ	0xf01081e8	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH7_IRQ_NOTIFY	.equ	0xf01081dc	; TOM0 Channel 7 Interrupt Notification Register
GTM_TOM0_CH7_SR0	.equ	0xf01081c4	; TOM0 Channel 7 CCU0 Compare Shadow Register
GTM_TOM0_CH7_SR1	.equ	0xf01081c8	; TOM0 Channel 7 CCU1 Compare Shadow Register
GTM_TOM0_CH7_STAT	.equ	0xf01081d8	; TOM0 Channel Status Register
GTM_TOM0_CH8_CM0	.equ	0xf010820c	; TOM0 Channel 8 CCU0 Compare Register
GTM_TOM0_CH8_CM1	.equ	0xf0108210	; TOM0 Channel 8 CCU1 Compare Register
GTM_TOM0_CH8_CN0	.equ	0xf0108214	; TOM0 Channel 8 CCU0 Counter Register
GTM_TOM0_CH8_CTRL	.equ	0xf0108200	; TOM0 Channel 8 Control Register?
GTM_TOM0_CH8_IRQ_EN	.equ	0xf0108220	; TOM0 Channel 8 Interrupt Enable Register
GTM_TOM0_CH8_IRQ_FORCINT	.equ	0xf0108224	; TOM0 Channel 8 Software Interrupt Generation Register
GTM_TOM0_CH8_IRQ_MODE	.equ	0xf0108228	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH8_IRQ_NOTIFY	.equ	0xf010821c	; TOM0 Channel 8 Interrupt Notification Register
GTM_TOM0_CH8_SR0	.equ	0xf0108204	; TOM0 Channel 8 CCU0 Compare Shadow Register
GTM_TOM0_CH8_SR1	.equ	0xf0108208	; TOM0 Channel 8 CCU1 Compare Shadow Register
GTM_TOM0_CH8_STAT	.equ	0xf0108218	; TOM0 Channel Status Register
GTM_TOM0_CH9_CM0	.equ	0xf010824c	; TOM0 Channel 9 CCU0 Compare Register
GTM_TOM0_CH9_CM1	.equ	0xf0108250	; TOM0 Channel 9 CCU1 Compare Register
GTM_TOM0_CH9_CN0	.equ	0xf0108254	; TOM0 Channel 9 CCU0 Counter Register
GTM_TOM0_CH9_CTRL	.equ	0xf0108240	; TOM0 Channel 9 Control Register?
GTM_TOM0_CH9_IRQ_EN	.equ	0xf0108260	; TOM0 Channel 9 Interrupt Enable Register
GTM_TOM0_CH9_IRQ_FORCINT	.equ	0xf0108264	; TOM0 Channel 9 Software Interrupt Generation Register
GTM_TOM0_CH9_IRQ_MODE	.equ	0xf0108268	; TOM0 IRQ Mode Configuration Register
GTM_TOM0_CH9_IRQ_NOTIFY	.equ	0xf010825c	; TOM0 Channel 9 Interrupt Notification Register
GTM_TOM0_CH9_SR0	.equ	0xf0108244	; TOM0 Channel 9 CCU0 Compare Shadow Register
GTM_TOM0_CH9_SR1	.equ	0xf0108248	; TOM0 Channel 9 CCU1 Compare Shadow Register
GTM_TOM0_CH9_STAT	.equ	0xf0108258	; TOM0 Channel Status Register
GTM_TOM0_TGC0_ACT_TB	.equ	0xf0108034	; TOM0 TGC0 Action Time Base Register
GTM_TOM0_TGC0_ENDIS_CTRL	.equ	0xf0108070	; TOM0 TGC0 Enable/Disable Control Register
GTM_TOM0_TGC0_ENDIS_STAT	.equ	0xf0108074	; TOM0 TGC0 Enable/Disable Status Register
GTM_TOM0_TGC0_FUPD_CTRL	.equ	0xf0108038	; TOM0 TGC0 Force Update Control Register
GTM_TOM0_TGC0_GLB_CTRL	.equ	0xf0108030	; TOM0 TGC0 Global Control Register
GTM_TOM0_TGC0_INT_TRIG	.equ	0xf010803c	; TOM0 TGC0 Internal Trigger Control Register
GTM_TOM0_TGC0_OUTEN_CTRL	.equ	0xf0108078	; TOM0 TGC0 Output Enable Control Register
GTM_TOM0_TGC0_OUTEN_STAT	.equ	0xf010807c	; TOM0 TGC0 Output Enable Status Register
GTM_TOM0_TGC1_ACT_TB	.equ	0xf0108234	; TOM0 TGC1 Action Time Base Register
GTM_TOM0_TGC1_ENDIS_CTRL	.equ	0xf0108270	; TOM0 TGC1 Enable/Disable Control Register
GTM_TOM0_TGC1_ENDIS_STAT	.equ	0xf0108274	; TOM0 TGC1 Enable/Disable Status Register
GTM_TOM0_TGC1_FUPD_CTRL	.equ	0xf0108238	; TOM0 TGC1 Force Update Control Register
GTM_TOM0_TGC1_GLB_CTRL	.equ	0xf0108230	; TOM0 TGC1 Global Control Register
GTM_TOM0_TGC1_INT_TRIG	.equ	0xf010823c	; TOM0 TGC1 Internal Trigger Control Register
GTM_TOM0_TGC1_OUTEN_CTRL	.equ	0xf0108278	; TOM0 TGC1 Output Enable Control Register
GTM_TOM0_TGC1_OUTEN_STAT	.equ	0xf010827c	; TOM0 TGC1 Output Enable Status Register
GTM_TOM1_CH0_CM0	.equ	0xf010880c	; TOM1 Channel 0 CCU0 Compare Register
GTM_TOM1_CH0_CM1	.equ	0xf0108810	; TOM1 Channel 0 CCU1 Compare Register
GTM_TOM1_CH0_CN0	.equ	0xf0108814	; TOM1 Channel 0 CCU0 Counter Register
GTM_TOM1_CH0_CTRL	.equ	0xf0108800	; TOM1 Channel 0 Control Register?
GTM_TOM1_CH0_IRQ_EN	.equ	0xf0108820	; TOM1 Channel 0 Interrupt Enable Register
GTM_TOM1_CH0_IRQ_FORCINT	.equ	0xf0108824	; TOM1 Channel 0 Software Interrupt Generation Register
GTM_TOM1_CH0_IRQ_MODE	.equ	0xf0108828	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH0_IRQ_NOTIFY	.equ	0xf010881c	; TOM1 Channel 0 Interrupt Notification Register
GTM_TOM1_CH0_SR0	.equ	0xf0108804	; TOM1 Channel 0 CCU0 Compare Shadow Register
GTM_TOM1_CH0_SR1	.equ	0xf0108808	; TOM1 Channel 0 CCU1 Compare Shadow Register
GTM_TOM1_CH0_STAT	.equ	0xf0108818	; TOM1 Channel Status Register
GTM_TOM1_CH10_CM0	.equ	0xf0108a8c	; TOM1 Channel 10 CCU0 Compare Register
GTM_TOM1_CH10_CM1	.equ	0xf0108a90	; TOM1 Channel 10 CCU1 Compare Register
GTM_TOM1_CH10_CN0	.equ	0xf0108a94	; TOM1 Channel 10 CCU0 Counter Register
GTM_TOM1_CH10_CTRL	.equ	0xf0108a80	; TOM1 Channel 10 Control Register?
GTM_TOM1_CH10_IRQ_EN	.equ	0xf0108aa0	; TOM1 Channel 10 Interrupt Enable Register
GTM_TOM1_CH10_IRQ_FORCINT	.equ	0xf0108aa4	; TOM1 Channel 10 Software Interrupt Generation Register
GTM_TOM1_CH10_IRQ_MODE	.equ	0xf0108aa8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH10_IRQ_NOTIFY	.equ	0xf0108a9c	; TOM1 Channel 10 Interrupt Notification Register
GTM_TOM1_CH10_SR0	.equ	0xf0108a84	; TOM1 Channel 10 CCU0 Compare Shadow Register
GTM_TOM1_CH10_SR1	.equ	0xf0108a88	; TOM1 Channel 10 CCU1 Compare Shadow Register
GTM_TOM1_CH10_STAT	.equ	0xf0108a98	; TOM1 Channel Status Register
GTM_TOM1_CH11_CM0	.equ	0xf0108acc	; TOM1 Channel 11 CCU0 Compare Register
GTM_TOM1_CH11_CM1	.equ	0xf0108ad0	; TOM1 Channel 11 CCU1 Compare Register
GTM_TOM1_CH11_CN0	.equ	0xf0108ad4	; TOM1 Channel 11 CCU0 Counter Register
GTM_TOM1_CH11_CTRL	.equ	0xf0108ac0	; TOM1 Channel 11 Control Register?
GTM_TOM1_CH11_IRQ_EN	.equ	0xf0108ae0	; TOM1 Channel 11 Interrupt Enable Register
GTM_TOM1_CH11_IRQ_FORCINT	.equ	0xf0108ae4	; TOM1 Channel 11 Software Interrupt Generation Register
GTM_TOM1_CH11_IRQ_MODE	.equ	0xf0108ae8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH11_IRQ_NOTIFY	.equ	0xf0108adc	; TOM1 Channel 11 Interrupt Notification Register
GTM_TOM1_CH11_SR0	.equ	0xf0108ac4	; TOM1 Channel 11 CCU0 Compare Shadow Register
GTM_TOM1_CH11_SR1	.equ	0xf0108ac8	; TOM1 Channel 11 CCU1 Compare Shadow Register
GTM_TOM1_CH11_STAT	.equ	0xf0108ad8	; TOM1 Channel Status Register
GTM_TOM1_CH12_CM0	.equ	0xf0108b0c	; TOM1 Channel 12 CCU0 Compare Register
GTM_TOM1_CH12_CM1	.equ	0xf0108b10	; TOM1 Channel 12 CCU1 Compare Register
GTM_TOM1_CH12_CN0	.equ	0xf0108b14	; TOM1 Channel 12 CCU0 Counter Register
GTM_TOM1_CH12_CTRL	.equ	0xf0108b00	; TOM1 Channel 12 Control Register?
GTM_TOM1_CH12_IRQ_EN	.equ	0xf0108b20	; TOM1 Channel 12 Interrupt Enable Register
GTM_TOM1_CH12_IRQ_FORCINT	.equ	0xf0108b24	; TOM1 Channel 12 Software Interrupt Generation Register
GTM_TOM1_CH12_IRQ_MODE	.equ	0xf0108b28	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH12_IRQ_NOTIFY	.equ	0xf0108b1c	; TOM1 Channel 12 Interrupt Notification Register
GTM_TOM1_CH12_SR0	.equ	0xf0108b04	; TOM1 Channel 12 CCU0 Compare Shadow Register
GTM_TOM1_CH12_SR1	.equ	0xf0108b08	; TOM1 Channel 12 CCU1 Compare Shadow Register
GTM_TOM1_CH12_STAT	.equ	0xf0108b18	; TOM1 Channel Status Register
GTM_TOM1_CH13_CM0	.equ	0xf0108b4c	; TOM1 Channel 13 CCU0 Compare Register
GTM_TOM1_CH13_CM1	.equ	0xf0108b50	; TOM1 Channel 13 CCU1 Compare Register
GTM_TOM1_CH13_CN0	.equ	0xf0108b54	; TOM1 Channel 13 CCU0 Counter Register
GTM_TOM1_CH13_CTRL	.equ	0xf0108b40	; TOM1 Channel 13 Control Register?
GTM_TOM1_CH13_IRQ_EN	.equ	0xf0108b60	; TOM1 Channel 13 Interrupt Enable Register
GTM_TOM1_CH13_IRQ_FORCINT	.equ	0xf0108b64	; TOM1 Channel 13 Software Interrupt Generation Register
GTM_TOM1_CH13_IRQ_MODE	.equ	0xf0108b68	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH13_IRQ_NOTIFY	.equ	0xf0108b5c	; TOM1 Channel 13 Interrupt Notification Register
GTM_TOM1_CH13_SR0	.equ	0xf0108b44	; TOM1 Channel 13 CCU0 Compare Shadow Register
GTM_TOM1_CH13_SR1	.equ	0xf0108b48	; TOM1 Channel 13 CCU1 Compare Shadow Register
GTM_TOM1_CH13_STAT	.equ	0xf0108b58	; TOM1 Channel Status Register
GTM_TOM1_CH14_CM0	.equ	0xf0108b8c	; TOM1 Channel 14 CCU0 Compare Register
GTM_TOM1_CH14_CM1	.equ	0xf0108b90	; TOM1 Channel 14 CCU1 Compare Register
GTM_TOM1_CH14_CN0	.equ	0xf0108b94	; TOM1 Channel 14 CCU0 Counter Register
GTM_TOM1_CH14_CTRL	.equ	0xf0108b80	; TOM1 Channel 14 Control Register?
GTM_TOM1_CH14_IRQ_EN	.equ	0xf0108ba0	; TOM1 Channel 14 Interrupt Enable Register
GTM_TOM1_CH14_IRQ_FORCINT	.equ	0xf0108ba4	; TOM1 Channel 14 Software Interrupt Generation Register
GTM_TOM1_CH14_IRQ_MODE	.equ	0xf0108ba8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH14_IRQ_NOTIFY	.equ	0xf0108b9c	; TOM1 Channel 14 Interrupt Notification Register
GTM_TOM1_CH14_SR0	.equ	0xf0108b84	; TOM1 Channel 14 CCU0 Compare Shadow Register
GTM_TOM1_CH14_SR1	.equ	0xf0108b88	; TOM1 Channel 14 CCU1 Compare Shadow Register
GTM_TOM1_CH14_STAT	.equ	0xf0108b98	; TOM1 Channel Status Register
GTM_TOM1_CH15_CM0	.equ	0xf0108bcc	; TOM1 Channel 15 CCU0 Compare Register
GTM_TOM1_CH15_CM1	.equ	0xf0108bd0	; TOM1 Channel 15 CCU1 Compare Register
GTM_TOM1_CH15_CN0	.equ	0xf0108bd4	; TOM1 Channel 15 CCU0 Counter Register
GTM_TOM1_CH15_CTRL	.equ	0xf0108bc0	; TOM1 Channel 15 Control Register
GTM_TOM1_CH15_IRQ_EN	.equ	0xf0108be0	; TOM1 Channel 15 Interrupt Enable Register
GTM_TOM1_CH15_IRQ_FORCINT	.equ	0xf0108be4	; TOM1 Channel 15 Software Interrupt Generation Register
GTM_TOM1_CH15_IRQ_MODE	.equ	0xf0108be8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH15_IRQ_NOTIFY	.equ	0xf0108bdc	; TOM1 Channel 15 Interrupt Notification Register
GTM_TOM1_CH15_SR0	.equ	0xf0108bc4	; TOM1 Channel 15 CCU0 Compare Shadow Register
GTM_TOM1_CH15_SR1	.equ	0xf0108bc8	; TOM1 Channel 15 CCU1 Compare Shadow Register
GTM_TOM1_CH15_STAT	.equ	0xf0108bd8	; TOM1 Channel Status Register
GTM_TOM1_CH1_CM0	.equ	0xf010884c	; TOM1 Channel 1 CCU0 Compare Register
GTM_TOM1_CH1_CM1	.equ	0xf0108850	; TOM1 Channel 1 CCU1 Compare Register
GTM_TOM1_CH1_CN0	.equ	0xf0108854	; TOM1 Channel 1 CCU0 Counter Register
GTM_TOM1_CH1_CTRL	.equ	0xf0108840	; TOM1 Channel 1 Control Register?
GTM_TOM1_CH1_IRQ_EN	.equ	0xf0108860	; TOM1 Channel 1 Interrupt Enable Register
GTM_TOM1_CH1_IRQ_FORCINT	.equ	0xf0108864	; TOM1 Channel 1 Software Interrupt Generation Register
GTM_TOM1_CH1_IRQ_MODE	.equ	0xf0108868	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH1_IRQ_NOTIFY	.equ	0xf010885c	; TOM1 Channel 1 Interrupt Notification Register
GTM_TOM1_CH1_SR0	.equ	0xf0108844	; TOM1 Channel 1 CCU0 Compare Shadow Register
GTM_TOM1_CH1_SR1	.equ	0xf0108848	; TOM1 Channel 1 CCU1 Compare Shadow Register
GTM_TOM1_CH1_STAT	.equ	0xf0108858	; TOM1 Channel Status Register
GTM_TOM1_CH2_CM0	.equ	0xf010888c	; TOM1 Channel 2 CCU0 Compare Register
GTM_TOM1_CH2_CM1	.equ	0xf0108890	; TOM1 Channel 2 CCU1 Compare Register
GTM_TOM1_CH2_CN0	.equ	0xf0108894	; TOM1 Channel 2 CCU0 Counter Register
GTM_TOM1_CH2_CTRL	.equ	0xf0108880	; TOM1 Channel 2 Control Register?
GTM_TOM1_CH2_IRQ_EN	.equ	0xf01088a0	; TOM1 Channel 2 Interrupt Enable Register
GTM_TOM1_CH2_IRQ_FORCINT	.equ	0xf01088a4	; TOM1 Channel 2 Software Interrupt Generation Register
GTM_TOM1_CH2_IRQ_MODE	.equ	0xf01088a8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH2_IRQ_NOTIFY	.equ	0xf010889c	; TOM1 Channel 2 Interrupt Notification Register
GTM_TOM1_CH2_SR0	.equ	0xf0108884	; TOM1 Channel 2 CCU0 Compare Shadow Register
GTM_TOM1_CH2_SR1	.equ	0xf0108888	; TOM1 Channel 2 CCU1 Compare Shadow Register
GTM_TOM1_CH2_STAT	.equ	0xf0108898	; TOM1 Channel Status Register
GTM_TOM1_CH3_CM0	.equ	0xf01088cc	; TOM1 Channel 3 CCU0 Compare Register
GTM_TOM1_CH3_CM1	.equ	0xf01088d0	; TOM1 Channel 3 CCU1 Compare Register
GTM_TOM1_CH3_CN0	.equ	0xf01088d4	; TOM1 Channel 3 CCU0 Counter Register
GTM_TOM1_CH3_CTRL	.equ	0xf01088c0	; TOM1 Channel 3 Control Register?
GTM_TOM1_CH3_IRQ_EN	.equ	0xf01088e0	; TOM1 Channel 3 Interrupt Enable Register
GTM_TOM1_CH3_IRQ_FORCINT	.equ	0xf01088e4	; TOM1 Channel 3 Software Interrupt Generation Register
GTM_TOM1_CH3_IRQ_MODE	.equ	0xf01088e8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH3_IRQ_NOTIFY	.equ	0xf01088dc	; TOM1 Channel 3 Interrupt Notification Register
GTM_TOM1_CH3_SR0	.equ	0xf01088c4	; TOM1 Channel 3 CCU0 Compare Shadow Register
GTM_TOM1_CH3_SR1	.equ	0xf01088c8	; TOM1 Channel 3 CCU1 Compare Shadow Register
GTM_TOM1_CH3_STAT	.equ	0xf01088d8	; TOM1 Channel Status Register
GTM_TOM1_CH4_CM0	.equ	0xf010890c	; TOM1 Channel 4 CCU0 Compare Register
GTM_TOM1_CH4_CM1	.equ	0xf0108910	; TOM1 Channel 4 CCU1 Compare Register
GTM_TOM1_CH4_CN0	.equ	0xf0108914	; TOM1 Channel 4 CCU0 Counter Register
GTM_TOM1_CH4_CTRL	.equ	0xf0108900	; TOM1 Channel 4 Control Register?
GTM_TOM1_CH4_IRQ_EN	.equ	0xf0108920	; TOM1 Channel 4 Interrupt Enable Register
GTM_TOM1_CH4_IRQ_FORCINT	.equ	0xf0108924	; TOM1 Channel 4 Software Interrupt Generation Register
GTM_TOM1_CH4_IRQ_MODE	.equ	0xf0108928	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH4_IRQ_NOTIFY	.equ	0xf010891c	; TOM1 Channel 4 Interrupt Notification Register
GTM_TOM1_CH4_SR0	.equ	0xf0108904	; TOM1 Channel 4 CCU0 Compare Shadow Register
GTM_TOM1_CH4_SR1	.equ	0xf0108908	; TOM1 Channel 4 CCU1 Compare Shadow Register
GTM_TOM1_CH4_STAT	.equ	0xf0108918	; TOM1 Channel Status Register
GTM_TOM1_CH5_CM0	.equ	0xf010894c	; TOM1 Channel 5 CCU0 Compare Register
GTM_TOM1_CH5_CM1	.equ	0xf0108950	; TOM1 Channel 5 CCU1 Compare Register
GTM_TOM1_CH5_CN0	.equ	0xf0108954	; TOM1 Channel 5 CCU0 Counter Register
GTM_TOM1_CH5_CTRL	.equ	0xf0108940	; TOM1 Channel 5 Control Register?
GTM_TOM1_CH5_IRQ_EN	.equ	0xf0108960	; TOM1 Channel 5 Interrupt Enable Register
GTM_TOM1_CH5_IRQ_FORCINT	.equ	0xf0108964	; TOM1 Channel 5 Software Interrupt Generation Register
GTM_TOM1_CH5_IRQ_MODE	.equ	0xf0108968	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH5_IRQ_NOTIFY	.equ	0xf010895c	; TOM1 Channel 5 Interrupt Notification Register
GTM_TOM1_CH5_SR0	.equ	0xf0108944	; TOM1 Channel 5 CCU0 Compare Shadow Register
GTM_TOM1_CH5_SR1	.equ	0xf0108948	; TOM1 Channel 5 CCU1 Compare Shadow Register
GTM_TOM1_CH5_STAT	.equ	0xf0108958	; TOM1 Channel Status Register
GTM_TOM1_CH6_CM0	.equ	0xf010898c	; TOM1 Channel 6 CCU0 Compare Register
GTM_TOM1_CH6_CM1	.equ	0xf0108990	; TOM1 Channel 6 CCU1 Compare Register
GTM_TOM1_CH6_CN0	.equ	0xf0108994	; TOM1 Channel 6 CCU0 Counter Register
GTM_TOM1_CH6_CTRL	.equ	0xf0108980	; TOM1 Channel 6 Control Register?
GTM_TOM1_CH6_IRQ_EN	.equ	0xf01089a0	; TOM1 Channel 6 Interrupt Enable Register
GTM_TOM1_CH6_IRQ_FORCINT	.equ	0xf01089a4	; TOM1 Channel 6 Software Interrupt Generation Register
GTM_TOM1_CH6_IRQ_MODE	.equ	0xf01089a8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH6_IRQ_NOTIFY	.equ	0xf010899c	; TOM1 Channel 6 Interrupt Notification Register
GTM_TOM1_CH6_SR0	.equ	0xf0108984	; TOM1 Channel 6 CCU0 Compare Shadow Register
GTM_TOM1_CH6_SR1	.equ	0xf0108988	; TOM1 Channel 6 CCU1 Compare Shadow Register
GTM_TOM1_CH6_STAT	.equ	0xf0108998	; TOM1 Channel Status Register
GTM_TOM1_CH7_CM0	.equ	0xf01089cc	; TOM1 Channel 7 CCU0 Compare Register
GTM_TOM1_CH7_CM1	.equ	0xf01089d0	; TOM1 Channel 7 CCU1 Compare Register
GTM_TOM1_CH7_CN0	.equ	0xf01089d4	; TOM1 Channel 7 CCU0 Counter Register
GTM_TOM1_CH7_CTRL	.equ	0xf01089c0	; TOM1 Channel 7 Control Register?
GTM_TOM1_CH7_IRQ_EN	.equ	0xf01089e0	; TOM1 Channel 7 Interrupt Enable Register
GTM_TOM1_CH7_IRQ_FORCINT	.equ	0xf01089e4	; TOM1 Channel 7 Software Interrupt Generation Register
GTM_TOM1_CH7_IRQ_MODE	.equ	0xf01089e8	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH7_IRQ_NOTIFY	.equ	0xf01089dc	; TOM1 Channel 7 Interrupt Notification Register
GTM_TOM1_CH7_SR0	.equ	0xf01089c4	; TOM1 Channel 7 CCU0 Compare Shadow Register
GTM_TOM1_CH7_SR1	.equ	0xf01089c8	; TOM1 Channel 7 CCU1 Compare Shadow Register
GTM_TOM1_CH7_STAT	.equ	0xf01089d8	; TOM1 Channel Status Register
GTM_TOM1_CH8_CM0	.equ	0xf0108a0c	; TOM1 Channel 8 CCU0 Compare Register
GTM_TOM1_CH8_CM1	.equ	0xf0108a10	; TOM1 Channel 8 CCU1 Compare Register
GTM_TOM1_CH8_CN0	.equ	0xf0108a14	; TOM1 Channel 8 CCU0 Counter Register
GTM_TOM1_CH8_CTRL	.equ	0xf0108a00	; TOM1 Channel 8 Control Register?
GTM_TOM1_CH8_IRQ_EN	.equ	0xf0108a20	; TOM1 Channel 8 Interrupt Enable Register
GTM_TOM1_CH8_IRQ_FORCINT	.equ	0xf0108a24	; TOM1 Channel 8 Software Interrupt Generation Register
GTM_TOM1_CH8_IRQ_MODE	.equ	0xf0108a28	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH8_IRQ_NOTIFY	.equ	0xf0108a1c	; TOM1 Channel 8 Interrupt Notification Register
GTM_TOM1_CH8_SR0	.equ	0xf0108a04	; TOM1 Channel 8 CCU0 Compare Shadow Register
GTM_TOM1_CH8_SR1	.equ	0xf0108a08	; TOM1 Channel 8 CCU1 Compare Shadow Register
GTM_TOM1_CH8_STAT	.equ	0xf0108a18	; TOM1 Channel Status Register
GTM_TOM1_CH9_CM0	.equ	0xf0108a4c	; TOM1 Channel 9 CCU0 Compare Register
GTM_TOM1_CH9_CM1	.equ	0xf0108a50	; TOM1 Channel 9 CCU1 Compare Register
GTM_TOM1_CH9_CN0	.equ	0xf0108a54	; TOM1 Channel 9 CCU0 Counter Register
GTM_TOM1_CH9_CTRL	.equ	0xf0108a40	; TOM1 Channel 9 Control Register?
GTM_TOM1_CH9_IRQ_EN	.equ	0xf0108a60	; TOM1 Channel 9 Interrupt Enable Register
GTM_TOM1_CH9_IRQ_FORCINT	.equ	0xf0108a64	; TOM1 Channel 9 Software Interrupt Generation Register
GTM_TOM1_CH9_IRQ_MODE	.equ	0xf0108a68	; TOM1 IRQ Mode Configuration Register
GTM_TOM1_CH9_IRQ_NOTIFY	.equ	0xf0108a5c	; TOM1 Channel 9 Interrupt Notification Register
GTM_TOM1_CH9_SR0	.equ	0xf0108a44	; TOM1 Channel 9 CCU0 Compare Shadow Register
GTM_TOM1_CH9_SR1	.equ	0xf0108a48	; TOM1 Channel 9 CCU1 Compare Shadow Register
GTM_TOM1_CH9_STAT	.equ	0xf0108a58	; TOM1 Channel Status Register
GTM_TOM1_TGC0_ACT_TB	.equ	0xf0108834	; TOM1 TGC0 Action Time Base Register
GTM_TOM1_TGC0_ENDIS_CTRL	.equ	0xf0108870	; TOM1 TGC0 Enable/Disable Control Register
GTM_TOM1_TGC0_ENDIS_STAT	.equ	0xf0108874	; TOM1 TGC0 Enable/Disable Status Register
GTM_TOM1_TGC0_FUPD_CTRL	.equ	0xf0108838	; TOM1 TGC0 Force Update Control Register
GTM_TOM1_TGC0_GLB_CTRL	.equ	0xf0108830	; TOM1 TGC0 Global Control Register
GTM_TOM1_TGC0_INT_TRIG	.equ	0xf010883c	; TOM1 TGC0 Internal Trigger Control Register
GTM_TOM1_TGC0_OUTEN_CTRL	.equ	0xf0108878	; TOM1 TGC0 Output Enable Control Register
GTM_TOM1_TGC0_OUTEN_STAT	.equ	0xf010887c	; TOM1 TGC0 Output Enable Status Register
GTM_TOM1_TGC1_ACT_TB	.equ	0xf0108a34	; TOM1 TGC1 Action Time Base Register
GTM_TOM1_TGC1_ENDIS_CTRL	.equ	0xf0108a70	; TOM1 TGC1 Enable/Disable Control Register
GTM_TOM1_TGC1_ENDIS_STAT	.equ	0xf0108a74	; TOM1 TGC1 Enable/Disable Status Register
GTM_TOM1_TGC1_FUPD_CTRL	.equ	0xf0108a38	; TOM1 TGC1 Force Update Control Register
GTM_TOM1_TGC1_GLB_CTRL	.equ	0xf0108a30	; TOM1 TGC1 Global Control Register
GTM_TOM1_TGC1_INT_TRIG	.equ	0xf0108a3c	; TOM1 TGC1 Internal Trigger Control Register
GTM_TOM1_TGC1_OUTEN_CTRL	.equ	0xf0108a78	; TOM1 TGC1 Output Enable Control Register
GTM_TOM1_TGC1_OUTEN_STAT	.equ	0xf0108a7c	; TOM1 TGC1 Output Enable Status Register
GTM_TOM2_CH0_CM0	.equ	0xf010900c	; TOM2 Channel 0 CCU0 Compare Register
GTM_TOM2_CH0_CM1	.equ	0xf0109010	; TOM2 Channel 0 CCU1 Compare Register
GTM_TOM2_CH0_CN0	.equ	0xf0109014	; TOM2 Channel 0 CCU0 Counter Register
GTM_TOM2_CH0_CTRL	.equ	0xf0109000	; TOM2 Channel 0 Control Register?
GTM_TOM2_CH0_IRQ_EN	.equ	0xf0109020	; TOM2 Channel 0 Interrupt Enable Register
GTM_TOM2_CH0_IRQ_FORCINT	.equ	0xf0109024	; TOM2 Channel 0 Software Interrupt Generation Register
GTM_TOM2_CH0_IRQ_MODE	.equ	0xf0109028	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH0_IRQ_NOTIFY	.equ	0xf010901c	; TOM2 Channel 0 Interrupt Notification Register
GTM_TOM2_CH0_SR0	.equ	0xf0109004	; TOM2 Channel 0 CCU0 Compare Shadow Register
GTM_TOM2_CH0_SR1	.equ	0xf0109008	; TOM2 Channel 0 CCU1 Compare Shadow Register
GTM_TOM2_CH0_STAT	.equ	0xf0109018	; TOM2 Channel Status Register
GTM_TOM2_CH10_CM0	.equ	0xf010928c	; TOM2 Channel 10 CCU0 Compare Register
GTM_TOM2_CH10_CM1	.equ	0xf0109290	; TOM2 Channel 10 CCU1 Compare Register
GTM_TOM2_CH10_CN0	.equ	0xf0109294	; TOM2 Channel 10 CCU0 Counter Register
GTM_TOM2_CH10_CTRL	.equ	0xf0109280	; TOM2 Channel 10 Control Register?
GTM_TOM2_CH10_IRQ_EN	.equ	0xf01092a0	; TOM2 Channel 10 Interrupt Enable Register
GTM_TOM2_CH10_IRQ_FORCINT	.equ	0xf01092a4	; TOM2 Channel 10 Software Interrupt Generation Register
GTM_TOM2_CH10_IRQ_MODE	.equ	0xf01092a8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH10_IRQ_NOTIFY	.equ	0xf010929c	; TOM2 Channel 10 Interrupt Notification Register
GTM_TOM2_CH10_SR0	.equ	0xf0109284	; TOM2 Channel 10 CCU0 Compare Shadow Register
GTM_TOM2_CH10_SR1	.equ	0xf0109288	; TOM2 Channel 10 CCU1 Compare Shadow Register
GTM_TOM2_CH10_STAT	.equ	0xf0109298	; TOM2 Channel Status Register
GTM_TOM2_CH11_CM0	.equ	0xf01092cc	; TOM2 Channel 11 CCU0 Compare Register
GTM_TOM2_CH11_CM1	.equ	0xf01092d0	; TOM2 Channel 11 CCU1 Compare Register
GTM_TOM2_CH11_CN0	.equ	0xf01092d4	; TOM2 Channel 11 CCU0 Counter Register
GTM_TOM2_CH11_CTRL	.equ	0xf01092c0	; TOM2 Channel 11 Control Register?
GTM_TOM2_CH11_IRQ_EN	.equ	0xf01092e0	; TOM2 Channel 11 Interrupt Enable Register
GTM_TOM2_CH11_IRQ_FORCINT	.equ	0xf01092e4	; TOM2 Channel 11 Software Interrupt Generation Register
GTM_TOM2_CH11_IRQ_MODE	.equ	0xf01092e8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH11_IRQ_NOTIFY	.equ	0xf01092dc	; TOM2 Channel 11 Interrupt Notification Register
GTM_TOM2_CH11_SR0	.equ	0xf01092c4	; TOM2 Channel 11 CCU0 Compare Shadow Register
GTM_TOM2_CH11_SR1	.equ	0xf01092c8	; TOM2 Channel 11 CCU1 Compare Shadow Register
GTM_TOM2_CH11_STAT	.equ	0xf01092d8	; TOM2 Channel Status Register
GTM_TOM2_CH12_CM0	.equ	0xf010930c	; TOM2 Channel 12 CCU0 Compare Register
GTM_TOM2_CH12_CM1	.equ	0xf0109310	; TOM2 Channel 12 CCU1 Compare Register
GTM_TOM2_CH12_CN0	.equ	0xf0109314	; TOM2 Channel 12 CCU0 Counter Register
GTM_TOM2_CH12_CTRL	.equ	0xf0109300	; TOM2 Channel 12 Control Register?
GTM_TOM2_CH12_IRQ_EN	.equ	0xf0109320	; TOM2 Channel 12 Interrupt Enable Register
GTM_TOM2_CH12_IRQ_FORCINT	.equ	0xf0109324	; TOM2 Channel 12 Software Interrupt Generation Register
GTM_TOM2_CH12_IRQ_MODE	.equ	0xf0109328	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH12_IRQ_NOTIFY	.equ	0xf010931c	; TOM2 Channel 12 Interrupt Notification Register
GTM_TOM2_CH12_SR0	.equ	0xf0109304	; TOM2 Channel 12 CCU0 Compare Shadow Register
GTM_TOM2_CH12_SR1	.equ	0xf0109308	; TOM2 Channel 12 CCU1 Compare Shadow Register
GTM_TOM2_CH12_STAT	.equ	0xf0109318	; TOM2 Channel Status Register
GTM_TOM2_CH13_CM0	.equ	0xf010934c	; TOM2 Channel 13 CCU0 Compare Register
GTM_TOM2_CH13_CM1	.equ	0xf0109350	; TOM2 Channel 13 CCU1 Compare Register
GTM_TOM2_CH13_CN0	.equ	0xf0109354	; TOM2 Channel 13 CCU0 Counter Register
GTM_TOM2_CH13_CTRL	.equ	0xf0109340	; TOM2 Channel 13 Control Register?
GTM_TOM2_CH13_IRQ_EN	.equ	0xf0109360	; TOM2 Channel 13 Interrupt Enable Register
GTM_TOM2_CH13_IRQ_FORCINT	.equ	0xf0109364	; TOM2 Channel 13 Software Interrupt Generation Register
GTM_TOM2_CH13_IRQ_MODE	.equ	0xf0109368	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH13_IRQ_NOTIFY	.equ	0xf010935c	; TOM2 Channel 13 Interrupt Notification Register
GTM_TOM2_CH13_SR0	.equ	0xf0109344	; TOM2 Channel 13 CCU0 Compare Shadow Register
GTM_TOM2_CH13_SR1	.equ	0xf0109348	; TOM2 Channel 13 CCU1 Compare Shadow Register
GTM_TOM2_CH13_STAT	.equ	0xf0109358	; TOM2 Channel Status Register
GTM_TOM2_CH14_CM0	.equ	0xf010938c	; TOM2 Channel 14 CCU0 Compare Register
GTM_TOM2_CH14_CM1	.equ	0xf0109390	; TOM2 Channel 14 CCU1 Compare Register
GTM_TOM2_CH14_CN0	.equ	0xf0109394	; TOM2 Channel 14 CCU0 Counter Register
GTM_TOM2_CH14_CTRL	.equ	0xf0109380	; TOM2 Channel 14 Control Register?
GTM_TOM2_CH14_IRQ_EN	.equ	0xf01093a0	; TOM2 Channel 14 Interrupt Enable Register
GTM_TOM2_CH14_IRQ_FORCINT	.equ	0xf01093a4	; TOM2 Channel 14 Software Interrupt Generation Register
GTM_TOM2_CH14_IRQ_MODE	.equ	0xf01093a8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH14_IRQ_NOTIFY	.equ	0xf010939c	; TOM2 Channel 14 Interrupt Notification Register
GTM_TOM2_CH14_SR0	.equ	0xf0109384	; TOM2 Channel 14 CCU0 Compare Shadow Register
GTM_TOM2_CH14_SR1	.equ	0xf0109388	; TOM2 Channel 14 CCU1 Compare Shadow Register
GTM_TOM2_CH14_STAT	.equ	0xf0109398	; TOM2 Channel Status Register
GTM_TOM2_CH15_CM0	.equ	0xf01093cc	; TOM2 Channel 15 CCU0 Compare Register
GTM_TOM2_CH15_CM1	.equ	0xf01093d0	; TOM2 Channel 15 CCU1 Compare Register
GTM_TOM2_CH15_CN0	.equ	0xf01093d4	; TOM2 Channel 15 CCU0 Counter Register
GTM_TOM2_CH15_CTRL	.equ	0xf01093c0	; TOM2 Channel 15 Control Register
GTM_TOM2_CH15_IRQ_EN	.equ	0xf01093e0	; TOM2 Channel 15 Interrupt Enable Register
GTM_TOM2_CH15_IRQ_FORCINT	.equ	0xf01093e4	; TOM2 Channel 15 Software Interrupt Generation Register
GTM_TOM2_CH15_IRQ_MODE	.equ	0xf01093e8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH15_IRQ_NOTIFY	.equ	0xf01093dc	; TOM2 Channel 15 Interrupt Notification Register
GTM_TOM2_CH15_SR0	.equ	0xf01093c4	; TOM2 Channel 15 CCU0 Compare Shadow Register
GTM_TOM2_CH15_SR1	.equ	0xf01093c8	; TOM2 Channel 15 CCU1 Compare Shadow Register
GTM_TOM2_CH15_STAT	.equ	0xf01093d8	; TOM2 Channel Status Register
GTM_TOM2_CH1_CM0	.equ	0xf010904c	; TOM2 Channel 1 CCU0 Compare Register
GTM_TOM2_CH1_CM1	.equ	0xf0109050	; TOM2 Channel 1 CCU1 Compare Register
GTM_TOM2_CH1_CN0	.equ	0xf0109054	; TOM2 Channel 1 CCU0 Counter Register
GTM_TOM2_CH1_CTRL	.equ	0xf0109040	; TOM2 Channel 1 Control Register?
GTM_TOM2_CH1_IRQ_EN	.equ	0xf0109060	; TOM2 Channel 1 Interrupt Enable Register
GTM_TOM2_CH1_IRQ_FORCINT	.equ	0xf0109064	; TOM2 Channel 1 Software Interrupt Generation Register
GTM_TOM2_CH1_IRQ_MODE	.equ	0xf0109068	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH1_IRQ_NOTIFY	.equ	0xf010905c	; TOM2 Channel 1 Interrupt Notification Register
GTM_TOM2_CH1_SR0	.equ	0xf0109044	; TOM2 Channel 1 CCU0 Compare Shadow Register
GTM_TOM2_CH1_SR1	.equ	0xf0109048	; TOM2 Channel 1 CCU1 Compare Shadow Register
GTM_TOM2_CH1_STAT	.equ	0xf0109058	; TOM2 Channel Status Register
GTM_TOM2_CH2_CM0	.equ	0xf010908c	; TOM2 Channel 2 CCU0 Compare Register
GTM_TOM2_CH2_CM1	.equ	0xf0109090	; TOM2 Channel 2 CCU1 Compare Register
GTM_TOM2_CH2_CN0	.equ	0xf0109094	; TOM2 Channel 2 CCU0 Counter Register
GTM_TOM2_CH2_CTRL	.equ	0xf0109080	; TOM2 Channel 2 Control Register?
GTM_TOM2_CH2_IRQ_EN	.equ	0xf01090a0	; TOM2 Channel 2 Interrupt Enable Register
GTM_TOM2_CH2_IRQ_FORCINT	.equ	0xf01090a4	; TOM2 Channel 2 Software Interrupt Generation Register
GTM_TOM2_CH2_IRQ_MODE	.equ	0xf01090a8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH2_IRQ_NOTIFY	.equ	0xf010909c	; TOM2 Channel 2 Interrupt Notification Register
GTM_TOM2_CH2_SR0	.equ	0xf0109084	; TOM2 Channel 2 CCU0 Compare Shadow Register
GTM_TOM2_CH2_SR1	.equ	0xf0109088	; TOM2 Channel 2 CCU1 Compare Shadow Register
GTM_TOM2_CH2_STAT	.equ	0xf0109098	; TOM2 Channel Status Register
GTM_TOM2_CH3_CM0	.equ	0xf01090cc	; TOM2 Channel 3 CCU0 Compare Register
GTM_TOM2_CH3_CM1	.equ	0xf01090d0	; TOM2 Channel 3 CCU1 Compare Register
GTM_TOM2_CH3_CN0	.equ	0xf01090d4	; TOM2 Channel 3 CCU0 Counter Register
GTM_TOM2_CH3_CTRL	.equ	0xf01090c0	; TOM2 Channel 3 Control Register?
GTM_TOM2_CH3_IRQ_EN	.equ	0xf01090e0	; TOM2 Channel 3 Interrupt Enable Register
GTM_TOM2_CH3_IRQ_FORCINT	.equ	0xf01090e4	; TOM2 Channel 3 Software Interrupt Generation Register
GTM_TOM2_CH3_IRQ_MODE	.equ	0xf01090e8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH3_IRQ_NOTIFY	.equ	0xf01090dc	; TOM2 Channel 3 Interrupt Notification Register
GTM_TOM2_CH3_SR0	.equ	0xf01090c4	; TOM2 Channel 3 CCU0 Compare Shadow Register
GTM_TOM2_CH3_SR1	.equ	0xf01090c8	; TOM2 Channel 3 CCU1 Compare Shadow Register
GTM_TOM2_CH3_STAT	.equ	0xf01090d8	; TOM2 Channel Status Register
GTM_TOM2_CH4_CM0	.equ	0xf010910c	; TOM2 Channel 4 CCU0 Compare Register
GTM_TOM2_CH4_CM1	.equ	0xf0109110	; TOM2 Channel 4 CCU1 Compare Register
GTM_TOM2_CH4_CN0	.equ	0xf0109114	; TOM2 Channel 4 CCU0 Counter Register
GTM_TOM2_CH4_CTRL	.equ	0xf0109100	; TOM2 Channel 4 Control Register?
GTM_TOM2_CH4_IRQ_EN	.equ	0xf0109120	; TOM2 Channel 4 Interrupt Enable Register
GTM_TOM2_CH4_IRQ_FORCINT	.equ	0xf0109124	; TOM2 Channel 4 Software Interrupt Generation Register
GTM_TOM2_CH4_IRQ_MODE	.equ	0xf0109128	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH4_IRQ_NOTIFY	.equ	0xf010911c	; TOM2 Channel 4 Interrupt Notification Register
GTM_TOM2_CH4_SR0	.equ	0xf0109104	; TOM2 Channel 4 CCU0 Compare Shadow Register
GTM_TOM2_CH4_SR1	.equ	0xf0109108	; TOM2 Channel 4 CCU1 Compare Shadow Register
GTM_TOM2_CH4_STAT	.equ	0xf0109118	; TOM2 Channel Status Register
GTM_TOM2_CH5_CM0	.equ	0xf010914c	; TOM2 Channel 5 CCU0 Compare Register
GTM_TOM2_CH5_CM1	.equ	0xf0109150	; TOM2 Channel 5 CCU1 Compare Register
GTM_TOM2_CH5_CN0	.equ	0xf0109154	; TOM2 Channel 5 CCU0 Counter Register
GTM_TOM2_CH5_CTRL	.equ	0xf0109140	; TOM2 Channel 5 Control Register?
GTM_TOM2_CH5_IRQ_EN	.equ	0xf0109160	; TOM2 Channel 5 Interrupt Enable Register
GTM_TOM2_CH5_IRQ_FORCINT	.equ	0xf0109164	; TOM2 Channel 5 Software Interrupt Generation Register
GTM_TOM2_CH5_IRQ_MODE	.equ	0xf0109168	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH5_IRQ_NOTIFY	.equ	0xf010915c	; TOM2 Channel 5 Interrupt Notification Register
GTM_TOM2_CH5_SR0	.equ	0xf0109144	; TOM2 Channel 5 CCU0 Compare Shadow Register
GTM_TOM2_CH5_SR1	.equ	0xf0109148	; TOM2 Channel 5 CCU1 Compare Shadow Register
GTM_TOM2_CH5_STAT	.equ	0xf0109158	; TOM2 Channel Status Register
GTM_TOM2_CH6_CM0	.equ	0xf010918c	; TOM2 Channel 6 CCU0 Compare Register
GTM_TOM2_CH6_CM1	.equ	0xf0109190	; TOM2 Channel 6 CCU1 Compare Register
GTM_TOM2_CH6_CN0	.equ	0xf0109194	; TOM2 Channel 6 CCU0 Counter Register
GTM_TOM2_CH6_CTRL	.equ	0xf0109180	; TOM2 Channel 6 Control Register?
GTM_TOM2_CH6_IRQ_EN	.equ	0xf01091a0	; TOM2 Channel 6 Interrupt Enable Register
GTM_TOM2_CH6_IRQ_FORCINT	.equ	0xf01091a4	; TOM2 Channel 6 Software Interrupt Generation Register
GTM_TOM2_CH6_IRQ_MODE	.equ	0xf01091a8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH6_IRQ_NOTIFY	.equ	0xf010919c	; TOM2 Channel 6 Interrupt Notification Register
GTM_TOM2_CH6_SR0	.equ	0xf0109184	; TOM2 Channel 6 CCU0 Compare Shadow Register
GTM_TOM2_CH6_SR1	.equ	0xf0109188	; TOM2 Channel 6 CCU1 Compare Shadow Register
GTM_TOM2_CH6_STAT	.equ	0xf0109198	; TOM2 Channel Status Register
GTM_TOM2_CH7_CM0	.equ	0xf01091cc	; TOM2 Channel 7 CCU0 Compare Register
GTM_TOM2_CH7_CM1	.equ	0xf01091d0	; TOM2 Channel 7 CCU1 Compare Register
GTM_TOM2_CH7_CN0	.equ	0xf01091d4	; TOM2 Channel 7 CCU0 Counter Register
GTM_TOM2_CH7_CTRL	.equ	0xf01091c0	; TOM2 Channel 7 Control Register?
GTM_TOM2_CH7_IRQ_EN	.equ	0xf01091e0	; TOM2 Channel 7 Interrupt Enable Register
GTM_TOM2_CH7_IRQ_FORCINT	.equ	0xf01091e4	; TOM2 Channel 7 Software Interrupt Generation Register
GTM_TOM2_CH7_IRQ_MODE	.equ	0xf01091e8	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH7_IRQ_NOTIFY	.equ	0xf01091dc	; TOM2 Channel 7 Interrupt Notification Register
GTM_TOM2_CH7_SR0	.equ	0xf01091c4	; TOM2 Channel 7 CCU0 Compare Shadow Register
GTM_TOM2_CH7_SR1	.equ	0xf01091c8	; TOM2 Channel 7 CCU1 Compare Shadow Register
GTM_TOM2_CH7_STAT	.equ	0xf01091d8	; TOM2 Channel Status Register
GTM_TOM2_CH8_CM0	.equ	0xf010920c	; TOM2 Channel 8 CCU0 Compare Register
GTM_TOM2_CH8_CM1	.equ	0xf0109210	; TOM2 Channel 8 CCU1 Compare Register
GTM_TOM2_CH8_CN0	.equ	0xf0109214	; TOM2 Channel 8 CCU0 Counter Register
GTM_TOM2_CH8_CTRL	.equ	0xf0109200	; TOM2 Channel 8 Control Register?
GTM_TOM2_CH8_IRQ_EN	.equ	0xf0109220	; TOM2 Channel 8 Interrupt Enable Register
GTM_TOM2_CH8_IRQ_FORCINT	.equ	0xf0109224	; TOM2 Channel 8 Software Interrupt Generation Register
GTM_TOM2_CH8_IRQ_MODE	.equ	0xf0109228	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH8_IRQ_NOTIFY	.equ	0xf010921c	; TOM2 Channel 8 Interrupt Notification Register
GTM_TOM2_CH8_SR0	.equ	0xf0109204	; TOM2 Channel 8 CCU0 Compare Shadow Register
GTM_TOM2_CH8_SR1	.equ	0xf0109208	; TOM2 Channel 8 CCU1 Compare Shadow Register
GTM_TOM2_CH8_STAT	.equ	0xf0109218	; TOM2 Channel Status Register
GTM_TOM2_CH9_CM0	.equ	0xf010924c	; TOM2 Channel 9 CCU0 Compare Register
GTM_TOM2_CH9_CM1	.equ	0xf0109250	; TOM2 Channel 9 CCU1 Compare Register
GTM_TOM2_CH9_CN0	.equ	0xf0109254	; TOM2 Channel 9 CCU0 Counter Register
GTM_TOM2_CH9_CTRL	.equ	0xf0109240	; TOM2 Channel 9 Control Register?
GTM_TOM2_CH9_IRQ_EN	.equ	0xf0109260	; TOM2 Channel 9 Interrupt Enable Register
GTM_TOM2_CH9_IRQ_FORCINT	.equ	0xf0109264	; TOM2 Channel 9 Software Interrupt Generation Register
GTM_TOM2_CH9_IRQ_MODE	.equ	0xf0109268	; TOM2 IRQ Mode Configuration Register
GTM_TOM2_CH9_IRQ_NOTIFY	.equ	0xf010925c	; TOM2 Channel 9 Interrupt Notification Register
GTM_TOM2_CH9_SR0	.equ	0xf0109244	; TOM2 Channel 9 CCU0 Compare Shadow Register
GTM_TOM2_CH9_SR1	.equ	0xf0109248	; TOM2 Channel 9 CCU1 Compare Shadow Register
GTM_TOM2_CH9_STAT	.equ	0xf0109258	; TOM2 Channel Status Register
GTM_TOM2_TGC0_ACT_TB	.equ	0xf0109034	; TOM2 TGC0 Action Time Base Register
GTM_TOM2_TGC0_ENDIS_CTRL	.equ	0xf0109070	; TOM2 TGC0 Enable/Disable Control Register
GTM_TOM2_TGC0_ENDIS_STAT	.equ	0xf0109074	; TOM2 TGC0 Enable/Disable Status Register
GTM_TOM2_TGC0_FUPD_CTRL	.equ	0xf0109038	; TOM2 TGC0 Force Update Control Register
GTM_TOM2_TGC0_GLB_CTRL	.equ	0xf0109030	; TOM2 TGC0 Global Control Register
GTM_TOM2_TGC0_INT_TRIG	.equ	0xf010903c	; TOM2 TGC0 Internal Trigger Control Register
GTM_TOM2_TGC0_OUTEN_CTRL	.equ	0xf0109078	; TOM2 TGC0 Output Enable Control Register
GTM_TOM2_TGC0_OUTEN_STAT	.equ	0xf010907c	; TOM2 TGC0 Output Enable Status Register
GTM_TOM2_TGC1_ACT_TB	.equ	0xf0109234	; TOM2 TGC1 Action Time Base Register
GTM_TOM2_TGC1_ENDIS_CTRL	.equ	0xf0109270	; TOM2 TGC1 Enable/Disable Control Register
GTM_TOM2_TGC1_ENDIS_STAT	.equ	0xf0109274	; TOM2 TGC1 Enable/Disable Status Register
GTM_TOM2_TGC1_FUPD_CTRL	.equ	0xf0109238	; TOM2 TGC1 Force Update Control Register
GTM_TOM2_TGC1_GLB_CTRL	.equ	0xf0109230	; TOM2 TGC1 Global Control Register
GTM_TOM2_TGC1_INT_TRIG	.equ	0xf010923c	; TOM2 TGC1 Internal Trigger Control Register
GTM_TOM2_TGC1_OUTEN_CTRL	.equ	0xf0109278	; TOM2 TGC1 Output Enable Control Register
GTM_TOM2_TGC1_OUTEN_STAT	.equ	0xf010927c	; TOM2 TGC1 Output Enable Status Register
GTM_TOM3_CH0_CM0	.equ	0xf010980c	; TOM3 Channel 0 CCU0 Compare Register
GTM_TOM3_CH0_CM1	.equ	0xf0109810	; TOM3 Channel 0 CCU1 Compare Register
GTM_TOM3_CH0_CN0	.equ	0xf0109814	; TOM3 Channel 0 CCU0 Counter Register
GTM_TOM3_CH0_CTRL	.equ	0xf0109800	; TOM3 Channel 0 Control Register?
GTM_TOM3_CH0_IRQ_EN	.equ	0xf0109820	; TOM3 Channel 0 Interrupt Enable Register
GTM_TOM3_CH0_IRQ_FORCINT	.equ	0xf0109824	; TOM3 Channel 0 Software Interrupt Generation Register
GTM_TOM3_CH0_IRQ_MODE	.equ	0xf0109828	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH0_IRQ_NOTIFY	.equ	0xf010981c	; TOM3 Channel 0 Interrupt Notification Register
GTM_TOM3_CH0_SR0	.equ	0xf0109804	; TOM3 Channel 0 CCU0 Compare Shadow Register
GTM_TOM3_CH0_SR1	.equ	0xf0109808	; TOM3 Channel 0 CCU1 Compare Shadow Register
GTM_TOM3_CH0_STAT	.equ	0xf0109818	; TOM3 Channel Status Register
GTM_TOM3_CH10_CM0	.equ	0xf0109a8c	; TOM3 Channel 10 CCU0 Compare Register
GTM_TOM3_CH10_CM1	.equ	0xf0109a90	; TOM3 Channel 10 CCU1 Compare Register
GTM_TOM3_CH10_CN0	.equ	0xf0109a94	; TOM3 Channel 10 CCU0 Counter Register
GTM_TOM3_CH10_CTRL	.equ	0xf0109a80	; TOM3 Channel 10 Control Register?
GTM_TOM3_CH10_IRQ_EN	.equ	0xf0109aa0	; TOM3 Channel 10 Interrupt Enable Register
GTM_TOM3_CH10_IRQ_FORCINT	.equ	0xf0109aa4	; TOM3 Channel 10 Software Interrupt Generation Register
GTM_TOM3_CH10_IRQ_MODE	.equ	0xf0109aa8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH10_IRQ_NOTIFY	.equ	0xf0109a9c	; TOM3 Channel 10 Interrupt Notification Register
GTM_TOM3_CH10_SR0	.equ	0xf0109a84	; TOM3 Channel 10 CCU0 Compare Shadow Register
GTM_TOM3_CH10_SR1	.equ	0xf0109a88	; TOM3 Channel 10 CCU1 Compare Shadow Register
GTM_TOM3_CH10_STAT	.equ	0xf0109a98	; TOM3 Channel Status Register
GTM_TOM3_CH11_CM0	.equ	0xf0109acc	; TOM3 Channel 11 CCU0 Compare Register
GTM_TOM3_CH11_CM1	.equ	0xf0109ad0	; TOM3 Channel 11 CCU1 Compare Register
GTM_TOM3_CH11_CN0	.equ	0xf0109ad4	; TOM3 Channel 11 CCU0 Counter Register
GTM_TOM3_CH11_CTRL	.equ	0xf0109ac0	; TOM3 Channel 11 Control Register?
GTM_TOM3_CH11_IRQ_EN	.equ	0xf0109ae0	; TOM3 Channel 11 Interrupt Enable Register
GTM_TOM3_CH11_IRQ_FORCINT	.equ	0xf0109ae4	; TOM3 Channel 11 Software Interrupt Generation Register
GTM_TOM3_CH11_IRQ_MODE	.equ	0xf0109ae8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH11_IRQ_NOTIFY	.equ	0xf0109adc	; TOM3 Channel 11 Interrupt Notification Register
GTM_TOM3_CH11_SR0	.equ	0xf0109ac4	; TOM3 Channel 11 CCU0 Compare Shadow Register
GTM_TOM3_CH11_SR1	.equ	0xf0109ac8	; TOM3 Channel 11 CCU1 Compare Shadow Register
GTM_TOM3_CH11_STAT	.equ	0xf0109ad8	; TOM3 Channel Status Register
GTM_TOM3_CH12_CM0	.equ	0xf0109b0c	; TOM3 Channel 12 CCU0 Compare Register
GTM_TOM3_CH12_CM1	.equ	0xf0109b10	; TOM3 Channel 12 CCU1 Compare Register
GTM_TOM3_CH12_CN0	.equ	0xf0109b14	; TOM3 Channel 12 CCU0 Counter Register
GTM_TOM3_CH12_CTRL	.equ	0xf0109b00	; TOM3 Channel 12 Control Register?
GTM_TOM3_CH12_IRQ_EN	.equ	0xf0109b20	; TOM3 Channel 12 Interrupt Enable Register
GTM_TOM3_CH12_IRQ_FORCINT	.equ	0xf0109b24	; TOM3 Channel 12 Software Interrupt Generation Register
GTM_TOM3_CH12_IRQ_MODE	.equ	0xf0109b28	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH12_IRQ_NOTIFY	.equ	0xf0109b1c	; TOM3 Channel 12 Interrupt Notification Register
GTM_TOM3_CH12_SR0	.equ	0xf0109b04	; TOM3 Channel 12 CCU0 Compare Shadow Register
GTM_TOM3_CH12_SR1	.equ	0xf0109b08	; TOM3 Channel 12 CCU1 Compare Shadow Register
GTM_TOM3_CH12_STAT	.equ	0xf0109b18	; TOM3 Channel Status Register
GTM_TOM3_CH13_CM0	.equ	0xf0109b4c	; TOM3 Channel 13 CCU0 Compare Register
GTM_TOM3_CH13_CM1	.equ	0xf0109b50	; TOM3 Channel 13 CCU1 Compare Register
GTM_TOM3_CH13_CN0	.equ	0xf0109b54	; TOM3 Channel 13 CCU0 Counter Register
GTM_TOM3_CH13_CTRL	.equ	0xf0109b40	; TOM3 Channel 13 Control Register?
GTM_TOM3_CH13_IRQ_EN	.equ	0xf0109b60	; TOM3 Channel 13 Interrupt Enable Register
GTM_TOM3_CH13_IRQ_FORCINT	.equ	0xf0109b64	; TOM3 Channel 13 Software Interrupt Generation Register
GTM_TOM3_CH13_IRQ_MODE	.equ	0xf0109b68	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH13_IRQ_NOTIFY	.equ	0xf0109b5c	; TOM3 Channel 13 Interrupt Notification Register
GTM_TOM3_CH13_SR0	.equ	0xf0109b44	; TOM3 Channel 13 CCU0 Compare Shadow Register
GTM_TOM3_CH13_SR1	.equ	0xf0109b48	; TOM3 Channel 13 CCU1 Compare Shadow Register
GTM_TOM3_CH13_STAT	.equ	0xf0109b58	; TOM3 Channel Status Register
GTM_TOM3_CH14_CM0	.equ	0xf0109b8c	; TOM3 Channel 14 CCU0 Compare Register
GTM_TOM3_CH14_CM1	.equ	0xf0109b90	; TOM3 Channel 14 CCU1 Compare Register
GTM_TOM3_CH14_CN0	.equ	0xf0109b94	; TOM3 Channel 14 CCU0 Counter Register
GTM_TOM3_CH14_CTRL	.equ	0xf0109b80	; TOM3 Channel 14 Control Register?
GTM_TOM3_CH14_IRQ_EN	.equ	0xf0109ba0	; TOM3 Channel 14 Interrupt Enable Register
GTM_TOM3_CH14_IRQ_FORCINT	.equ	0xf0109ba4	; TOM3 Channel 14 Software Interrupt Generation Register
GTM_TOM3_CH14_IRQ_MODE	.equ	0xf0109ba8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH14_IRQ_NOTIFY	.equ	0xf0109b9c	; TOM3 Channel 14 Interrupt Notification Register
GTM_TOM3_CH14_SR0	.equ	0xf0109b84	; TOM3 Channel 14 CCU0 Compare Shadow Register
GTM_TOM3_CH14_SR1	.equ	0xf0109b88	; TOM3 Channel 14 CCU1 Compare Shadow Register
GTM_TOM3_CH14_STAT	.equ	0xf0109b98	; TOM3 Channel Status Register
GTM_TOM3_CH15_CM0	.equ	0xf0109bcc	; TOM3 Channel 15 CCU0 Compare Register
GTM_TOM3_CH15_CM1	.equ	0xf0109bd0	; TOM3 Channel 15 CCU1 Compare Register
GTM_TOM3_CH15_CN0	.equ	0xf0109bd4	; TOM3 Channel 15 CCU0 Counter Register
GTM_TOM3_CH15_CTRL	.equ	0xf0109bc0	; TOM3 Channel 15 Control Register
GTM_TOM3_CH15_IRQ_EN	.equ	0xf0109be0	; TOM3 Channel 15 Interrupt Enable Register
GTM_TOM3_CH15_IRQ_FORCINT	.equ	0xf0109be4	; TOM3 Channel 15 Software Interrupt Generation Register
GTM_TOM3_CH15_IRQ_MODE	.equ	0xf0109be8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH15_IRQ_NOTIFY	.equ	0xf0109bdc	; TOM3 Channel 15 Interrupt Notification Register
GTM_TOM3_CH15_SR0	.equ	0xf0109bc4	; TOM3 Channel 15 CCU0 Compare Shadow Register
GTM_TOM3_CH15_SR1	.equ	0xf0109bc8	; TOM3 Channel 15 CCU1 Compare Shadow Register
GTM_TOM3_CH15_STAT	.equ	0xf0109bd8	; TOM3 Channel Status Register
GTM_TOM3_CH1_CM0	.equ	0xf010984c	; TOM3 Channel 1 CCU0 Compare Register
GTM_TOM3_CH1_CM1	.equ	0xf0109850	; TOM3 Channel 1 CCU1 Compare Register
GTM_TOM3_CH1_CN0	.equ	0xf0109854	; TOM3 Channel 1 CCU0 Counter Register
GTM_TOM3_CH1_CTRL	.equ	0xf0109840	; TOM3 Channel 1 Control Register?
GTM_TOM3_CH1_IRQ_EN	.equ	0xf0109860	; TOM3 Channel 1 Interrupt Enable Register
GTM_TOM3_CH1_IRQ_FORCINT	.equ	0xf0109864	; TOM3 Channel 1 Software Interrupt Generation Register
GTM_TOM3_CH1_IRQ_MODE	.equ	0xf0109868	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH1_IRQ_NOTIFY	.equ	0xf010985c	; TOM3 Channel 1 Interrupt Notification Register
GTM_TOM3_CH1_SR0	.equ	0xf0109844	; TOM3 Channel 1 CCU0 Compare Shadow Register
GTM_TOM3_CH1_SR1	.equ	0xf0109848	; TOM3 Channel 1 CCU1 Compare Shadow Register
GTM_TOM3_CH1_STAT	.equ	0xf0109858	; TOM3 Channel Status Register
GTM_TOM3_CH2_CM0	.equ	0xf010988c	; TOM3 Channel 2 CCU0 Compare Register
GTM_TOM3_CH2_CM1	.equ	0xf0109890	; TOM3 Channel 2 CCU1 Compare Register
GTM_TOM3_CH2_CN0	.equ	0xf0109894	; TOM3 Channel 2 CCU0 Counter Register
GTM_TOM3_CH2_CTRL	.equ	0xf0109880	; TOM3 Channel 2 Control Register?
GTM_TOM3_CH2_IRQ_EN	.equ	0xf01098a0	; TOM3 Channel 2 Interrupt Enable Register
GTM_TOM3_CH2_IRQ_FORCINT	.equ	0xf01098a4	; TOM3 Channel 2 Software Interrupt Generation Register
GTM_TOM3_CH2_IRQ_MODE	.equ	0xf01098a8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH2_IRQ_NOTIFY	.equ	0xf010989c	; TOM3 Channel 2 Interrupt Notification Register
GTM_TOM3_CH2_SR0	.equ	0xf0109884	; TOM3 Channel 2 CCU0 Compare Shadow Register
GTM_TOM3_CH2_SR1	.equ	0xf0109888	; TOM3 Channel 2 CCU1 Compare Shadow Register
GTM_TOM3_CH2_STAT	.equ	0xf0109898	; TOM3 Channel Status Register
GTM_TOM3_CH3_CM0	.equ	0xf01098cc	; TOM3 Channel 3 CCU0 Compare Register
GTM_TOM3_CH3_CM1	.equ	0xf01098d0	; TOM3 Channel 3 CCU1 Compare Register
GTM_TOM3_CH3_CN0	.equ	0xf01098d4	; TOM3 Channel 3 CCU0 Counter Register
GTM_TOM3_CH3_CTRL	.equ	0xf01098c0	; TOM3 Channel 3 Control Register?
GTM_TOM3_CH3_IRQ_EN	.equ	0xf01098e0	; TOM3 Channel 3 Interrupt Enable Register
GTM_TOM3_CH3_IRQ_FORCINT	.equ	0xf01098e4	; TOM3 Channel 3 Software Interrupt Generation Register
GTM_TOM3_CH3_IRQ_MODE	.equ	0xf01098e8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH3_IRQ_NOTIFY	.equ	0xf01098dc	; TOM3 Channel 3 Interrupt Notification Register
GTM_TOM3_CH3_SR0	.equ	0xf01098c4	; TOM3 Channel 3 CCU0 Compare Shadow Register
GTM_TOM3_CH3_SR1	.equ	0xf01098c8	; TOM3 Channel 3 CCU1 Compare Shadow Register
GTM_TOM3_CH3_STAT	.equ	0xf01098d8	; TOM3 Channel Status Register
GTM_TOM3_CH4_CM0	.equ	0xf010990c	; TOM3 Channel 4 CCU0 Compare Register
GTM_TOM3_CH4_CM1	.equ	0xf0109910	; TOM3 Channel 4 CCU1 Compare Register
GTM_TOM3_CH4_CN0	.equ	0xf0109914	; TOM3 Channel 4 CCU0 Counter Register
GTM_TOM3_CH4_CTRL	.equ	0xf0109900	; TOM3 Channel 4 Control Register?
GTM_TOM3_CH4_IRQ_EN	.equ	0xf0109920	; TOM3 Channel 4 Interrupt Enable Register
GTM_TOM3_CH4_IRQ_FORCINT	.equ	0xf0109924	; TOM3 Channel 4 Software Interrupt Generation Register
GTM_TOM3_CH4_IRQ_MODE	.equ	0xf0109928	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH4_IRQ_NOTIFY	.equ	0xf010991c	; TOM3 Channel 4 Interrupt Notification Register
GTM_TOM3_CH4_SR0	.equ	0xf0109904	; TOM3 Channel 4 CCU0 Compare Shadow Register
GTM_TOM3_CH4_SR1	.equ	0xf0109908	; TOM3 Channel 4 CCU1 Compare Shadow Register
GTM_TOM3_CH4_STAT	.equ	0xf0109918	; TOM3 Channel Status Register
GTM_TOM3_CH5_CM0	.equ	0xf010994c	; TOM3 Channel 5 CCU0 Compare Register
GTM_TOM3_CH5_CM1	.equ	0xf0109950	; TOM3 Channel 5 CCU1 Compare Register
GTM_TOM3_CH5_CN0	.equ	0xf0109954	; TOM3 Channel 5 CCU0 Counter Register
GTM_TOM3_CH5_CTRL	.equ	0xf0109940	; TOM3 Channel 5 Control Register?
GTM_TOM3_CH5_IRQ_EN	.equ	0xf0109960	; TOM3 Channel 5 Interrupt Enable Register
GTM_TOM3_CH5_IRQ_FORCINT	.equ	0xf0109964	; TOM3 Channel 5 Software Interrupt Generation Register
GTM_TOM3_CH5_IRQ_MODE	.equ	0xf0109968	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH5_IRQ_NOTIFY	.equ	0xf010995c	; TOM3 Channel 5 Interrupt Notification Register
GTM_TOM3_CH5_SR0	.equ	0xf0109944	; TOM3 Channel 5 CCU0 Compare Shadow Register
GTM_TOM3_CH5_SR1	.equ	0xf0109948	; TOM3 Channel 5 CCU1 Compare Shadow Register
GTM_TOM3_CH5_STAT	.equ	0xf0109958	; TOM3 Channel Status Register
GTM_TOM3_CH6_CM0	.equ	0xf010998c	; TOM3 Channel 6 CCU0 Compare Register
GTM_TOM3_CH6_CM1	.equ	0xf0109990	; TOM3 Channel 6 CCU1 Compare Register
GTM_TOM3_CH6_CN0	.equ	0xf0109994	; TOM3 Channel 6 CCU0 Counter Register
GTM_TOM3_CH6_CTRL	.equ	0xf0109980	; TOM3 Channel 6 Control Register?
GTM_TOM3_CH6_IRQ_EN	.equ	0xf01099a0	; TOM3 Channel 6 Interrupt Enable Register
GTM_TOM3_CH6_IRQ_FORCINT	.equ	0xf01099a4	; TOM3 Channel 6 Software Interrupt Generation Register
GTM_TOM3_CH6_IRQ_MODE	.equ	0xf01099a8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH6_IRQ_NOTIFY	.equ	0xf010999c	; TOM3 Channel 6 Interrupt Notification Register
GTM_TOM3_CH6_SR0	.equ	0xf0109984	; TOM3 Channel 6 CCU0 Compare Shadow Register
GTM_TOM3_CH6_SR1	.equ	0xf0109988	; TOM3 Channel 6 CCU1 Compare Shadow Register
GTM_TOM3_CH6_STAT	.equ	0xf0109998	; TOM3 Channel Status Register
GTM_TOM3_CH7_CM0	.equ	0xf01099cc	; TOM3 Channel 7 CCU0 Compare Register
GTM_TOM3_CH7_CM1	.equ	0xf01099d0	; TOM3 Channel 7 CCU1 Compare Register
GTM_TOM3_CH7_CN0	.equ	0xf01099d4	; TOM3 Channel 7 CCU0 Counter Register
GTM_TOM3_CH7_CTRL	.equ	0xf01099c0	; TOM3 Channel 7 Control Register?
GTM_TOM3_CH7_IRQ_EN	.equ	0xf01099e0	; TOM3 Channel 7 Interrupt Enable Register
GTM_TOM3_CH7_IRQ_FORCINT	.equ	0xf01099e4	; TOM3 Channel 7 Software Interrupt Generation Register
GTM_TOM3_CH7_IRQ_MODE	.equ	0xf01099e8	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH7_IRQ_NOTIFY	.equ	0xf01099dc	; TOM3 Channel 7 Interrupt Notification Register
GTM_TOM3_CH7_SR0	.equ	0xf01099c4	; TOM3 Channel 7 CCU0 Compare Shadow Register
GTM_TOM3_CH7_SR1	.equ	0xf01099c8	; TOM3 Channel 7 CCU1 Compare Shadow Register
GTM_TOM3_CH7_STAT	.equ	0xf01099d8	; TOM3 Channel Status Register
GTM_TOM3_CH8_CM0	.equ	0xf0109a0c	; TOM3 Channel 8 CCU0 Compare Register
GTM_TOM3_CH8_CM1	.equ	0xf0109a10	; TOM3 Channel 8 CCU1 Compare Register
GTM_TOM3_CH8_CN0	.equ	0xf0109a14	; TOM3 Channel 8 CCU0 Counter Register
GTM_TOM3_CH8_CTRL	.equ	0xf0109a00	; TOM3 Channel 8 Control Register?
GTM_TOM3_CH8_IRQ_EN	.equ	0xf0109a20	; TOM3 Channel 8 Interrupt Enable Register
GTM_TOM3_CH8_IRQ_FORCINT	.equ	0xf0109a24	; TOM3 Channel 8 Software Interrupt Generation Register
GTM_TOM3_CH8_IRQ_MODE	.equ	0xf0109a28	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH8_IRQ_NOTIFY	.equ	0xf0109a1c	; TOM3 Channel 8 Interrupt Notification Register
GTM_TOM3_CH8_SR0	.equ	0xf0109a04	; TOM3 Channel 8 CCU0 Compare Shadow Register
GTM_TOM3_CH8_SR1	.equ	0xf0109a08	; TOM3 Channel 8 CCU1 Compare Shadow Register
GTM_TOM3_CH8_STAT	.equ	0xf0109a18	; TOM3 Channel Status Register
GTM_TOM3_CH9_CM0	.equ	0xf0109a4c	; TOM3 Channel 9 CCU0 Compare Register
GTM_TOM3_CH9_CM1	.equ	0xf0109a50	; TOM3 Channel 9 CCU1 Compare Register
GTM_TOM3_CH9_CN0	.equ	0xf0109a54	; TOM3 Channel 9 CCU0 Counter Register
GTM_TOM3_CH9_CTRL	.equ	0xf0109a40	; TOM3 Channel 9 Control Register?
GTM_TOM3_CH9_IRQ_EN	.equ	0xf0109a60	; TOM3 Channel 9 Interrupt Enable Register
GTM_TOM3_CH9_IRQ_FORCINT	.equ	0xf0109a64	; TOM3 Channel 9 Software Interrupt Generation Register
GTM_TOM3_CH9_IRQ_MODE	.equ	0xf0109a68	; TOM3 IRQ Mode Configuration Register
GTM_TOM3_CH9_IRQ_NOTIFY	.equ	0xf0109a5c	; TOM3 Channel 9 Interrupt Notification Register
GTM_TOM3_CH9_SR0	.equ	0xf0109a44	; TOM3 Channel 9 CCU0 Compare Shadow Register
GTM_TOM3_CH9_SR1	.equ	0xf0109a48	; TOM3 Channel 9 CCU1 Compare Shadow Register
GTM_TOM3_CH9_STAT	.equ	0xf0109a58	; TOM3 Channel Status Register
GTM_TOM3_TGC0_ACT_TB	.equ	0xf0109834	; TOM3 TGC0 Action Time Base Register
GTM_TOM3_TGC0_ENDIS_CTRL	.equ	0xf0109870	; TOM3 TGC0 Enable/Disable Control Register
GTM_TOM3_TGC0_ENDIS_STAT	.equ	0xf0109874	; TOM3 TGC0 Enable/Disable Status Register
GTM_TOM3_TGC0_FUPD_CTRL	.equ	0xf0109838	; TOM3 TGC0 Force Update Control Register
GTM_TOM3_TGC0_GLB_CTRL	.equ	0xf0109830	; TOM3 TGC0 Global Control Register
GTM_TOM3_TGC0_INT_TRIG	.equ	0xf010983c	; TOM3 TGC0 Internal Trigger Control Register
GTM_TOM3_TGC0_OUTEN_CTRL	.equ	0xf0109878	; TOM3 TGC0 Output Enable Control Register
GTM_TOM3_TGC0_OUTEN_STAT	.equ	0xf010987c	; TOM3 TGC0 Output Enable Status Register
GTM_TOM3_TGC1_ACT_TB	.equ	0xf0109a34	; TOM3 TGC1 Action Time Base Register
GTM_TOM3_TGC1_ENDIS_CTRL	.equ	0xf0109a70	; TOM3 TGC1 Enable/Disable Control Register
GTM_TOM3_TGC1_ENDIS_STAT	.equ	0xf0109a74	; TOM3 TGC1 Enable/Disable Status Register
GTM_TOM3_TGC1_FUPD_CTRL	.equ	0xf0109a38	; TOM3 TGC1 Force Update Control Register
GTM_TOM3_TGC1_GLB_CTRL	.equ	0xf0109a30	; TOM3 TGC1 Global Control Register
GTM_TOM3_TGC1_INT_TRIG	.equ	0xf0109a3c	; TOM3 TGC1 Internal Trigger Control Register
GTM_TOM3_TGC1_OUTEN_CTRL	.equ	0xf0109a78	; TOM3 TGC1 Output Enable Control Register
GTM_TOM3_TGC1_OUTEN_STAT	.equ	0xf0109a7c	; TOM3 TGC1 Output Enable Status Register
GTM_TOM4_CH0_CM0	.equ	0xf010a00c	; TOM4 Channel 0 CCU0 Compare Register
GTM_TOM4_CH0_CM1	.equ	0xf010a010	; TOM4 Channel 0 CCU1 Compare Register
GTM_TOM4_CH0_CN0	.equ	0xf010a014	; TOM4 Channel 0 CCU0 Counter Register
GTM_TOM4_CH0_CTRL	.equ	0xf010a000	; TOM4 Channel 0 Control Register?
GTM_TOM4_CH0_IRQ_EN	.equ	0xf010a020	; TOM4 Channel 0 Interrupt Enable Register
GTM_TOM4_CH0_IRQ_FORCINT	.equ	0xf010a024	; TOM4 Channel 0 Software Interrupt Generation Register
GTM_TOM4_CH0_IRQ_MODE	.equ	0xf010a028	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH0_IRQ_NOTIFY	.equ	0xf010a01c	; TOM4 Channel 0 Interrupt Notification Register
GTM_TOM4_CH0_SR0	.equ	0xf010a004	; TOM4Channel 0 CCU0 Compare Shadow Register
GTM_TOM4_CH0_SR1	.equ	0xf010a008	; TOM4 Channel 0 CCU1 Compare Shadow Register
GTM_TOM4_CH0_STAT	.equ	0xf010a018	; TOM4 Channel Status Register
GTM_TOM4_CH10_CM0	.equ	0xf010a28c	; TOM4 Channel 10 CCU0 Compare Register
GTM_TOM4_CH10_CM1	.equ	0xf010a290	; TOM4 Channel 10 CCU1 Compare Register
GTM_TOM4_CH10_CN0	.equ	0xf010a294	; TOM4 Channel 10 CCU0 Counter Register
GTM_TOM4_CH10_CTRL	.equ	0xf010a280	; TOM4 Channel 10 Control Register?
GTM_TOM4_CH10_IRQ_EN	.equ	0xf010a2a0	; TOM4 Channel 10 Interrupt Enable Register
GTM_TOM4_CH10_IRQ_FORCINT	.equ	0xf010a2a4	; TOM4 Channel 10 Software Interrupt Generation Register
GTM_TOM4_CH10_IRQ_MODE	.equ	0xf010a2a8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH10_IRQ_NOTIFY	.equ	0xf010a29c	; TOM4 Channel 10 Interrupt Notification Register
GTM_TOM4_CH10_SR0	.equ	0xf010a284	; TOM4Channel 10 CCU0 Compare Shadow Register
GTM_TOM4_CH10_SR1	.equ	0xf010a288	; TOM4 Channel 10 CCU1 Compare Shadow Register
GTM_TOM4_CH10_STAT	.equ	0xf010a298	; TOM4 Channel Status Register
GTM_TOM4_CH11_CM0	.equ	0xf010a2cc	; TOM4 Channel 11 CCU0 Compare Register
GTM_TOM4_CH11_CM1	.equ	0xf010a2d0	; TOM4 Channel 11 CCU1 Compare Register
GTM_TOM4_CH11_CN0	.equ	0xf010a2d4	; TOM4 Channel 11 CCU0 Counter Register
GTM_TOM4_CH11_CTRL	.equ	0xf010a2c0	; TOM4 Channel 11 Control Register?
GTM_TOM4_CH11_IRQ_EN	.equ	0xf010a2e0	; TOM4 Channel 11 Interrupt Enable Register
GTM_TOM4_CH11_IRQ_FORCINT	.equ	0xf010a2e4	; TOM4 Channel 11 Software Interrupt Generation Register
GTM_TOM4_CH11_IRQ_MODE	.equ	0xf010a2e8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH11_IRQ_NOTIFY	.equ	0xf010a2dc	; TOM4 Channel 11 Interrupt Notification Register
GTM_TOM4_CH11_SR0	.equ	0xf010a2c4	; TOM4Channel 11 CCU0 Compare Shadow Register
GTM_TOM4_CH11_SR1	.equ	0xf010a2c8	; TOM4 Channel 11 CCU1 Compare Shadow Register
GTM_TOM4_CH11_STAT	.equ	0xf010a2d8	; TOM4 Channel Status Register
GTM_TOM4_CH12_CM0	.equ	0xf010a30c	; TOM4 Channel 12 CCU0 Compare Register
GTM_TOM4_CH12_CM1	.equ	0xf010a310	; TOM4 Channel 12 CCU1 Compare Register
GTM_TOM4_CH12_CN0	.equ	0xf010a314	; TOM4 Channel 12 CCU0 Counter Register
GTM_TOM4_CH12_CTRL	.equ	0xf010a300	; TOM4 Channel 12 Control Register?
GTM_TOM4_CH12_IRQ_EN	.equ	0xf010a320	; TOM4 Channel 12 Interrupt Enable Register
GTM_TOM4_CH12_IRQ_FORCINT	.equ	0xf010a324	; TOM4 Channel 12 Software Interrupt Generation Register
GTM_TOM4_CH12_IRQ_MODE	.equ	0xf010a328	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH12_IRQ_NOTIFY	.equ	0xf010a31c	; TOM4 Channel 12 Interrupt Notification Register
GTM_TOM4_CH12_SR0	.equ	0xf010a304	; TOM4Channel 12 CCU0 Compare Shadow Register
GTM_TOM4_CH12_SR1	.equ	0xf010a308	; TOM4 Channel 12 CCU1 Compare Shadow Register
GTM_TOM4_CH12_STAT	.equ	0xf010a318	; TOM4 Channel Status Register
GTM_TOM4_CH13_CM0	.equ	0xf010a34c	; TOM4 Channel 13 CCU0 Compare Register
GTM_TOM4_CH13_CM1	.equ	0xf010a350	; TOM4 Channel 13 CCU1 Compare Register
GTM_TOM4_CH13_CN0	.equ	0xf010a354	; TOM4 Channel 13 CCU0 Counter Register
GTM_TOM4_CH13_CTRL	.equ	0xf010a340	; TOM4 Channel 13 Control Register?
GTM_TOM4_CH13_IRQ_EN	.equ	0xf010a360	; TOM4 Channel 13 Interrupt Enable Register
GTM_TOM4_CH13_IRQ_FORCINT	.equ	0xf010a364	; TOM4 Channel 13 Software Interrupt Generation Register
GTM_TOM4_CH13_IRQ_MODE	.equ	0xf010a368	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH13_IRQ_NOTIFY	.equ	0xf010a35c	; TOM4 Channel 13 Interrupt Notification Register
GTM_TOM4_CH13_SR0	.equ	0xf010a344	; TOM4Channel 13 CCU0 Compare Shadow Register
GTM_TOM4_CH13_SR1	.equ	0xf010a348	; TOM4 Channel 13 CCU1 Compare Shadow Register
GTM_TOM4_CH13_STAT	.equ	0xf010a358	; TOM4 Channel Status Register
GTM_TOM4_CH14_CM0	.equ	0xf010a38c	; TOM4 Channel 14 CCU0 Compare Register
GTM_TOM4_CH14_CM1	.equ	0xf010a390	; TOM4 Channel 14 CCU1 Compare Register
GTM_TOM4_CH14_CN0	.equ	0xf010a394	; TOM4 Channel 14 CCU0 Counter Register
GTM_TOM4_CH14_CTRL	.equ	0xf010a380	; TOM4 Channel 14 Control Register?
GTM_TOM4_CH14_IRQ_EN	.equ	0xf010a3a0	; TOM4 Channel 14 Interrupt Enable Register
GTM_TOM4_CH14_IRQ_FORCINT	.equ	0xf010a3a4	; TOM4 Channel 14 Software Interrupt Generation Register
GTM_TOM4_CH14_IRQ_MODE	.equ	0xf010a3a8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH14_IRQ_NOTIFY	.equ	0xf010a39c	; TOM4 Channel 14 Interrupt Notification Register
GTM_TOM4_CH14_SR0	.equ	0xf010a384	; TOM4Channel 14 CCU0 Compare Shadow Register
GTM_TOM4_CH14_SR1	.equ	0xf010a388	; TOM4 Channel 14 CCU1 Compare Shadow Register
GTM_TOM4_CH14_STAT	.equ	0xf010a398	; TOM4 Channel Status Register
GTM_TOM4_CH15_CM0	.equ	0xf010a3cc	; TOM4 Channel 15 CCU0 Compare Register
GTM_TOM4_CH15_CM1	.equ	0xf010a3d0	; TOM4 Channel 15 CCU1 Compare Register
GTM_TOM4_CH15_CN0	.equ	0xf010a3d4	; TOM4 Channel 15 CCU0 Counter Register
GTM_TOM4_CH15_CTRL	.equ	0xf010a3c0	; TOM4 Channel 15 Control Register
GTM_TOM4_CH15_IRQ_EN	.equ	0xf010a3e0	; TOM4 Channel 15 Interrupt Enable Register
GTM_TOM4_CH15_IRQ_FORCINT	.equ	0xf010a3e4	; TOM4 Channel 15 Software Interrupt Generation Register
GTM_TOM4_CH15_IRQ_MODE	.equ	0xf010a3e8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH15_IRQ_NOTIFY	.equ	0xf010a3dc	; TOM4 Channel 15 Interrupt Notification Register
GTM_TOM4_CH15_SR0	.equ	0xf010a3c4	; TOM4Channel 15 CCU0 Compare Shadow Register
GTM_TOM4_CH15_SR1	.equ	0xf010a3c8	; TOM4 Channel 15 CCU1 Compare Shadow Register
GTM_TOM4_CH15_STAT	.equ	0xf010a3d8	; TOM4 Channel Status Register
GTM_TOM4_CH1_CM0	.equ	0xf010a04c	; TOM4 Channel 1 CCU0 Compare Register
GTM_TOM4_CH1_CM1	.equ	0xf010a050	; TOM4 Channel 1 CCU1 Compare Register
GTM_TOM4_CH1_CN0	.equ	0xf010a054	; TOM4 Channel 1 CCU0 Counter Register
GTM_TOM4_CH1_CTRL	.equ	0xf010a040	; TOM4 Channel 1 Control Register?
GTM_TOM4_CH1_IRQ_EN	.equ	0xf010a060	; TOM4 Channel 1 Interrupt Enable Register
GTM_TOM4_CH1_IRQ_FORCINT	.equ	0xf010a064	; TOM4 Channel 1 Software Interrupt Generation Register
GTM_TOM4_CH1_IRQ_MODE	.equ	0xf010a068	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH1_IRQ_NOTIFY	.equ	0xf010a05c	; TOM4 Channel 1 Interrupt Notification Register
GTM_TOM4_CH1_SR0	.equ	0xf010a044	; TOM4Channel 1 CCU0 Compare Shadow Register
GTM_TOM4_CH1_SR1	.equ	0xf010a048	; TOM4 Channel 1 CCU1 Compare Shadow Register
GTM_TOM4_CH1_STAT	.equ	0xf010a058	; TOM4 Channel Status Register
GTM_TOM4_CH2_CM0	.equ	0xf010a08c	; TOM4 Channel 2 CCU0 Compare Register
GTM_TOM4_CH2_CM1	.equ	0xf010a090	; TOM4 Channel 2 CCU1 Compare Register
GTM_TOM4_CH2_CN0	.equ	0xf010a094	; TOM4 Channel 2 CCU0 Counter Register
GTM_TOM4_CH2_CTRL	.equ	0xf010a080	; TOM4 Channel 2 Control Register?
GTM_TOM4_CH2_IRQ_EN	.equ	0xf010a0a0	; TOM4 Channel 2 Interrupt Enable Register
GTM_TOM4_CH2_IRQ_FORCINT	.equ	0xf010a0a4	; TOM4 Channel 2 Software Interrupt Generation Register
GTM_TOM4_CH2_IRQ_MODE	.equ	0xf010a0a8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH2_IRQ_NOTIFY	.equ	0xf010a09c	; TOM4 Channel 2 Interrupt Notification Register
GTM_TOM4_CH2_SR0	.equ	0xf010a084	; TOM4Channel 2 CCU0 Compare Shadow Register
GTM_TOM4_CH2_SR1	.equ	0xf010a088	; TOM4 Channel 2 CCU1 Compare Shadow Register
GTM_TOM4_CH2_STAT	.equ	0xf010a098	; TOM4 Channel Status Register
GTM_TOM4_CH3_CM0	.equ	0xf010a0cc	; TOM4 Channel 3 CCU0 Compare Register
GTM_TOM4_CH3_CM1	.equ	0xf010a0d0	; TOM4 Channel 3 CCU1 Compare Register
GTM_TOM4_CH3_CN0	.equ	0xf010a0d4	; TOM4 Channel 3 CCU0 Counter Register
GTM_TOM4_CH3_CTRL	.equ	0xf010a0c0	; TOM4 Channel 3 Control Register?
GTM_TOM4_CH3_IRQ_EN	.equ	0xf010a0e0	; TOM4 Channel 3 Interrupt Enable Register
GTM_TOM4_CH3_IRQ_FORCINT	.equ	0xf010a0e4	; TOM4 Channel 3 Software Interrupt Generation Register
GTM_TOM4_CH3_IRQ_MODE	.equ	0xf010a0e8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH3_IRQ_NOTIFY	.equ	0xf010a0dc	; TOM4 Channel 3 Interrupt Notification Register
GTM_TOM4_CH3_SR0	.equ	0xf010a0c4	; TOM4Channel 3 CCU0 Compare Shadow Register
GTM_TOM4_CH3_SR1	.equ	0xf010a0c8	; TOM4 Channel 3 CCU1 Compare Shadow Register
GTM_TOM4_CH3_STAT	.equ	0xf010a0d8	; TOM4 Channel Status Register
GTM_TOM4_CH4_CM0	.equ	0xf010a10c	; TOM4 Channel 4 CCU0 Compare Register
GTM_TOM4_CH4_CM1	.equ	0xf010a110	; TOM4 Channel 4 CCU1 Compare Register
GTM_TOM4_CH4_CN0	.equ	0xf010a114	; TOM4 Channel 4 CCU0 Counter Register
GTM_TOM4_CH4_CTRL	.equ	0xf010a100	; TOM4 Channel 4 Control Register?
GTM_TOM4_CH4_IRQ_EN	.equ	0xf010a120	; TOM4 Channel 4 Interrupt Enable Register
GTM_TOM4_CH4_IRQ_FORCINT	.equ	0xf010a124	; TOM4 Channel 4 Software Interrupt Generation Register
GTM_TOM4_CH4_IRQ_MODE	.equ	0xf010a128	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH4_IRQ_NOTIFY	.equ	0xf010a11c	; TOM4 Channel 4 Interrupt Notification Register
GTM_TOM4_CH4_SR0	.equ	0xf010a104	; TOM4Channel 4 CCU0 Compare Shadow Register
GTM_TOM4_CH4_SR1	.equ	0xf010a108	; TOM4 Channel 4 CCU1 Compare Shadow Register
GTM_TOM4_CH4_STAT	.equ	0xf010a118	; TOM4 Channel Status Register
GTM_TOM4_CH5_CM0	.equ	0xf010a14c	; TOM4 Channel 5 CCU0 Compare Register
GTM_TOM4_CH5_CM1	.equ	0xf010a150	; TOM4 Channel 5 CCU1 Compare Register
GTM_TOM4_CH5_CN0	.equ	0xf010a154	; TOM4 Channel 5 CCU0 Counter Register
GTM_TOM4_CH5_CTRL	.equ	0xf010a140	; TOM4 Channel 5 Control Register?
GTM_TOM4_CH5_IRQ_EN	.equ	0xf010a160	; TOM4 Channel 5 Interrupt Enable Register
GTM_TOM4_CH5_IRQ_FORCINT	.equ	0xf010a164	; TOM4 Channel 5 Software Interrupt Generation Register
GTM_TOM4_CH5_IRQ_MODE	.equ	0xf010a168	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH5_IRQ_NOTIFY	.equ	0xf010a15c	; TOM4 Channel 5 Interrupt Notification Register
GTM_TOM4_CH5_SR0	.equ	0xf010a144	; TOM4Channel 5 CCU0 Compare Shadow Register
GTM_TOM4_CH5_SR1	.equ	0xf010a148	; TOM4 Channel 5 CCU1 Compare Shadow Register
GTM_TOM4_CH5_STAT	.equ	0xf010a158	; TOM4 Channel Status Register
GTM_TOM4_CH6_CM0	.equ	0xf010a18c	; TOM4 Channel 6 CCU0 Compare Register
GTM_TOM4_CH6_CM1	.equ	0xf010a190	; TOM4 Channel 6 CCU1 Compare Register
GTM_TOM4_CH6_CN0	.equ	0xf010a194	; TOM4 Channel 6 CCU0 Counter Register
GTM_TOM4_CH6_CTRL	.equ	0xf010a180	; TOM4 Channel 6 Control Register?
GTM_TOM4_CH6_IRQ_EN	.equ	0xf010a1a0	; TOM4 Channel 6 Interrupt Enable Register
GTM_TOM4_CH6_IRQ_FORCINT	.equ	0xf010a1a4	; TOM4 Channel 6 Software Interrupt Generation Register
GTM_TOM4_CH6_IRQ_MODE	.equ	0xf010a1a8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH6_IRQ_NOTIFY	.equ	0xf010a19c	; TOM4 Channel 6 Interrupt Notification Register
GTM_TOM4_CH6_SR0	.equ	0xf010a184	; TOM4Channel 6 CCU0 Compare Shadow Register
GTM_TOM4_CH6_SR1	.equ	0xf010a188	; TOM4 Channel 6 CCU1 Compare Shadow Register
GTM_TOM4_CH6_STAT	.equ	0xf010a198	; TOM4 Channel Status Register
GTM_TOM4_CH7_CM0	.equ	0xf010a1cc	; TOM4 Channel 7 CCU0 Compare Register
GTM_TOM4_CH7_CM1	.equ	0xf010a1d0	; TOM4 Channel 7 CCU1 Compare Register
GTM_TOM4_CH7_CN0	.equ	0xf010a1d4	; TOM4 Channel 7 CCU0 Counter Register
GTM_TOM4_CH7_CTRL	.equ	0xf010a1c0	; TOM4 Channel 7 Control Register?
GTM_TOM4_CH7_IRQ_EN	.equ	0xf010a1e0	; TOM4 Channel 7 Interrupt Enable Register
GTM_TOM4_CH7_IRQ_FORCINT	.equ	0xf010a1e4	; TOM4 Channel 7 Software Interrupt Generation Register
GTM_TOM4_CH7_IRQ_MODE	.equ	0xf010a1e8	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH7_IRQ_NOTIFY	.equ	0xf010a1dc	; TOM4 Channel 7 Interrupt Notification Register
GTM_TOM4_CH7_SR0	.equ	0xf010a1c4	; TOM4Channel 7 CCU0 Compare Shadow Register
GTM_TOM4_CH7_SR1	.equ	0xf010a1c8	; TOM4 Channel 7 CCU1 Compare Shadow Register
GTM_TOM4_CH7_STAT	.equ	0xf010a1d8	; TOM4 Channel Status Register
GTM_TOM4_CH8_CM0	.equ	0xf010a20c	; TOM4 Channel 8 CCU0 Compare Register
GTM_TOM4_CH8_CM1	.equ	0xf010a210	; TOM4 Channel 8 CCU1 Compare Register
GTM_TOM4_CH8_CN0	.equ	0xf010a214	; TOM4 Channel 8 CCU0 Counter Register
GTM_TOM4_CH8_CTRL	.equ	0xf010a200	; TOM4 Channel 8 Control Register?
GTM_TOM4_CH8_IRQ_EN	.equ	0xf010a220	; TOM4 Channel 8 Interrupt Enable Register
GTM_TOM4_CH8_IRQ_FORCINT	.equ	0xf010a224	; TOM4 Channel 8 Software Interrupt Generation Register
GTM_TOM4_CH8_IRQ_MODE	.equ	0xf010a228	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH8_IRQ_NOTIFY	.equ	0xf010a21c	; TOM4 Channel 8 Interrupt Notification Register
GTM_TOM4_CH8_SR0	.equ	0xf010a204	; TOM4Channel 8 CCU0 Compare Shadow Register
GTM_TOM4_CH8_SR1	.equ	0xf010a208	; TOM4 Channel 8 CCU1 Compare Shadow Register
GTM_TOM4_CH8_STAT	.equ	0xf010a218	; TOM4 Channel Status Register
GTM_TOM4_CH9_CM0	.equ	0xf010a24c	; TOM4 Channel 9 CCU0 Compare Register
GTM_TOM4_CH9_CM1	.equ	0xf010a250	; TOM4 Channel 9 CCU1 Compare Register
GTM_TOM4_CH9_CN0	.equ	0xf010a254	; TOM4 Channel 9 CCU0 Counter Register
GTM_TOM4_CH9_CTRL	.equ	0xf010a240	; TOM4 Channel 9 Control Register?
GTM_TOM4_CH9_IRQ_EN	.equ	0xf010a260	; TOM4 Channel 9 Interrupt Enable Register
GTM_TOM4_CH9_IRQ_FORCINT	.equ	0xf010a264	; TOM4 Channel 9 Software Interrupt Generation Register
GTM_TOM4_CH9_IRQ_MODE	.equ	0xf010a268	; TOM4 IRQ Mode Configuration Register
GTM_TOM4_CH9_IRQ_NOTIFY	.equ	0xf010a25c	; TOM4 Channel 9 Interrupt Notification Register
GTM_TOM4_CH9_SR0	.equ	0xf010a244	; TOM4Channel 9 CCU0 Compare Shadow Register
GTM_TOM4_CH9_SR1	.equ	0xf010a248	; TOM4 Channel 9 CCU1 Compare Shadow Register
GTM_TOM4_CH9_STAT	.equ	0xf010a258	; TOM4 Channel Status Register
GTM_TOM4_TGC0_ACT_TB	.equ	0xf010a034	; TOM4 TGC0 Action Time Base Register
GTM_TOM4_TGC0_ENDIS_CTRL	.equ	0xf010a070	; TOM4 TGC0 Enable/Disable Control Register
GTM_TOM4_TGC0_ENDIS_STAT	.equ	0xf010a074	; TOM4 TGC0 Enable/Disable Status Register
GTM_TOM4_TGC0_FUPD_CTRL	.equ	0xf010a038	; TOM4 TGC0 Force Update Control Register
GTM_TOM4_TGC0_GLB_CTRL	.equ	0xf010a030	; TOM4 TGC0 Global Control Register
GTM_TOM4_TGC0_INT_TRIG	.equ	0xf010a03c	; TOM4 TGC0 Internal Trigger Control Register
GTM_TOM4_TGC0_OUTEN_CTRL	.equ	0xf010a078	; TOM4 TGC0 Output Enable Control Register
GTM_TOM4_TGC0_OUTEN_STAT	.equ	0xf010a07c	; TOM4 TGC0 Output Enable Status Register
GTM_TOM4_TGC1_ACT_TB	.equ	0xf010a234	; TOM4 TGC1 Action Time Base Register
GTM_TOM4_TGC1_ENDIS_CTRL	.equ	0xf010a270	; TOM4 TGC1 Enable/Disable Control Register
GTM_TOM4_TGC1_ENDIS_STAT	.equ	0xf010a274	; TOM4 TGC1 Enable/Disable Status Register
GTM_TOM4_TGC1_FUPD_CTRL	.equ	0xf010a238	; TOM4 TGC1 Force Update Control Register
GTM_TOM4_TGC1_GLB_CTRL	.equ	0xf010a230	; TOM4 TGC1 Global Control Register
GTM_TOM4_TGC1_INT_TRIG	.equ	0xf010a23c	; TOM4 TGC1 Internal Trigger Control Register
GTM_TOM4_TGC1_OUTEN_CTRL	.equ	0xf010a278	; TOM4 TGC1 Output Enable Control Register
GTM_TOM4_TGC1_OUTEN_STAT	.equ	0xf010a27c	; TOM4 TGC1 Output Enable Status Register
GTM_TOUTSEL0   	.equ	0xf019fd30	; Timer Output Select Register
GTM_TOUTSEL1   	.equ	0xf019fd34	; Timer Output Select Register
GTM_TOUTSEL10  	.equ	0xf019fd58	; Timer Output Select Register
GTM_TOUTSEL11  	.equ	0xf019fd5c	; Timer Output Select Register
GTM_TOUTSEL12  	.equ	0xf019fd60	; Timer Output Select Register
GTM_TOUTSEL13  	.equ	0xf019fd64	; Timer Output Select Register
GTM_TOUTSEL14  	.equ	0xf019fd68	; Timer Output Select Register
GTM_TOUTSEL15  	.equ	0xf019fd6c	; Timer Output Select Register
GTM_TOUTSEL16  	.equ	0xf019fd70	; Timer Output Select Register
GTM_TOUTSEL2   	.equ	0xf019fd38	; Timer Output Select Register
GTM_TOUTSEL3   	.equ	0xf019fd3c	; Timer Output Select Register
GTM_TOUTSEL4   	.equ	0xf019fd40	; Timer Output Select Register
GTM_TOUTSEL5   	.equ	0xf019fd44	; Timer Output Select Register
GTM_TOUTSEL6   	.equ	0xf019fd48	; Timer Output Select Register
GTM_TOUTSEL7   	.equ	0xf019fd4c	; Timer Output Select Register
GTM_TOUTSEL8   	.equ	0xf019fd50	; Timer Output Select Register
GTM_TOUTSEL9   	.equ	0xf019fd54	; Timer Output Select Register
GTM_TRIGOUT00  	.equ	0xf019fe04	; Trigger Output 0 Register 0
GTM_TRIGOUT01  	.equ	0xf019fe08	; Trigger Output 0 Register 1
GTM_TRIGOUT02  	.equ	0xf019fe0c	; Trigger Output 0 Register 2
GTM_TRIGOUT03  	.equ	0xf019fe10	; Trigger Output 0 Register 3
GTM_TRIGOUT04  	.equ	0xf019fe14	; Trigger Output 0 Register 4
GTM_TRIGOUT05  	.equ	0xf019fe18	; Trigger Output 0 Register 5
GTM_TRIGOUT10  	.equ	0xf019fe44	; Trigger Output 0 Register 0
GTM_TRIGOUT11  	.equ	0xf019fe48	; Trigger Output 0 Register 1
GTM_TRIGOUT12  	.equ	0xf019fe4c	; Trigger Output 0 Register 2
GTM_TRIGOUT13  	.equ	0xf019fe50	; Trigger Output 0 Register 3
GTM_TRIGOUT14  	.equ	0xf019fe54	; Trigger Output 0 Register 4
GTM_TRIGOUT15  	.equ	0xf019fe58	; Trigger Output 0 Register 5
CCU60_ACCEN0   	.equ	0xf0002afc	; Access Enable Register 0
CCU60_ACCEN1   	.equ	0xf0002af8	; Access Enable Register 1
CCU60_CC60R    	.equ	0xf0002a30	; Capture/Compare Register for Channel CC60
CCU60_CC60SR   	.equ	0xf0002a40	; Capture/Compare Shadow Reg. for Channel CC60
CCU60_CC61R    	.equ	0xf0002a34	; Capture/Compare Register for Channel CC61
CCU60_CC61SR   	.equ	0xf0002a44	; Capture/Compare Shadow Reg. for Channel CC61
CCU60_CC62R    	.equ	0xf0002a38	; Capture/Compare Register for Channel CC62
CCU60_CC62SR   	.equ	0xf0002a48	; Capture/Compare Shadow Reg. for Channel CC62
CCU60_CC63R    	.equ	0xf0002a58	; Compare Register for T13
CCU60_CC63SR   	.equ	0xf0002a5c	; Compare Shadow Register for T13
CCU60_CLC      	.equ	0xf0002a00	; Clock Control Register
CCU60_CMPMODIF 	.equ	0xf0002a64	; Compare State Modification Register
CCU60_CMPSTAT  	.equ	0xf0002a60	; Compare State Register
CCU60_ID       	.equ	0xf0002a08	; Module Identification Register
CCU60_IEN      	.equ	0xf0002ab0	; Interrupt Enable Register
CCU60_IMON     	.equ	0xf0002a98	; Input Monitoring Register
CCU60_INP      	.equ	0xf0002aac	; Interrupt Node Pointer Register
CCU60_IS       	.equ	0xf0002aa0	; Interrupt Status Register
CCU60_ISR      	.equ	0xf0002aa8	; Interrupt Status Reset Register
CCU60_ISS      	.equ	0xf0002aa4	; Interrupt Status Set Register
CCU60_KRST0    	.equ	0xf0002af4	; Kernel Reset Register 0
CCU60_KRST1    	.equ	0xf0002af0	; Kernel Reset Register 1
CCU60_KRSTCLR  	.equ	0xf0002aec	; Kernel Reset Status Clear Register
CCU60_KSCSR    	.equ	0xf0002a1c	; Kernel State Control Sensitivity Register
CCU60_LI       	.equ	0xf0002a9c	; Lost Indicator Register
CCU60_MCFG     	.equ	0xf0002a04	; Module Configuration Register
CCU60_MCMCTR   	.equ	0xf0002a94	; Multi-Channel Mode Control Register
CCU60_MCMOUT   	.equ	0xf0002a90	; Multi-Channel Mode Output Register
CCU60_MCMOUTS  	.equ	0xf0002a8c	; Multi-Channel Mode Output Shadow Register
CCU60_MODCTR   	.equ	0xf0002a80	; Modulation Control Register
CCU60_MOSEL    	.equ	0xf0002a0c	; CCU60 Module Output Select Register
CCU60_OCS      	.equ	0xf0002ae8	; OCDS Control and Status Register
CCU60_PISEL0   	.equ	0xf0002a10	; Port Input Select Register 0
CCU60_PISEL2   	.equ	0xf0002a14	; Port Input Select Register 2
CCU60_PSLR     	.equ	0xf0002a88	; Passive State Level Register
CCU60_T12      	.equ	0xf0002a20	; Timer T12 Counter Register
CCU60_T12DTC   	.equ	0xf0002a28	; Dead-Time Control Register for Timer12
CCU60_T12MSEL  	.equ	0xf0002a68	; T12 Mode Select Register
CCU60_T12PR    	.equ	0xf0002a24	; Timer 12 Period Register
CCU60_T13      	.equ	0xf0002a50	; Timer T13 Counter Register
CCU60_T13PR    	.equ	0xf0002a54	; Timer 13 Period Register
CCU60_TCTR0    	.equ	0xf0002a70	; Timer Control Register 0
CCU60_TCTR2    	.equ	0xf0002a74	; Timer Control Register 2
CCU60_TCTR4    	.equ	0xf0002a78	; Timer Control Register 4
CCU60_TRPCTR   	.equ	0xf0002a84	; Trap Control Register
CCU61_ACCEN0   	.equ	0xf0002bfc	; Access Enable Register 0
CCU61_ACCEN1   	.equ	0xf0002bf8	; Access Enable Register 1
CCU61_CC60R    	.equ	0xf0002b30	; Capture/Compare Register for Channel CC60
CCU61_CC60SR   	.equ	0xf0002b40	; Capture/Compare Shadow Reg. for Channel CC60
CCU61_CC61R    	.equ	0xf0002b34	; Capture/Compare Register for Channel CC61
CCU61_CC61SR   	.equ	0xf0002b44	; Capture/Compare Shadow Reg. for Channel CC61
CCU61_CC62R    	.equ	0xf0002b38	; Capture/Compare Register for Channel CC62
CCU61_CC62SR   	.equ	0xf0002b48	; Capture/Compare Shadow Reg. for Channel CC62
CCU61_CC63R    	.equ	0xf0002b58	; Compare Register for T13
CCU61_CC63SR   	.equ	0xf0002b5c	; Compare Shadow Register for T13
CCU61_CLC      	.equ	0xf0002b00	; Clock Control Register
CCU61_CMPMODIF 	.equ	0xf0002b64	; Compare State Modification Register
CCU61_CMPSTAT  	.equ	0xf0002b60	; Compare State Register
CCU61_ID       	.equ	0xf0002b08	; Module Identification Register
CCU61_IEN      	.equ	0xf0002bb0	; Interrupt Enable Register
CCU61_IMON     	.equ	0xf0002b98	; Input Monitoring Register
CCU61_INP      	.equ	0xf0002bac	; Interrupt Node Pointer Register
CCU61_IS       	.equ	0xf0002ba0	; Interrupt Status Register
CCU61_ISR      	.equ	0xf0002ba8	; Interrupt Status Reset Register
CCU61_ISS      	.equ	0xf0002ba4	; Interrupt Status Set Register
CCU61_KRST0    	.equ	0xf0002bf4	; Kernel Reset Register 0
CCU61_KRST1    	.equ	0xf0002bf0	; Kernel Reset Register 1
CCU61_KRSTCLR  	.equ	0xf0002bec	; Kernel Reset Status Clear Register
CCU61_KSCSR    	.equ	0xf0002b1c	; Kernel State Control Sensitivity Register
CCU61_LI       	.equ	0xf0002b9c	; Lost Indicator Register
CCU61_MCFG     	.equ	0xf0002b04	; Module Configuration Register
CCU61_MCMCTR   	.equ	0xf0002b94	; Multi-Channel Mode Control Register
CCU61_MCMOUT   	.equ	0xf0002b90	; Multi-Channel Mode Output Register
CCU61_MCMOUTS  	.equ	0xf0002b8c	; Multi-Channel Mode Output Shadow Register
CCU61_MODCTR   	.equ	0xf0002b80	; Modulation Control Register
CCU61_OCS      	.equ	0xf0002be8	; OCDS Control and Status Register
CCU61_PISEL0   	.equ	0xf0002b10	; Port Input Select Register 0
CCU61_PISEL2   	.equ	0xf0002b14	; Port Input Select Register 2
CCU61_PSLR     	.equ	0xf0002b88	; Passive State Level Register
CCU61_T12      	.equ	0xf0002b20	; Timer T12 Counter Register
CCU61_T12DTC   	.equ	0xf0002b28	; Dead-Time Control Register for Timer12
CCU61_T12MSEL  	.equ	0xf0002b68	; T12 Mode Select Register
CCU61_T12PR    	.equ	0xf0002b24	; Timer 12 Period Register
CCU61_T13      	.equ	0xf0002b50	; Timer T13 Counter Register
CCU61_T13PR    	.equ	0xf0002b54	; Timer 13 Period Register
CCU61_TCTR0    	.equ	0xf0002b70	; Timer Control Register 0
CCU61_TCTR2    	.equ	0xf0002b74	; Timer Control Register 2
CCU61_TCTR4    	.equ	0xf0002b78	; Timer Control Register 4
CCU61_TRPCTR   	.equ	0xf0002b84	; Trap Control Register
GPT120_ACCEN0  	.equ	0xf0002efc	; Access Enable Register 0
GPT120_ACCEN1  	.equ	0xf0002ef8	; Access Enable Register 1
GPT120_CAPREL  	.equ	0xf0002e30	; Capture and Reload Register
GPT120_CLC     	.equ	0xf0002e00	; Clock Control Register
GPT120_ID      	.equ	0xf0002e08	; Identification Register
GPT120_KRST0   	.equ	0xf0002ef4	; Kernel Reset Register 0
GPT120_KRST1   	.equ	0xf0002ef0	; Kernel Reset Register 1
GPT120_KRSTCLR 	.equ	0xf0002eec	; Kernel Reset Status Clear Register
GPT120_OCS     	.equ	0xf0002ee8	; OCDS Control and Status Register
GPT120_PISEL   	.equ	0xf0002e04	; Port Input Select Register
GPT120_T2      	.equ	0xf0002e34	; Timer T2 Register
GPT120_T2CON   	.equ	0xf0002e10	; Timer T2 Control Register
GPT120_T3      	.equ	0xf0002e38	; Timer T3 Register
GPT120_T3CON   	.equ	0xf0002e14	; Timer T3 Control Register
GPT120_T4      	.equ	0xf0002e3c	; Timer T4 Register
GPT120_T4CON   	.equ	0xf0002e18	; Timer T4 Control Register
GPT120_T5      	.equ	0xf0002e40	; Timer T5 Register
GPT120_T5CON   	.equ	0xf0002e1c	; Timer T5 Control Register
GPT120_T6      	.equ	0xf0002e44	; Timer T6 Register
GPT120_T6CON   	.equ	0xf0002e20	; Timer T6 Control Register
SHS0_CALCTR    	.equ	0xf00250bc	; Calibration Control Register
SHS0_CALGC0    	.equ	0xf00250c0	; Gain Calibration Control Register 0
SHS0_CALGC1    	.equ	0xf00250c4	; Gain Calibration Control Register 1
SHS0_CALGC2    	.equ	0xf00250c8	; Gain Calibration Control Register 2
SHS0_CALGC3    	.equ	0xf00250cc	; Gain Calibration Control Register 3
SHS0_CALOC0    	.equ	0xf00250e0	; Offset Calibration Control Register 0
SHS0_CALOC1    	.equ	0xf00250e4	; Offset Calibration Control Register 1
SHS0_CALOC2    	.equ	0xf00250e8	; Offset Calibration Control Register 2
SHS0_CALOC3    	.equ	0xf00250ec	; Offset Calibration Control Register 3
SHS0_ID        	.equ	0xf0025008	; Module Identification Register
SHS0_SHSCFG    	.equ	0xf0025040	; SHS Configuration Register
SHS0_STEPCFG   	.equ	0xf0025044	; Stepper Configuration Register
SHS0_TIMCFG0   	.equ	0xf0025080	; Timing Configuration Register 0
SHS0_TIMCFG1   	.equ	0xf0025084	; Timing Configuration Register 1
SHS0_TIMCFG2   	.equ	0xf0025088	; Timing Configuration Register 2
SHS0_TIMCFG3   	.equ	0xf002508c	; Timing Configuration Register 3
SHS1_CALCTR    	.equ	0xf00252bc	; Calibration Control Register
SHS1_CALGC0    	.equ	0xf00252c0	; Gain Calibration Control Register 0
SHS1_CALGC1    	.equ	0xf00252c4	; Gain Calibration Control Register 1
SHS1_CALGC2    	.equ	0xf00252c8	; Gain Calibration Control Register 2
SHS1_CALGC3    	.equ	0xf00252cc	; Gain Calibration Control Register 3
SHS1_CALOC0    	.equ	0xf00252e0	; Offset Calibration Control Register 0
SHS1_CALOC1    	.equ	0xf00252e4	; Offset Calibration Control Register 1
SHS1_CALOC2    	.equ	0xf00252e8	; Offset Calibration Control Register 2
SHS1_CALOC3    	.equ	0xf00252ec	; Offset Calibration Control Register 3
SHS1_ID        	.equ	0xf0025208	; Module Identification Register
SHS1_SHSCFG    	.equ	0xf0025240	; SHS Configuration Register
SHS1_STEPCFG   	.equ	0xf0025244	; Stepper Configuration Register
SHS1_TIMCFG0   	.equ	0xf0025280	; Timing Configuration Register 0
SHS1_TIMCFG1   	.equ	0xf0025284	; Timing Configuration Register 1
SHS1_TIMCFG2   	.equ	0xf0025288	; Timing Configuration Register 2
SHS1_TIMCFG3   	.equ	0xf002528c	; Timing Configuration Register 3
SHS2_CALCTR    	.equ	0xf00254bc	; Calibration Control Register
SHS2_CALGC0    	.equ	0xf00254c0	; Gain Calibration Control Register 0
SHS2_CALGC1    	.equ	0xf00254c4	; Gain Calibration Control Register 1
SHS2_CALGC2    	.equ	0xf00254c8	; Gain Calibration Control Register 2
SHS2_CALOC0    	.equ	0xf00254e0	; Offset Calibration Control Register 0
SHS2_CALOC1    	.equ	0xf00254e4	; Offset Calibration Control Register 1
SHS2_CALOC2    	.equ	0xf00254e8	; Offset Calibration Control Register 2
SHS2_ID        	.equ	0xf0025408	; Module Identification Register
SHS2_SHSCFG    	.equ	0xf0025440	; SHS Configuration Register
SHS2_STEPCFG   	.equ	0xf0025444	; Stepper Configuration Register
SHS2_TIMCFG0   	.equ	0xf0025480	; Timing Configuration Register 0
SHS2_TIMCFG1   	.equ	0xf0025484	; Timing Configuration Register 1
SHS2_TIMCFG2   	.equ	0xf0025488	; Timing Configuration Register 2
VADC_ACCEN0    	.equ	0xf002003c	; Access Enable Register 0
VADC_ACCPROT0  	.equ	0xf0020088	; Access Protection Register
VADC_ACCPROT1  	.equ	0xf002008c	; Access Protection Register
VADC_BRSCTRL   	.equ	0xf0020200	; Background Request Source Control Register
VADC_BRSMR     	.equ	0xf0020204	; Background Request Source Mode Register
VADC_BRSPND0   	.equ	0xf00201c0	; Background Request Source Pending Register, Group 0
VADC_BRSPND1   	.equ	0xf00201c4	; Background Request Source Pending Register, Group 1
VADC_BRSPND10  	.equ	0xf00201e8	; Background Request Source Pending Register, Group 10
VADC_BRSPND2   	.equ	0xf00201c8	; Background Request Source Pending Register, Group 2
VADC_BRSPND3   	.equ	0xf00201cc	; Background Request Source Pending Register, Group 3
VADC_BRSPND4   	.equ	0xf00201d0	; Background Request Source Pending Register, Group 4
VADC_BRSPND5   	.equ	0xf00201d4	; Background Request Source Pending Register, Group 5
VADC_BRSPND6   	.equ	0xf00201d8	; Background Request Source Pending Register, Group 6
VADC_BRSPND7   	.equ	0xf00201dc	; Background Request Source Pending Register, Group 7
VADC_BRSPND8   	.equ	0xf00201e0	; Background Request Source Pending Register, Group 8
VADC_BRSPND9   	.equ	0xf00201e4	; Background Request Source Pending Register, Group 9
VADC_BRSSEL0   	.equ	0xf0020180	; Background Request Source Channel Select Register, Group 0
VADC_BRSSEL1   	.equ	0xf0020184	; Background Request Source Channel Select Register, Group 1
VADC_BRSSEL10  	.equ	0xf00201a8	; Background Request Source Channel Select Register, Group 10
VADC_BRSSEL2   	.equ	0xf0020188	; Background Request Source Channel Select Register, Group 2
VADC_BRSSEL3   	.equ	0xf002018c	; Background Request Source Channel Select Register, Group 3
VADC_BRSSEL4   	.equ	0xf0020190	; Background Request Source Channel Select Register, Group 4
VADC_BRSSEL5   	.equ	0xf0020194	; Background Request Source Channel Select Register, Group 5
VADC_BRSSEL6   	.equ	0xf0020198	; Background Request Source Channel Select Register, Group 6
VADC_BRSSEL7   	.equ	0xf002019c	; Background Request Source Channel Select Register, Group 7
VADC_BRSSEL8   	.equ	0xf00201a0	; Background Request Source Channel Select Register, Group 8
VADC_BRSSEL9   	.equ	0xf00201a4	; Background Request Source Channel Select Register, Group 9
VADC_CLC       	.equ	0xf0020000	; Clock Control Register
VADC_EMUXSEL   	.equ	0xf00203f0	; External Multiplexer Select Register
VADC_G0ALIAS   	.equ	0xf00204b0	; Alias Register, Group 0
VADC_G0ARBCFG  	.equ	0xf0020480	; Arbitration Configuration Register, Group 0
VADC_G0ARBPR   	.equ	0xf0020484	; Arbitration Priority Register, Group 0
VADC_G0ASCTRL  	.equ	0xf0020520	; Autoscan Source Control Register, Group 0
VADC_G0ASMR    	.equ	0xf0020524	; Autoscan Source Mode Register, Group 0
VADC_G0ASPND   	.equ	0xf002052c	; Autoscan Source Pending Register, Group 0
VADC_G0ASSEL   	.equ	0xf0020528	; Autoscan Source Channel Select Register, Group 0
VADC_G0BFL     	.equ	0xf00204c8	; Boundary Flag Register, Group 0
VADC_G0BFLC    	.equ	0xf00204d0	; Boundary Flag Control Register, Group 0
VADC_G0BFLNP   	.equ	0xf00204d4	; Boundary Flag Node Pointer Register, Group 0
VADC_G0BFLS    	.equ	0xf00204cc	; Boundary Flag Software Register, Group 0
VADC_G0BOUND   	.equ	0xf00204b8	; Boundary Select Register, Group 0
VADC_G0CEFCLR  	.equ	0xf0020590	; Channel Event Flag Clear Register, Group 0
VADC_G0CEFLAG  	.equ	0xf0020580	; Channel Event Flag Register, Group 0
VADC_G0CEVNP0  	.equ	0xf00205a0	; Channel Event Node Pointer Register 0, Group 0
VADC_G0CHASS   	.equ	0xf0020488	; Channel Assignment Register, Group 0
VADC_G0CHCTR0  	.equ	0xf0020600	; Group 0, Channel 0 Ctrl. Reg.
VADC_G0CHCTR1  	.equ	0xf0020604	; Group 0, Channel 1 Ctrl. Reg.
VADC_G0CHCTR2  	.equ	0xf0020608	; Group 0, Channel 2 Ctrl. Reg.
VADC_G0CHCTR3  	.equ	0xf002060c	; Group 0, Channel 3 Ctrl. Reg.
VADC_G0CHCTR4  	.equ	0xf0020610	; Group 0, Channel 4 Ctrl. Reg.
VADC_G0CHCTR5  	.equ	0xf0020614	; Group 0, Channel 5 Ctrl. Reg.
VADC_G0CHCTR6  	.equ	0xf0020618	; Group 0, Channel 6 Ctrl. Reg.
VADC_G0CHCTR7  	.equ	0xf002061c	; Group 0, Channel 7 Ctrl. Reg.
VADC_G0EMUXCTR 	.equ	0xf00205f0	; E0ternal Multiplexer Control Register, Group x
VADC_G0ICLASS0 	.equ	0xf00204a0	; Input Class Register 0, Group 0
VADC_G0ICLASS1 	.equ	0xf00204a4	; Input Class Register 1, Group 0
VADC_G0Q0R0    	.equ	0xf002050c	; Queue 0 Register 0, Group 0
VADC_G0QBUR0   	.equ	0xf0020510	; Queue 0 Backup Register, Group 0
VADC_G0QCTRL0  	.equ	0xf0020500	; Queue 0 Source Control Register, Group 0
VADC_G0QINR0   	.equ	0xf0020510	; Queue 0 Input Register, Group 0
VADC_G0QMR0    	.equ	0xf0020504	; Queue 0 Mode Register, Group 0
VADC_G0QSR0    	.equ	0xf0020508	; Queue 0 Status Register, Group 0
VADC_G0RCR0    	.equ	0xf0020680	; Group 0 Result Control Reg. 0
VADC_G0RCR1    	.equ	0xf0020684	; Group 0 Result Control Reg. 1
VADC_G0RCR10   	.equ	0xf00206a8	; Group 0 Result Control Reg. 10
VADC_G0RCR11   	.equ	0xf00206ac	; Group 0 Result Control Reg. 11
VADC_G0RCR12   	.equ	0xf00206b0	; Group 0 Result Control Reg. 12
VADC_G0RCR13   	.equ	0xf00206b4	; Group 0 Result Control Reg. 13
VADC_G0RCR14   	.equ	0xf00206b8	; Group 0 Result Control Reg. 14
VADC_G0RCR15   	.equ	0xf00206bc	; Group 0 Result Control Reg. 15
VADC_G0RCR2    	.equ	0xf0020688	; Group 0 Result Control Reg. 2
VADC_G0RCR3    	.equ	0xf002068c	; Group 0 Result Control Reg. 3
VADC_G0RCR4    	.equ	0xf0020690	; Group 0 Result Control Reg. 4
VADC_G0RCR5    	.equ	0xf0020694	; Group 0 Result Control Reg. 5
VADC_G0RCR6    	.equ	0xf0020698	; Group 0 Result Control Reg. 6
VADC_G0RCR7    	.equ	0xf002069c	; Group 0 Result Control Reg. 7
VADC_G0RCR8    	.equ	0xf00206a0	; Group 0 Result Control Reg. 8
VADC_G0RCR9    	.equ	0xf00206a4	; Group 0 Result Control Reg. 9
VADC_G0REFCLR  	.equ	0xf0020594	; Result Event Flag Clear Register, Group 0
VADC_G0REFLAG  	.equ	0xf0020584	; Result Event Flag Register, Group 0
VADC_G0RES0    	.equ	0xf0020700	; Group 0 Result Register 0
VADC_G0RES1    	.equ	0xf0020704	; Group 0 Result Register 1
VADC_G0RES10   	.equ	0xf0020728	; Group 0 Result Register 10
VADC_G0RES11   	.equ	0xf002072c	; Group 0 Result Register 11
VADC_G0RES12   	.equ	0xf0020730	; Group 0 Result Register 12
VADC_G0RES13   	.equ	0xf0020734	; Group 0 Result Register 13
VADC_G0RES14   	.equ	0xf0020738	; Group 0 Result Register 14
VADC_G0RES15   	.equ	0xf002073c	; Group 0 Result Register 15
VADC_G0RES2    	.equ	0xf0020708	; Group 0 Result Register 2
VADC_G0RES3    	.equ	0xf002070c	; Group 0 Result Register 3
VADC_G0RES4    	.equ	0xf0020710	; Group 0 Result Register 4
VADC_G0RES5    	.equ	0xf0020714	; Group 0 Result Register 5
VADC_G0RES6    	.equ	0xf0020718	; Group 0 Result Register 6
VADC_G0RES7    	.equ	0xf002071c	; Group 0 Result Register 7
VADC_G0RES8    	.equ	0xf0020720	; Group 0 Result Register 8
VADC_G0RES9    	.equ	0xf0020724	; Group 0 Result Register 9
VADC_G0RESD0   	.equ	0xf0020780	; Group 0 Result Reg. 0, Debug
VADC_G0RESD1   	.equ	0xf0020784	; Group 0 Result Reg. 1, Debug
VADC_G0RESD10  	.equ	0xf00207a8	; Group 0 Result Reg. 10, Debug
VADC_G0RESD11  	.equ	0xf00207ac	; Group 0 Result Reg. 11, Debug
VADC_G0RESD12  	.equ	0xf00207b0	; Group 0 Result Reg. 12, Debug
VADC_G0RESD13  	.equ	0xf00207b4	; Group 0 Result Reg. 13, Debug
VADC_G0RESD14  	.equ	0xf00207b8	; Group 0 Result Reg. 14, Debug
VADC_G0RESD15  	.equ	0xf00207bc	; Group 0 Result Reg. 15, Debug
VADC_G0RESD2   	.equ	0xf0020788	; Group 0 Result Reg. 2, Debug
VADC_G0RESD3   	.equ	0xf002078c	; Group 0 Result Reg. 3, Debug
VADC_G0RESD4   	.equ	0xf0020790	; Group 0 Result Reg. 4, Debug
VADC_G0RESD5   	.equ	0xf0020794	; Group 0 Result Reg. 5, Debug
VADC_G0RESD6   	.equ	0xf0020798	; Group 0 Result Reg. 6, Debug
VADC_G0RESD7   	.equ	0xf002079c	; Group 0 Result Reg. 7, Debug
VADC_G0RESD8   	.equ	0xf00207a0	; Group 0 Result Reg. 8, Debug
VADC_G0RESD9   	.equ	0xf00207a4	; Group 0 Result Reg. 9, Debug
VADC_G0REVNP0  	.equ	0xf00205b0	; Result Event Node Pointer Register 0, Group 0
VADC_G0REVNP1  	.equ	0xf00205b4	; Result Event Node Pointer Register 1, Group 0
VADC_G0RRASS   	.equ	0xf002048c	; Result Assignment Register, Group 0
VADC_G0SEFCLR  	.equ	0xf0020598	; Source Event Flag Clear Register, Group 0
VADC_G0SEFLAG  	.equ	0xf0020588	; Source Event Flag Register, Group 0
VADC_G0SEVNP   	.equ	0xf00205c0	; Source Event Node Pointer Register, Group 0
VADC_G0SRACT   	.equ	0xf00205c8	; Service Request Software Activation Trigger, Group 0
VADC_G0SYNCTR  	.equ	0xf00204c0	; Synchronization Control Register, Group 0
VADC_G0VFR     	.equ	0xf00205f8	; Valid Flag Register, Group 0
VADC_G10ALIAS  	.equ	0xf0022cb0	; Alias Register, Group 10
VADC_G10ARBCFG 	.equ	0xf0022c80	; Arbitration Configuration Register, Group 10
VADC_G10ARBPR  	.equ	0xf0022c84	; Arbitration Priority Register, Group 10
VADC_G10ASCTRL 	.equ	0xf0022d20	; Autoscan Source Control Register, Group 10
VADC_G10ASMR   	.equ	0xf0022d24	; Autoscan Source Mode Register, Group 10
VADC_G10ASPND  	.equ	0xf0022d2c	; Autoscan Source Pending Register, Group 10
VADC_G10ASSEL  	.equ	0xf0022d28	; Autoscan Source Channel Select Register, Group 10
VADC_G10BFL    	.equ	0xf0022cc8	; Boundary Flag Register, Group 10
VADC_G10BFLC   	.equ	0xf0022cd0	; Boundary Flag Control Register, Group 10
VADC_G10BFLNP  	.equ	0xf0022cd4	; Boundary Flag Node Pointer Register, Group 10
VADC_G10BFLS   	.equ	0xf0022ccc	; Boundary Flag Software Register, Group 10
VADC_G10BOUND  	.equ	0xf0022cb8	; Boundary Select Register, Group 10
VADC_G10CEFCLR 	.equ	0xf0022d90	; Channel Event Flag Clear Register, Group 10
VADC_G10CEFLAG 	.equ	0xf0022d80	; Channel Event Flag Register, Group 10
VADC_G10CEVNP0 	.equ	0xf0022da0	; Channel Event Node Pointer Register 0, Group 10
VADC_G10CHASS  	.equ	0xf0022c88	; Channel Assignment Register, Group 10
VADC_G10CHCTR0 	.equ	0xf0022e00	; Group 10, Channel 0 Ctrl. Reg.
VADC_G10CHCTR1 	.equ	0xf0022e04	; Group 10, Channel 1 Ctrl. Reg.
VADC_G10CHCTR2 	.equ	0xf0022e08	; Group 10, Channel 2 Ctrl. Reg.
VADC_G10CHCTR3 	.equ	0xf0022e0c	; Group 10, Channel 3 Ctrl. Reg.
VADC_G10CHCTR4 	.equ	0xf0022e10	; Group 10, Channel 4 Ctrl. Reg.
VADC_G10CHCTR5 	.equ	0xf0022e14	; Group 10, Channel 5 Ctrl. Reg.
VADC_G10CHCTR6 	.equ	0xf0022e18	; Group 10, Channel 6 Ctrl. Reg.
VADC_G10CHCTR7 	.equ	0xf0022e1c	; Group 10, Channel 7 Ctrl. Reg.
VADC_G10EMUXCTR	.equ	0xf0022df0	; E10ternal Multiplexer Control Register, Group x
VADC_G10ICLASS0	.equ	0xf0022ca0	; Input Class Register 0, Group 10
VADC_G10ICLASS1	.equ	0xf0022ca4	; Input Class Register 1, Group 10
VADC_G10Q0R0   	.equ	0xf0022d0c	; Queue 0 Register 0, Group 10
VADC_G10QBUR0  	.equ	0xf0022d10	; Queue 0 Backup Register, Group 10
VADC_G10QCTRL0 	.equ	0xf0022d00	; Queue 0 Source Control Register, Group 10
VADC_G10QINR0  	.equ	0xf0022d10	; Queue 0 Input Register, Group 10
VADC_G10QMR0   	.equ	0xf0022d04	; Queue 0 Mode Register, Group 10
VADC_G10QSR0   	.equ	0xf0022d08	; Queue 0 Status Register, Group 10
VADC_G10RCR0   	.equ	0xf0022e80	; Group 10 Result Control Reg. 0
VADC_G10RCR1   	.equ	0xf0022e84	; Group 10 Result Control Reg. 1
VADC_G10RCR10  	.equ	0xf0022ea8	; Group 10 Result Control Reg. 10
VADC_G10RCR11  	.equ	0xf0022eac	; Group 10 Result Control Reg. 11
VADC_G10RCR12  	.equ	0xf0022eb0	; Group 10 Result Control Reg. 12
VADC_G10RCR13  	.equ	0xf0022eb4	; Group 10 Result Control Reg. 13
VADC_G10RCR14  	.equ	0xf0022eb8	; Group 10 Result Control Reg. 14
VADC_G10RCR15  	.equ	0xf0022ebc	; Group 10 Result Control Reg. 15
VADC_G10RCR2   	.equ	0xf0022e88	; Group 10 Result Control Reg. 2
VADC_G10RCR3   	.equ	0xf0022e8c	; Group 10 Result Control Reg. 3
VADC_G10RCR4   	.equ	0xf0022e90	; Group 10 Result Control Reg. 4
VADC_G10RCR5   	.equ	0xf0022e94	; Group 10 Result Control Reg. 5
VADC_G10RCR6   	.equ	0xf0022e98	; Group 10 Result Control Reg. 6
VADC_G10RCR7   	.equ	0xf0022e9c	; Group 10 Result Control Reg. 7
VADC_G10RCR8   	.equ	0xf0022ea0	; Group 10 Result Control Reg. 8
VADC_G10RCR9   	.equ	0xf0022ea4	; Group 10 Result Control Reg. 9
VADC_G10REFCLR 	.equ	0xf0022d94	; Result Event Flag Clear Register, Group 10
VADC_G10REFLAG 	.equ	0xf0022d84	; Result Event Flag Register, Group 10
VADC_G10RES0   	.equ	0xf0022f00	; Group 10 Result Register 0
VADC_G10RES1   	.equ	0xf0022f04	; Group 10 Result Register 1
VADC_G10RES10  	.equ	0xf0022f28	; Group 10 Result Register 10
VADC_G10RES11  	.equ	0xf0022f2c	; Group 10 Result Register 11
VADC_G10RES12  	.equ	0xf0022f30	; Group 10 Result Register 12
VADC_G10RES13  	.equ	0xf0022f34	; Group 10 Result Register 13
VADC_G10RES14  	.equ	0xf0022f38	; Group 10 Result Register 14
VADC_G10RES15  	.equ	0xf0022f3c	; Group 10 Result Register 15
VADC_G10RES2   	.equ	0xf0022f08	; Group 10 Result Register 2
VADC_G10RES3   	.equ	0xf0022f0c	; Group 10 Result Register 3
VADC_G10RES4   	.equ	0xf0022f10	; Group 10 Result Register 4
VADC_G10RES5   	.equ	0xf0022f14	; Group 10 Result Register 5
VADC_G10RES6   	.equ	0xf0022f18	; Group 10 Result Register 6
VADC_G10RES7   	.equ	0xf0022f1c	; Group 10 Result Register 7
VADC_G10RES8   	.equ	0xf0022f20	; Group 10 Result Register 8
VADC_G10RES9   	.equ	0xf0022f24	; Group 10 Result Register 9
VADC_G10RESD0  	.equ	0xf0022f80	; Group 10 Result Reg. 0, Debug
VADC_G10RESD1  	.equ	0xf0022f84	; Group 10 Result Reg. 1, Debug
VADC_G10RESD10 	.equ	0xf0022fa8	; Group 10 Result Reg. 10, Debug
VADC_G10RESD11 	.equ	0xf0022fac	; Group 10 Result Reg. 11, Debug
VADC_G10RESD12 	.equ	0xf0022fb0	; Group 10 Result Reg. 12, Debug
VADC_G10RESD13 	.equ	0xf0022fb4	; Group 10 Result Reg. 13, Debug
VADC_G10RESD14 	.equ	0xf0022fb8	; Group 10 Result Reg. 14, Debug
VADC_G10RESD15 	.equ	0xf0022fbc	; Group 10 Result Reg. 15, Debug
VADC_G10RESD2  	.equ	0xf0022f88	; Group 10 Result Reg. 2, Debug
VADC_G10RESD3  	.equ	0xf0022f8c	; Group 10 Result Reg. 3, Debug
VADC_G10RESD4  	.equ	0xf0022f90	; Group 10 Result Reg. 4, Debug
VADC_G10RESD5  	.equ	0xf0022f94	; Group 10 Result Reg. 5, Debug
VADC_G10RESD6  	.equ	0xf0022f98	; Group 10 Result Reg. 6, Debug
VADC_G10RESD7  	.equ	0xf0022f9c	; Group 10 Result Reg. 7, Debug
VADC_G10RESD8  	.equ	0xf0022fa0	; Group 10 Result Reg. 8, Debug
VADC_G10RESD9  	.equ	0xf0022fa4	; Group 10 Result Reg. 9, Debug
VADC_G10REVNP0 	.equ	0xf0022db0	; Result Event Node Pointer Register 0, Group 10
VADC_G10REVNP1 	.equ	0xf0022db4	; Result Event Node Pointer Register 1, Group 10
VADC_G10RRASS  	.equ	0xf0022c8c	; Result Assignment Register, Group 10
VADC_G10SEFCLR 	.equ	0xf0022d98	; Source Event Flag Clear Register, Group 10
VADC_G10SEFLAG 	.equ	0xf0022d88	; Source Event Flag Register, Group 10
VADC_G10SEVNP  	.equ	0xf0022dc0	; Source Event Node Pointer Register, Group 10
VADC_G10SRACT  	.equ	0xf0022dc8	; Service Request Software Activation Trigger, Group 10
VADC_G10SYNCTR 	.equ	0xf0022cc0	; Synchronization Control Register, Group 10
VADC_G10VFR    	.equ	0xf0022df8	; Valid Flag Register, Group 10
VADC_G1ALIAS   	.equ	0xf00208b0	; Alias Register, Group 1
VADC_G1ARBCFG  	.equ	0xf0020880	; Arbitration Configuration Register, Group 1
VADC_G1ARBPR   	.equ	0xf0020884	; Arbitration Priority Register, Group 1
VADC_G1ASCTRL  	.equ	0xf0020920	; Autoscan Source Control Register, Group 1
VADC_G1ASMR    	.equ	0xf0020924	; Autoscan Source Mode Register, Group 1
VADC_G1ASPND   	.equ	0xf002092c	; Autoscan Source Pending Register, Group 1
VADC_G1ASSEL   	.equ	0xf0020928	; Autoscan Source Channel Select Register, Group 1
VADC_G1BFL     	.equ	0xf00208c8	; Boundary Flag Register, Group 1
VADC_G1BFLC    	.equ	0xf00208d0	; Boundary Flag Control Register, Group 1
VADC_G1BFLNP   	.equ	0xf00208d4	; Boundary Flag Node Pointer Register, Group 1
VADC_G1BFLS    	.equ	0xf00208cc	; Boundary Flag Software Register, Group 1
VADC_G1BOUND   	.equ	0xf00208b8	; Boundary Select Register, Group 1
VADC_G1CEFCLR  	.equ	0xf0020990	; Channel Event Flag Clear Register, Group 1
VADC_G1CEFLAG  	.equ	0xf0020980	; Channel Event Flag Register, Group 1
VADC_G1CEVNP0  	.equ	0xf00209a0	; Channel Event Node Pointer Register 0, Group 1
VADC_G1CHASS   	.equ	0xf0020888	; Channel Assignment Register, Group 1
VADC_G1CHCTR0  	.equ	0xf0020a00	; Group 1, Channel 0 Ctrl. Reg.
VADC_G1CHCTR1  	.equ	0xf0020a04	; Group 1, Channel 1 Ctrl. Reg.
VADC_G1CHCTR2  	.equ	0xf0020a08	; Group 1, Channel 2 Ctrl. Reg.
VADC_G1CHCTR3  	.equ	0xf0020a0c	; Group 1, Channel 3 Ctrl. Reg.
VADC_G1CHCTR4  	.equ	0xf0020a10	; Group 1, Channel 4 Ctrl. Reg.
VADC_G1CHCTR5  	.equ	0xf0020a14	; Group 1, Channel 5 Ctrl. Reg.
VADC_G1CHCTR6  	.equ	0xf0020a18	; Group 1, Channel 6 Ctrl. Reg.
VADC_G1CHCTR7  	.equ	0xf0020a1c	; Group 1, Channel 7 Ctrl. Reg.
VADC_G1EMUXCTR 	.equ	0xf00209f0	; E1ternal Multiplexer Control Register, Group x
VADC_G1ICLASS0 	.equ	0xf00208a0	; Input Class Register 0, Group 1
VADC_G1ICLASS1 	.equ	0xf00208a4	; Input Class Register 1, Group 1
VADC_G1Q0R0    	.equ	0xf002090c	; Queue 0 Register 0, Group 1
VADC_G1QBUR0   	.equ	0xf0020910	; Queue 0 Backup Register, Group 1
VADC_G1QCTRL0  	.equ	0xf0020900	; Queue 0 Source Control Register, Group 1
VADC_G1QINR0   	.equ	0xf0020910	; Queue 0 Input Register, Group 1
VADC_G1QMR0    	.equ	0xf0020904	; Queue 0 Mode Register, Group 1
VADC_G1QSR0    	.equ	0xf0020908	; Queue 0 Status Register, Group 1
VADC_G1RCR0    	.equ	0xf0020a80	; Group 1 Result Control Reg. 0
VADC_G1RCR1    	.equ	0xf0020a84	; Group 1 Result Control Reg. 1
VADC_G1RCR10   	.equ	0xf0020aa8	; Group 1 Result Control Reg. 10
VADC_G1RCR11   	.equ	0xf0020aac	; Group 1 Result Control Reg. 11
VADC_G1RCR12   	.equ	0xf0020ab0	; Group 1 Result Control Reg. 12
VADC_G1RCR13   	.equ	0xf0020ab4	; Group 1 Result Control Reg. 13
VADC_G1RCR14   	.equ	0xf0020ab8	; Group 1 Result Control Reg. 14
VADC_G1RCR15   	.equ	0xf0020abc	; Group 1 Result Control Reg. 15
VADC_G1RCR2    	.equ	0xf0020a88	; Group 1 Result Control Reg. 2
VADC_G1RCR3    	.equ	0xf0020a8c	; Group 1 Result Control Reg. 3
VADC_G1RCR4    	.equ	0xf0020a90	; Group 1 Result Control Reg. 4
VADC_G1RCR5    	.equ	0xf0020a94	; Group 1 Result Control Reg. 5
VADC_G1RCR6    	.equ	0xf0020a98	; Group 1 Result Control Reg. 6
VADC_G1RCR7    	.equ	0xf0020a9c	; Group 1 Result Control Reg. 7
VADC_G1RCR8    	.equ	0xf0020aa0	; Group 1 Result Control Reg. 8
VADC_G1RCR9    	.equ	0xf0020aa4	; Group 1 Result Control Reg. 9
VADC_G1REFCLR  	.equ	0xf0020994	; Result Event Flag Clear Register, Group 1
VADC_G1REFLAG  	.equ	0xf0020984	; Result Event Flag Register, Group 1
VADC_G1RES0    	.equ	0xf0020b00	; Group 1 Result Register 0
VADC_G1RES1    	.equ	0xf0020b04	; Group 1 Result Register 1
VADC_G1RES10   	.equ	0xf0020b28	; Group 1 Result Register 10
VADC_G1RES11   	.equ	0xf0020b2c	; Group 1 Result Register 11
VADC_G1RES12   	.equ	0xf0020b30	; Group 1 Result Register 12
VADC_G1RES13   	.equ	0xf0020b34	; Group 1 Result Register 13
VADC_G1RES14   	.equ	0xf0020b38	; Group 1 Result Register 14
VADC_G1RES15   	.equ	0xf0020b3c	; Group 1 Result Register 15
VADC_G1RES2    	.equ	0xf0020b08	; Group 1 Result Register 2
VADC_G1RES3    	.equ	0xf0020b0c	; Group 1 Result Register 3
VADC_G1RES4    	.equ	0xf0020b10	; Group 1 Result Register 4
VADC_G1RES5    	.equ	0xf0020b14	; Group 1 Result Register 5
VADC_G1RES6    	.equ	0xf0020b18	; Group 1 Result Register 6
VADC_G1RES7    	.equ	0xf0020b1c	; Group 1 Result Register 7
VADC_G1RES8    	.equ	0xf0020b20	; Group 1 Result Register 8
VADC_G1RES9    	.equ	0xf0020b24	; Group 1 Result Register 9
VADC_G1RESD0   	.equ	0xf0020b80	; Group 1 Result Reg. 0, Debug
VADC_G1RESD1   	.equ	0xf0020b84	; Group 1 Result Reg. 1, Debug
VADC_G1RESD10  	.equ	0xf0020ba8	; Group 1 Result Reg. 10, Debug
VADC_G1RESD11  	.equ	0xf0020bac	; Group 1 Result Reg. 11, Debug
VADC_G1RESD12  	.equ	0xf0020bb0	; Group 1 Result Reg. 12, Debug
VADC_G1RESD13  	.equ	0xf0020bb4	; Group 1 Result Reg. 13, Debug
VADC_G1RESD14  	.equ	0xf0020bb8	; Group 1 Result Reg. 14, Debug
VADC_G1RESD15  	.equ	0xf0020bbc	; Group 1 Result Reg. 15, Debug
VADC_G1RESD2   	.equ	0xf0020b88	; Group 1 Result Reg. 2, Debug
VADC_G1RESD3   	.equ	0xf0020b8c	; Group 1 Result Reg. 3, Debug
VADC_G1RESD4   	.equ	0xf0020b90	; Group 1 Result Reg. 4, Debug
VADC_G1RESD5   	.equ	0xf0020b94	; Group 1 Result Reg. 5, Debug
VADC_G1RESD6   	.equ	0xf0020b98	; Group 1 Result Reg. 6, Debug
VADC_G1RESD7   	.equ	0xf0020b9c	; Group 1 Result Reg. 7, Debug
VADC_G1RESD8   	.equ	0xf0020ba0	; Group 1 Result Reg. 8, Debug
VADC_G1RESD9   	.equ	0xf0020ba4	; Group 1 Result Reg. 9, Debug
VADC_G1REVNP0  	.equ	0xf00209b0	; Result Event Node Pointer Register 0, Group 1
VADC_G1REVNP1  	.equ	0xf00209b4	; Result Event Node Pointer Register 1, Group 1
VADC_G1RRASS   	.equ	0xf002088c	; Result Assignment Register, Group 1
VADC_G1SEFCLR  	.equ	0xf0020998	; Source Event Flag Clear Register, Group 1
VADC_G1SEFLAG  	.equ	0xf0020988	; Source Event Flag Register, Group 1
VADC_G1SEVNP   	.equ	0xf00209c0	; Source Event Node Pointer Register, Group 1
VADC_G1SRACT   	.equ	0xf00209c8	; Service Request Software Activation Trigger, Group 1
VADC_G1SYNCTR  	.equ	0xf00208c0	; Synchronization Control Register, Group 1
VADC_G1VFR     	.equ	0xf00209f8	; Valid Flag Register, Group 1
VADC_G2ALIAS   	.equ	0xf0020cb0	; Alias Register, Group 2
VADC_G2ARBCFG  	.equ	0xf0020c80	; Arbitration Configuration Register, Group 2
VADC_G2ARBPR   	.equ	0xf0020c84	; Arbitration Priority Register, Group 2
VADC_G2ASCTRL  	.equ	0xf0020d20	; Autoscan Source Control Register, Group 2
VADC_G2ASMR    	.equ	0xf0020d24	; Autoscan Source Mode Register, Group 2
VADC_G2ASPND   	.equ	0xf0020d2c	; Autoscan Source Pending Register, Group 2
VADC_G2ASSEL   	.equ	0xf0020d28	; Autoscan Source Channel Select Register, Group 2
VADC_G2BFL     	.equ	0xf0020cc8	; Boundary Flag Register, Group 2
VADC_G2BFLC    	.equ	0xf0020cd0	; Boundary Flag Control Register, Group 2
VADC_G2BFLNP   	.equ	0xf0020cd4	; Boundary Flag Node Pointer Register, Group 2
VADC_G2BFLS    	.equ	0xf0020ccc	; Boundary Flag Software Register, Group 2
VADC_G2BOUND   	.equ	0xf0020cb8	; Boundary Select Register, Group 2
VADC_G2CEFCLR  	.equ	0xf0020d90	; Channel Event Flag Clear Register, Group 2
VADC_G2CEFLAG  	.equ	0xf0020d80	; Channel Event Flag Register, Group 2
VADC_G2CEVNP0  	.equ	0xf0020da0	; Channel Event Node Pointer Register 0, Group 2
VADC_G2CHASS   	.equ	0xf0020c88	; Channel Assignment Register, Group 2
VADC_G2CHCTR0  	.equ	0xf0020e00	; Group 2, Channel 0 Ctrl. Reg.
VADC_G2CHCTR1  	.equ	0xf0020e04	; Group 2, Channel 1 Ctrl. Reg.
VADC_G2CHCTR2  	.equ	0xf0020e08	; Group 2, Channel 2 Ctrl. Reg.
VADC_G2CHCTR3  	.equ	0xf0020e0c	; Group 2, Channel 3 Ctrl. Reg.
VADC_G2CHCTR4  	.equ	0xf0020e10	; Group 2, Channel 4 Ctrl. Reg.
VADC_G2CHCTR5  	.equ	0xf0020e14	; Group 2, Channel 5 Ctrl. Reg.
VADC_G2CHCTR6  	.equ	0xf0020e18	; Group 2, Channel 6 Ctrl. Reg.
VADC_G2CHCTR7  	.equ	0xf0020e1c	; Group 2, Channel 7 Ctrl. Reg.
VADC_G2EMUXCTR 	.equ	0xf0020df0	; E2ternal Multiplexer Control Register, Group x
VADC_G2ICLASS0 	.equ	0xf0020ca0	; Input Class Register 0, Group 2
VADC_G2ICLASS1 	.equ	0xf0020ca4	; Input Class Register 1, Group 2
VADC_G2Q0R0    	.equ	0xf0020d0c	; Queue 0 Register 0, Group 2
VADC_G2QBUR0   	.equ	0xf0020d10	; Queue 0 Backup Register, Group 2
VADC_G2QCTRL0  	.equ	0xf0020d00	; Queue 0 Source Control Register, Group 2
VADC_G2QINR0   	.equ	0xf0020d10	; Queue 0 Input Register, Group 2
VADC_G2QMR0    	.equ	0xf0020d04	; Queue 0 Mode Register, Group 2
VADC_G2QSR0    	.equ	0xf0020d08	; Queue 0 Status Register, Group 2
VADC_G2RCR0    	.equ	0xf0020e80	; Group 2 Result Control Reg. 0
VADC_G2RCR1    	.equ	0xf0020e84	; Group 2 Result Control Reg. 1
VADC_G2RCR10   	.equ	0xf0020ea8	; Group 2 Result Control Reg. 10
VADC_G2RCR11   	.equ	0xf0020eac	; Group 2 Result Control Reg. 11
VADC_G2RCR12   	.equ	0xf0020eb0	; Group 2 Result Control Reg. 12
VADC_G2RCR13   	.equ	0xf0020eb4	; Group 2 Result Control Reg. 13
VADC_G2RCR14   	.equ	0xf0020eb8	; Group 2 Result Control Reg. 14
VADC_G2RCR15   	.equ	0xf0020ebc	; Group 2 Result Control Reg. 15
VADC_G2RCR2    	.equ	0xf0020e88	; Group 2 Result Control Reg. 2
VADC_G2RCR3    	.equ	0xf0020e8c	; Group 2 Result Control Reg. 3
VADC_G2RCR4    	.equ	0xf0020e90	; Group 2 Result Control Reg. 4
VADC_G2RCR5    	.equ	0xf0020e94	; Group 2 Result Control Reg. 5
VADC_G2RCR6    	.equ	0xf0020e98	; Group 2 Result Control Reg. 6
VADC_G2RCR7    	.equ	0xf0020e9c	; Group 2 Result Control Reg. 7
VADC_G2RCR8    	.equ	0xf0020ea0	; Group 2 Result Control Reg. 8
VADC_G2RCR9    	.equ	0xf0020ea4	; Group 2 Result Control Reg. 9
VADC_G2REFCLR  	.equ	0xf0020d94	; Result Event Flag Clear Register, Group 2
VADC_G2REFLAG  	.equ	0xf0020d84	; Result Event Flag Register, Group 2
VADC_G2RES0    	.equ	0xf0020f00	; Group 2 Result Register 0
VADC_G2RES1    	.equ	0xf0020f04	; Group 2 Result Register 1
VADC_G2RES10   	.equ	0xf0020f28	; Group 2 Result Register 10
VADC_G2RES11   	.equ	0xf0020f2c	; Group 2 Result Register 11
VADC_G2RES12   	.equ	0xf0020f30	; Group 2 Result Register 12
VADC_G2RES13   	.equ	0xf0020f34	; Group 2 Result Register 13
VADC_G2RES14   	.equ	0xf0020f38	; Group 2 Result Register 14
VADC_G2RES15   	.equ	0xf0020f3c	; Group 2 Result Register 15
VADC_G2RES2    	.equ	0xf0020f08	; Group 2 Result Register 2
VADC_G2RES3    	.equ	0xf0020f0c	; Group 2 Result Register 3
VADC_G2RES4    	.equ	0xf0020f10	; Group 2 Result Register 4
VADC_G2RES5    	.equ	0xf0020f14	; Group 2 Result Register 5
VADC_G2RES6    	.equ	0xf0020f18	; Group 2 Result Register 6
VADC_G2RES7    	.equ	0xf0020f1c	; Group 2 Result Register 7
VADC_G2RES8    	.equ	0xf0020f20	; Group 2 Result Register 8
VADC_G2RES9    	.equ	0xf0020f24	; Group 2 Result Register 9
VADC_G2RESD0   	.equ	0xf0020f80	; Group 2 Result Reg. 0, Debug
VADC_G2RESD1   	.equ	0xf0020f84	; Group 2 Result Reg. 1, Debug
VADC_G2RESD10  	.equ	0xf0020fa8	; Group 2 Result Reg. 10, Debug
VADC_G2RESD11  	.equ	0xf0020fac	; Group 2 Result Reg. 11, Debug
VADC_G2RESD12  	.equ	0xf0020fb0	; Group 2 Result Reg. 12, Debug
VADC_G2RESD13  	.equ	0xf0020fb4	; Group 2 Result Reg. 13, Debug
VADC_G2RESD14  	.equ	0xf0020fb8	; Group 2 Result Reg. 14, Debug
VADC_G2RESD15  	.equ	0xf0020fbc	; Group 2 Result Reg. 15, Debug
VADC_G2RESD2   	.equ	0xf0020f88	; Group 2 Result Reg. 2, Debug
VADC_G2RESD3   	.equ	0xf0020f8c	; Group 2 Result Reg. 3, Debug
VADC_G2RESD4   	.equ	0xf0020f90	; Group 2 Result Reg. 4, Debug
VADC_G2RESD5   	.equ	0xf0020f94	; Group 2 Result Reg. 5, Debug
VADC_G2RESD6   	.equ	0xf0020f98	; Group 2 Result Reg. 6, Debug
VADC_G2RESD7   	.equ	0xf0020f9c	; Group 2 Result Reg. 7, Debug
VADC_G2RESD8   	.equ	0xf0020fa0	; Group 2 Result Reg. 8, Debug
VADC_G2RESD9   	.equ	0xf0020fa4	; Group 2 Result Reg. 9, Debug
VADC_G2REVNP0  	.equ	0xf0020db0	; Result Event Node Pointer Register 0, Group 2
VADC_G2REVNP1  	.equ	0xf0020db4	; Result Event Node Pointer Register 1, Group 2
VADC_G2RRASS   	.equ	0xf0020c8c	; Result Assignment Register, Group 2
VADC_G2SEFCLR  	.equ	0xf0020d98	; Source Event Flag Clear Register, Group 2
VADC_G2SEFLAG  	.equ	0xf0020d88	; Source Event Flag Register, Group 2
VADC_G2SEVNP   	.equ	0xf0020dc0	; Source Event Node Pointer Register, Group 2
VADC_G2SRACT   	.equ	0xf0020dc8	; Service Request Software Activation Trigger, Group 2
VADC_G2SYNCTR  	.equ	0xf0020cc0	; Synchronization Control Register, Group 2
VADC_G2VFR     	.equ	0xf0020df8	; Valid Flag Register, Group 2
VADC_G3ALIAS   	.equ	0xf00210b0	; Alias Register, Group 3
VADC_G3ARBCFG  	.equ	0xf0021080	; Arbitration Configuration Register, Group 3
VADC_G3ARBPR   	.equ	0xf0021084	; Arbitration Priority Register, Group 3
VADC_G3ASCTRL  	.equ	0xf0021120	; Autoscan Source Control Register, Group 3
VADC_G3ASMR    	.equ	0xf0021124	; Autoscan Source Mode Register, Group 3
VADC_G3ASPND   	.equ	0xf002112c	; Autoscan Source Pending Register, Group 3
VADC_G3ASSEL   	.equ	0xf0021128	; Autoscan Source Channel Select Register, Group 3
VADC_G3BFL     	.equ	0xf00210c8	; Boundary Flag Register, Group 3
VADC_G3BFLC    	.equ	0xf00210d0	; Boundary Flag Control Register, Group 3
VADC_G3BFLNP   	.equ	0xf00210d4	; Boundary Flag Node Pointer Register, Group 3
VADC_G3BFLS    	.equ	0xf00210cc	; Boundary Flag Software Register, Group 3
VADC_G3BOUND   	.equ	0xf00210b8	; Boundary Select Register, Group 3
VADC_G3CEFCLR  	.equ	0xf0021190	; Channel Event Flag Clear Register, Group 3
VADC_G3CEFLAG  	.equ	0xf0021180	; Channel Event Flag Register, Group 3
VADC_G3CEVNP0  	.equ	0xf00211a0	; Channel Event Node Pointer Register 0, Group 3
VADC_G3CHASS   	.equ	0xf0021088	; Channel Assignment Register, Group 3
VADC_G3CHCTR0  	.equ	0xf0021200	; Group 3, Channel 0 Ctrl. Reg.
VADC_G3CHCTR1  	.equ	0xf0021204	; Group 3, Channel 1 Ctrl. Reg.
VADC_G3CHCTR2  	.equ	0xf0021208	; Group 3, Channel 2 Ctrl. Reg.
VADC_G3CHCTR3  	.equ	0xf002120c	; Group 3, Channel 3 Ctrl. Reg.
VADC_G3CHCTR4  	.equ	0xf0021210	; Group 3, Channel 4 Ctrl. Reg.
VADC_G3CHCTR5  	.equ	0xf0021214	; Group 3, Channel 5 Ctrl. Reg.
VADC_G3CHCTR6  	.equ	0xf0021218	; Group 3, Channel 6 Ctrl. Reg.
VADC_G3CHCTR7  	.equ	0xf002121c	; Group 3, Channel 7 Ctrl. Reg.
VADC_G3EMUXCTR 	.equ	0xf00211f0	; E3ternal Multiplexer Control Register, Group x
VADC_G3ICLASS0 	.equ	0xf00210a0	; Input Class Register 0, Group 3
VADC_G3ICLASS1 	.equ	0xf00210a4	; Input Class Register 1, Group 3
VADC_G3Q0R0    	.equ	0xf002110c	; Queue 0 Register 0, Group 3
VADC_G3QBUR0   	.equ	0xf0021110	; Queue 0 Backup Register, Group 3
VADC_G3QCTRL0  	.equ	0xf0021100	; Queue 0 Source Control Register, Group 3
VADC_G3QINR0   	.equ	0xf0021110	; Queue 0 Input Register, Group 3
VADC_G3QMR0    	.equ	0xf0021104	; Queue 0 Mode Register, Group 3
VADC_G3QSR0    	.equ	0xf0021108	; Queue 0 Status Register, Group 3
VADC_G3RCR0    	.equ	0xf0021280	; Group 3 Result Control Reg. 0
VADC_G3RCR1    	.equ	0xf0021284	; Group 3 Result Control Reg. 1
VADC_G3RCR10   	.equ	0xf00212a8	; Group 3 Result Control Reg. 10
VADC_G3RCR11   	.equ	0xf00212ac	; Group 3 Result Control Reg. 11
VADC_G3RCR12   	.equ	0xf00212b0	; Group 3 Result Control Reg. 12
VADC_G3RCR13   	.equ	0xf00212b4	; Group 3 Result Control Reg. 13
VADC_G3RCR14   	.equ	0xf00212b8	; Group 3 Result Control Reg. 14
VADC_G3RCR15   	.equ	0xf00212bc	; Group 3 Result Control Reg. 15
VADC_G3RCR2    	.equ	0xf0021288	; Group 3 Result Control Reg. 2
VADC_G3RCR3    	.equ	0xf002128c	; Group 3 Result Control Reg. 3
VADC_G3RCR4    	.equ	0xf0021290	; Group 3 Result Control Reg. 4
VADC_G3RCR5    	.equ	0xf0021294	; Group 3 Result Control Reg. 5
VADC_G3RCR6    	.equ	0xf0021298	; Group 3 Result Control Reg. 6
VADC_G3RCR7    	.equ	0xf002129c	; Group 3 Result Control Reg. 7
VADC_G3RCR8    	.equ	0xf00212a0	; Group 3 Result Control Reg. 8
VADC_G3RCR9    	.equ	0xf00212a4	; Group 3 Result Control Reg. 9
VADC_G3REFCLR  	.equ	0xf0021194	; Result Event Flag Clear Register, Group 3
VADC_G3REFLAG  	.equ	0xf0021184	; Result Event Flag Register, Group 3
VADC_G3RES0    	.equ	0xf0021300	; Group 3 Result Register 0
VADC_G3RES1    	.equ	0xf0021304	; Group 3 Result Register 1
VADC_G3RES10   	.equ	0xf0021328	; Group 3 Result Register 10
VADC_G3RES11   	.equ	0xf002132c	; Group 3 Result Register 11
VADC_G3RES12   	.equ	0xf0021330	; Group 3 Result Register 12
VADC_G3RES13   	.equ	0xf0021334	; Group 3 Result Register 13
VADC_G3RES14   	.equ	0xf0021338	; Group 3 Result Register 14
VADC_G3RES15   	.equ	0xf002133c	; Group 3 Result Register 15
VADC_G3RES2    	.equ	0xf0021308	; Group 3 Result Register 2
VADC_G3RES3    	.equ	0xf002130c	; Group 3 Result Register 3
VADC_G3RES4    	.equ	0xf0021310	; Group 3 Result Register 4
VADC_G3RES5    	.equ	0xf0021314	; Group 3 Result Register 5
VADC_G3RES6    	.equ	0xf0021318	; Group 3 Result Register 6
VADC_G3RES7    	.equ	0xf002131c	; Group 3 Result Register 7
VADC_G3RES8    	.equ	0xf0021320	; Group 3 Result Register 8
VADC_G3RES9    	.equ	0xf0021324	; Group 3 Result Register 9
VADC_G3RESD0   	.equ	0xf0021380	; Group 3 Result Reg. 0, Debug
VADC_G3RESD1   	.equ	0xf0021384	; Group 3 Result Reg. 1, Debug
VADC_G3RESD10  	.equ	0xf00213a8	; Group 3 Result Reg. 10, Debug
VADC_G3RESD11  	.equ	0xf00213ac	; Group 3 Result Reg. 11, Debug
VADC_G3RESD12  	.equ	0xf00213b0	; Group 3 Result Reg. 12, Debug
VADC_G3RESD13  	.equ	0xf00213b4	; Group 3 Result Reg. 13, Debug
VADC_G3RESD14  	.equ	0xf00213b8	; Group 3 Result Reg. 14, Debug
VADC_G3RESD15  	.equ	0xf00213bc	; Group 3 Result Reg. 15, Debug
VADC_G3RESD2   	.equ	0xf0021388	; Group 3 Result Reg. 2, Debug
VADC_G3RESD3   	.equ	0xf002138c	; Group 3 Result Reg. 3, Debug
VADC_G3RESD4   	.equ	0xf0021390	; Group 3 Result Reg. 4, Debug
VADC_G3RESD5   	.equ	0xf0021394	; Group 3 Result Reg. 5, Debug
VADC_G3RESD6   	.equ	0xf0021398	; Group 3 Result Reg. 6, Debug
VADC_G3RESD7   	.equ	0xf002139c	; Group 3 Result Reg. 7, Debug
VADC_G3RESD8   	.equ	0xf00213a0	; Group 3 Result Reg. 8, Debug
VADC_G3RESD9   	.equ	0xf00213a4	; Group 3 Result Reg. 9, Debug
VADC_G3REVNP0  	.equ	0xf00211b0	; Result Event Node Pointer Register 0, Group 3
VADC_G3REVNP1  	.equ	0xf00211b4	; Result Event Node Pointer Register 1, Group 3
VADC_G3RRASS   	.equ	0xf002108c	; Result Assignment Register, Group 3
VADC_G3SEFCLR  	.equ	0xf0021198	; Source Event Flag Clear Register, Group 3
VADC_G3SEFLAG  	.equ	0xf0021188	; Source Event Flag Register, Group 3
VADC_G3SEVNP   	.equ	0xf00211c0	; Source Event Node Pointer Register, Group 3
VADC_G3SRACT   	.equ	0xf00211c8	; Service Request Software Activation Trigger, Group 3
VADC_G3SYNCTR  	.equ	0xf00210c0	; Synchronization Control Register, Group 3
VADC_G3VFR     	.equ	0xf00211f8	; Valid Flag Register, Group 3
VADC_G4ALIAS   	.equ	0xf00214b0	; Alias Register, Group 4
VADC_G4ARBCFG  	.equ	0xf0021480	; Arbitration Configuration Register, Group 4
VADC_G4ARBPR   	.equ	0xf0021484	; Arbitration Priority Register, Group 4
VADC_G4ASCTRL  	.equ	0xf0021520	; Autoscan Source Control Register, Group 4
VADC_G4ASMR    	.equ	0xf0021524	; Autoscan Source Mode Register, Group 4
VADC_G4ASPND   	.equ	0xf002152c	; Autoscan Source Pending Register, Group 4
VADC_G4ASSEL   	.equ	0xf0021528	; Autoscan Source Channel Select Register, Group 4
VADC_G4BFL     	.equ	0xf00214c8	; Boundary Flag Register, Group 4
VADC_G4BFLC    	.equ	0xf00214d0	; Boundary Flag Control Register, Group 4
VADC_G4BFLNP   	.equ	0xf00214d4	; Boundary Flag Node Pointer Register, Group 4
VADC_G4BFLS    	.equ	0xf00214cc	; Boundary Flag Software Register, Group 4
VADC_G4BOUND   	.equ	0xf00214b8	; Boundary Select Register, Group 4
VADC_G4CEFCLR  	.equ	0xf0021590	; Channel Event Flag Clear Register, Group 4
VADC_G4CEFLAG  	.equ	0xf0021580	; Channel Event Flag Register, Group 4
VADC_G4CEVNP0  	.equ	0xf00215a0	; Channel Event Node Pointer Register 0, Group 4
VADC_G4CHASS   	.equ	0xf0021488	; Channel Assignment Register, Group 4
VADC_G4CHCTR0  	.equ	0xf0021600	; Group 4, Channel 0 Ctrl. Reg.
VADC_G4CHCTR1  	.equ	0xf0021604	; Group 4, Channel 1 Ctrl. Reg.
VADC_G4CHCTR2  	.equ	0xf0021608	; Group 4, Channel 2 Ctrl. Reg.
VADC_G4CHCTR3  	.equ	0xf002160c	; Group 4, Channel 3 Ctrl. Reg.
VADC_G4CHCTR4  	.equ	0xf0021610	; Group 4, Channel 4 Ctrl. Reg.
VADC_G4CHCTR5  	.equ	0xf0021614	; Group 4, Channel 5 Ctrl. Reg.
VADC_G4CHCTR6  	.equ	0xf0021618	; Group 4, Channel 6 Ctrl. Reg.
VADC_G4CHCTR7  	.equ	0xf002161c	; Group 4, Channel 7 Ctrl. Reg.
VADC_G4EMUXCTR 	.equ	0xf00215f0	; E4ternal Multiplexer Control Register, Group x
VADC_G4ICLASS0 	.equ	0xf00214a0	; Input Class Register 0, Group 4
VADC_G4ICLASS1 	.equ	0xf00214a4	; Input Class Register 1, Group 4
VADC_G4Q0R0    	.equ	0xf002150c	; Queue 0 Register 0, Group 4
VADC_G4QBUR0   	.equ	0xf0021510	; Queue 0 Backup Register, Group 4
VADC_G4QCTRL0  	.equ	0xf0021500	; Queue 0 Source Control Register, Group 4
VADC_G4QINR0   	.equ	0xf0021510	; Queue 0 Input Register, Group 4
VADC_G4QMR0    	.equ	0xf0021504	; Queue 0 Mode Register, Group 4
VADC_G4QSR0    	.equ	0xf0021508	; Queue 0 Status Register, Group 4
VADC_G4RCR0    	.equ	0xf0021680	; Group 4 Result Control Reg. 0
VADC_G4RCR1    	.equ	0xf0021684	; Group 4 Result Control Reg. 1
VADC_G4RCR10   	.equ	0xf00216a8	; Group 4 Result Control Reg. 10
VADC_G4RCR11   	.equ	0xf00216ac	; Group 4 Result Control Reg. 11
VADC_G4RCR12   	.equ	0xf00216b0	; Group 4 Result Control Reg. 12
VADC_G4RCR13   	.equ	0xf00216b4	; Group 4 Result Control Reg. 13
VADC_G4RCR14   	.equ	0xf00216b8	; Group 4 Result Control Reg. 14
VADC_G4RCR15   	.equ	0xf00216bc	; Group 4 Result Control Reg. 15
VADC_G4RCR2    	.equ	0xf0021688	; Group 4 Result Control Reg. 2
VADC_G4RCR3    	.equ	0xf002168c	; Group 4 Result Control Reg. 3
VADC_G4RCR4    	.equ	0xf0021690	; Group 4 Result Control Reg. 4
VADC_G4RCR5    	.equ	0xf0021694	; Group 4 Result Control Reg. 5
VADC_G4RCR6    	.equ	0xf0021698	; Group 4 Result Control Reg. 6
VADC_G4RCR7    	.equ	0xf002169c	; Group 4 Result Control Reg. 7
VADC_G4RCR8    	.equ	0xf00216a0	; Group 4 Result Control Reg. 8
VADC_G4RCR9    	.equ	0xf00216a4	; Group 4 Result Control Reg. 9
VADC_G4REFCLR  	.equ	0xf0021594	; Result Event Flag Clear Register, Group 4
VADC_G4REFLAG  	.equ	0xf0021584	; Result Event Flag Register, Group 4
VADC_G4RES0    	.equ	0xf0021700	; Group 4 Result Register 0
VADC_G4RES1    	.equ	0xf0021704	; Group 4 Result Register 1
VADC_G4RES10   	.equ	0xf0021728	; Group 4 Result Register 10
VADC_G4RES11   	.equ	0xf002172c	; Group 4 Result Register 11
VADC_G4RES12   	.equ	0xf0021730	; Group 4 Result Register 12
VADC_G4RES13   	.equ	0xf0021734	; Group 4 Result Register 13
VADC_G4RES14   	.equ	0xf0021738	; Group 4 Result Register 14
VADC_G4RES15   	.equ	0xf002173c	; Group 4 Result Register 15
VADC_G4RES2    	.equ	0xf0021708	; Group 4 Result Register 2
VADC_G4RES3    	.equ	0xf002170c	; Group 4 Result Register 3
VADC_G4RES4    	.equ	0xf0021710	; Group 4 Result Register 4
VADC_G4RES5    	.equ	0xf0021714	; Group 4 Result Register 5
VADC_G4RES6    	.equ	0xf0021718	; Group 4 Result Register 6
VADC_G4RES7    	.equ	0xf002171c	; Group 4 Result Register 7
VADC_G4RES8    	.equ	0xf0021720	; Group 4 Result Register 8
VADC_G4RES9    	.equ	0xf0021724	; Group 4 Result Register 9
VADC_G4RESD0   	.equ	0xf0021780	; Group 4 Result Reg. 0, Debug
VADC_G4RESD1   	.equ	0xf0021784	; Group 4 Result Reg. 1, Debug
VADC_G4RESD10  	.equ	0xf00217a8	; Group 4 Result Reg. 10, Debug
VADC_G4RESD11  	.equ	0xf00217ac	; Group 4 Result Reg. 11, Debug
VADC_G4RESD12  	.equ	0xf00217b0	; Group 4 Result Reg. 12, Debug
VADC_G4RESD13  	.equ	0xf00217b4	; Group 4 Result Reg. 13, Debug
VADC_G4RESD14  	.equ	0xf00217b8	; Group 4 Result Reg. 14, Debug
VADC_G4RESD15  	.equ	0xf00217bc	; Group 4 Result Reg. 15, Debug
VADC_G4RESD2   	.equ	0xf0021788	; Group 4 Result Reg. 2, Debug
VADC_G4RESD3   	.equ	0xf002178c	; Group 4 Result Reg. 3, Debug
VADC_G4RESD4   	.equ	0xf0021790	; Group 4 Result Reg. 4, Debug
VADC_G4RESD5   	.equ	0xf0021794	; Group 4 Result Reg. 5, Debug
VADC_G4RESD6   	.equ	0xf0021798	; Group 4 Result Reg. 6, Debug
VADC_G4RESD7   	.equ	0xf002179c	; Group 4 Result Reg. 7, Debug
VADC_G4RESD8   	.equ	0xf00217a0	; Group 4 Result Reg. 8, Debug
VADC_G4RESD9   	.equ	0xf00217a4	; Group 4 Result Reg. 9, Debug
VADC_G4REVNP0  	.equ	0xf00215b0	; Result Event Node Pointer Register 0, Group 4
VADC_G4REVNP1  	.equ	0xf00215b4	; Result Event Node Pointer Register 1, Group 4
VADC_G4RRASS   	.equ	0xf002148c	; Result Assignment Register, Group 4
VADC_G4SEFCLR  	.equ	0xf0021598	; Source Event Flag Clear Register, Group 4
VADC_G4SEFLAG  	.equ	0xf0021588	; Source Event Flag Register, Group 4
VADC_G4SEVNP   	.equ	0xf00215c0	; Source Event Node Pointer Register, Group 4
VADC_G4SRACT   	.equ	0xf00215c8	; Service Request Software Activation Trigger, Group 4
VADC_G4SYNCTR  	.equ	0xf00214c0	; Synchronization Control Register, Group 4
VADC_G4VFR     	.equ	0xf00215f8	; Valid Flag Register, Group 4
VADC_G5ALIAS   	.equ	0xf00218b0	; Alias Register, Group 5
VADC_G5ARBCFG  	.equ	0xf0021880	; Arbitration Configuration Register, Group 5
VADC_G5ARBPR   	.equ	0xf0021884	; Arbitration Priority Register, Group 5
VADC_G5ASCTRL  	.equ	0xf0021920	; Autoscan Source Control Register, Group 5
VADC_G5ASMR    	.equ	0xf0021924	; Autoscan Source Mode Register, Group 5
VADC_G5ASPND   	.equ	0xf002192c	; Autoscan Source Pending Register, Group 5
VADC_G5ASSEL   	.equ	0xf0021928	; Autoscan Source Channel Select Register, Group 5
VADC_G5BFL     	.equ	0xf00218c8	; Boundary Flag Register, Group 5
VADC_G5BFLC    	.equ	0xf00218d0	; Boundary Flag Control Register, Group 5
VADC_G5BFLNP   	.equ	0xf00218d4	; Boundary Flag Node Pointer Register, Group 5
VADC_G5BFLS    	.equ	0xf00218cc	; Boundary Flag Software Register, Group 5
VADC_G5BOUND   	.equ	0xf00218b8	; Boundary Select Register, Group 5
VADC_G5CEFCLR  	.equ	0xf0021990	; Channel Event Flag Clear Register, Group 5
VADC_G5CEFLAG  	.equ	0xf0021980	; Channel Event Flag Register, Group 5
VADC_G5CEVNP0  	.equ	0xf00219a0	; Channel Event Node Pointer Register 0, Group 5
VADC_G5CHASS   	.equ	0xf0021888	; Channel Assignment Register, Group 5
VADC_G5CHCTR0  	.equ	0xf0021a00	; Group 5, Channel 0 Ctrl. Reg.
VADC_G5CHCTR1  	.equ	0xf0021a04	; Group 5, Channel 1 Ctrl. Reg.
VADC_G5CHCTR2  	.equ	0xf0021a08	; Group 5, Channel 2 Ctrl. Reg.
VADC_G5CHCTR3  	.equ	0xf0021a0c	; Group 5, Channel 3 Ctrl. Reg.
VADC_G5CHCTR4  	.equ	0xf0021a10	; Group 5, Channel 4 Ctrl. Reg.
VADC_G5CHCTR5  	.equ	0xf0021a14	; Group 5, Channel 5 Ctrl. Reg.
VADC_G5CHCTR6  	.equ	0xf0021a18	; Group 5, Channel 6 Ctrl. Reg.
VADC_G5CHCTR7  	.equ	0xf0021a1c	; Group 5, Channel 7 Ctrl. Reg.
VADC_G5EMUXCTR 	.equ	0xf00219f0	; E5ternal Multiplexer Control Register, Group x
VADC_G5ICLASS0 	.equ	0xf00218a0	; Input Class Register 0, Group 5
VADC_G5ICLASS1 	.equ	0xf00218a4	; Input Class Register 1, Group 5
VADC_G5Q0R0    	.equ	0xf002190c	; Queue 0 Register 0, Group 5
VADC_G5QBUR0   	.equ	0xf0021910	; Queue 0 Backup Register, Group 5
VADC_G5QCTRL0  	.equ	0xf0021900	; Queue 0 Source Control Register, Group 5
VADC_G5QINR0   	.equ	0xf0021910	; Queue 0 Input Register, Group 5
VADC_G5QMR0    	.equ	0xf0021904	; Queue 0 Mode Register, Group 5
VADC_G5QSR0    	.equ	0xf0021908	; Queue 0 Status Register, Group 5
VADC_G5RCR0    	.equ	0xf0021a80	; Group 5 Result Control Reg. 0
VADC_G5RCR1    	.equ	0xf0021a84	; Group 5 Result Control Reg. 1
VADC_G5RCR10   	.equ	0xf0021aa8	; Group 5 Result Control Reg. 10
VADC_G5RCR11   	.equ	0xf0021aac	; Group 5 Result Control Reg. 11
VADC_G5RCR12   	.equ	0xf0021ab0	; Group 5 Result Control Reg. 12
VADC_G5RCR13   	.equ	0xf0021ab4	; Group 5 Result Control Reg. 13
VADC_G5RCR14   	.equ	0xf0021ab8	; Group 5 Result Control Reg. 14
VADC_G5RCR15   	.equ	0xf0021abc	; Group 5 Result Control Reg. 15
VADC_G5RCR2    	.equ	0xf0021a88	; Group 5 Result Control Reg. 2
VADC_G5RCR3    	.equ	0xf0021a8c	; Group 5 Result Control Reg. 3
VADC_G5RCR4    	.equ	0xf0021a90	; Group 5 Result Control Reg. 4
VADC_G5RCR5    	.equ	0xf0021a94	; Group 5 Result Control Reg. 5
VADC_G5RCR6    	.equ	0xf0021a98	; Group 5 Result Control Reg. 6
VADC_G5RCR7    	.equ	0xf0021a9c	; Group 5 Result Control Reg. 7
VADC_G5RCR8    	.equ	0xf0021aa0	; Group 5 Result Control Reg. 8
VADC_G5RCR9    	.equ	0xf0021aa4	; Group 5 Result Control Reg. 9
VADC_G5REFCLR  	.equ	0xf0021994	; Result Event Flag Clear Register, Group 5
VADC_G5REFLAG  	.equ	0xf0021984	; Result Event Flag Register, Group 5
VADC_G5RES0    	.equ	0xf0021b00	; Group 5 Result Register 0
VADC_G5RES1    	.equ	0xf0021b04	; Group 5 Result Register 1
VADC_G5RES10   	.equ	0xf0021b28	; Group 5 Result Register 10
VADC_G5RES11   	.equ	0xf0021b2c	; Group 5 Result Register 11
VADC_G5RES12   	.equ	0xf0021b30	; Group 5 Result Register 12
VADC_G5RES13   	.equ	0xf0021b34	; Group 5 Result Register 13
VADC_G5RES14   	.equ	0xf0021b38	; Group 5 Result Register 14
VADC_G5RES15   	.equ	0xf0021b3c	; Group 5 Result Register 15
VADC_G5RES2    	.equ	0xf0021b08	; Group 5 Result Register 2
VADC_G5RES3    	.equ	0xf0021b0c	; Group 5 Result Register 3
VADC_G5RES4    	.equ	0xf0021b10	; Group 5 Result Register 4
VADC_G5RES5    	.equ	0xf0021b14	; Group 5 Result Register 5
VADC_G5RES6    	.equ	0xf0021b18	; Group 5 Result Register 6
VADC_G5RES7    	.equ	0xf0021b1c	; Group 5 Result Register 7
VADC_G5RES8    	.equ	0xf0021b20	; Group 5 Result Register 8
VADC_G5RES9    	.equ	0xf0021b24	; Group 5 Result Register 9
VADC_G5RESD0   	.equ	0xf0021b80	; Group 5 Result Reg. 0, Debug
VADC_G5RESD1   	.equ	0xf0021b84	; Group 5 Result Reg. 1, Debug
VADC_G5RESD10  	.equ	0xf0021ba8	; Group 5 Result Reg. 10, Debug
VADC_G5RESD11  	.equ	0xf0021bac	; Group 5 Result Reg. 11, Debug
VADC_G5RESD12  	.equ	0xf0021bb0	; Group 5 Result Reg. 12, Debug
VADC_G5RESD13  	.equ	0xf0021bb4	; Group 5 Result Reg. 13, Debug
VADC_G5RESD14  	.equ	0xf0021bb8	; Group 5 Result Reg. 14, Debug
VADC_G5RESD15  	.equ	0xf0021bbc	; Group 5 Result Reg. 15, Debug
VADC_G5RESD2   	.equ	0xf0021b88	; Group 5 Result Reg. 2, Debug
VADC_G5RESD3   	.equ	0xf0021b8c	; Group 5 Result Reg. 3, Debug
VADC_G5RESD4   	.equ	0xf0021b90	; Group 5 Result Reg. 4, Debug
VADC_G5RESD5   	.equ	0xf0021b94	; Group 5 Result Reg. 5, Debug
VADC_G5RESD6   	.equ	0xf0021b98	; Group 5 Result Reg. 6, Debug
VADC_G5RESD7   	.equ	0xf0021b9c	; Group 5 Result Reg. 7, Debug
VADC_G5RESD8   	.equ	0xf0021ba0	; Group 5 Result Reg. 8, Debug
VADC_G5RESD9   	.equ	0xf0021ba4	; Group 5 Result Reg. 9, Debug
VADC_G5REVNP0  	.equ	0xf00219b0	; Result Event Node Pointer Register 0, Group 5
VADC_G5REVNP1  	.equ	0xf00219b4	; Result Event Node Pointer Register 1, Group 5
VADC_G5RRASS   	.equ	0xf002188c	; Result Assignment Register, Group 5
VADC_G5SEFCLR  	.equ	0xf0021998	; Source Event Flag Clear Register, Group 5
VADC_G5SEFLAG  	.equ	0xf0021988	; Source Event Flag Register, Group 5
VADC_G5SEVNP   	.equ	0xf00219c0	; Source Event Node Pointer Register, Group 5
VADC_G5SRACT   	.equ	0xf00219c8	; Service Request Software Activation Trigger, Group 5
VADC_G5SYNCTR  	.equ	0xf00218c0	; Synchronization Control Register, Group 5
VADC_G5VFR     	.equ	0xf00219f8	; Valid Flag Register, Group 5
VADC_G6ALIAS   	.equ	0xf0021cb0	; Alias Register, Group 6
VADC_G6ARBCFG  	.equ	0xf0021c80	; Arbitration Configuration Register, Group 6
VADC_G6ARBPR   	.equ	0xf0021c84	; Arbitration Priority Register, Group 6
VADC_G6ASCTRL  	.equ	0xf0021d20	; Autoscan Source Control Register, Group 6
VADC_G6ASMR    	.equ	0xf0021d24	; Autoscan Source Mode Register, Group 6
VADC_G6ASPND   	.equ	0xf0021d2c	; Autoscan Source Pending Register, Group 6
VADC_G6ASSEL   	.equ	0xf0021d28	; Autoscan Source Channel Select Register, Group 6
VADC_G6BFL     	.equ	0xf0021cc8	; Boundary Flag Register, Group 6
VADC_G6BFLC    	.equ	0xf0021cd0	; Boundary Flag Control Register, Group 6
VADC_G6BFLNP   	.equ	0xf0021cd4	; Boundary Flag Node Pointer Register, Group 6
VADC_G6BFLS    	.equ	0xf0021ccc	; Boundary Flag Software Register, Group 6
VADC_G6BOUND   	.equ	0xf0021cb8	; Boundary Select Register, Group 6
VADC_G6CEFCLR  	.equ	0xf0021d90	; Channel Event Flag Clear Register, Group 6
VADC_G6CEFLAG  	.equ	0xf0021d80	; Channel Event Flag Register, Group 6
VADC_G6CEVNP0  	.equ	0xf0021da0	; Channel Event Node Pointer Register 0, Group 6
VADC_G6CHASS   	.equ	0xf0021c88	; Channel Assignment Register, Group 6
VADC_G6CHCTR0  	.equ	0xf0021e00	; Group 6, Channel 0 Ctrl. Reg.
VADC_G6CHCTR1  	.equ	0xf0021e04	; Group 6, Channel 1 Ctrl. Reg.
VADC_G6CHCTR2  	.equ	0xf0021e08	; Group 6, Channel 2 Ctrl. Reg.
VADC_G6CHCTR3  	.equ	0xf0021e0c	; Group 6, Channel 3 Ctrl. Reg.
VADC_G6CHCTR4  	.equ	0xf0021e10	; Group 6, Channel 4 Ctrl. Reg.
VADC_G6CHCTR5  	.equ	0xf0021e14	; Group 6, Channel 5 Ctrl. Reg.
VADC_G6CHCTR6  	.equ	0xf0021e18	; Group 6, Channel 6 Ctrl. Reg.
VADC_G6CHCTR7  	.equ	0xf0021e1c	; Group 6, Channel 7 Ctrl. Reg.
VADC_G6EMUXCTR 	.equ	0xf0021df0	; E6ternal Multiplexer Control Register, Group x
VADC_G6ICLASS0 	.equ	0xf0021ca0	; Input Class Register 0, Group 6
VADC_G6ICLASS1 	.equ	0xf0021ca4	; Input Class Register 1, Group 6
VADC_G6Q0R0    	.equ	0xf0021d0c	; Queue 0 Register 0, Group 6
VADC_G6QBUR0   	.equ	0xf0021d10	; Queue 0 Backup Register, Group 6
VADC_G6QCTRL0  	.equ	0xf0021d00	; Queue 0 Source Control Register, Group 6
VADC_G6QINR0   	.equ	0xf0021d10	; Queue 0 Input Register, Group 6
VADC_G6QMR0    	.equ	0xf0021d04	; Queue 0 Mode Register, Group 6
VADC_G6QSR0    	.equ	0xf0021d08	; Queue 0 Status Register, Group 6
VADC_G6RCR0    	.equ	0xf0021e80	; Group 6 Result Control Reg. 0
VADC_G6RCR1    	.equ	0xf0021e84	; Group 6 Result Control Reg. 1
VADC_G6RCR10   	.equ	0xf0021ea8	; Group 6 Result Control Reg. 10
VADC_G6RCR11   	.equ	0xf0021eac	; Group 6 Result Control Reg. 11
VADC_G6RCR12   	.equ	0xf0021eb0	; Group 6 Result Control Reg. 12
VADC_G6RCR13   	.equ	0xf0021eb4	; Group 6 Result Control Reg. 13
VADC_G6RCR14   	.equ	0xf0021eb8	; Group 6 Result Control Reg. 14
VADC_G6RCR15   	.equ	0xf0021ebc	; Group 6 Result Control Reg. 15
VADC_G6RCR2    	.equ	0xf0021e88	; Group 6 Result Control Reg. 2
VADC_G6RCR3    	.equ	0xf0021e8c	; Group 6 Result Control Reg. 3
VADC_G6RCR4    	.equ	0xf0021e90	; Group 6 Result Control Reg. 4
VADC_G6RCR5    	.equ	0xf0021e94	; Group 6 Result Control Reg. 5
VADC_G6RCR6    	.equ	0xf0021e98	; Group 6 Result Control Reg. 6
VADC_G6RCR7    	.equ	0xf0021e9c	; Group 6 Result Control Reg. 7
VADC_G6RCR8    	.equ	0xf0021ea0	; Group 6 Result Control Reg. 8
VADC_G6RCR9    	.equ	0xf0021ea4	; Group 6 Result Control Reg. 9
VADC_G6REFCLR  	.equ	0xf0021d94	; Result Event Flag Clear Register, Group 6
VADC_G6REFLAG  	.equ	0xf0021d84	; Result Event Flag Register, Group 6
VADC_G6RES0    	.equ	0xf0021f00	; Group 6 Result Register 0
VADC_G6RES1    	.equ	0xf0021f04	; Group 6 Result Register 1
VADC_G6RES10   	.equ	0xf0021f28	; Group 6 Result Register 10
VADC_G6RES11   	.equ	0xf0021f2c	; Group 6 Result Register 11
VADC_G6RES12   	.equ	0xf0021f30	; Group 6 Result Register 12
VADC_G6RES13   	.equ	0xf0021f34	; Group 6 Result Register 13
VADC_G6RES14   	.equ	0xf0021f38	; Group 6 Result Register 14
VADC_G6RES15   	.equ	0xf0021f3c	; Group 6 Result Register 15
VADC_G6RES2    	.equ	0xf0021f08	; Group 6 Result Register 2
VADC_G6RES3    	.equ	0xf0021f0c	; Group 6 Result Register 3
VADC_G6RES4    	.equ	0xf0021f10	; Group 6 Result Register 4
VADC_G6RES5    	.equ	0xf0021f14	; Group 6 Result Register 5
VADC_G6RES6    	.equ	0xf0021f18	; Group 6 Result Register 6
VADC_G6RES7    	.equ	0xf0021f1c	; Group 6 Result Register 7
VADC_G6RES8    	.equ	0xf0021f20	; Group 6 Result Register 8
VADC_G6RES9    	.equ	0xf0021f24	; Group 6 Result Register 9
VADC_G6RESD0   	.equ	0xf0021f80	; Group 6 Result Reg. 0, Debug
VADC_G6RESD1   	.equ	0xf0021f84	; Group 6 Result Reg. 1, Debug
VADC_G6RESD10  	.equ	0xf0021fa8	; Group 6 Result Reg. 10, Debug
VADC_G6RESD11  	.equ	0xf0021fac	; Group 6 Result Reg. 11, Debug
VADC_G6RESD12  	.equ	0xf0021fb0	; Group 6 Result Reg. 12, Debug
VADC_G6RESD13  	.equ	0xf0021fb4	; Group 6 Result Reg. 13, Debug
VADC_G6RESD14  	.equ	0xf0021fb8	; Group 6 Result Reg. 14, Debug
VADC_G6RESD15  	.equ	0xf0021fbc	; Group 6 Result Reg. 15, Debug
VADC_G6RESD2   	.equ	0xf0021f88	; Group 6 Result Reg. 2, Debug
VADC_G6RESD3   	.equ	0xf0021f8c	; Group 6 Result Reg. 3, Debug
VADC_G6RESD4   	.equ	0xf0021f90	; Group 6 Result Reg. 4, Debug
VADC_G6RESD5   	.equ	0xf0021f94	; Group 6 Result Reg. 5, Debug
VADC_G6RESD6   	.equ	0xf0021f98	; Group 6 Result Reg. 6, Debug
VADC_G6RESD7   	.equ	0xf0021f9c	; Group 6 Result Reg. 7, Debug
VADC_G6RESD8   	.equ	0xf0021fa0	; Group 6 Result Reg. 8, Debug
VADC_G6RESD9   	.equ	0xf0021fa4	; Group 6 Result Reg. 9, Debug
VADC_G6REVNP0  	.equ	0xf0021db0	; Result Event Node Pointer Register 0, Group 6
VADC_G6REVNP1  	.equ	0xf0021db4	; Result Event Node Pointer Register 1, Group 6
VADC_G6RRASS   	.equ	0xf0021c8c	; Result Assignment Register, Group 6
VADC_G6SEFCLR  	.equ	0xf0021d98	; Source Event Flag Clear Register, Group 6
VADC_G6SEFLAG  	.equ	0xf0021d88	; Source Event Flag Register, Group 6
VADC_G6SEVNP   	.equ	0xf0021dc0	; Source Event Node Pointer Register, Group 6
VADC_G6SRACT   	.equ	0xf0021dc8	; Service Request Software Activation Trigger, Group 6
VADC_G6SYNCTR  	.equ	0xf0021cc0	; Synchronization Control Register, Group 6
VADC_G6VFR     	.equ	0xf0021df8	; Valid Flag Register, Group 6
VADC_G7ALIAS   	.equ	0xf00220b0	; Alias Register, Group 7
VADC_G7ARBCFG  	.equ	0xf0022080	; Arbitration Configuration Register, Group 7
VADC_G7ARBPR   	.equ	0xf0022084	; Arbitration Priority Register, Group 7
VADC_G7ASCTRL  	.equ	0xf0022120	; Autoscan Source Control Register, Group 7
VADC_G7ASMR    	.equ	0xf0022124	; Autoscan Source Mode Register, Group 7
VADC_G7ASPND   	.equ	0xf002212c	; Autoscan Source Pending Register, Group 7
VADC_G7ASSEL   	.equ	0xf0022128	; Autoscan Source Channel Select Register, Group 7
VADC_G7BFL     	.equ	0xf00220c8	; Boundary Flag Register, Group 7
VADC_G7BFLC    	.equ	0xf00220d0	; Boundary Flag Control Register, Group 7
VADC_G7BFLNP   	.equ	0xf00220d4	; Boundary Flag Node Pointer Register, Group 7
VADC_G7BFLS    	.equ	0xf00220cc	; Boundary Flag Software Register, Group 7
VADC_G7BOUND   	.equ	0xf00220b8	; Boundary Select Register, Group 7
VADC_G7CEFCLR  	.equ	0xf0022190	; Channel Event Flag Clear Register, Group 7
VADC_G7CEFLAG  	.equ	0xf0022180	; Channel Event Flag Register, Group 7
VADC_G7CEVNP0  	.equ	0xf00221a0	; Channel Event Node Pointer Register 0, Group 7
VADC_G7CHASS   	.equ	0xf0022088	; Channel Assignment Register, Group 7
VADC_G7CHCTR0  	.equ	0xf0022200	; Group 7, Channel 0 Ctrl. Reg.
VADC_G7CHCTR1  	.equ	0xf0022204	; Group 7, Channel 1 Ctrl. Reg.
VADC_G7CHCTR2  	.equ	0xf0022208	; Group 7, Channel 2 Ctrl. Reg.
VADC_G7CHCTR3  	.equ	0xf002220c	; Group 7, Channel 3 Ctrl. Reg.
VADC_G7CHCTR4  	.equ	0xf0022210	; Group 7, Channel 4 Ctrl. Reg.
VADC_G7CHCTR5  	.equ	0xf0022214	; Group 7, Channel 5 Ctrl. Reg.
VADC_G7CHCTR6  	.equ	0xf0022218	; Group 7, Channel 6 Ctrl. Reg.
VADC_G7CHCTR7  	.equ	0xf002221c	; Group 7, Channel 7 Ctrl. Reg.
VADC_G7EMUXCTR 	.equ	0xf00221f0	; E7ternal Multiplexer Control Register, Group x
VADC_G7ICLASS0 	.equ	0xf00220a0	; Input Class Register 0, Group 7
VADC_G7ICLASS1 	.equ	0xf00220a4	; Input Class Register 1, Group 7
VADC_G7Q0R0    	.equ	0xf002210c	; Queue 0 Register 0, Group 7
VADC_G7QBUR0   	.equ	0xf0022110	; Queue 0 Backup Register, Group 7
VADC_G7QCTRL0  	.equ	0xf0022100	; Queue 0 Source Control Register, Group 7
VADC_G7QINR0   	.equ	0xf0022110	; Queue 0 Input Register, Group 7
VADC_G7QMR0    	.equ	0xf0022104	; Queue 0 Mode Register, Group 7
VADC_G7QSR0    	.equ	0xf0022108	; Queue 0 Status Register, Group 7
VADC_G7RCR0    	.equ	0xf0022280	; Group 7 Result Control Reg. 0
VADC_G7RCR1    	.equ	0xf0022284	; Group 7 Result Control Reg. 1
VADC_G7RCR10   	.equ	0xf00222a8	; Group 7 Result Control Reg. 10
VADC_G7RCR11   	.equ	0xf00222ac	; Group 7 Result Control Reg. 11
VADC_G7RCR12   	.equ	0xf00222b0	; Group 7 Result Control Reg. 12
VADC_G7RCR13   	.equ	0xf00222b4	; Group 7 Result Control Reg. 13
VADC_G7RCR14   	.equ	0xf00222b8	; Group 7 Result Control Reg. 14
VADC_G7RCR15   	.equ	0xf00222bc	; Group 7 Result Control Reg. 15
VADC_G7RCR2    	.equ	0xf0022288	; Group 7 Result Control Reg. 2
VADC_G7RCR3    	.equ	0xf002228c	; Group 7 Result Control Reg. 3
VADC_G7RCR4    	.equ	0xf0022290	; Group 7 Result Control Reg. 4
VADC_G7RCR5    	.equ	0xf0022294	; Group 7 Result Control Reg. 5
VADC_G7RCR6    	.equ	0xf0022298	; Group 7 Result Control Reg. 6
VADC_G7RCR7    	.equ	0xf002229c	; Group 7 Result Control Reg. 7
VADC_G7RCR8    	.equ	0xf00222a0	; Group 7 Result Control Reg. 8
VADC_G7RCR9    	.equ	0xf00222a4	; Group 7 Result Control Reg. 9
VADC_G7REFCLR  	.equ	0xf0022194	; Result Event Flag Clear Register, Group 7
VADC_G7REFLAG  	.equ	0xf0022184	; Result Event Flag Register, Group 7
VADC_G7RES0    	.equ	0xf0022300	; Group 7 Result Register 0
VADC_G7RES1    	.equ	0xf0022304	; Group 7 Result Register 1
VADC_G7RES10   	.equ	0xf0022328	; Group 7 Result Register 10
VADC_G7RES11   	.equ	0xf002232c	; Group 7 Result Register 11
VADC_G7RES12   	.equ	0xf0022330	; Group 7 Result Register 12
VADC_G7RES13   	.equ	0xf0022334	; Group 7 Result Register 13
VADC_G7RES14   	.equ	0xf0022338	; Group 7 Result Register 14
VADC_G7RES15   	.equ	0xf002233c	; Group 7 Result Register 15
VADC_G7RES2    	.equ	0xf0022308	; Group 7 Result Register 2
VADC_G7RES3    	.equ	0xf002230c	; Group 7 Result Register 3
VADC_G7RES4    	.equ	0xf0022310	; Group 7 Result Register 4
VADC_G7RES5    	.equ	0xf0022314	; Group 7 Result Register 5
VADC_G7RES6    	.equ	0xf0022318	; Group 7 Result Register 6
VADC_G7RES7    	.equ	0xf002231c	; Group 7 Result Register 7
VADC_G7RES8    	.equ	0xf0022320	; Group 7 Result Register 8
VADC_G7RES9    	.equ	0xf0022324	; Group 7 Result Register 9
VADC_G7RESD0   	.equ	0xf0022380	; Group 7 Result Reg. 0, Debug
VADC_G7RESD1   	.equ	0xf0022384	; Group 7 Result Reg. 1, Debug
VADC_G7RESD10  	.equ	0xf00223a8	; Group 7 Result Reg. 10, Debug
VADC_G7RESD11  	.equ	0xf00223ac	; Group 7 Result Reg. 11, Debug
VADC_G7RESD12  	.equ	0xf00223b0	; Group 7 Result Reg. 12, Debug
VADC_G7RESD13  	.equ	0xf00223b4	; Group 7 Result Reg. 13, Debug
VADC_G7RESD14  	.equ	0xf00223b8	; Group 7 Result Reg. 14, Debug
VADC_G7RESD15  	.equ	0xf00223bc	; Group 7 Result Reg. 15, Debug
VADC_G7RESD2   	.equ	0xf0022388	; Group 7 Result Reg. 2, Debug
VADC_G7RESD3   	.equ	0xf002238c	; Group 7 Result Reg. 3, Debug
VADC_G7RESD4   	.equ	0xf0022390	; Group 7 Result Reg. 4, Debug
VADC_G7RESD5   	.equ	0xf0022394	; Group 7 Result Reg. 5, Debug
VADC_G7RESD6   	.equ	0xf0022398	; Group 7 Result Reg. 6, Debug
VADC_G7RESD7   	.equ	0xf002239c	; Group 7 Result Reg. 7, Debug
VADC_G7RESD8   	.equ	0xf00223a0	; Group 7 Result Reg. 8, Debug
VADC_G7RESD9   	.equ	0xf00223a4	; Group 7 Result Reg. 9, Debug
VADC_G7REVNP0  	.equ	0xf00221b0	; Result Event Node Pointer Register 0, Group 7
VADC_G7REVNP1  	.equ	0xf00221b4	; Result Event Node Pointer Register 1, Group 7
VADC_G7RRASS   	.equ	0xf002208c	; Result Assignment Register, Group 7
VADC_G7SEFCLR  	.equ	0xf0022198	; Source Event Flag Clear Register, Group 7
VADC_G7SEFLAG  	.equ	0xf0022188	; Source Event Flag Register, Group 7
VADC_G7SEVNP   	.equ	0xf00221c0	; Source Event Node Pointer Register, Group 7
VADC_G7SRACT   	.equ	0xf00221c8	; Service Request Software Activation Trigger, Group 7
VADC_G7SYNCTR  	.equ	0xf00220c0	; Synchronization Control Register, Group 7
VADC_G7VFR     	.equ	0xf00221f8	; Valid Flag Register, Group 7
VADC_G8ALIAS   	.equ	0xf00224b0	; Alias Register, Group 8
VADC_G8ARBCFG  	.equ	0xf0022480	; Arbitration Configuration Register, Group 8
VADC_G8ARBPR   	.equ	0xf0022484	; Arbitration Priority Register, Group 8
VADC_G8ASCTRL  	.equ	0xf0022520	; Autoscan Source Control Register, Group 8
VADC_G8ASMR    	.equ	0xf0022524	; Autoscan Source Mode Register, Group 8
VADC_G8ASPND   	.equ	0xf002252c	; Autoscan Source Pending Register, Group 8
VADC_G8ASSEL   	.equ	0xf0022528	; Autoscan Source Channel Select Register, Group 8
VADC_G8BFL     	.equ	0xf00224c8	; Boundary Flag Register, Group 8
VADC_G8BFLC    	.equ	0xf00224d0	; Boundary Flag Control Register, Group 8
VADC_G8BFLNP   	.equ	0xf00224d4	; Boundary Flag Node Pointer Register, Group 8
VADC_G8BFLS    	.equ	0xf00224cc	; Boundary Flag Software Register, Group 8
VADC_G8BOUND   	.equ	0xf00224b8	; Boundary Select Register, Group 8
VADC_G8CEFCLR  	.equ	0xf0022590	; Channel Event Flag Clear Register, Group 8
VADC_G8CEFLAG  	.equ	0xf0022580	; Channel Event Flag Register, Group 8
VADC_G8CEVNP0  	.equ	0xf00225a0	; Channel Event Node Pointer Register 0, Group 8
VADC_G8CHASS   	.equ	0xf0022488	; Channel Assignment Register, Group 8
VADC_G8CHCTR0  	.equ	0xf0022600	; Group 8, Channel 0 Ctrl. Reg.
VADC_G8CHCTR1  	.equ	0xf0022604	; Group 8, Channel 1 Ctrl. Reg.
VADC_G8CHCTR2  	.equ	0xf0022608	; Group 8, Channel 2 Ctrl. Reg.
VADC_G8CHCTR3  	.equ	0xf002260c	; Group 8, Channel 3 Ctrl. Reg.
VADC_G8CHCTR4  	.equ	0xf0022610	; Group 8, Channel 4 Ctrl. Reg.
VADC_G8CHCTR5  	.equ	0xf0022614	; Group 8, Channel 5 Ctrl. Reg.
VADC_G8CHCTR6  	.equ	0xf0022618	; Group 8, Channel 6 Ctrl. Reg.
VADC_G8CHCTR7  	.equ	0xf002261c	; Group 8, Channel 7 Ctrl. Reg.
VADC_G8EMUXCTR 	.equ	0xf00225f0	; E8ternal Multiplexer Control Register, Group x
VADC_G8ICLASS0 	.equ	0xf00224a0	; Input Class Register 0, Group 8
VADC_G8ICLASS1 	.equ	0xf00224a4	; Input Class Register 1, Group 8
VADC_G8Q0R0    	.equ	0xf002250c	; Queue 0 Register 0, Group 8
VADC_G8QBUR0   	.equ	0xf0022510	; Queue 0 Backup Register, Group 8
VADC_G8QCTRL0  	.equ	0xf0022500	; Queue 0 Source Control Register, Group 8
VADC_G8QINR0   	.equ	0xf0022510	; Queue 0 Input Register, Group 8
VADC_G8QMR0    	.equ	0xf0022504	; Queue 0 Mode Register, Group 8
VADC_G8QSR0    	.equ	0xf0022508	; Queue 0 Status Register, Group 8
VADC_G8RCR0    	.equ	0xf0022680	; Group 8 Result Control Reg. 0
VADC_G8RCR1    	.equ	0xf0022684	; Group 8 Result Control Reg. 1
VADC_G8RCR10   	.equ	0xf00226a8	; Group 8 Result Control Reg. 10
VADC_G8RCR11   	.equ	0xf00226ac	; Group 8 Result Control Reg. 11
VADC_G8RCR12   	.equ	0xf00226b0	; Group 8 Result Control Reg. 12
VADC_G8RCR13   	.equ	0xf00226b4	; Group 8 Result Control Reg. 13
VADC_G8RCR14   	.equ	0xf00226b8	; Group 8 Result Control Reg. 14
VADC_G8RCR15   	.equ	0xf00226bc	; Group 8 Result Control Reg. 15
VADC_G8RCR2    	.equ	0xf0022688	; Group 8 Result Control Reg. 2
VADC_G8RCR3    	.equ	0xf002268c	; Group 8 Result Control Reg. 3
VADC_G8RCR4    	.equ	0xf0022690	; Group 8 Result Control Reg. 4
VADC_G8RCR5    	.equ	0xf0022694	; Group 8 Result Control Reg. 5
VADC_G8RCR6    	.equ	0xf0022698	; Group 8 Result Control Reg. 6
VADC_G8RCR7    	.equ	0xf002269c	; Group 8 Result Control Reg. 7
VADC_G8RCR8    	.equ	0xf00226a0	; Group 8 Result Control Reg. 8
VADC_G8RCR9    	.equ	0xf00226a4	; Group 8 Result Control Reg. 9
VADC_G8REFCLR  	.equ	0xf0022594	; Result Event Flag Clear Register, Group 8
VADC_G8REFLAG  	.equ	0xf0022584	; Result Event Flag Register, Group 8
VADC_G8RES0    	.equ	0xf0022700	; Group 8 Result Register 0
VADC_G8RES1    	.equ	0xf0022704	; Group 8 Result Register 1
VADC_G8RES10   	.equ	0xf0022728	; Group 8 Result Register 10
VADC_G8RES11   	.equ	0xf002272c	; Group 8 Result Register 11
VADC_G8RES12   	.equ	0xf0022730	; Group 8 Result Register 12
VADC_G8RES13   	.equ	0xf0022734	; Group 8 Result Register 13
VADC_G8RES14   	.equ	0xf0022738	; Group 8 Result Register 14
VADC_G8RES15   	.equ	0xf002273c	; Group 8 Result Register 15
VADC_G8RES2    	.equ	0xf0022708	; Group 8 Result Register 2
VADC_G8RES3    	.equ	0xf002270c	; Group 8 Result Register 3
VADC_G8RES4    	.equ	0xf0022710	; Group 8 Result Register 4
VADC_G8RES5    	.equ	0xf0022714	; Group 8 Result Register 5
VADC_G8RES6    	.equ	0xf0022718	; Group 8 Result Register 6
VADC_G8RES7    	.equ	0xf002271c	; Group 8 Result Register 7
VADC_G8RES8    	.equ	0xf0022720	; Group 8 Result Register 8
VADC_G8RES9    	.equ	0xf0022724	; Group 8 Result Register 9
VADC_G8RESD0   	.equ	0xf0022780	; Group 8 Result Reg. 0, Debug
VADC_G8RESD1   	.equ	0xf0022784	; Group 8 Result Reg. 1, Debug
VADC_G8RESD10  	.equ	0xf00227a8	; Group 8 Result Reg. 10, Debug
VADC_G8RESD11  	.equ	0xf00227ac	; Group 8 Result Reg. 11, Debug
VADC_G8RESD12  	.equ	0xf00227b0	; Group 8 Result Reg. 12, Debug
VADC_G8RESD13  	.equ	0xf00227b4	; Group 8 Result Reg. 13, Debug
VADC_G8RESD14  	.equ	0xf00227b8	; Group 8 Result Reg. 14, Debug
VADC_G8RESD15  	.equ	0xf00227bc	; Group 8 Result Reg. 15, Debug
VADC_G8RESD2   	.equ	0xf0022788	; Group 8 Result Reg. 2, Debug
VADC_G8RESD3   	.equ	0xf002278c	; Group 8 Result Reg. 3, Debug
VADC_G8RESD4   	.equ	0xf0022790	; Group 8 Result Reg. 4, Debug
VADC_G8RESD5   	.equ	0xf0022794	; Group 8 Result Reg. 5, Debug
VADC_G8RESD6   	.equ	0xf0022798	; Group 8 Result Reg. 6, Debug
VADC_G8RESD7   	.equ	0xf002279c	; Group 8 Result Reg. 7, Debug
VADC_G8RESD8   	.equ	0xf00227a0	; Group 8 Result Reg. 8, Debug
VADC_G8RESD9   	.equ	0xf00227a4	; Group 8 Result Reg. 9, Debug
VADC_G8REVNP0  	.equ	0xf00225b0	; Result Event Node Pointer Register 0, Group 8
VADC_G8REVNP1  	.equ	0xf00225b4	; Result Event Node Pointer Register 1, Group 8
VADC_G8RRASS   	.equ	0xf002248c	; Result Assignment Register, Group 8
VADC_G8SEFCLR  	.equ	0xf0022598	; Source Event Flag Clear Register, Group 8
VADC_G8SEFLAG  	.equ	0xf0022588	; Source Event Flag Register, Group 8
VADC_G8SEVNP   	.equ	0xf00225c0	; Source Event Node Pointer Register, Group 8
VADC_G8SRACT   	.equ	0xf00225c8	; Service Request Software Activation Trigger, Group 8
VADC_G8SYNCTR  	.equ	0xf00224c0	; Synchronization Control Register, Group 8
VADC_G8VFR     	.equ	0xf00225f8	; Valid Flag Register, Group 8
VADC_G9ALIAS   	.equ	0xf00228b0	; Alias Register, Group 9
VADC_G9ARBCFG  	.equ	0xf0022880	; Arbitration Configuration Register, Group 9
VADC_G9ARBPR   	.equ	0xf0022884	; Arbitration Priority Register, Group 9
VADC_G9ASCTRL  	.equ	0xf0022920	; Autoscan Source Control Register, Group 9
VADC_G9ASMR    	.equ	0xf0022924	; Autoscan Source Mode Register, Group 9
VADC_G9ASPND   	.equ	0xf002292c	; Autoscan Source Pending Register, Group 9
VADC_G9ASSEL   	.equ	0xf0022928	; Autoscan Source Channel Select Register, Group 9
VADC_G9BFL     	.equ	0xf00228c8	; Boundary Flag Register, Group 9
VADC_G9BFLC    	.equ	0xf00228d0	; Boundary Flag Control Register, Group 9
VADC_G9BFLNP   	.equ	0xf00228d4	; Boundary Flag Node Pointer Register, Group 9
VADC_G9BFLS    	.equ	0xf00228cc	; Boundary Flag Software Register, Group 9
VADC_G9BOUND   	.equ	0xf00228b8	; Boundary Select Register, Group 9
VADC_G9CEFCLR  	.equ	0xf0022990	; Channel Event Flag Clear Register, Group 9
VADC_G9CEFLAG  	.equ	0xf0022980	; Channel Event Flag Register, Group 9
VADC_G9CEVNP0  	.equ	0xf00229a0	; Channel Event Node Pointer Register 0, Group 9
VADC_G9CHASS   	.equ	0xf0022888	; Channel Assignment Register, Group 9
VADC_G9CHCTR0  	.equ	0xf0022a00	; Group 9, Channel 0 Ctrl. Reg.
VADC_G9CHCTR1  	.equ	0xf0022a04	; Group 9, Channel 1 Ctrl. Reg.
VADC_G9CHCTR2  	.equ	0xf0022a08	; Group 9, Channel 2 Ctrl. Reg.
VADC_G9CHCTR3  	.equ	0xf0022a0c	; Group 9, Channel 3 Ctrl. Reg.
VADC_G9CHCTR4  	.equ	0xf0022a10	; Group 9, Channel 4 Ctrl. Reg.
VADC_G9CHCTR5  	.equ	0xf0022a14	; Group 9, Channel 5 Ctrl. Reg.
VADC_G9CHCTR6  	.equ	0xf0022a18	; Group 9, Channel 6 Ctrl. Reg.
VADC_G9CHCTR7  	.equ	0xf0022a1c	; Group 9, Channel 7 Ctrl. Reg.
VADC_G9EMUXCTR 	.equ	0xf00229f0	; E9ternal Multiplexer Control Register, Group x
VADC_G9ICLASS0 	.equ	0xf00228a0	; Input Class Register 0, Group 9
VADC_G9ICLASS1 	.equ	0xf00228a4	; Input Class Register 1, Group 9
VADC_G9Q0R0    	.equ	0xf002290c	; Queue 0 Register 0, Group 9
VADC_G9QBUR0   	.equ	0xf0022910	; Queue 0 Backup Register, Group 9
VADC_G9QCTRL0  	.equ	0xf0022900	; Queue 0 Source Control Register, Group 9
VADC_G9QINR0   	.equ	0xf0022910	; Queue 0 Input Register, Group 9
VADC_G9QMR0    	.equ	0xf0022904	; Queue 0 Mode Register, Group 9
VADC_G9QSR0    	.equ	0xf0022908	; Queue 0 Status Register, Group 9
VADC_G9RCR0    	.equ	0xf0022a80	; Group 9 Result Control Reg. 0
VADC_G9RCR1    	.equ	0xf0022a84	; Group 9 Result Control Reg. 1
VADC_G9RCR10   	.equ	0xf0022aa8	; Group 9 Result Control Reg. 10
VADC_G9RCR11   	.equ	0xf0022aac	; Group 9 Result Control Reg. 11
VADC_G9RCR12   	.equ	0xf0022ab0	; Group 9 Result Control Reg. 12
VADC_G9RCR13   	.equ	0xf0022ab4	; Group 9 Result Control Reg. 13
VADC_G9RCR14   	.equ	0xf0022ab8	; Group 9 Result Control Reg. 14
VADC_G9RCR15   	.equ	0xf0022abc	; Group 9 Result Control Reg. 15
VADC_G9RCR2    	.equ	0xf0022a88	; Group 9 Result Control Reg. 2
VADC_G9RCR3    	.equ	0xf0022a8c	; Group 9 Result Control Reg. 3
VADC_G9RCR4    	.equ	0xf0022a90	; Group 9 Result Control Reg. 4
VADC_G9RCR5    	.equ	0xf0022a94	; Group 9 Result Control Reg. 5
VADC_G9RCR6    	.equ	0xf0022a98	; Group 9 Result Control Reg. 6
VADC_G9RCR7    	.equ	0xf0022a9c	; Group 9 Result Control Reg. 7
VADC_G9RCR8    	.equ	0xf0022aa0	; Group 9 Result Control Reg. 8
VADC_G9RCR9    	.equ	0xf0022aa4	; Group 9 Result Control Reg. 9
VADC_G9REFCLR  	.equ	0xf0022994	; Result Event Flag Clear Register, Group 9
VADC_G9REFLAG  	.equ	0xf0022984	; Result Event Flag Register, Group 9
VADC_G9RES0    	.equ	0xf0022b00	; Group 9 Result Register 0
VADC_G9RES1    	.equ	0xf0022b04	; Group 9 Result Register 1
VADC_G9RES10   	.equ	0xf0022b28	; Group 9 Result Register 10
VADC_G9RES11   	.equ	0xf0022b2c	; Group 9 Result Register 11
VADC_G9RES12   	.equ	0xf0022b30	; Group 9 Result Register 12
VADC_G9RES13   	.equ	0xf0022b34	; Group 9 Result Register 13
VADC_G9RES14   	.equ	0xf0022b38	; Group 9 Result Register 14
VADC_G9RES15   	.equ	0xf0022b3c	; Group 9 Result Register 15
VADC_G9RES2    	.equ	0xf0022b08	; Group 9 Result Register 2
VADC_G9RES3    	.equ	0xf0022b0c	; Group 9 Result Register 3
VADC_G9RES4    	.equ	0xf0022b10	; Group 9 Result Register 4
VADC_G9RES5    	.equ	0xf0022b14	; Group 9 Result Register 5
VADC_G9RES6    	.equ	0xf0022b18	; Group 9 Result Register 6
VADC_G9RES7    	.equ	0xf0022b1c	; Group 9 Result Register 7
VADC_G9RES8    	.equ	0xf0022b20	; Group 9 Result Register 8
VADC_G9RES9    	.equ	0xf0022b24	; Group 9 Result Register 9
VADC_G9RESD0   	.equ	0xf0022b80	; Group 9 Result Reg. 0, Debug
VADC_G9RESD1   	.equ	0xf0022b84	; Group 9 Result Reg. 1, Debug
VADC_G9RESD10  	.equ	0xf0022ba8	; Group 9 Result Reg. 10, Debug
VADC_G9RESD11  	.equ	0xf0022bac	; Group 9 Result Reg. 11, Debug
VADC_G9RESD12  	.equ	0xf0022bb0	; Group 9 Result Reg. 12, Debug
VADC_G9RESD13  	.equ	0xf0022bb4	; Group 9 Result Reg. 13, Debug
VADC_G9RESD14  	.equ	0xf0022bb8	; Group 9 Result Reg. 14, Debug
VADC_G9RESD15  	.equ	0xf0022bbc	; Group 9 Result Reg. 15, Debug
VADC_G9RESD2   	.equ	0xf0022b88	; Group 9 Result Reg. 2, Debug
VADC_G9RESD3   	.equ	0xf0022b8c	; Group 9 Result Reg. 3, Debug
VADC_G9RESD4   	.equ	0xf0022b90	; Group 9 Result Reg. 4, Debug
VADC_G9RESD5   	.equ	0xf0022b94	; Group 9 Result Reg. 5, Debug
VADC_G9RESD6   	.equ	0xf0022b98	; Group 9 Result Reg. 6, Debug
VADC_G9RESD7   	.equ	0xf0022b9c	; Group 9 Result Reg. 7, Debug
VADC_G9RESD8   	.equ	0xf0022ba0	; Group 9 Result Reg. 8, Debug
VADC_G9RESD9   	.equ	0xf0022ba4	; Group 9 Result Reg. 9, Debug
VADC_G9REVNP0  	.equ	0xf00229b0	; Result Event Node Pointer Register 0, Group 9
VADC_G9REVNP1  	.equ	0xf00229b4	; Result Event Node Pointer Register 1, Group 9
VADC_G9RRASS   	.equ	0xf002288c	; Result Assignment Register, Group 9
VADC_G9SEFCLR  	.equ	0xf0022998	; Source Event Flag Clear Register, Group 9
VADC_G9SEFLAG  	.equ	0xf0022988	; Source Event Flag Register, Group 9
VADC_G9SEVNP   	.equ	0xf00229c0	; Source Event Node Pointer Register, Group 9
VADC_G9SRACT   	.equ	0xf00229c8	; Service Request Software Activation Trigger, Group 9
VADC_G9SYNCTR  	.equ	0xf00228c0	; Synchronization Control Register, Group 9
VADC_G9VFR     	.equ	0xf00229f8	; Valid Flag Register, Group 9
VADC_GLOBBOUND 	.equ	0xf00200b8	; Global Boundary Select Register
VADC_GLOBCFG   	.equ	0xf0020080	; Global Configuration Register
VADC_GLOBEFLAG 	.equ	0xf00200e0	; Global Event Flag Register
VADC_GLOBEVNP  	.equ	0xf0020140	; Global Event Node Pointer Register
VADC_GLOBICLASS0	.equ	0xf00200a0	; Input Class Register 0, Global
VADC_GLOBICLASS1	.equ	0xf00200a4	; Input Class Register 1, Global
VADC_GLOBRCR   	.equ	0xf0020280	; Global Result Control Register
VADC_GLOBRES   	.equ	0xf0020300	; Global Result Register
VADC_GLOBRESD  	.equ	0xf0020380	; Global Result Register, Debug
VADC_GLOBTF    	.equ	0xf0020160	; Global Test Functions Register
VADC_ID        	.equ	0xf0020008	; Module Identification Register
VADC_KRST0     	.equ	0xf0020034	; Kernel Reset Register 0
VADC_KRST1     	.equ	0xf0020030	; Kernel Reset Register 1
VADC_KRSTCLR   	.equ	0xf002002c	; Kernel Reset Status Clear Register
VADC_OCS       	.equ	0xf0020028	; OCDS Control and Status Register
DSADC_ACCEN0   	.equ	0xf002403c	; Access Enable Register 0
DSADC_ACCPROT  	.equ	0xf0024090	; Access Protection Register
DSADC_BOUNDSEL0	.equ	0xf0024128	; Boundary Select Register 0
DSADC_BOUNDSEL1	.equ	0xf0024228	; Boundary Select Register 1
DSADC_BOUNDSEL2	.equ	0xf0024328	; Boundary Select Register 2
DSADC_BOUNDSEL3	.equ	0xf0024428	; Boundary Select Register 3
DSADC_BOUNDSEL4	.equ	0xf0024528	; Boundary Select Register 4
DSADC_BOUNDSEL5	.equ	0xf0024628	; Boundary Select Register 5
DSADC_BOUNDSEL6	.equ	0xf0024728	; Boundary Select Register 6
DSADC_BOUNDSEL7	.equ	0xf0024828	; Boundary Select Register 7
DSADC_BOUNDSEL8	.equ	0xf0024928	; Boundary Select Register 8
DSADC_BOUNDSEL9	.equ	0xf0024a28	; Boundary Select Register 9
DSADC_CGCFG    	.equ	0xf00240a0	; Carrier Generator Configuration Register
DSADC_CGSYNC0  	.equ	0xf00241a0	; Carrier Generator Synchronization Register 0
DSADC_CGSYNC1  	.equ	0xf00242a0	; Carrier Generator Synchronization Register 1
DSADC_CGSYNC2  	.equ	0xf00243a0	; Carrier Generator Synchronization Register 2
DSADC_CGSYNC3  	.equ	0xf00244a0	; Carrier Generator Synchronization Register 3
DSADC_CGSYNC4  	.equ	0xf00245a0	; Carrier Generator Synchronization Register 4
DSADC_CGSYNC5  	.equ	0xf00246a0	; Carrier Generator Synchronization Register 5
DSADC_CGSYNC6  	.equ	0xf00247a0	; Carrier Generator Synchronization Register 6
DSADC_CGSYNC7  	.equ	0xf00248a0	; Carrier Generator Synchronization Register 7
DSADC_CGSYNC8  	.equ	0xf00249a0	; Carrier Generator Synchronization Register 8
DSADC_CGSYNC9  	.equ	0xf0024aa0	; Carrier Generator Synchronization Register 9
DSADC_CLC      	.equ	0xf0024000	; Clock Control Register
DSADC_DICFG0   	.equ	0xf0024108	; Demodulator Input Configuration Register 0
DSADC_DICFG1   	.equ	0xf0024208	; Demodulator Input Configuration Register 1
DSADC_DICFG2   	.equ	0xf0024308	; Demodulator Input Configuration Register 2
DSADC_DICFG3   	.equ	0xf0024408	; Demodulator Input Configuration Register 3
DSADC_DICFG4   	.equ	0xf0024508	; Demodulator Input Configuration Register 4
DSADC_DICFG5   	.equ	0xf0024608	; Demodulator Input Configuration Register 5
DSADC_DICFG6   	.equ	0xf0024708	; Demodulator Input Configuration Register 6
DSADC_DICFG7   	.equ	0xf0024808	; Demodulator Input Configuration Register 7
DSADC_DICFG8   	.equ	0xf0024908	; Demodulator Input Configuration Register 8
DSADC_DICFG9   	.equ	0xf0024a08	; Demodulator Input Configuration Register 9
DSADC_EVFLAG   	.equ	0xf00240e0	; Event Flag Register
DSADC_EVFLAGCLR	.equ	0xf00240e4	; Event Flag Clear Register
DSADC_FCFGA0   	.equ	0xf0024118	; Filter Configuration Register 0, Auxiliary Filter
DSADC_FCFGA1   	.equ	0xf0024218	; Filter Configuration Register 1, Auxiliary Filter
DSADC_FCFGA2   	.equ	0xf0024318	; Filter Configuration Register 2, Auxiliary Filter
DSADC_FCFGA3   	.equ	0xf0024418	; Filter Configuration Register 3, Auxiliary Filter
DSADC_FCFGA4   	.equ	0xf0024518	; Filter Configuration Register 4, Auxiliary Filter
DSADC_FCFGA5   	.equ	0xf0024618	; Filter Configuration Register 5, Auxiliary Filter
DSADC_FCFGA6   	.equ	0xf0024718	; Filter Configuration Register 6, Auxiliary Filter
DSADC_FCFGA7   	.equ	0xf0024818	; Filter Configuration Register 7, Auxiliary Filter
DSADC_FCFGA8   	.equ	0xf0024918	; Filter Configuration Register 8, Auxiliary Filter
DSADC_FCFGA9   	.equ	0xf0024a18	; Filter Configuration Register 9, Auxiliary Filter
DSADC_FCFGC0   	.equ	0xf0024114	; Filter Configuration Register 0, Main CIC Filter
DSADC_FCFGC1   	.equ	0xf0024214	; Filter Configuration Register 1, Main CIC Filter
DSADC_FCFGC2   	.equ	0xf0024314	; Filter Configuration Register 2, Main CIC Filter
DSADC_FCFGC3   	.equ	0xf0024414	; Filter Configuration Register 3, Main CIC Filter
DSADC_FCFGC4   	.equ	0xf0024514	; Filter Configuration Register 4, Main CIC Filter
DSADC_FCFGC5   	.equ	0xf0024614	; Filter Configuration Register 5, Main CIC Filter
DSADC_FCFGC6   	.equ	0xf0024714	; Filter Configuration Register 6, Main CIC Filter
DSADC_FCFGC7   	.equ	0xf0024814	; Filter Configuration Register 7, Main CIC Filter
DSADC_FCFGC8   	.equ	0xf0024914	; Filter Configuration Register 8, Main CIC Filter
DSADC_FCFGC9   	.equ	0xf0024a14	; Filter Configuration Register 9, Main CIC Filter
DSADC_FCFGM0   	.equ	0xf0024110	; Filter Configuration Register 0, Main Filter Chain
DSADC_FCFGM1   	.equ	0xf0024210	; Filter Configuration Register 1, Main Filter Chain
DSADC_FCFGM2   	.equ	0xf0024310	; Filter Configuration Register 2, Main Filter Chain
DSADC_FCFGM3   	.equ	0xf0024410	; Filter Configuration Register 3, Main Filter Chain
DSADC_FCFGM4   	.equ	0xf0024510	; Filter Configuration Register 4, Main Filter Chain
DSADC_FCFGM5   	.equ	0xf0024610	; Filter Configuration Register 5, Main Filter Chain
DSADC_FCFGM6   	.equ	0xf0024710	; Filter Configuration Register 6, Main Filter Chain
DSADC_FCFGM7   	.equ	0xf0024810	; Filter Configuration Register 7, Main Filter Chain
DSADC_FCFGM8   	.equ	0xf0024910	; Filter Configuration Register 8, Main Filter Chain
DSADC_FCFGM9   	.equ	0xf0024a10	; Filter Configuration Register 9, Main Filter Chain
DSADC_GLOBCFG  	.equ	0xf0024080	; Global Configuration Register
DSADC_GLOBRC   	.equ	0xf0024088	; Global Run Control Register
DSADC_GLOBVCMH0	.equ	0xf00240b0	; Common Mode Hold Voltage Register 0
DSADC_GLOBVCMH1	.equ	0xf00240b4	; Common Mode Hold Voltage Register 1
DSADC_GLOBVCMH2	.equ	0xf00240b8	; Common Mode Hold Voltage Register 2
DSADC_ID       	.equ	0xf0024008	; Module Identification Register
DSADC_IWCTR0   	.equ	0xf0024120	; Integration Window Control Register 0
DSADC_IWCTR1   	.equ	0xf0024220	; Integration Window Control Register 1
DSADC_IWCTR2   	.equ	0xf0024320	; Integration Window Control Register 2
DSADC_IWCTR3   	.equ	0xf0024420	; Integration Window Control Register 3
DSADC_IWCTR4   	.equ	0xf0024520	; Integration Window Control Register 4
DSADC_IWCTR5   	.equ	0xf0024620	; Integration Window Control Register 5
DSADC_IWCTR6   	.equ	0xf0024720	; Integration Window Control Register 6
DSADC_IWCTR7   	.equ	0xf0024820	; Integration Window Control Register 7
DSADC_IWCTR8   	.equ	0xf0024920	; Integration Window Control Register 8
DSADC_IWCTR9   	.equ	0xf0024a20	; Integration Window Control Register 9
DSADC_KRST0    	.equ	0xf0024034	; Kernel Reset Register 0
DSADC_KRST1    	.equ	0xf0024030	; Kernel Reset Register 1
DSADC_KRSTCLR  	.equ	0xf002402c	; Kernel Reset Status Clear Register
DSADC_MODCFG0  	.equ	0xf0024100	; Modulator Configuration Register 0
DSADC_MODCFG1  	.equ	0xf0024200	; Modulator Configuration Register 1
DSADC_MODCFG2  	.equ	0xf0024300	; Modulator Configuration Register 2
DSADC_MODCFG3  	.equ	0xf0024400	; Modulator Configuration Register 3
DSADC_MODCFG4  	.equ	0xf0024500	; Modulator Configuration Register 4
DSADC_MODCFG5  	.equ	0xf0024600	; Modulator Configuration Register 5
DSADC_MODCFG6  	.equ	0xf0024700	; Modulator Configuration Register 6
DSADC_MODCFG7  	.equ	0xf0024800	; Modulator Configuration Register 7
DSADC_MODCFG8  	.equ	0xf0024900	; Modulator Configuration Register 8
DSADC_MODCFG9  	.equ	0xf0024a00	; Modulator Configuration Register 9
DSADC_OCS      	.equ	0xf0024028	; OCDS Control and Status Register
DSADC_OFFM0    	.equ	0xf0024138	; Offset Register 0 Main Filter
DSADC_OFFM1    	.equ	0xf0024238	; Offset Register 1 Main Filter
DSADC_OFFM2    	.equ	0xf0024338	; Offset Register 2 Main Filter
DSADC_OFFM3    	.equ	0xf0024438	; Offset Register 3 Main Filter
DSADC_OFFM4    	.equ	0xf0024538	; Offset Register 4 Main Filter
DSADC_OFFM5    	.equ	0xf0024638	; Offset Register 5 Main Filter
DSADC_OFFM6    	.equ	0xf0024738	; Offset Register 6 Main Filter
DSADC_OFFM7    	.equ	0xf0024838	; Offset Register 7 Main Filter
DSADC_OFFM8    	.equ	0xf0024938	; Offset Register 8 Main Filter
DSADC_OFFM9    	.equ	0xf0024a38	; Offset Register 9 Main Filter
DSADC_RECTCFG0 	.equ	0xf00241a8	; Rectification Configuration Register 0
DSADC_RECTCFG1 	.equ	0xf00242a8	; Rectification Configuration Register 1
DSADC_RECTCFG2 	.equ	0xf00243a8	; Rectification Configuration Register 2
DSADC_RECTCFG3 	.equ	0xf00244a8	; Rectification Configuration Register 3
DSADC_RECTCFG4 	.equ	0xf00245a8	; Rectification Configuration Register 4
DSADC_RECTCFG5 	.equ	0xf00246a8	; Rectification Configuration Register 5
DSADC_RECTCFG6 	.equ	0xf00247a8	; Rectification Configuration Register 6
DSADC_RECTCFG7 	.equ	0xf00248a8	; Rectification Configuration Register 7
DSADC_RECTCFG8 	.equ	0xf00249a8	; Rectification Configuration Register 8
DSADC_RECTCFG9 	.equ	0xf0024aa8	; Rectification Configuration Register 9
DSADC_RESA0    	.equ	0xf0024140	; Result Register 0 Auxiliary Filter
DSADC_RESA1    	.equ	0xf0024240	; Result Register 1 Auxiliary Filter
DSADC_RESA2    	.equ	0xf0024340	; Result Register 2 Auxiliary Filter
DSADC_RESA3    	.equ	0xf0024440	; Result Register 3 Auxiliary Filter
DSADC_RESA4    	.equ	0xf0024540	; Result Register 4 Auxiliary Filter
DSADC_RESA5    	.equ	0xf0024640	; Result Register 5 Auxiliary Filter
DSADC_RESA6    	.equ	0xf0024740	; Result Register 6 Auxiliary Filter
DSADC_RESA7    	.equ	0xf0024840	; Result Register 7 Auxiliary Filter
DSADC_RESA8    	.equ	0xf0024940	; Result Register 8 Auxiliary Filter
DSADC_RESA9    	.equ	0xf0024a40	; Result Register 9 Auxiliary Filter
DSADC_RESM0    	.equ	0xf0024130	; Result Register 0 Main Filter
DSADC_RESM1    	.equ	0xf0024230	; Result Register 1 Main Filter
DSADC_RESM2    	.equ	0xf0024330	; Result Register 2 Main Filter
DSADC_RESM3    	.equ	0xf0024430	; Result Register 3 Main Filter
DSADC_RESM4    	.equ	0xf0024530	; Result Register 4 Main Filter
DSADC_RESM5    	.equ	0xf0024630	; Result Register 5 Main Filter
DSADC_RESM6    	.equ	0xf0024730	; Result Register 6 Main Filter
DSADC_RESM7    	.equ	0xf0024830	; Result Register 7 Main Filter
DSADC_RESM8    	.equ	0xf0024930	; Result Register 8 Main Filter
DSADC_RESM9    	.equ	0xf0024a30	; Result Register 9 Main Filter
DSADC_TSTMP0   	.equ	0xf0024150	; Time-Stamp Register 0
DSADC_TSTMP1   	.equ	0xf0024250	; Time-Stamp Register 1
DSADC_TSTMP2   	.equ	0xf0024350	; Time-Stamp Register 2
DSADC_TSTMP3   	.equ	0xf0024450	; Time-Stamp Register 3
DSADC_TSTMP4   	.equ	0xf0024550	; Time-Stamp Register 4
DSADC_TSTMP5   	.equ	0xf0024650	; Time-Stamp Register 5
DSADC_TSTMP6   	.equ	0xf0024750	; Time-Stamp Register 6
DSADC_TSTMP7   	.equ	0xf0024850	; Time-Stamp Register 7
DSADC_TSTMP8   	.equ	0xf0024950	; Time-Stamp Register 8
DSADC_TSTMP9   	.equ	0xf0024a50	; Time-Stamp Register 9
I2C0_ACCEN0    	.equ	0xf00d000c	; Access Enable Register 0
I2C0_ACCEN1    	.equ	0xf00d0010	; Access Enable Register 1
I2C0_ADDRCFG   	.equ	0xf00c0020	; Address Configuration Register
I2C0_BUSSTAT   	.equ	0xf00c0024	; Bus Status Register
I2C0_CLC       	.equ	0xf00d0000	; Clock Control Register
I2C0_CLC1      	.equ	0xf00c0000	; Clock Control 1 Register
I2C0_ENDDCTRL  	.equ	0xf00c0014	; End Data Control Register
I2C0_ERRIRQSC  	.equ	0xf00c0068	; Error Interrupt Request Source Clear Register
I2C0_ERRIRQSM  	.equ	0xf00c0060	; Error Interrupt Request Source Mask Register
I2C0_ERRIRQSS  	.equ	0xf00c0064	; Error Interrupt Request Source Status Register
I2C0_FDIVCFG   	.equ	0xf00c0018	; Fractional Divider Configuration Register
I2C0_FDIVHIGHCFG	.equ	0xf00c001c	; Fractional Divider High-speed Mode Configuration Register
I2C0_FFSSTAT   	.equ	0xf00c0038	; Filled FIFO Stages Status Register
I2C0_FIFOCFG   	.equ	0xf00c0028	; FIFO Configuration Register
I2C0_GPCTL     	.equ	0xf00d0008	; General Purpose Control Register
I2C0_ICR       	.equ	0xf00c008c	; Interrupt Clear Register
I2C0_ID        	.equ	0xf00c0008	; Module Identification Register
I2C0_IMSC      	.equ	0xf00c0084	; Interrupt Mask Control Register
I2C0_ISR       	.equ	0xf00c0090	; Interrupt Set Register
I2C0_KRST0     	.equ	0xf00d0014	; Kernel Reset Register 0
I2C0_KRST1     	.equ	0xf00d0018	; Kernel Reset Register 1
I2C0_KRSTCLR   	.equ	0xf00d001c	; Kernel Reset Status Clear Register
I2C0_MIS       	.equ	0xf00c0088	; Masked Interrupt Status Register
I2C0_MODID     	.equ	0xf00d0004	; Module Identification Register
I2C0_MRPSCTRL  	.equ	0xf00c002c	; Maximum Received Packet Size Control Register
I2C0_PIRQSC    	.equ	0xf00c0078	; Protocol Interrupt Request Source Clear Register
I2C0_PIRQSM    	.equ	0xf00c0070	; Protocol Interrupt Request Source Mask Register
I2C0_PIRQSS    	.equ	0xf00c0074	; Protocol Interrupt Request Source Status Register
I2C0_RIS       	.equ	0xf00c0080	; Raw Interrupt Status Register
I2C0_RPSSTAT   	.equ	0xf00c0030	; Received Packet Size Status Register
I2C0_RUNCTRL   	.equ	0xf00c0010	; RUN Control Register
I2C0_RXD       	.equ	0xf00cc000	; Reception Data Register
I2C0_TIMCFG    	.equ	0xf00c0040	; Timing Configuration Register
I2C0_TPSCTRL   	.equ	0xf00c0034	; Transmit Packet Size Control Register
I2C0_TXD       	.equ	0xf00c8000	; Transmission Data Register
I2C1_ACCEN0    	.equ	0xf00f000c	; Access Enable Register 0
I2C1_ACCEN1    	.equ	0xf00f0010	; Access Enable Register 1
I2C1_ADDRCFG   	.equ	0xf00e0020	; Address Configuration Register
I2C1_BUSSTAT   	.equ	0xf00e0024	; Bus Status Register
I2C1_CLC       	.equ	0xf00f0000	; Clock Control Register
I2C1_CLC1      	.equ	0xf00e0000	; Clock Control 1 Register
I2C1_ENDDCTRL  	.equ	0xf00e0014	; End Data Control Register
I2C1_ERRIRQSC  	.equ	0xf00e0068	; Error Interrupt Request Source Clear Register
I2C1_ERRIRQSM  	.equ	0xf00e0060	; Error Interrupt Request Source Mask Register
I2C1_ERRIRQSS  	.equ	0xf00e0064	; Error Interrupt Request Source Status Register
I2C1_FDIVCFG   	.equ	0xf00e0018	; Fractional Divider Configuration Register
I2C1_FDIVHIGHCFG	.equ	0xf00e001c	; Fractional Divider High-speed Mode Configuration Register
I2C1_FFSSTAT   	.equ	0xf00e0038	; Filled FIFO Stages Status Register
I2C1_FIFOCFG   	.equ	0xf00e0028	; FIFO Configuration Register
I2C1_GPCTL     	.equ	0xf00f0008	; General Purpose Control Register
I2C1_ICR       	.equ	0xf00e008c	; Interrupt Clear Register
I2C1_ID        	.equ	0xf00e0008	; Module Identification Register
I2C1_IMSC      	.equ	0xf00e0084	; Interrupt Mask Control Register
I2C1_ISR       	.equ	0xf00e0090	; Interrupt Set Register
I2C1_KRST0     	.equ	0xf00f0014	; Kernel Reset Register 0
I2C1_KRST1     	.equ	0xf00f0018	; Kernel Reset Register 1
I2C1_KRSTCLR   	.equ	0xf00f001c	; Kernel Reset Status Clear Register
I2C1_MIS       	.equ	0xf00e0088	; Masked Interrupt Status Register
I2C1_MODID     	.equ	0xf00f0004	; Module Identification Register
I2C1_MRPSCTRL  	.equ	0xf00e002c	; Maximum Received Packet Size Control Register
I2C1_PIRQSC    	.equ	0xf00e0078	; Protocol Interrupt Request Source Clear Register
I2C1_PIRQSM    	.equ	0xf00e0070	; Protocol Interrupt Request Source Mask Register
I2C1_PIRQSS    	.equ	0xf00e0074	; Protocol Interrupt Request Source Status Register
I2C1_RIS       	.equ	0xf00e0080	; Raw Interrupt Status Register
I2C1_RPSSTAT   	.equ	0xf00e0030	; Received Packet Size Status Register
I2C1_RUNCTRL   	.equ	0xf00e0010	; RUN Control Register
I2C1_RXD       	.equ	0xf00ec000	; Reception Data Register
I2C1_TIMCFG    	.equ	0xf00e0040	; Timing Configuration Register
I2C1_TPSCTRL   	.equ	0xf00e0034	; Transmit Packet Size Control Register
I2C1_TXD       	.equ	0xf00e8000	; Transmission Data Register
PSI5_ACCEN0    	.equ	0xf00053d0	; Access Enable Register 0
PSI5_ACCEN1    	.equ	0xf00053d4	; Access Enable Register 1
PSI5_CLC       	.equ	0xf0005000	; Clock Control Register
PSI5_CRCICLR0  	.equ	0xf000559c	; CRCIOV0 Clear Register
PSI5_CRCICLR1  	.equ	0xf00055a0	; CRCIOV1 Clear Register
PSI5_CRCICLR2  	.equ	0xf00055a4	; CRCIOV2 Clear Register
PSI5_CRCICLR3  	.equ	0xf00055a8	; CRCIOV3 Clear Register
PSI5_CRCICLR4  	.equ	0xf00055ac	; CRCIOV4 Clear Register
PSI5_CRCIOV0   	.equ	0xf000545c	; CRCI Overview Register
PSI5_CRCIOV1   	.equ	0xf0005460	; CRCI Overview Register
PSI5_CRCIOV2   	.equ	0xf0005464	; CRCI Overview Register
PSI5_CRCIOV3   	.equ	0xf0005468	; CRCI Overview Register
PSI5_CRCIOV4   	.equ	0xf000546c	; CRCI Overview Register
PSI5_CRCISET0  	.equ	0xf00054fc	; CRCIOV0 Set Register
PSI5_CRCISET1  	.equ	0xf0005500	; CRCIOV1 Set Register
PSI5_CRCISET2  	.equ	0xf0005504	; CRCIOV2 Set Register
PSI5_CRCISET3  	.equ	0xf0005508	; CRCIOV3 Set Register
PSI5_CRCISET4  	.equ	0xf000550c	; CRCIOV4 Set Register
PSI5_CTV0      	.equ	0xf000508c	; Channel Trigger Value Register 0
PSI5_CTV1      	.equ	0xf000511c	; Channel Trigger Value Register 1
PSI5_CTV2      	.equ	0xf00051ac	; Channel Trigger Value Register 2
PSI5_CTV3      	.equ	0xf000523c	; Channel Trigger Value Register 3
PSI5_CTV4      	.equ	0xf00052cc	; Channel Trigger Value Register 4
PSI5_FDR       	.equ	0xf000500c	; PSI5 Fractional Divider Register
PSI5_FDRH      	.equ	0xf0005014	; Fractional Divider Register for Higher Bit Rate
PSI5_FDRL      	.equ	0xf0005010	; Fractional Divider Register for Lower Bit Rate
PSI5_FDRT      	.equ	0xf0005018	; Fractional Divider Register for Time Stamp
PSI5_GCR       	.equ	0xf000502c	; Global Control Register
PSI5_ID        	.equ	0xf0005008	; Module Identification Register
PSI5_INP0      	.equ	0xf00052fc	; Interrupt Node Pointer Register 0
PSI5_INP1      	.equ	0xf0005300	; Interrupt Node Pointer Register 1
PSI5_INP2      	.equ	0xf0005304	; Interrupt Node Pointer Register 2
PSI5_INP3      	.equ	0xf0005308	; Interrupt Node Pointer Register 3
PSI5_INP4      	.equ	0xf000530c	; Interrupt Node Pointer Register 4
PSI5_INTCLRA0  	.equ	0xf0005360	; Interrupt Clear Register A 0
PSI5_INTCLRA1  	.equ	0xf0005364	; Interrupt Clear Register A 1
PSI5_INTCLRA2  	.equ	0xf0005368	; Interrupt Clear Register A 2
PSI5_INTCLRA3  	.equ	0xf000536c	; Interrupt Clear Register A 3
PSI5_INTCLRA4  	.equ	0xf0005370	; Interrupt Clear Register A 4
PSI5_INTCLRB0  	.equ	0xf0005374	; Interrupt Clear Register A 0
PSI5_INTCLRB1  	.equ	0xf0005378	; Interrupt Clear Register A 1
PSI5_INTCLRB2  	.equ	0xf000537c	; Interrupt Clear Register A 2
PSI5_INTCLRB3  	.equ	0xf0005380	; Interrupt Clear Register A 3
PSI5_INTCLRB4  	.equ	0xf0005384	; Interrupt Clear Register A 4
PSI5_INTENA0   	.equ	0xf0005388	; Interrupt Enable Register A 0
PSI5_INTENA1   	.equ	0xf000538c	; Interrupt Enable Register A 1
PSI5_INTENA2   	.equ	0xf0005390	; Interrupt Enable Register A 2
PSI5_INTENA3   	.equ	0xf0005394	; Interrupt Enable Register A 3
PSI5_INTENA4   	.equ	0xf0005398	; Interrupt Enable Register A 4
PSI5_INTENB0   	.equ	0xf000539c	; Interrupt Enable Register B0
PSI5_INTENB1   	.equ	0xf00053a0	; Interrupt Enable Register B1
PSI5_INTENB2   	.equ	0xf00053a4	; Interrupt Enable Register B2
PSI5_INTENB3   	.equ	0xf00053a8	; Interrupt Enable Register B3
PSI5_INTENB4   	.equ	0xf00053ac	; Interrupt Enable Register B4
PSI5_INTOV     	.equ	0xf00052f8	; Interrupt Overview Register
PSI5_INTSETA0  	.equ	0xf0005338	; Interrupt Set Register A 0
PSI5_INTSETA1  	.equ	0xf000533c	; Interrupt Set Register A 1
PSI5_INTSETA2  	.equ	0xf0005340	; Interrupt Set Register A 2
PSI5_INTSETA3  	.equ	0xf0005344	; Interrupt Set Register A 3
PSI5_INTSETA4  	.equ	0xf0005348	; Interrupt Set Register A 4
PSI5_INTSETB0  	.equ	0xf000534c	; Interrupt Set Register B 0
PSI5_INTSETB1  	.equ	0xf0005350	; Interrupt Set Register B 1
PSI5_INTSETB2  	.equ	0xf0005354	; Interrupt Set Register B 2
PSI5_INTSETB3  	.equ	0xf0005358	; Interrupt Set Register B 3
PSI5_INTSETB4  	.equ	0xf000535c	; Interrupt Set Register B 4
PSI5_INTSTATA0 	.equ	0xf0005310	; Interrupt Status Register A 0
PSI5_INTSTATA1 	.equ	0xf0005314	; Interrupt Status Register A 1
PSI5_INTSTATA2 	.equ	0xf0005318	; Interrupt Status Register A 2
PSI5_INTSTATA3 	.equ	0xf000531c	; Interrupt Status Register A 3
PSI5_INTSTATA4 	.equ	0xf0005320	; Interrupt Status Register A 4
PSI5_INTSTATB0 	.equ	0xf0005324	; Interrupt Status Register B 0
PSI5_INTSTATB1 	.equ	0xf0005328	; Interrupt Status Register B 1
PSI5_INTSTATB2 	.equ	0xf000532c	; Interrupt Status Register B 2
PSI5_INTSTATB3 	.equ	0xf0005330	; Interrupt Status Register B 3
PSI5_INTSTATB4 	.equ	0xf0005334	; Interrupt Status Register B 4
PSI5_IOCR0     	.equ	0xf0005030	; Input and Output Control Register 0
PSI5_IOCR1     	.equ	0xf00050c0	; Input and Output Control Register 1
PSI5_IOCR2     	.equ	0xf0005150	; Input and Output Control Register 2
PSI5_IOCR3     	.equ	0xf00051e0	; Input and Output Control Register 3
PSI5_IOCR4     	.equ	0xf0005270	; Input and Output Control Register 4
PSI5_KRST0     	.equ	0xf00053d8	; Kernel Reset Register 0
PSI5_KRST1     	.equ	0xf00053dc	; Kernel Reset Register 1
PSI5_KRSTCLR   	.equ	0xf00053e0	; Kernel Reset Status Clear Register
PSI5_MEICLR0   	.equ	0xf00055d8	; MEIOV0 Clear Register
PSI5_MEICLR1   	.equ	0xf00055dc	; MEIOV1 Clear Register
PSI5_MEICLR2   	.equ	0xf00055e0	; MEIOV2 Clear Register
PSI5_MEICLR3   	.equ	0xf00055e4	; MEIOV3 Clear Register
PSI5_MEICLR4   	.equ	0xf00055e8	; MEIOV4 Clear Register
PSI5_MEIOV0    	.equ	0xf0005498	; MEI Overview Register
PSI5_MEIOV1    	.equ	0xf000549c	; MEI Overview Register
PSI5_MEIOV2    	.equ	0xf00054a0	; MEI Overview Register
PSI5_MEIOV3    	.equ	0xf00054a4	; MEI Overview Register
PSI5_MEIOV4    	.equ	0xf00054a8	; MEI Overview Register
PSI5_MEISET0   	.equ	0xf0005538	; MEIOV0 Set Register
PSI5_MEISET1   	.equ	0xf000553c	; MEIOV1 Set Register
PSI5_MEISET2   	.equ	0xf0005540	; MEIOV2 Set Register
PSI5_MEISET3   	.equ	0xf0005544	; MEIOV3 Set Register
PSI5_MEISET4   	.equ	0xf0005548	; MEIOV4 Set Register
PSI5_NBICLR0   	.equ	0xf0005574	; NBIOV0 Clear Register
PSI5_NBICLR1   	.equ	0xf0005578	; NBIOV1 Clear Register
PSI5_NBICLR2   	.equ	0xf000557c	; NBIOV2 Clear Register
PSI5_NBICLR3   	.equ	0xf0005580	; NBIOV3 Clear Register
PSI5_NBICLR4   	.equ	0xf0005584	; NBIOV4 Clear Register
PSI5_NBIOV0    	.equ	0xf0005434	; NBI Overview Register
PSI5_NBIOV1    	.equ	0xf0005438	; NBI Overview Register
PSI5_NBIOV2    	.equ	0xf000543c	; NBI Overview Register
PSI5_NBIOV3    	.equ	0xf0005440	; NBI Overview Register
PSI5_NBIOV4    	.equ	0xf0005444	; NBI Overview Register
PSI5_NBISET0   	.equ	0xf00054d4	; NBIOV0 Set Register
PSI5_NBISET1   	.equ	0xf00054d8	; NBIOV1 Set Register
PSI5_NBISET2   	.equ	0xf00054dc	; NBIOV2 Set Register
PSI5_NBISET3   	.equ	0xf00054e0	; NBIOV3 Set Register
PSI5_NBISET4   	.equ	0xf00054e4	; NBIOV4 Set Register
PSI5_NFICLR0   	.equ	0xf00055c4	; NFIOV0 Clear Register
PSI5_NFICLR1   	.equ	0xf00055c8	; NFIOV1 Clear Register
PSI5_NFICLR2   	.equ	0xf00055cc	; NFIOV2 Clear Register
PSI5_NFICLR3   	.equ	0xf00055d0	; NFIOV3 Clear Register
PSI5_NFICLR4   	.equ	0xf00055d4	; NFIOV4 Clear Register
PSI5_NFIOV0    	.equ	0xf0005484	; NFI Overview Register
PSI5_NFIOV1    	.equ	0xf0005488	; NFI Overview Register
PSI5_NFIOV2    	.equ	0xf000548c	; NFI Overview Register
PSI5_NFIOV3    	.equ	0xf0005490	; NFI Overview Register
PSI5_NFIOV4    	.equ	0xf0005494	; NFI Overview Register
PSI5_NFISET0   	.equ	0xf0005524	; NFIOV0 Set Register
PSI5_NFISET1   	.equ	0xf0005528	; NFIOV1 Set Register
PSI5_NFISET2   	.equ	0xf000552c	; NFIOV2 Set Register
PSI5_NFISET3   	.equ	0xf0005530	; NFIOV3 Set Register
PSI5_NFISET4   	.equ	0xf0005534	; NFIOV4 Set Register
PSI5_OCS       	.equ	0xf00053cc	; OCDS Control and Status
PSI5_PGC0      	.equ	0xf0005088	; Pulse Generation Control Register 0
PSI5_PGC1      	.equ	0xf0005118	; Pulse Generation Control Register 1
PSI5_PGC2      	.equ	0xf00051a8	; Pulse Generation Control Register 2
PSI5_PGC3      	.equ	0xf0005238	; Pulse Generation Control Register 3
PSI5_PGC4      	.equ	0xf00052c8	; Pulse Generation Control Register 4
PSI5_RCRA0     	.equ	0xf0005034	; Receiver Control Register A 0
PSI5_RCRA1     	.equ	0xf00050c4	; Receiver Control Register A 1
PSI5_RCRA2     	.equ	0xf0005154	; Receiver Control Register A 2
PSI5_RCRA3     	.equ	0xf00051e4	; Receiver Control Register A 3
PSI5_RCRA4     	.equ	0xf0005274	; Receiver Control Register A 4
PSI5_RCRB0     	.equ	0xf0005038	; Receiver Control Register B 0
PSI5_RCRB1     	.equ	0xf00050c8	; Receiver Control Register B 1
PSI5_RCRB2     	.equ	0xf0005158	; Receiver Control Register B 2
PSI5_RCRB3     	.equ	0xf00051e8	; Receiver Control Register B 3
PSI5_RCRB4     	.equ	0xf0005278	; Receiver Control Register B 4
PSI5_RCRC0     	.equ	0xf000503c	; Receiver Control Register C 0
PSI5_RCRC1     	.equ	0xf00050cc	; Receiver Control Register C 1
PSI5_RCRC2     	.equ	0xf000515c	; Receiver Control Register C 2
PSI5_RCRC3     	.equ	0xf00051ec	; Receiver Control Register C 3
PSI5_RCRC4     	.equ	0xf000527c	; Receiver Control Register C 4
PSI5_RDF0      	.equ	0xf00053f8	; Receive Data FIFO 0
PSI5_RDF1      	.equ	0xf00053fc	; Receive Data FIFO 1
PSI5_RDF2      	.equ	0xf0005400	; Receive Data FIFO 2
PSI5_RDF3      	.equ	0xf0005404	; Receive Data FIFO 3
PSI5_RDF4      	.equ	0xf0005408	; Receive Data FIFO 4
PSI5_RDICLR0   	.equ	0xf00055b0	; RDIOV0 Clear Register
PSI5_RDICLR1   	.equ	0xf00055b4	; RDIOV1 Clear Register
PSI5_RDICLR2   	.equ	0xf00055b8	; RDIOV2 Clear Register
PSI5_RDICLR3   	.equ	0xf00055bc	; RDIOV3 Clear Register
PSI5_RDICLR4   	.equ	0xf00055c0	; RDIOV4 Clear Register
PSI5_RDIOV0    	.equ	0xf0005470	; RDI Overview Register
PSI5_RDIOV1    	.equ	0xf0005474	; RDI Overview Register
PSI5_RDIOV2    	.equ	0xf0005478	; RDI Overview Register
PSI5_RDIOV3    	.equ	0xf000547c	; RDI Overview Register
PSI5_RDIOV4    	.equ	0xf0005480	; RDI Overview Register
PSI5_RDISET0   	.equ	0xf0005510	; RDIOV0 Set Register
PSI5_RDISET1   	.equ	0xf0005514	; RDIOV1 Set Register
PSI5_RDISET2   	.equ	0xf0005518	; RDIOV2 Set Register
PSI5_RDISET3   	.equ	0xf000551c	; RDIOV3 Set Register
PSI5_RDISET4   	.equ	0xf0005520	; RDIOV4 Set Register
PSI5_RDMH00    	.equ	0xf0005604	; Receive Data Memor0 High 0y
PSI5_RDMH01    	.equ	0xf000560c	; Receive Data Memor1 High 0y
PSI5_RDMH010   	.equ	0xf0005654	; Receive Data Memor10 High 0y
PSI5_RDMH011   	.equ	0xf000565c	; Receive Data Memor11 High 0y
PSI5_RDMH012   	.equ	0xf0005664	; Receive Data Memor12 High 0y
PSI5_RDMH013   	.equ	0xf000566c	; Receive Data Memor13 High 0y
PSI5_RDMH014   	.equ	0xf0005674	; Receive Data Memor14 High 0y
PSI5_RDMH015   	.equ	0xf000567c	; Receive Data Memor15 High 0y
PSI5_RDMH016   	.equ	0xf0005684	; Receive Data Memor16 High 0y
PSI5_RDMH017   	.equ	0xf000568c	; Receive Data Memor17 High 0y
PSI5_RDMH018   	.equ	0xf0005694	; Receive Data Memor18 High 0y
PSI5_RDMH019   	.equ	0xf000569c	; Receive Data Memor19 High 0y
PSI5_RDMH02    	.equ	0xf0005614	; Receive Data Memor2 High 0y
PSI5_RDMH020   	.equ	0xf00056a4	; Receive Data Memor20 High 0y
PSI5_RDMH021   	.equ	0xf00056ac	; Receive Data Memor21 High 0y
PSI5_RDMH022   	.equ	0xf00056b4	; Receive Data Memor22 High 0y
PSI5_RDMH023   	.equ	0xf00056bc	; Receive Data Memor23 High 0y
PSI5_RDMH024   	.equ	0xf00056c4	; Receive Data Memor24 High 0y
PSI5_RDMH025   	.equ	0xf00056cc	; Receive Data Memor25 High 0y
PSI5_RDMH026   	.equ	0xf00056d4	; Receive Data Memor26 High 0y
PSI5_RDMH027   	.equ	0xf00056dc	; Receive Data Memor27 High 0y
PSI5_RDMH028   	.equ	0xf00056e4	; Receive Data Memor28 High 0y
PSI5_RDMH029   	.equ	0xf00056ec	; Receive Data Memor29 High 0y
PSI5_RDMH03    	.equ	0xf000561c	; Receive Data Memor3 High 0y
PSI5_RDMH030   	.equ	0xf00056f4	; Receive Data Memor30 High 0y
PSI5_RDMH031   	.equ	0xf00056fc	; Receive Data Memor31 High 0y
PSI5_RDMH04    	.equ	0xf0005624	; Receive Data Memor4 High 0y
PSI5_RDMH05    	.equ	0xf000562c	; Receive Data Memor5 High 0y
PSI5_RDMH06    	.equ	0xf0005634	; Receive Data Memor6 High 0y
PSI5_RDMH07    	.equ	0xf000563c	; Receive Data Memor7 High 0y
PSI5_RDMH08    	.equ	0xf0005644	; Receive Data Memor8 High 0y
PSI5_RDMH09    	.equ	0xf000564c	; Receive Data Memor9 High 0y
PSI5_RDMH10    	.equ	0xf0005704	; Receive Data Memor0 High 1y
PSI5_RDMH11    	.equ	0xf000570c	; Receive Data Memor1 High 1y
PSI5_RDMH110   	.equ	0xf0005754	; Receive Data Memor10 High 1y
PSI5_RDMH111   	.equ	0xf000575c	; Receive Data Memor11 High 1y
PSI5_RDMH112   	.equ	0xf0005764	; Receive Data Memor12 High 1y
PSI5_RDMH113   	.equ	0xf000576c	; Receive Data Memor13 High 1y
PSI5_RDMH114   	.equ	0xf0005774	; Receive Data Memor14 High 1y
PSI5_RDMH115   	.equ	0xf000577c	; Receive Data Memor15 High 1y
PSI5_RDMH116   	.equ	0xf0005784	; Receive Data Memor16 High 1y
PSI5_RDMH117   	.equ	0xf000578c	; Receive Data Memor17 High 1y
PSI5_RDMH118   	.equ	0xf0005794	; Receive Data Memor18 High 1y
PSI5_RDMH119   	.equ	0xf000579c	; Receive Data Memor19 High 1y
PSI5_RDMH12    	.equ	0xf0005714	; Receive Data Memor2 High 1y
PSI5_RDMH120   	.equ	0xf00057a4	; Receive Data Memor20 High 1y
PSI5_RDMH121   	.equ	0xf00057ac	; Receive Data Memor21 High 1y
PSI5_RDMH122   	.equ	0xf00057b4	; Receive Data Memor22 High 1y
PSI5_RDMH123   	.equ	0xf00057bc	; Receive Data Memor23 High 1y
PSI5_RDMH124   	.equ	0xf00057c4	; Receive Data Memor24 High 1y
PSI5_RDMH125   	.equ	0xf00057cc	; Receive Data Memor25 High 1y
PSI5_RDMH126   	.equ	0xf00057d4	; Receive Data Memor26 High 1y
PSI5_RDMH127   	.equ	0xf00057dc	; Receive Data Memor27 High 1y
PSI5_RDMH128   	.equ	0xf00057e4	; Receive Data Memor28 High 1y
PSI5_RDMH129   	.equ	0xf00057ec	; Receive Data Memor29 High 1y
PSI5_RDMH13    	.equ	0xf000571c	; Receive Data Memor3 High 1y
PSI5_RDMH130   	.equ	0xf00057f4	; Receive Data Memor30 High 1y
PSI5_RDMH131   	.equ	0xf00057fc	; Receive Data Memor31 High 1y
PSI5_RDMH14    	.equ	0xf0005724	; Receive Data Memor4 High 1y
PSI5_RDMH15    	.equ	0xf000572c	; Receive Data Memor5 High 1y
PSI5_RDMH16    	.equ	0xf0005734	; Receive Data Memor6 High 1y
PSI5_RDMH17    	.equ	0xf000573c	; Receive Data Memor7 High 1y
PSI5_RDMH18    	.equ	0xf0005744	; Receive Data Memor8 High 1y
PSI5_RDMH19    	.equ	0xf000574c	; Receive Data Memor9 High 1y
PSI5_RDMH20    	.equ	0xf0005804	; Receive Data Memor0 High 2y
PSI5_RDMH21    	.equ	0xf000580c	; Receive Data Memor1 High 2y
PSI5_RDMH210   	.equ	0xf0005854	; Receive Data Memor10 High 2y
PSI5_RDMH211   	.equ	0xf000585c	; Receive Data Memor11 High 2y
PSI5_RDMH212   	.equ	0xf0005864	; Receive Data Memor12 High 2y
PSI5_RDMH213   	.equ	0xf000586c	; Receive Data Memor13 High 2y
PSI5_RDMH214   	.equ	0xf0005874	; Receive Data Memor14 High 2y
PSI5_RDMH215   	.equ	0xf000587c	; Receive Data Memor15 High 2y
PSI5_RDMH216   	.equ	0xf0005884	; Receive Data Memor16 High 2y
PSI5_RDMH217   	.equ	0xf000588c	; Receive Data Memor17 High 2y
PSI5_RDMH218   	.equ	0xf0005894	; Receive Data Memor18 High 2y
PSI5_RDMH219   	.equ	0xf000589c	; Receive Data Memor19 High 2y
PSI5_RDMH22    	.equ	0xf0005814	; Receive Data Memor2 High 2y
PSI5_RDMH220   	.equ	0xf00058a4	; Receive Data Memor20 High 2y
PSI5_RDMH221   	.equ	0xf00058ac	; Receive Data Memor21 High 2y
PSI5_RDMH222   	.equ	0xf00058b4	; Receive Data Memor22 High 2y
PSI5_RDMH223   	.equ	0xf00058bc	; Receive Data Memor23 High 2y
PSI5_RDMH224   	.equ	0xf00058c4	; Receive Data Memor24 High 2y
PSI5_RDMH225   	.equ	0xf00058cc	; Receive Data Memor25 High 2y
PSI5_RDMH226   	.equ	0xf00058d4	; Receive Data Memor26 High 2y
PSI5_RDMH227   	.equ	0xf00058dc	; Receive Data Memor27 High 2y
PSI5_RDMH228   	.equ	0xf00058e4	; Receive Data Memor28 High 2y
PSI5_RDMH229   	.equ	0xf00058ec	; Receive Data Memor29 High 2y
PSI5_RDMH23    	.equ	0xf000581c	; Receive Data Memor3 High 2y
PSI5_RDMH230   	.equ	0xf00058f4	; Receive Data Memor30 High 2y
PSI5_RDMH231   	.equ	0xf00058fc	; Receive Data Memor31 High 2y
PSI5_RDMH24    	.equ	0xf0005824	; Receive Data Memor4 High 2y
PSI5_RDMH25    	.equ	0xf000582c	; Receive Data Memor5 High 2y
PSI5_RDMH26    	.equ	0xf0005834	; Receive Data Memor6 High 2y
PSI5_RDMH27    	.equ	0xf000583c	; Receive Data Memor7 High 2y
PSI5_RDMH28    	.equ	0xf0005844	; Receive Data Memor8 High 2y
PSI5_RDMH29    	.equ	0xf000584c	; Receive Data Memor9 High 2y
PSI5_RDMH30    	.equ	0xf0005904	; Receive Data Memor0 High 3y
PSI5_RDMH31    	.equ	0xf000590c	; Receive Data Memor1 High 3y
PSI5_RDMH310   	.equ	0xf0005954	; Receive Data Memor10 High 3y
PSI5_RDMH311   	.equ	0xf000595c	; Receive Data Memor11 High 3y
PSI5_RDMH312   	.equ	0xf0005964	; Receive Data Memor12 High 3y
PSI5_RDMH313   	.equ	0xf000596c	; Receive Data Memor13 High 3y
PSI5_RDMH314   	.equ	0xf0005974	; Receive Data Memor14 High 3y
PSI5_RDMH315   	.equ	0xf000597c	; Receive Data Memor15 High 3y
PSI5_RDMH316   	.equ	0xf0005984	; Receive Data Memor16 High 3y
PSI5_RDMH317   	.equ	0xf000598c	; Receive Data Memor17 High 3y
PSI5_RDMH318   	.equ	0xf0005994	; Receive Data Memor18 High 3y
PSI5_RDMH319   	.equ	0xf000599c	; Receive Data Memor19 High 3y
PSI5_RDMH32    	.equ	0xf0005914	; Receive Data Memor2 High 3y
PSI5_RDMH320   	.equ	0xf00059a4	; Receive Data Memor20 High 3y
PSI5_RDMH321   	.equ	0xf00059ac	; Receive Data Memor21 High 3y
PSI5_RDMH322   	.equ	0xf00059b4	; Receive Data Memor22 High 3y
PSI5_RDMH323   	.equ	0xf00059bc	; Receive Data Memor23 High 3y
PSI5_RDMH324   	.equ	0xf00059c4	; Receive Data Memor24 High 3y
PSI5_RDMH325   	.equ	0xf00059cc	; Receive Data Memor25 High 3y
PSI5_RDMH326   	.equ	0xf00059d4	; Receive Data Memor26 High 3y
PSI5_RDMH327   	.equ	0xf00059dc	; Receive Data Memor27 High 3y
PSI5_RDMH328   	.equ	0xf00059e4	; Receive Data Memor28 High 3y
PSI5_RDMH329   	.equ	0xf00059ec	; Receive Data Memor29 High 3y
PSI5_RDMH33    	.equ	0xf000591c	; Receive Data Memor3 High 3y
PSI5_RDMH330   	.equ	0xf00059f4	; Receive Data Memor30 High 3y
PSI5_RDMH331   	.equ	0xf00059fc	; Receive Data Memor31 High 3y
PSI5_RDMH34    	.equ	0xf0005924	; Receive Data Memor4 High 3y
PSI5_RDMH35    	.equ	0xf000592c	; Receive Data Memor5 High 3y
PSI5_RDMH36    	.equ	0xf0005934	; Receive Data Memor6 High 3y
PSI5_RDMH37    	.equ	0xf000593c	; Receive Data Memor7 High 3y
PSI5_RDMH38    	.equ	0xf0005944	; Receive Data Memor8 High 3y
PSI5_RDMH39    	.equ	0xf000594c	; Receive Data Memor9 High 3y
PSI5_RDMH40    	.equ	0xf0005a04	; Receive Data Memor0 High 4y
PSI5_RDMH41    	.equ	0xf0005a0c	; Receive Data Memor1 High 4y
PSI5_RDMH410   	.equ	0xf0005a54	; Receive Data Memor10 High 4y
PSI5_RDMH411   	.equ	0xf0005a5c	; Receive Data Memor11 High 4y
PSI5_RDMH412   	.equ	0xf0005a64	; Receive Data Memor12 High 4y
PSI5_RDMH413   	.equ	0xf0005a6c	; Receive Data Memor13 High 4y
PSI5_RDMH414   	.equ	0xf0005a74	; Receive Data Memor14 High 4y
PSI5_RDMH415   	.equ	0xf0005a7c	; Receive Data Memor15 High 4y
PSI5_RDMH416   	.equ	0xf0005a84	; Receive Data Memor16 High 4y
PSI5_RDMH417   	.equ	0xf0005a8c	; Receive Data Memor17 High 4y
PSI5_RDMH418   	.equ	0xf0005a94	; Receive Data Memor18 High 4y
PSI5_RDMH419   	.equ	0xf0005a9c	; Receive Data Memor19 High 4y
PSI5_RDMH42    	.equ	0xf0005a14	; Receive Data Memor2 High 4y
PSI5_RDMH420   	.equ	0xf0005aa4	; Receive Data Memor20 High 4y
PSI5_RDMH421   	.equ	0xf0005aac	; Receive Data Memor21 High 4y
PSI5_RDMH422   	.equ	0xf0005ab4	; Receive Data Memor22 High 4y
PSI5_RDMH423   	.equ	0xf0005abc	; Receive Data Memor23 High 4y
PSI5_RDMH424   	.equ	0xf0005ac4	; Receive Data Memor24 High 4y
PSI5_RDMH425   	.equ	0xf0005acc	; Receive Data Memor25 High 4y
PSI5_RDMH426   	.equ	0xf0005ad4	; Receive Data Memor26 High 4y
PSI5_RDMH427   	.equ	0xf0005adc	; Receive Data Memor27 High 4y
PSI5_RDMH428   	.equ	0xf0005ae4	; Receive Data Memor28 High 4y
PSI5_RDMH429   	.equ	0xf0005aec	; Receive Data Memor29 High 4y
PSI5_RDMH43    	.equ	0xf0005a1c	; Receive Data Memor3 High 4y
PSI5_RDMH430   	.equ	0xf0005af4	; Receive Data Memor30 High 4y
PSI5_RDMH431   	.equ	0xf0005afc	; Receive Data Memor31 High 4y
PSI5_RDMH44    	.equ	0xf0005a24	; Receive Data Memor4 High 4y
PSI5_RDMH45    	.equ	0xf0005a2c	; Receive Data Memor5 High 4y
PSI5_RDMH46    	.equ	0xf0005a34	; Receive Data Memor6 High 4y
PSI5_RDMH47    	.equ	0xf0005a3c	; Receive Data Memor7 High 4y
PSI5_RDMH48    	.equ	0xf0005a44	; Receive Data Memor8 High 4y
PSI5_RDMH49    	.equ	0xf0005a4c	; Receive Data Memor9 High 4y
PSI5_RDML00    	.equ	0xf0005600	; Receive Data Memor0 Low 0y
PSI5_RDML01    	.equ	0xf0005608	; Receive Data Memor1 Low 0y
PSI5_RDML010   	.equ	0xf0005650	; Receive Data Memor10 Low 0y
PSI5_RDML011   	.equ	0xf0005658	; Receive Data Memor11 Low 0y
PSI5_RDML012   	.equ	0xf0005660	; Receive Data Memor12 Low 0y
PSI5_RDML013   	.equ	0xf0005668	; Receive Data Memor13 Low 0y
PSI5_RDML014   	.equ	0xf0005670	; Receive Data Memor14 Low 0y
PSI5_RDML015   	.equ	0xf0005678	; Receive Data Memor15 Low 0y
PSI5_RDML016   	.equ	0xf0005680	; Receive Data Memor16 Low 0y
PSI5_RDML017   	.equ	0xf0005688	; Receive Data Memor17 Low 0y
PSI5_RDML018   	.equ	0xf0005690	; Receive Data Memor18 Low 0y
PSI5_RDML019   	.equ	0xf0005698	; Receive Data Memor19 Low 0y
PSI5_RDML02    	.equ	0xf0005610	; Receive Data Memor2 Low 0y
PSI5_RDML020   	.equ	0xf00056a0	; Receive Data Memor20 Low 0y
PSI5_RDML021   	.equ	0xf00056a8	; Receive Data Memor21 Low 0y
PSI5_RDML022   	.equ	0xf00056b0	; Receive Data Memor22 Low 0y
PSI5_RDML023   	.equ	0xf00056b8	; Receive Data Memor23 Low 0y
PSI5_RDML024   	.equ	0xf00056c0	; Receive Data Memor24 Low 0y
PSI5_RDML025   	.equ	0xf00056c8	; Receive Data Memor25 Low 0y
PSI5_RDML026   	.equ	0xf00056d0	; Receive Data Memor26 Low 0y
PSI5_RDML027   	.equ	0xf00056d8	; Receive Data Memor27 Low 0y
PSI5_RDML028   	.equ	0xf00056e0	; Receive Data Memor28 Low 0y
PSI5_RDML029   	.equ	0xf00056e8	; Receive Data Memor29 Low 0y
PSI5_RDML03    	.equ	0xf0005618	; Receive Data Memor3 Low 0y
PSI5_RDML030   	.equ	0xf00056f0	; Receive Data Memor30 Low 0y
PSI5_RDML031   	.equ	0xf00056f8	; Receive Data Memor31 Low 0y
PSI5_RDML04    	.equ	0xf0005620	; Receive Data Memor4 Low 0y
PSI5_RDML05    	.equ	0xf0005628	; Receive Data Memor5 Low 0y
PSI5_RDML06    	.equ	0xf0005630	; Receive Data Memor6 Low 0y
PSI5_RDML07    	.equ	0xf0005638	; Receive Data Memor7 Low 0y
PSI5_RDML08    	.equ	0xf0005640	; Receive Data Memor8 Low 0y
PSI5_RDML09    	.equ	0xf0005648	; Receive Data Memor9 Low 0y
PSI5_RDML10    	.equ	0xf0005700	; Receive Data Memor0 Low 1y
PSI5_RDML11    	.equ	0xf0005708	; Receive Data Memor1 Low 1y
PSI5_RDML110   	.equ	0xf0005750	; Receive Data Memor10 Low 1y
PSI5_RDML111   	.equ	0xf0005758	; Receive Data Memor11 Low 1y
PSI5_RDML112   	.equ	0xf0005760	; Receive Data Memor12 Low 1y
PSI5_RDML113   	.equ	0xf0005768	; Receive Data Memor13 Low 1y
PSI5_RDML114   	.equ	0xf0005770	; Receive Data Memor14 Low 1y
PSI5_RDML115   	.equ	0xf0005778	; Receive Data Memor15 Low 1y
PSI5_RDML116   	.equ	0xf0005780	; Receive Data Memor16 Low 1y
PSI5_RDML117   	.equ	0xf0005788	; Receive Data Memor17 Low 1y
PSI5_RDML118   	.equ	0xf0005790	; Receive Data Memor18 Low 1y
PSI5_RDML119   	.equ	0xf0005798	; Receive Data Memor19 Low 1y
PSI5_RDML12    	.equ	0xf0005710	; Receive Data Memor2 Low 1y
PSI5_RDML120   	.equ	0xf00057a0	; Receive Data Memor20 Low 1y
PSI5_RDML121   	.equ	0xf00057a8	; Receive Data Memor21 Low 1y
PSI5_RDML122   	.equ	0xf00057b0	; Receive Data Memor22 Low 1y
PSI5_RDML123   	.equ	0xf00057b8	; Receive Data Memor23 Low 1y
PSI5_RDML124   	.equ	0xf00057c0	; Receive Data Memor24 Low 1y
PSI5_RDML125   	.equ	0xf00057c8	; Receive Data Memor25 Low 1y
PSI5_RDML126   	.equ	0xf00057d0	; Receive Data Memor26 Low 1y
PSI5_RDML127   	.equ	0xf00057d8	; Receive Data Memor27 Low 1y
PSI5_RDML128   	.equ	0xf00057e0	; Receive Data Memor28 Low 1y
PSI5_RDML129   	.equ	0xf00057e8	; Receive Data Memor29 Low 1y
PSI5_RDML13    	.equ	0xf0005718	; Receive Data Memor3 Low 1y
PSI5_RDML130   	.equ	0xf00057f0	; Receive Data Memor30 Low 1y
PSI5_RDML131   	.equ	0xf00057f8	; Receive Data Memor31 Low 1y
PSI5_RDML14    	.equ	0xf0005720	; Receive Data Memor4 Low 1y
PSI5_RDML15    	.equ	0xf0005728	; Receive Data Memor5 Low 1y
PSI5_RDML16    	.equ	0xf0005730	; Receive Data Memor6 Low 1y
PSI5_RDML17    	.equ	0xf0005738	; Receive Data Memor7 Low 1y
PSI5_RDML18    	.equ	0xf0005740	; Receive Data Memor8 Low 1y
PSI5_RDML19    	.equ	0xf0005748	; Receive Data Memor9 Low 1y
PSI5_RDML20    	.equ	0xf0005800	; Receive Data Memor0 Low 2y
PSI5_RDML21    	.equ	0xf0005808	; Receive Data Memor1 Low 2y
PSI5_RDML210   	.equ	0xf0005850	; Receive Data Memor10 Low 2y
PSI5_RDML211   	.equ	0xf0005858	; Receive Data Memor11 Low 2y
PSI5_RDML212   	.equ	0xf0005860	; Receive Data Memor12 Low 2y
PSI5_RDML213   	.equ	0xf0005868	; Receive Data Memor13 Low 2y
PSI5_RDML214   	.equ	0xf0005870	; Receive Data Memor14 Low 2y
PSI5_RDML215   	.equ	0xf0005878	; Receive Data Memor15 Low 2y
PSI5_RDML216   	.equ	0xf0005880	; Receive Data Memor16 Low 2y
PSI5_RDML217   	.equ	0xf0005888	; Receive Data Memor17 Low 2y
PSI5_RDML218   	.equ	0xf0005890	; Receive Data Memor18 Low 2y
PSI5_RDML219   	.equ	0xf0005898	; Receive Data Memor19 Low 2y
PSI5_RDML22    	.equ	0xf0005810	; Receive Data Memor2 Low 2y
PSI5_RDML220   	.equ	0xf00058a0	; Receive Data Memor20 Low 2y
PSI5_RDML221   	.equ	0xf00058a8	; Receive Data Memor21 Low 2y
PSI5_RDML222   	.equ	0xf00058b0	; Receive Data Memor22 Low 2y
PSI5_RDML223   	.equ	0xf00058b8	; Receive Data Memor23 Low 2y
PSI5_RDML224   	.equ	0xf00058c0	; Receive Data Memor24 Low 2y
PSI5_RDML225   	.equ	0xf00058c8	; Receive Data Memor25 Low 2y
PSI5_RDML226   	.equ	0xf00058d0	; Receive Data Memor26 Low 2y
PSI5_RDML227   	.equ	0xf00058d8	; Receive Data Memor27 Low 2y
PSI5_RDML228   	.equ	0xf00058e0	; Receive Data Memor28 Low 2y
PSI5_RDML229   	.equ	0xf00058e8	; Receive Data Memor29 Low 2y
PSI5_RDML23    	.equ	0xf0005818	; Receive Data Memor3 Low 2y
PSI5_RDML230   	.equ	0xf00058f0	; Receive Data Memor30 Low 2y
PSI5_RDML231   	.equ	0xf00058f8	; Receive Data Memor31 Low 2y
PSI5_RDML24    	.equ	0xf0005820	; Receive Data Memor4 Low 2y
PSI5_RDML25    	.equ	0xf0005828	; Receive Data Memor5 Low 2y
PSI5_RDML26    	.equ	0xf0005830	; Receive Data Memor6 Low 2y
PSI5_RDML27    	.equ	0xf0005838	; Receive Data Memor7 Low 2y
PSI5_RDML28    	.equ	0xf0005840	; Receive Data Memor8 Low 2y
PSI5_RDML29    	.equ	0xf0005848	; Receive Data Memor9 Low 2y
PSI5_RDML30    	.equ	0xf0005900	; Receive Data Memor0 Low 3y
PSI5_RDML31    	.equ	0xf0005908	; Receive Data Memor1 Low 3y
PSI5_RDML310   	.equ	0xf0005950	; Receive Data Memor10 Low 3y
PSI5_RDML311   	.equ	0xf0005958	; Receive Data Memor11 Low 3y
PSI5_RDML312   	.equ	0xf0005960	; Receive Data Memor12 Low 3y
PSI5_RDML313   	.equ	0xf0005968	; Receive Data Memor13 Low 3y
PSI5_RDML314   	.equ	0xf0005970	; Receive Data Memor14 Low 3y
PSI5_RDML315   	.equ	0xf0005978	; Receive Data Memor15 Low 3y
PSI5_RDML316   	.equ	0xf0005980	; Receive Data Memor16 Low 3y
PSI5_RDML317   	.equ	0xf0005988	; Receive Data Memor17 Low 3y
PSI5_RDML318   	.equ	0xf0005990	; Receive Data Memor18 Low 3y
PSI5_RDML319   	.equ	0xf0005998	; Receive Data Memor19 Low 3y
PSI5_RDML32    	.equ	0xf0005910	; Receive Data Memor2 Low 3y
PSI5_RDML320   	.equ	0xf00059a0	; Receive Data Memor20 Low 3y
PSI5_RDML321   	.equ	0xf00059a8	; Receive Data Memor21 Low 3y
PSI5_RDML322   	.equ	0xf00059b0	; Receive Data Memor22 Low 3y
PSI5_RDML323   	.equ	0xf00059b8	; Receive Data Memor23 Low 3y
PSI5_RDML324   	.equ	0xf00059c0	; Receive Data Memor24 Low 3y
PSI5_RDML325   	.equ	0xf00059c8	; Receive Data Memor25 Low 3y
PSI5_RDML326   	.equ	0xf00059d0	; Receive Data Memor26 Low 3y
PSI5_RDML327   	.equ	0xf00059d8	; Receive Data Memor27 Low 3y
PSI5_RDML328   	.equ	0xf00059e0	; Receive Data Memor28 Low 3y
PSI5_RDML329   	.equ	0xf00059e8	; Receive Data Memor29 Low 3y
PSI5_RDML33    	.equ	0xf0005918	; Receive Data Memor3 Low 3y
PSI5_RDML330   	.equ	0xf00059f0	; Receive Data Memor30 Low 3y
PSI5_RDML331   	.equ	0xf00059f8	; Receive Data Memor31 Low 3y
PSI5_RDML34    	.equ	0xf0005920	; Receive Data Memor4 Low 3y
PSI5_RDML35    	.equ	0xf0005928	; Receive Data Memor5 Low 3y
PSI5_RDML36    	.equ	0xf0005930	; Receive Data Memor6 Low 3y
PSI5_RDML37    	.equ	0xf0005938	; Receive Data Memor7 Low 3y
PSI5_RDML38    	.equ	0xf0005940	; Receive Data Memor8 Low 3y
PSI5_RDML39    	.equ	0xf0005948	; Receive Data Memor9 Low 3y
PSI5_RDML40    	.equ	0xf0005a00	; Receive Data Memor0 Low 4y
PSI5_RDML41    	.equ	0xf0005a08	; Receive Data Memor1 Low 4y
PSI5_RDML410   	.equ	0xf0005a50	; Receive Data Memor10 Low 4y
PSI5_RDML411   	.equ	0xf0005a58	; Receive Data Memor11 Low 4y
PSI5_RDML412   	.equ	0xf0005a60	; Receive Data Memor12 Low 4y
PSI5_RDML413   	.equ	0xf0005a68	; Receive Data Memor13 Low 4y
PSI5_RDML414   	.equ	0xf0005a70	; Receive Data Memor14 Low 4y
PSI5_RDML415   	.equ	0xf0005a78	; Receive Data Memor15 Low 4y
PSI5_RDML416   	.equ	0xf0005a80	; Receive Data Memor16 Low 4y
PSI5_RDML417   	.equ	0xf0005a88	; Receive Data Memor17 Low 4y
PSI5_RDML418   	.equ	0xf0005a90	; Receive Data Memor18 Low 4y
PSI5_RDML419   	.equ	0xf0005a98	; Receive Data Memor19 Low 4y
PSI5_RDML42    	.equ	0xf0005a10	; Receive Data Memor2 Low 4y
PSI5_RDML420   	.equ	0xf0005aa0	; Receive Data Memor20 Low 4y
PSI5_RDML421   	.equ	0xf0005aa8	; Receive Data Memor21 Low 4y
PSI5_RDML422   	.equ	0xf0005ab0	; Receive Data Memor22 Low 4y
PSI5_RDML423   	.equ	0xf0005ab8	; Receive Data Memor23 Low 4y
PSI5_RDML424   	.equ	0xf0005ac0	; Receive Data Memor24 Low 4y
PSI5_RDML425   	.equ	0xf0005ac8	; Receive Data Memor25 Low 4y
PSI5_RDML426   	.equ	0xf0005ad0	; Receive Data Memor26 Low 4y
PSI5_RDML427   	.equ	0xf0005ad8	; Receive Data Memor27 Low 4y
PSI5_RDML428   	.equ	0xf0005ae0	; Receive Data Memor28 Low 4y
PSI5_RDML429   	.equ	0xf0005ae8	; Receive Data Memor29 Low 4y
PSI5_RDML43    	.equ	0xf0005a18	; Receive Data Memor3 Low 4y
PSI5_RDML430   	.equ	0xf0005af0	; Receive Data Memor30 Low 4y
PSI5_RDML431   	.equ	0xf0005af8	; Receive Data Memor31 Low 4y
PSI5_RDML44    	.equ	0xf0005a20	; Receive Data Memor4 Low 4y
PSI5_RDML45    	.equ	0xf0005a28	; Receive Data Memor5 Low 4y
PSI5_RDML46    	.equ	0xf0005a30	; Receive Data Memor6 Low 4y
PSI5_RDML47    	.equ	0xf0005a38	; Receive Data Memor7 Low 4y
PSI5_RDML48    	.equ	0xf0005a40	; Receive Data Memor8 Low 4y
PSI5_RDML49    	.equ	0xf0005a48	; Receive Data Memor9 Low 4y
PSI5_RDRH0     	.equ	0xf0005084	; Receive Data Register High 0
PSI5_RDRH1     	.equ	0xf0005114	; Receive Data Register High 1
PSI5_RDRH2     	.equ	0xf00051a4	; Receive Data Register High 2
PSI5_RDRH3     	.equ	0xf0005234	; Receive Data Register High 3
PSI5_RDRH4     	.equ	0xf00052c4	; Receive Data Register High 4
PSI5_RDRL0     	.equ	0xf0005080	; Receive Data Register Low 0
PSI5_RDRL1     	.equ	0xf0005110	; Receive Data Register Low 1
PSI5_RDRL2     	.equ	0xf00051a0	; Receive Data Register Low 2
PSI5_RDRL3     	.equ	0xf0005230	; Receive Data Register Low 3
PSI5_RDRL4     	.equ	0xf00052c0	; Receive Data Register Low 4
PSI5_RFC0      	.equ	0xf00053e4	; Receive FIFO Control Register 0
PSI5_RFC1      	.equ	0xf00053e8	; Receive FIFO Control Register 1
PSI5_RFC2      	.equ	0xf00053ec	; Receive FIFO Control Register 2
PSI5_RFC3      	.equ	0xf00053f0	; Receive FIFO Control Register 3
PSI5_RFC4      	.equ	0xf00053f4	; Receive FIFO Control Register 4
PSI5_RMICLR0   	.equ	0xf0005560	; RMIOV0 Clear Register
PSI5_RMICLR1   	.equ	0xf0005564	; RMIOV1 Clear Register
PSI5_RMICLR2   	.equ	0xf0005568	; RMIOV2 Clear Register
PSI5_RMICLR3   	.equ	0xf000556c	; RMIOV3 Clear Register
PSI5_RMICLR4   	.equ	0xf0005570	; RMIOV4 Clear Register
PSI5_RMIOV0    	.equ	0xf0005420	; RMI Overview Register
PSI5_RMIOV1    	.equ	0xf0005424	; RMI Overview Register
PSI5_RMIOV2    	.equ	0xf0005428	; RMI Overview Register
PSI5_RMIOV3    	.equ	0xf000542c	; RMI Overview Register
PSI5_RMIOV4    	.equ	0xf0005430	; RMI Overview Register
PSI5_RMISET0   	.equ	0xf00054c0	; RMIOV0 Set Register
PSI5_RMISET1   	.equ	0xf00054c4	; RMIOV1 Set Register
PSI5_RMISET2   	.equ	0xf00054c8	; RMIOV2 Set Register
PSI5_RMISET3   	.equ	0xf00054cc	; RMIOV3 Set Register
PSI5_RMISET4   	.equ	0xf00054d0	; RMIOV4 Set Register
PSI5_RSICLR0   	.equ	0xf000554c	; RSIOV0 Clear Register
PSI5_RSICLR1   	.equ	0xf0005550	; RSIOV1 Clear Register
PSI5_RSICLR2   	.equ	0xf0005554	; RSIOV2 Clear Register
PSI5_RSICLR3   	.equ	0xf0005558	; RSIOV3 Clear Register
PSI5_RSICLR4   	.equ	0xf000555c	; RSIOV4 Clear Register
PSI5_RSIOV0    	.equ	0xf000540c	; RSI Overview Register
PSI5_RSIOV1    	.equ	0xf0005410	; RSI Overview Register
PSI5_RSIOV2    	.equ	0xf0005414	; RSI Overview Register
PSI5_RSIOV3    	.equ	0xf0005418	; RSI Overview Register
PSI5_RSIOV4    	.equ	0xf000541c	; RSI Overview Register
PSI5_RSISET0   	.equ	0xf00054ac	; RSIOV0 Set Register
PSI5_RSISET1   	.equ	0xf00054b0	; RSIOV1 Set Register
PSI5_RSISET2   	.equ	0xf00054b4	; RSIOV2 Set Register
PSI5_RSISET3   	.equ	0xf00054b8	; RSIOV3 Set Register
PSI5_RSISET4   	.equ	0xf00054bc	; RSIOV4 Set Register
PSI5_RSR0      	.equ	0xf000505c	; Receive Status Register 0
PSI5_RSR1      	.equ	0xf00050ec	; Receive Status Register 1
PSI5_RSR2      	.equ	0xf000517c	; Receive Status Register 2
PSI5_RSR3      	.equ	0xf000520c	; Receive Status Register 3
PSI5_RSR4      	.equ	0xf000529c	; Receive Status Register 4
PSI5_SCR0      	.equ	0xf0005090	; Send Control Register 0
PSI5_SCR1      	.equ	0xf0005120	; Send Control Register 1
PSI5_SCR2      	.equ	0xf00051b0	; Send Control Register 2
PSI5_SCR3      	.equ	0xf0005240	; Send Control Register 3
PSI5_SCR4      	.equ	0xf00052d0	; Send Control Register 4
PSI5_SDRH0     	.equ	0xf0005098	; Send Data Register High 0
PSI5_SDRH1     	.equ	0xf0005128	; Send Data Register High 1
PSI5_SDRH2     	.equ	0xf00051b8	; Send Data Register High 2
PSI5_SDRH3     	.equ	0xf0005248	; Send Data Register High 3
PSI5_SDRH4     	.equ	0xf00052d8	; Send Data Register High 4
PSI5_SDRL0     	.equ	0xf0005094	; Send Data Register Low 0
PSI5_SDRL1     	.equ	0xf0005124	; Send Data Register Low 1
PSI5_SDRL2     	.equ	0xf00051b4	; Send Data Register Low 2
PSI5_SDRL3     	.equ	0xf0005244	; Send Data Register Low 3
PSI5_SDRL4     	.equ	0xf00052d4	; Send Data Register Low 4
PSI5_SDS00     	.equ	0xf0005060	; Serial Data and Status Register 00
PSI5_SDS01     	.equ	0xf0005064	; Serial Data and Status Register 01
PSI5_SDS02     	.equ	0xf0005068	; Serial Data and Status Register 02
PSI5_SDS03     	.equ	0xf000506c	; Serial Data and Status Register 03
PSI5_SDS04     	.equ	0xf0005070	; Serial Data and Status Register 04
PSI5_SDS05     	.equ	0xf0005074	; Serial Data and Status Register 05
PSI5_SDS10     	.equ	0xf00050f0	; Serial Data and Status Register 10
PSI5_SDS11     	.equ	0xf00050f4	; Serial Data and Status Register 11
PSI5_SDS12     	.equ	0xf00050f8	; Serial Data and Status Register 12
PSI5_SDS13     	.equ	0xf00050fc	; Serial Data and Status Register 13
PSI5_SDS14     	.equ	0xf0005100	; Serial Data and Status Register 14
PSI5_SDS15     	.equ	0xf0005104	; Serial Data and Status Register 15
PSI5_SDS20     	.equ	0xf0005180	; Serial Data and Status Register 20
PSI5_SDS21     	.equ	0xf0005184	; Serial Data and Status Register 21
PSI5_SDS22     	.equ	0xf0005188	; Serial Data and Status Register 22
PSI5_SDS23     	.equ	0xf000518c	; Serial Data and Status Register 23
PSI5_SDS24     	.equ	0xf0005190	; Serial Data and Status Register 24
PSI5_SDS25     	.equ	0xf0005194	; Serial Data and Status Register 25
PSI5_SDS30     	.equ	0xf0005210	; Serial Data and Status Register 30
PSI5_SDS31     	.equ	0xf0005214	; Serial Data and Status Register 31
PSI5_SDS32     	.equ	0xf0005218	; Serial Data and Status Register 32
PSI5_SDS33     	.equ	0xf000521c	; Serial Data and Status Register 33
PSI5_SDS34     	.equ	0xf0005220	; Serial Data and Status Register 34
PSI5_SDS35     	.equ	0xf0005224	; Serial Data and Status Register 35
PSI5_SDS40     	.equ	0xf00052a0	; Serial Data and Status Register 40
PSI5_SDS41     	.equ	0xf00052a4	; Serial Data and Status Register 41
PSI5_SDS42     	.equ	0xf00052a8	; Serial Data and Status Register 42
PSI5_SDS43     	.equ	0xf00052ac	; Serial Data and Status Register 43
PSI5_SDS44     	.equ	0xf00052b0	; Serial Data and Status Register 44
PSI5_SDS45     	.equ	0xf00052b4	; Serial Data and Status Register 45
PSI5_SFTSC0    	.equ	0xf000507c	; SOF TS Capture Register SFTSC0
PSI5_SFTSC1    	.equ	0xf000510c	; SOF TS Capture Register SFTSC1
PSI5_SFTSC2    	.equ	0xf000519c	; SOF TS Capture Register SFTSC2
PSI5_SFTSC3    	.equ	0xf000522c	; SOF TS Capture Register SFTSC3
PSI5_SFTSC4    	.equ	0xf00052bc	; SOF TS Capture Register SFTSC4
PSI5_SORH0     	.equ	0xf00050a8	; Send Output Register High 0
PSI5_SORH1     	.equ	0xf0005138	; Send Output Register High 1
PSI5_SORH2     	.equ	0xf00051c8	; Send Output Register High 2
PSI5_SORH3     	.equ	0xf0005258	; Send Output Register High 3
PSI5_SORH4     	.equ	0xf00052e8	; Send Output Register High 4
PSI5_SORL0     	.equ	0xf00050a4	; Send Output Register Low 0
PSI5_SORL1     	.equ	0xf0005134	; Send Output Register Low 1
PSI5_SORL2     	.equ	0xf00051c4	; Send Output Register Low 2
PSI5_SORL3     	.equ	0xf0005254	; Send Output Register Low 3
PSI5_SORL4     	.equ	0xf00052e4	; Send Output Register Low 4
PSI5_SPTSC0    	.equ	0xf0005078	; SOP TS Capture Register SPTSC0
PSI5_SPTSC1    	.equ	0xf0005108	; SOP TS Capture Register SPTSC1
PSI5_SPTSC2    	.equ	0xf0005198	; SOP TS Capture Register SPTSC2
PSI5_SPTSC3    	.equ	0xf0005228	; SOP TS Capture Register SPTSC3
PSI5_SPTSC4    	.equ	0xf00052b8	; SOP TS Capture Register SPTSC4
PSI5_SSRH0     	.equ	0xf00050a0	; Send Shift Register High 0
PSI5_SSRH1     	.equ	0xf0005130	; Send Shift Register High 1
PSI5_SSRH2     	.equ	0xf00051c0	; Send Shift Register High 2
PSI5_SSRH3     	.equ	0xf0005250	; Send Shift Register High 3
PSI5_SSRH4     	.equ	0xf00052e0	; Send Shift Register High 4
PSI5_SSRL0     	.equ	0xf000509c	; Send Shift Register Low 0
PSI5_SSRL1     	.equ	0xf000512c	; Send Shift Register Low 1
PSI5_SSRL2     	.equ	0xf00051bc	; Send Shift Register Low 2
PSI5_SSRL3     	.equ	0xf000524c	; Send Shift Register Low 3
PSI5_SSRL4     	.equ	0xf00052dc	; Send Shift Register Low 4
PSI5_TEICLR0   	.equ	0xf0005588	; TEIOV0 Clear Register
PSI5_TEICLR1   	.equ	0xf000558c	; TEIOV1 Clear Register
PSI5_TEICLR2   	.equ	0xf0005590	; TEIOV2 Clear Register
PSI5_TEICLR3   	.equ	0xf0005594	; TEIOV3 Clear Register
PSI5_TEICLR4   	.equ	0xf0005598	; TEIOV4 Clear Register
PSI5_TEIOV0    	.equ	0xf0005448	; TEI Overview Register
PSI5_TEIOV1    	.equ	0xf000544c	; TEI Overview Register
PSI5_TEIOV2    	.equ	0xf0005450	; TEI Overview Register
PSI5_TEIOV3    	.equ	0xf0005454	; TEI Overview Register
PSI5_TEIOV4    	.equ	0xf0005458	; TEI Overview Register
PSI5_TEISET0   	.equ	0xf00054e8	; TEIOV0 Set Register
PSI5_TEISET1   	.equ	0xf00054ec	; TEIOV1 Set Register
PSI5_TEISET2   	.equ	0xf00054f0	; TEIOV2 Set Register
PSI5_TEISET3   	.equ	0xf00054f4	; TEIOV3 Set Register
PSI5_TEISET4   	.equ	0xf00054f8	; TEIOV4 Set Register
PSI5_TSRA      	.equ	0xf000501c	; Time Stamp Register A
PSI5_TSRB      	.equ	0xf0005020	; Time Stamp Register B
PSI5_TSRC      	.equ	0xf0005024	; Time Stamp Register C
PSI5_WDT00     	.equ	0xf0005040	; Watch Dog Timer Register 00
PSI5_WDT01     	.equ	0xf0005044	; Watch Dog Timer Register 01
PSI5_WDT02     	.equ	0xf0005048	; Watch Dog Timer Register 02
PSI5_WDT03     	.equ	0xf000504c	; Watch Dog Timer Register 03
PSI5_WDT04     	.equ	0xf0005050	; Watch Dog Timer Register 04
PSI5_WDT05     	.equ	0xf0005054	; Watch Dog Timer Register 05
PSI5_WDT06     	.equ	0xf0005058	; Watch Dog Timer Register 06
PSI5_WDT10     	.equ	0xf00050d0	; Watch Dog Timer Register 10
PSI5_WDT11     	.equ	0xf00050d4	; Watch Dog Timer Register 11
PSI5_WDT12     	.equ	0xf00050d8	; Watch Dog Timer Register 12
PSI5_WDT13     	.equ	0xf00050dc	; Watch Dog Timer Register 13
PSI5_WDT14     	.equ	0xf00050e0	; Watch Dog Timer Register 14
PSI5_WDT15     	.equ	0xf00050e4	; Watch Dog Timer Register 15
PSI5_WDT16     	.equ	0xf00050e8	; Watch Dog Timer Register 16
PSI5_WDT20     	.equ	0xf0005160	; Watch Dog Timer Register 20
PSI5_WDT21     	.equ	0xf0005164	; Watch Dog Timer Register 21
PSI5_WDT22     	.equ	0xf0005168	; Watch Dog Timer Register 22
PSI5_WDT23     	.equ	0xf000516c	; Watch Dog Timer Register 23
PSI5_WDT24     	.equ	0xf0005170	; Watch Dog Timer Register 24
PSI5_WDT25     	.equ	0xf0005174	; Watch Dog Timer Register 25
PSI5_WDT26     	.equ	0xf0005178	; Watch Dog Timer Register 26
PSI5_WDT30     	.equ	0xf00051f0	; Watch Dog Timer Register 30
PSI5_WDT31     	.equ	0xf00051f4	; Watch Dog Timer Register 31
PSI5_WDT32     	.equ	0xf00051f8	; Watch Dog Timer Register 32
PSI5_WDT33     	.equ	0xf00051fc	; Watch Dog Timer Register 33
PSI5_WDT34     	.equ	0xf0005200	; Watch Dog Timer Register 34
PSI5_WDT35     	.equ	0xf0005204	; Watch Dog Timer Register 35
PSI5_WDT36     	.equ	0xf0005208	; Watch Dog Timer Register 36
PSI5_WDT40     	.equ	0xf0005280	; Watch Dog Timer Register 40
PSI5_WDT41     	.equ	0xf0005284	; Watch Dog Timer Register 41
PSI5_WDT42     	.equ	0xf0005288	; Watch Dog Timer Register 42
PSI5_WDT43     	.equ	0xf000528c	; Watch Dog Timer Register 43
PSI5_WDT44     	.equ	0xf0005290	; Watch Dog Timer Register 44
PSI5_WDT45     	.equ	0xf0005294	; Watch Dog Timer Register 45
PSI5_WDT46     	.equ	0xf0005298	; Watch Dog Timer Register 46
PSI5S_ACCEN0   	.equ	0xf00073d0	; Access Enable Register 0
PSI5S_ACCEN1   	.equ	0xf00073d4	; Access Enable Register 1
PSI5S_BAR      	.equ	0xf00070d4	; Base Address Register
PSI5S_BG       	.equ	0xf0007214	; Baud Rate Timer/Reload Register
PSI5S_CDW      	.equ	0xf0007170	; CPU Direct Write Register
PSI5S_CLC      	.equ	0xf0007000	; Clock Control Register
PSI5S_CON      	.equ	0xf0007210	; Control Register
PSI5S_CTV0     	.equ	0xf0007110	; Channel Trigger Value Register 0
PSI5S_CTV1     	.equ	0xf0007114	; Channel Trigger Value Register 1
PSI5S_CTV2     	.equ	0xf0007118	; Channel Trigger Value Register 2
PSI5S_CTV3     	.equ	0xf000711c	; Channel Trigger Value Register 3
PSI5S_CTV4     	.equ	0xf0007120	; Channel Trigger Value Register 4
PSI5S_CTV5     	.equ	0xf0007124	; Channel Trigger Value Register 5
PSI5S_CTV6     	.equ	0xf0007128	; Channel Trigger Value Register 6
PSI5S_CTV7     	.equ	0xf000712c	; Channel Trigger Value Register 7
PSI5S_FCNT     	.equ	0xf0007024	; Frame Counter Register
PSI5S_FDO      	.equ	0xf000721c	; Fractional Divider for Output CLK Register
PSI5S_FDR      	.equ	0xf000700c	; PSI5-S Fractional Divider Register
PSI5S_FDRT     	.equ	0xf0007010	; Fractional Divider Register for Time Stamp
PSI5S_FDV      	.equ	0xf0007218	; Fractional Divider Register
PSI5S_GCR      	.equ	0xf000701c	; Global Control Register
PSI5S_ID       	.equ	0xf0007008	; Module Identification Register
PSI5S_INP0     	.equ	0xf00072e0	; Interrupt Node Pointer Register 0
PSI5S_INP1     	.equ	0xf00072e4	; Interrupt Node Pointer Register 1
PSI5S_INP2     	.equ	0xf00072e8	; Interrupt Node Pointer Register 2
PSI5S_INP3     	.equ	0xf00072ec	; Interrupt Node Pointer Register 3
PSI5S_INP4     	.equ	0xf00072f0	; Interrupt Node Pointer Register 4
PSI5S_INP5     	.equ	0xf00072f4	; Interrupt Node Pointer Register 5
PSI5S_INP6     	.equ	0xf00072f8	; Interrupt Node Pointer Register 6
PSI5S_INP7     	.equ	0xf00072fc	; Interrupt Node Pointer Register 7
PSI5S_INPG     	.equ	0xf0007314	; Interrupt Node Pointer G Register
PSI5S_INTCLR0  	.equ	0xf00072a0	; Interrupt Clear Register 0
PSI5S_INTCLR1  	.equ	0xf00072a4	; Interrupt Clear Register 1
PSI5S_INTCLR2  	.equ	0xf00072a8	; Interrupt Clear Register 2
PSI5S_INTCLR3  	.equ	0xf00072ac	; Interrupt Clear Register 3
PSI5S_INTCLR4  	.equ	0xf00072b0	; Interrupt Clear Register 4
PSI5S_INTCLR5  	.equ	0xf00072b4	; Interrupt Clear Register 5
PSI5S_INTCLR6  	.equ	0xf00072b8	; Interrupt Clear Register 6
PSI5S_INTCLR7  	.equ	0xf00072bc	; Interrupt Clear Register 7
PSI5S_INTCLRG  	.equ	0xf000730c	; Interrupt Clear Register G
PSI5S_INTEN0   	.equ	0xf00072c0	; Interrupt Enable Register 0
PSI5S_INTEN1   	.equ	0xf00072c4	; Interrupt Enable Register 1
PSI5S_INTEN2   	.equ	0xf00072c8	; Interrupt Enable Register 2
PSI5S_INTEN3   	.equ	0xf00072cc	; Interrupt Enable Register 3
PSI5S_INTEN4   	.equ	0xf00072d0	; Interrupt Enable Register 4
PSI5S_INTEN5   	.equ	0xf00072d4	; Interrupt Enable Register 5
PSI5S_INTEN6   	.equ	0xf00072d8	; Interrupt Enable Register 6
PSI5S_INTEN7   	.equ	0xf00072dc	; Interrupt Enable Register 7
PSI5S_INTENG   	.equ	0xf0007310	; Interrupt Enable Register G
PSI5S_INTOV    	.equ	0xf0007300	; Interrupt Overview Register
PSI5S_INTSET0  	.equ	0xf0007280	; Interrupt Set Register 0
PSI5S_INTSET1  	.equ	0xf0007284	; Interrupt Set Register 1
PSI5S_INTSET2  	.equ	0xf0007288	; Interrupt Set Register 2
PSI5S_INTSET3  	.equ	0xf000728c	; Interrupt Set Register 3
PSI5S_INTSET4  	.equ	0xf0007290	; Interrupt Set Register 4
PSI5S_INTSET5  	.equ	0xf0007294	; Interrupt Set Register 5
PSI5S_INTSET6  	.equ	0xf0007298	; Interrupt Set Register 6
PSI5S_INTSET7  	.equ	0xf000729c	; Interrupt Set Register 7
PSI5S_INTSETG  	.equ	0xf0007308	; Interrupt Set Register G
PSI5S_INTSTAT0 	.equ	0xf0007260	; Interrupt Status Register 0
PSI5S_INTSTAT1 	.equ	0xf0007264	; Interrupt Status Register 1
PSI5S_INTSTAT2 	.equ	0xf0007268	; Interrupt Status Register 2
PSI5S_INTSTAT3 	.equ	0xf000726c	; Interrupt Status Register 3
PSI5S_INTSTAT4 	.equ	0xf0007270	; Interrupt Status Register 4
PSI5S_INTSTAT5 	.equ	0xf0007274	; Interrupt Status Register 5
PSI5S_INTSTAT6 	.equ	0xf0007278	; Interrupt Status Register 6
PSI5S_INTSTAT7 	.equ	0xf000727c	; Interrupt Status Register 7
PSI5S_INTSTATG 	.equ	0xf0007304	; Interrupt Status Register G
PSI5S_IOCR     	.equ	0xf0007028	; Input and Output Control Register
PSI5S_KRST0    	.equ	0xf00073d8	; Kernel Reset Register 0
PSI5S_KRST1    	.equ	0xf00073dc	; Kernel Reset Register 1
PSI5S_KRSTCLR  	.equ	0xf00073e0	; Kernel Reset Status Clear Register
PSI5S_NFC      	.equ	0xf0007020	; Number of Frames Control Register
PSI5S_OCS      	.equ	0xf00073cc	; OCDS Control and Status
PSI5S_PGC0     	.equ	0xf00070f0	; Pulse Generation Control Register 0
PSI5S_PGC1     	.equ	0xf00070f4	; Pulse Generation Control Register 1
PSI5S_PGC2     	.equ	0xf00070f8	; Pulse Generation Control Register 2
PSI5S_PGC3     	.equ	0xf00070fc	; Pulse Generation Control Register 3
PSI5S_PGC4     	.equ	0xf0007100	; Pulse Generation Control Register 4
PSI5S_PGC5     	.equ	0xf0007104	; Pulse Generation Control Register 5
PSI5S_PGC6     	.equ	0xf0007108	; Pulse Generation Control Register 6
PSI5S_PGC7     	.equ	0xf000710c	; Pulse Generation Control Register 7
PSI5S_RBUF     	.equ	0xf0007224	; Receive Buffer Register
PSI5S_RCRA0    	.equ	0xf0007030	; Receiver Control Register A0
PSI5S_RCRA1    	.equ	0xf0007034	; Receiver Control Register A1
PSI5S_RCRA2    	.equ	0xf0007038	; Receiver Control Register A2
PSI5S_RCRA3    	.equ	0xf000703c	; Receiver Control Register A3
PSI5S_RCRA4    	.equ	0xf0007040	; Receiver Control Register A4
PSI5S_RCRA5    	.equ	0xf0007044	; Receiver Control Register A5
PSI5S_RCRA6    	.equ	0xf0007048	; Receiver Control Register A6
PSI5S_RCRA7    	.equ	0xf000704c	; Receiver Control Register A7
PSI5S_RCRB0    	.equ	0xf0007050	; Receiver Control Register B0
PSI5S_RCRB1    	.equ	0xf0007054	; Receiver Control Register B1
PSI5S_RCRB2    	.equ	0xf0007058	; Receiver Control Register B2
PSI5S_RCRB3    	.equ	0xf000705c	; Receiver Control Register B3
PSI5S_RCRB4    	.equ	0xf0007060	; Receiver Control Register B4
PSI5S_RCRB5    	.equ	0xf0007064	; Receiver Control Register B5
PSI5S_RCRB6    	.equ	0xf0007068	; Receiver Control Register B6
PSI5S_RCRB7    	.equ	0xf000706c	; Receiver Control Register B7
PSI5S_RDR      	.equ	0xf00070b4	; Receive Data Register
PSI5S_RDS      	.equ	0xf00070b0	; Receive Status Register
PSI5S_SCR0     	.equ	0xf0007130	; Send Control Register 0
PSI5S_SCR1     	.equ	0xf0007134	; Send Control Register 1
PSI5S_SCR2     	.equ	0xf0007138	; Send Control Register 2
PSI5S_SCR3     	.equ	0xf000713c	; Send Control Register 3
PSI5S_SCR4     	.equ	0xf0007140	; Send Control Register 4
PSI5S_SCR5     	.equ	0xf0007144	; Send Control Register 5
PSI5S_SCR6     	.equ	0xf0007148	; Send Control Register 6
PSI5S_SCR7     	.equ	0xf000714c	; Send Control Register 7
PSI5S_SDR0     	.equ	0xf0007150	; Send Data Register 0
PSI5S_SDR1     	.equ	0xf0007154	; Send Data Register 1
PSI5S_SDR2     	.equ	0xf0007158	; Send Data Register 2
PSI5S_SDR3     	.equ	0xf000715c	; Send Data Register 3
PSI5S_SDR4     	.equ	0xf0007160	; Send Data Register 4
PSI5S_SDR5     	.equ	0xf0007164	; Send Data Register 5
PSI5S_SDR6     	.equ	0xf0007168	; Send Data Register 6
PSI5S_SDR7     	.equ	0xf000716c	; Send Data Register 7
PSI5S_TAR      	.equ	0xf00070d0	; Target Address Register
PSI5S_TBUF     	.equ	0xf0007220	; Transmit Buffer Register
PSI5S_TSCNTA   	.equ	0xf0007014	; Time Stamp Count Register A
PSI5S_TSCNTB   	.equ	0xf0007018	; Time Stamp Count Register B
PSI5S_TSCR0    	.equ	0xf0007090	; Capture Register TSCR0
PSI5S_TSCR1    	.equ	0xf0007094	; Capture Register TSCR1
PSI5S_TSCR2    	.equ	0xf0007098	; Capture Register TSCR2
PSI5S_TSCR3    	.equ	0xf000709c	; Capture Register TSCR3
PSI5S_TSCR4    	.equ	0xf00070a0	; Capture Register TSCR4
PSI5S_TSCR5    	.equ	0xf00070a4	; Capture Register TSCR5
PSI5S_TSCR6    	.equ	0xf00070a8	; Capture Register TSCR6
PSI5S_TSCR7    	.equ	0xf00070ac	; Capture Register TSCR7
PSI5S_TSM      	.equ	0xf00070b8	; Time Stamp Mirror Register TSM
PSI5S_WDT0     	.equ	0xf0007070	; Watch Dog Timer Register 0
PSI5S_WDT1     	.equ	0xf0007074	; Watch Dog Timer Register 1
PSI5S_WDT2     	.equ	0xf0007078	; Watch Dog Timer Register 2
PSI5S_WDT3     	.equ	0xf000707c	; Watch Dog Timer Register 3
PSI5S_WDT4     	.equ	0xf0007080	; Watch Dog Timer Register 4
PSI5S_WDT5     	.equ	0xf0007084	; Watch Dog Timer Register 5
PSI5S_WDT6     	.equ	0xf0007088	; Watch Dog Timer Register 6
PSI5S_WDT7     	.equ	0xf000708c	; Watch Dog Timer Register 7
PSI5S_WHBCON   	.equ	0xf0007250	; Write Hardware Bits Control Register
IOM_ACCEN0     	.equ	0xf003502c	; IOM Access Enable Register 0
IOM_ACCEN1     	.equ	0xf0035028	; IOM Access Enable Register 1
IOM_CLC        	.equ	0xf0035000	; IOM Clock Control Register
IOM_ECMCCFG    	.equ	0xf0035030	; IOM Event Combiner Module Counter Configuration Register
IOM_ECMETH0    	.equ	0xf0035038	; IOM Event Combiner Module Event Trigger History Register 0
IOM_ECMETH1    	.equ	0xf003503c	; IOM Event Combiner Module Event Trigger History Register 1
IOM_ECMSELR    	.equ	0xf0035034	; IOM Event Combiner Module Global Event Selection Register
IOM_FPCCTR0    	.equ	0xf0035080	; IOM Filter and Prescaler Cell Control Register0
IOM_FPCCTR1    	.equ	0xf0035084	; IOM Filter and Prescaler Cell Control Register1
IOM_FPCCTR10   	.equ	0xf00350a8	; IOM Filter and Prescaler Cell Control Register10
IOM_FPCCTR11   	.equ	0xf00350ac	; IOM Filter and Prescaler Cell Control Register11
IOM_FPCCTR12   	.equ	0xf00350b0	; IOM Filter and Prescaler Cell Control Register12
IOM_FPCCTR13   	.equ	0xf00350b4	; IOM Filter and Prescaler Cell Control Register13
IOM_FPCCTR14   	.equ	0xf00350b8	; IOM Filter and Prescaler Cell Control Register14
IOM_FPCCTR15   	.equ	0xf00350bc	; IOM Filter and Prescaler Cell Control Register15
IOM_FPCCTR2    	.equ	0xf0035088	; IOM Filter and Prescaler Cell Control Register2
IOM_FPCCTR3    	.equ	0xf003508c	; IOM Filter and Prescaler Cell Control Register3
IOM_FPCCTR4    	.equ	0xf0035090	; IOM Filter and Prescaler Cell Control Register4
IOM_FPCCTR5    	.equ	0xf0035094	; IOM Filter and Prescaler Cell Control Register5
IOM_FPCCTR6    	.equ	0xf0035098	; IOM Filter and Prescaler Cell Control Register6
IOM_FPCCTR7    	.equ	0xf003509c	; IOM Filter and Prescaler Cell Control Register7
IOM_FPCCTR8    	.equ	0xf00350a0	; IOM Filter and Prescaler Cell Control Register8
IOM_FPCCTR9    	.equ	0xf00350a4	; IOM Filter and Prescaler Cell Control Register9
IOM_FPCESR     	.equ	0xf0035078	; IOM Filter and Prescaler Cells Rising 'and' Falling Edge Status Register
IOM_FPCTIM0    	.equ	0xf00350c0	; IOM Filter and Prescaler Cell 0Timer Registerk
IOM_FPCTIM1    	.equ	0xf00350c4	; IOM Filter and Prescaler Cell 1Timer Registerk
IOM_FPCTIM10   	.equ	0xf00350e8	; IOM Filter and Prescaler Cell 10Timer Registerk
IOM_FPCTIM11   	.equ	0xf00350ec	; IOM Filter and Prescaler Cell 11Timer Registerk
IOM_FPCTIM12   	.equ	0xf00350f0	; IOM Filter and Prescaler Cell 12Timer Registerk
IOM_FPCTIM13   	.equ	0xf00350f4	; IOM Filter and Prescaler Cell 13Timer Registerk
IOM_FPCTIM14   	.equ	0xf00350f8	; IOM Filter and Prescaler Cell 14Timer Registerk
IOM_FPCTIM15   	.equ	0xf00350fc	; IOM Filter and Prescaler Cell 15Timer Registerk
IOM_FPCTIM2    	.equ	0xf00350c8	; IOM Filter and Prescaler Cell 2Timer Registerk
IOM_FPCTIM3    	.equ	0xf00350cc	; IOM Filter and Prescaler Cell 3Timer Registerk
IOM_FPCTIM4    	.equ	0xf00350d0	; IOM Filter and Prescaler Cell 4Timer Registerk
IOM_FPCTIM5    	.equ	0xf00350d4	; IOM Filter and Prescaler Cell 5Timer Registerk
IOM_FPCTIM6    	.equ	0xf00350d8	; IOM Filter and Prescaler Cell 6Timer Registerk
IOM_FPCTIM7    	.equ	0xf00350dc	; IOM Filter and Prescaler Cell 7Timer Registerk
IOM_FPCTIM8    	.equ	0xf00350e0	; IOM Filter and Prescaler Cell 8Timer Registerk
IOM_FPCTIM9    	.equ	0xf00350e4	; IOM Filter and Prescaler Cell 9Timer Registerk
IOM_GTMEXR     	.equ	0xf0035040	; IOM GTM Input EXOR Combiner Selection Register
IOM_ID         	.equ	0xf0035008	; IOM Identification Register
IOM_KRST0      	.equ	0xf0035024	; IOM Kernel Reset Register 0
IOM_KRST1      	.equ	0xf0035020	; IOM Kernel Reset Register 1
IOM_KRSTCLR    	.equ	0xf003501c	; IOM Kernel Reset Status Clear Register
IOM_LAMCFG0    	.equ	0xf0035180	; IOM Logic Analyzer Module Configuration Register0
IOM_LAMCFG1    	.equ	0xf0035184	; IOM Logic Analyzer Module Configuration Register1
IOM_LAMCFG10   	.equ	0xf00351a8	; IOM Logic Analyzer Module Configuration Register10
IOM_LAMCFG11   	.equ	0xf00351ac	; IOM Logic Analyzer Module Configuration Register11
IOM_LAMCFG12   	.equ	0xf00351b0	; IOM Logic Analyzer Module Configuration Register12
IOM_LAMCFG13   	.equ	0xf00351b4	; IOM Logic Analyzer Module Configuration Register13
IOM_LAMCFG14   	.equ	0xf00351b8	; IOM Logic Analyzer Module Configuration Register14
IOM_LAMCFG15   	.equ	0xf00351bc	; IOM Logic Analyzer Module Configuration Register15
IOM_LAMCFG2    	.equ	0xf0035188	; IOM Logic Analyzer Module Configuration Register2
IOM_LAMCFG3    	.equ	0xf003518c	; IOM Logic Analyzer Module Configuration Register3
IOM_LAMCFG4    	.equ	0xf0035190	; IOM Logic Analyzer Module Configuration Register4
IOM_LAMCFG5    	.equ	0xf0035194	; IOM Logic Analyzer Module Configuration Register5
IOM_LAMCFG6    	.equ	0xf0035198	; IOM Logic Analyzer Module Configuration Register6
IOM_LAMCFG7    	.equ	0xf003519c	; IOM Logic Analyzer Module Configuration Register7
IOM_LAMCFG8    	.equ	0xf00351a0	; IOM Logic Analyzer Module Configuration Register8
IOM_LAMCFG9    	.equ	0xf00351a4	; IOM Logic Analyzer Module Configuration Register9
IOM_LAMEWC0    	.equ	0xf0035100	; IOM Logic Analyzer Module Event Window Count Status Register0
IOM_LAMEWC1    	.equ	0xf0035104	; IOM Logic Analyzer Module Event Window Count Status Register1
IOM_LAMEWC10   	.equ	0xf0035128	; IOM Logic Analyzer Module Event Window Count Status Register10
IOM_LAMEWC11   	.equ	0xf003512c	; IOM Logic Analyzer Module Event Window Count Status Register11
IOM_LAMEWC12   	.equ	0xf0035130	; IOM Logic Analyzer Module Event Window Count Status Register12
IOM_LAMEWC13   	.equ	0xf0035134	; IOM Logic Analyzer Module Event Window Count Status Register13
IOM_LAMEWC14   	.equ	0xf0035138	; IOM Logic Analyzer Module Event Window Count Status Register14
IOM_LAMEWC15   	.equ	0xf003513c	; IOM Logic Analyzer Module Event Window Count Status Register15
IOM_LAMEWC2    	.equ	0xf0035108	; IOM Logic Analyzer Module Event Window Count Status Register2
IOM_LAMEWC3    	.equ	0xf003510c	; IOM Logic Analyzer Module Event Window Count Status Register3
IOM_LAMEWC4    	.equ	0xf0035110	; IOM Logic Analyzer Module Event Window Count Status Register4
IOM_LAMEWC5    	.equ	0xf0035114	; IOM Logic Analyzer Module Event Window Count Status Register5
IOM_LAMEWC6    	.equ	0xf0035118	; IOM Logic Analyzer Module Event Window Count Status Register6
IOM_LAMEWC7    	.equ	0xf003511c	; IOM Logic Analyzer Module Event Window Count Status Register7
IOM_LAMEWC8    	.equ	0xf0035120	; IOM Logic Analyzer Module Event Window Count Status Register8
IOM_LAMEWC9    	.equ	0xf0035124	; IOM Logic Analyzer Module Event Window Count Status Register9
IOM_LAMEWS0    	.equ	0xf00351c0	; IOM Logic Analyzer Module Event Window Configuration Register0
IOM_LAMEWS1    	.equ	0xf00351c4	; IOM Logic Analyzer Module Event Window Configuration Register1
IOM_LAMEWS10   	.equ	0xf00351e8	; IOM Logic Analyzer Module Event Window Configuration Register10
IOM_LAMEWS11   	.equ	0xf00351ec	; IOM Logic Analyzer Module Event Window Configuration Register11
IOM_LAMEWS12   	.equ	0xf00351f0	; IOM Logic Analyzer Module Event Window Configuration Register12
IOM_LAMEWS13   	.equ	0xf00351f4	; IOM Logic Analyzer Module Event Window Configuration Register13
IOM_LAMEWS14   	.equ	0xf00351f8	; IOM Logic Analyzer Module Event Window Configuration Register14
IOM_LAMEWS15   	.equ	0xf00351fc	; IOM Logic Analyzer Module Event Window Configuration Register15
IOM_LAMEWS2    	.equ	0xf00351c8	; IOM Logic Analyzer Module Event Window Configuration Register2
IOM_LAMEWS3    	.equ	0xf00351cc	; IOM Logic Analyzer Module Event Window Configuration Register3
IOM_LAMEWS4    	.equ	0xf00351d0	; IOM Logic Analyzer Module Event Window Configuration Register4
IOM_LAMEWS5    	.equ	0xf00351d4	; IOM Logic Analyzer Module Event Window Configuration Register5
IOM_LAMEWS6    	.equ	0xf00351d8	; IOM Logic Analyzer Module Event Window Configuration Register6
IOM_LAMEWS7    	.equ	0xf00351dc	; IOM Logic Analyzer Module Event Window Configuration Register7
IOM_LAMEWS8    	.equ	0xf00351e0	; IOM Logic Analyzer Module Event Window Configuration Register8
IOM_LAMEWS9    	.equ	0xf00351e4	; IOM Logic Analyzer Module Event Window Configuration Register9
ETH_ACCEN0     	.equ	0xf001d00c	; Access Enable Register 0
ETH_ACCEN1     	.equ	0xf001d010	; Access Enable Register 1
ETH_AHB_OR_AXI_STATUS	.equ	0xf001f02c	; Register 11 - AHB or AXI Status Register
ETH_BUS_MODE   	.equ	0xf001f000	; Register 0 - Bus Mode Register
ETH_CLC        	.equ	0xf001d000	; Clock Control Register
ETH_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS	.equ	0xf001f054	; Register 21 - Current Host Receive Buffer Address Register
ETH_CURRENT_HOST_RECEIVE_DESCRIPTOR	.equ	0xf001f04c	; Register 19 - Current Host Receive Descriptor Register
ETH_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS	.equ	0xf001f050	; Register 20 - Current Host Transmit Buffer Address Register
ETH_CURRENT_HOST_TRANSMIT_DESCRIPTOR	.equ	0xf001f048	; Register 18 - Current Host Transmit Descriptor Register
ETH_DEBUG      	.equ	0xf001e024	; Register 9 - Debug Register
ETH_FLOW_CONTROL	.equ	0xf001e018	; Register 6 - Flow Control Register
ETH_GMII_ADDRESS	.equ	0xf001e010	; Register 4 - GMII Address Register
ETH_GMII_DATA  	.equ	0xf001e014	; Register 5 - GMII Data Register
ETH_GPCTL      	.equ	0xf001d008	; Input and Output Control Register
ETH_HASH_TABLE_HIGH	.equ	0xf001e008	; Register 2 - Hash Table High Register
ETH_HASH_TABLE_LOW	.equ	0xf001e00c	; Register 3 - Hash Table Low Register
ETH_HW_FEATURE 	.equ	0xf001f058	; Register 22 - HW Feature Register
ETH_ID         	.equ	0xf001d004	; Module Identification Register
ETH_INTERRUPT_ENABLE	.equ	0xf001f01c	; Register 7 - Interrupt Enable Register
ETH_INTERRUPT_MASK	.equ	0xf001e03c	; Register 15 - Interrupt Mask Register
ETH_INTERRUPT_STATUS	.equ	0xf001e038	; Register 14 - Interrupt Register
ETH_KRST0      	.equ	0xf001d014	; Kernel Reset Register 0
ETH_KRST1      	.equ	0xf001d018	; Kernel Reset Register 1
ETH_KRSTCLR    	.equ	0xf001d01c	; Kernel Reset Status Clear Register
ETH_MAC_ADDRESS0_HIGH	.equ	0xf001e040	; Register 16 - MAC Address0 High Register
ETH_MAC_ADDRESS0_LOW	.equ	0xf001e044	; Register 17 - MAC Address0 Low Register
ETH_MAC_ADDRESS10_HIGH	.equ	0xf001e090	; Register 36 - MAC Address10 High Register
ETH_MAC_ADDRESS10_LOW	.equ	0xf001e094	; Register 37 - MAC Address10 Low Register
ETH_MAC_ADDRESS11_HIGH	.equ	0xf001e098	; Register 38 - MAC Address11 High Register
ETH_MAC_ADDRESS11_LOW	.equ	0xf001e09c	; Register 39 - MAC Address1 Low Register
ETH_MAC_ADDRESS12_HIGH	.equ	0xf001e0a0	; Register 40 - MAC Address12 High Register
ETH_MAC_ADDRESS12_LOW	.equ	0xf001e0a4	; Register 41 - MAC Address12 Low Register
ETH_MAC_ADDRESS13_HIGH	.equ	0xf001e0a8	; Register 42 - MAC Address13 High Register
ETH_MAC_ADDRESS13_LOW	.equ	0xf001e0ac	; Register 43 - MAC Address13 Low Register
ETH_MAC_ADDRESS14_HIGH	.equ	0xf001e0b0	; Register 44 - MAC Address14 High Register
ETH_MAC_ADDRESS14_LOW	.equ	0xf001e0b4	; Register 45 - MAC Address14 Low Register
ETH_MAC_ADDRESS15_HIGH	.equ	0xf001e0b8	; Register 46 - MAC Address15 High Register
ETH_MAC_ADDRESS15_LOW	.equ	0xf001e0bc	; Register 47 - MAC Address15 Low Register
ETH_MAC_ADDRESS16_HIGH	.equ	0xf001e800	; Register 512 - MAC Address16 High Register
ETH_MAC_ADDRESS16_LOW	.equ	0xf001e804	; Register 513 - MAC Address16 Low Register
ETH_MAC_ADDRESS17_HIGH	.equ	0xf001e808	; Register 514 - MAC Address17 High Register
ETH_MAC_ADDRESS17_LOW	.equ	0xf001e80c	; Register 515 - MAC Address17 Low Register
ETH_MAC_ADDRESS18_HIGH	.equ	0xf001e810	; Register 516 - MAC Address18 High Register
ETH_MAC_ADDRESS18_LOW	.equ	0xf001e814	; Register 517 - MAC Address18 Low Register
ETH_MAC_ADDRESS19_HIGH	.equ	0xf001e818	; Register 518 - MAC Address19 High Register
ETH_MAC_ADDRESS19_LOW	.equ	0xf001e81c	; Register 519 - MAC Address19 Low Register
ETH_MAC_ADDRESS1_HIGH	.equ	0xf001e048	; Register 18 - MAC Address1 High Register
ETH_MAC_ADDRESS1_LOW	.equ	0xf001e04c	; Register 19 - MAC Address1 Low Register
ETH_MAC_ADDRESS20_HIGH	.equ	0xf001e820	; Register 520 - MAC Address20 High Register
ETH_MAC_ADDRESS20_LOW	.equ	0xf001e824	; Register 521 - MAC Address20 Low Register
ETH_MAC_ADDRESS21_HIGH	.equ	0xf001e828	; Register 522 - MAC Address21 High Register
ETH_MAC_ADDRESS21_LOW	.equ	0xf001e82c	; Register 523 - MAC Address21 Low Register
ETH_MAC_ADDRESS22_HIGH	.equ	0xf001e830	; Register 524 - MAC Address22 High Register
ETH_MAC_ADDRESS22_LOW	.equ	0xf001e834	; Register 525 - MAC Address22 Low Register
ETH_MAC_ADDRESS23_HIGH	.equ	0xf001e838	; Register 526 -
ETH_MAC_ADDRESS23_LOW	.equ	0xf001e83c	; Register 527 - MAC Address23 Low Register
ETH_MAC_ADDRESS24_HIGH	.equ	0xf001e840	; Register 528 - MAC Address24 High Register
ETH_MAC_ADDRESS24_LOW	.equ	0xf001e844	; Register 529 - MAC Address24 Low Register
ETH_MAC_ADDRESS25_HIGH	.equ	0xf001e848	; Register 530 - MAC Address25 High Register
ETH_MAC_ADDRESS25_LOW	.equ	0xf001e84c	; Register 531 - MAC Address25 Low Register
ETH_MAC_ADDRESS26_HIGH	.equ	0xf001e850	; Register 532 - MAC Address26 High Register
ETH_MAC_ADDRESS26_LOW	.equ	0xf001e854	; Register 533 - MAC Address26 Low Register
ETH_MAC_ADDRESS27_HIGH	.equ	0xf001e858	; Register 534 - MAC Address27 High Register
ETH_MAC_ADDRESS27_LOW	.equ	0xf001e85c	; Register 535 - MAC Address27 Low Register
ETH_MAC_ADDRESS28_HIGH	.equ	0xf001e860	; Register 536 - MAC Address28 High Register
ETH_MAC_ADDRESS28_LOW	.equ	0xf001e864	; Register 537 - MAC Address28 Low Register
ETH_MAC_ADDRESS29_HIGH	.equ	0xf001e868	; Register 538 - MAC Address29 High Register
ETH_MAC_ADDRESS29_LOW	.equ	0xf001e86c	; Register 539 - MAC Address29 Low Register
ETH_MAC_ADDRESS2_HIGH	.equ	0xf001e050	; Register 20 - MAC Address2 High Register
ETH_MAC_ADDRESS2_LOW	.equ	0xf001e054	; Register 21 - MAC Address2 Low Register
ETH_MAC_ADDRESS30_HIGH	.equ	0xf001e870	; Register 540 - MAC Address30 High Register
ETH_MAC_ADDRESS30_LOW	.equ	0xf001e874	; Register 541 - MAC Address30 Low Register
ETH_MAC_ADDRESS31_HIGH	.equ	0xf001e878	; Register 542 - MAC Address31 High Register
ETH_MAC_ADDRESS31_LOW	.equ	0xf001e87c	; Register 543 - MAC Address31 Low Register
ETH_MAC_ADDRESS3_HIGH	.equ	0xf001e058	; Register 22 - MAC Address3 High Register
ETH_MAC_ADDRESS3_LOW	.equ	0xf001e05c	; Register 23 - MAC Address3 Low Register
ETH_MAC_ADDRESS4_HIGH	.equ	0xf001e060	; Register 24 - MAC Address4 High Register
ETH_MAC_ADDRESS4_LOW	.equ	0xf001e064	; Register 25 - MAC Address4 Low Register
ETH_MAC_ADDRESS5_HIGH	.equ	0xf001e068	; Register 26 - MAC Address5 High Register
ETH_MAC_ADDRESS5_LOW	.equ	0xf001e06c	; Register 27 - MAC Address5 Low Register
ETH_MAC_ADDRESS6_HIGH	.equ	0xf001e070	; Register 28 - MAC Address6 High Register
ETH_MAC_ADDRESS6_LOW	.equ	0xf001e074	; Register 29 - MAC Address6 Low Register
ETH_MAC_ADDRESS7_HIGH	.equ	0xf001e078	; Register 30 - MAC Address7 High Register
ETH_MAC_ADDRESS7_LOW	.equ	0xf001e07c	; Register 31 - MAC Address7 Low Register
ETH_MAC_ADDRESS8_HIGH	.equ	0xf001e080	; Register 32 - MAC Address8 High Register
ETH_MAC_ADDRESS8_LOW	.equ	0xf001e084	; Register 33 - MAC Address8 Low Register
ETH_MAC_ADDRESS9_HIGH	.equ	0xf001e088	; Register 34 - MAC Address9 High Register
ETH_MAC_ADDRESS9_LOW	.equ	0xf001e08c	; Register 35 - MAC Address9 Low Register
ETH_MAC_CONFIGURATION	.equ	0xf001e000	; Register 0 - MAC Configuration Register
ETH_MAC_FRAME_FILTER	.equ	0xf001e004	; Register 1 - MAC Frame Filter
ETH_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER	.equ	0xf001f020	; Register 8 - Missed Frame and Buffer Overflow Counter Register
ETH_MMC_CONTROL	.equ	0xf001e100	; Register 64 - MMC Control Register
ETH_MMC_IPC_RECEIVE_INTERRUPT	.equ	0xf001e208	; Register 130 - MMC Receive Checksum Offload Interrupt Register
ETH_MMC_IPC_RECEIVE_INTERRUPT_MASK	.equ	0xf001e200	; Register 128 - MMC Receive Checksum Offload Interrupt Mask Register
ETH_MMC_RECEIVE_INTERRUPT	.equ	0xf001e104	; Register 65 - MMC Receive Interrupt Register
ETH_MMC_RECEIVE_INTERRUPT_MASK	.equ	0xf001e10c	; -
ETH_MMC_TRANSMIT_INTERRUPT	.equ	0xf001e108	; Register 66 - MMC Transmit Interrupt Register
ETH_MMC_TRANSMIT_INTERRUPT_MASK	.equ	0xf001e110	; Register 68 - MMC Transmit Interrupt Mask Register
ETH_OPERATION_MODE	.equ	0xf001f018	; Register 6 - Operation Mode Register
ETH_PMT_CONTROL_STATUS	.equ	0xf001e02c	; Register 11 - PMT Control and Status Register
ETH_PPS_CONTROL	.equ	0xf001e72c	; Register 459 - PPS Control Register
ETH_RECEIVE_DESCRIPTOR_LIST_ADDRESS	.equ	0xf001f00c	; Register 3 - Receive Descriptor List Address Register
ETH_RECEIVE_INTERRUPT_WATCHDOG_TIMER	.equ	0xf001f024	; Register 9 - Receive Interrupt Watchdog Timer Register
ETH_RECEIVE_POLL_DEMAND	.equ	0xf001f008	; Register 2 - Receive Poll Demand Register
ETH_REMOTE_WAKE_UP_FRAME_FILTER	.equ	0xf001e028	; Register 10 - Remote Wake-Up Frame Filter Register
ETH_RXICMP_ERROR_FRAMES	.equ	0xf001e244	; Register 145 - Receive ICMP Error Frame Counter Register
ETH_RXICMP_ERROR_OCTETS	.equ	0xf001e284	; Register 161 - Receive ICMP Error Octet Counter Register
ETH_RXICMP_GOOD_FRAMES	.equ	0xf001e240	; Register 144 - Receive ICMP Good Frame Counter Register
ETH_RXICMP_GOOD_OCTETS	.equ	0xf001e280	; Register 160 - Receive ICMP Good Octet Counter Register
ETH_RXIPV4_FRAGMENTED_FRAMES	.equ	0xf001e21c	; Register 135 - Receive IPV4 Fragmented Frame Counter Register
ETH_RXIPV4_FRAGMENTED_OCTETS	.equ	0xf001e25c	; Register 151 - Receive IPV4 Fragmented Octet Counter Register
ETH_RXIPV4_GOOD_FRAMES	.equ	0xf001e210	; Register 132 - Receive IPV4 Good Frame Counter Register
ETH_RXIPV4_GOOD_OCTETS	.equ	0xf001e250	; Register 148 - Receive IPV4 Good Octet Counter Register
ETH_RXIPV4_HEADER_ERROR_FRAMES	.equ	0xf001e214	; Register 133 - Receive IPV4 Header Error Frame Counter Register
ETH_RXIPV4_HEADER_ERROR_OCTETS	.equ	0xf001e254	; Register 149 - Receive IPV4 Header Error Octet Counter Register
ETH_RXIPV4_NO_PAYLOAD_FRAMES	.equ	0xf001e218	; Register 134 - Receive IPV4 No Payload Frame Counter Register
ETH_RXIPV4_NO_PAYLOAD_OCTETS	.equ	0xf001e258	; Register 150 - Receive IPV4 No Payload Octet Counter Register
ETH_RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES	.equ	0xf001e220	; Register 136 - Receive IPV4 UDP Checksum Disabled Frame Counter Register
ETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS	.equ	0xf001e260	; Register 152 - Receive IPV4 Fragmented Octet Counter Register
ETH_RXIPV6_GOOD_FRAMES	.equ	0xf001e224	; Register 137 - Receive IPV6 Good Frame Counter Register
ETH_RXIPV6_GOOD_OCTETS	.equ	0xf001e264	; Register 153 - Receive IPV6 Good Octet Counter Register
ETH_RXIPV6_HEADER_ERROR_FRAMES	.equ	0xf001e228	; Register 138 - Receive IPV6 Header Error Frame Counter Register
ETH_RXIPV6_HEADER_ERROR_OCTETS	.equ	0xf001e268	; Register 154 - Receive IPV6 Header Error Octet Counter Register
ETH_RXIPV6_NO_PAYLOAD_FRAMES	.equ	0xf001e22c	; Register 139 - Receive IPV6 No Payload Frame Counter Register
ETH_RXIPV6_NO_PAYLOAD_OCTETS	.equ	0xf001e26c	; Register 155 - Receive IPV6 No Payload Octet Counter Register
ETH_RXTCP_ERROR_FRAMES	.equ	0xf001e23c	; Register 143 - Receive TCP Error Frame Counter Register
ETH_RXTCP_ERROR_OCTETS	.equ	0xf001e27c	; Register 159 - Receive TCP Error Octet Counter Register
ETH_RXTCP_GOOD_FRAMES	.equ	0xf001e238	; Register 142 - Receive TCP Good Frame Counter Register
ETH_RXTCP_GOOD_OCTETS	.equ	0xf001e278	; Register 158 - Receive TCP Good Octet Counter Register
ETH_RXUDP_ERROR_FRAMES	.equ	0xf001e234	; Register 141 - Receive UDP Error Frame Counter Register
ETH_RXUDP_ERROR_OCTETS	.equ	0xf001e274	; Register 157 - Receive UDP Error Octet Counter Register
ETH_RXUDP_GOOD_FRAMES	.equ	0xf001e230	; Register 140 - Receive UDP Good Frame Counter Register
ETH_RXUDP_GOOD_OCTETS	.equ	0xf001e270	; Register 156 - Receive UDP Good Octet Counter Register
ETH_RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1c0	; Register 112 - Receive Frame Count for Good and Bad 1,024 to Maxsize Bytes Frames
ETH_RX_128TO255OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b4	; Register 109 - Receive Frame Count for Good and Bad 128 to 255 Bytes Frames
ETH_RX_256TO511OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b8	; Register 110 - Receive Frame Count for Good and Bad 256 to 511 Bytes Frames
ETH_RX_512TO1023OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1bc	; Register 111 - Receive Frame Count for Good and Bad 512 to 1,023 Bytes Frames
ETH_RX_64OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1ac	; Register 107 - Receive Frame Count for Good and Bad 64 Byte Frames
ETH_RX_65TO127OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b0	; Register 108 - Receive Frame Count for Good and Bad 65 to 127 Bytes Frames
ETH_RX_ALIGNMENT_ERROR_FRAMES	.equ	0xf001e198	; Register 102 - Receive Frame Count for Alignment Error Frames
ETH_RX_BROADCAST_FRAMES_GOOD	.equ	0xf001e18c	; Register 99 - Receive Frame Count for Good Broadcast Frames
ETH_RX_CONTROL_FRAMES_GOOD	.equ	0xf001e1e4	; Register 121 - Receive Frame Count for Good Control Frames Frames
ETH_RX_CRC_ERROR_FRAMES	.equ	0xf001e194	; Register 101 - Receive Frame Count for CRC Error Frames
ETH_RX_FIFO_OVERFLOW_FRAMES	.equ	0xf001e1d4	; Register 117 - Receive Frame Count for FIFO Overflow Frames
ETH_RX_FRAMES_COUNT_GOOD_BAD	.equ	0xf001e180	; Register 96 - Receive Frame Count for Good and Bad Frames
ETH_RX_JABBER_ERROR_FRAMES	.equ	0xf001e1a0	; Register 104 - Receive Frame Count for Jabber Error Frames
ETH_RX_LENGTH_ERROR_FRAMES	.equ	0xf001e1c8	; Register 114 - Receive Frame Count for Length Error Frames
ETH_RX_MULTICAST_FRAMES_GOOD	.equ	0xf001e190	; Register 100 - Receive Frame Count for Good Multicast Frames
ETH_RX_OCTET_COUNT_GOOD	.equ	0xf001e188	; Register 98 - Receive Octet Count for Good Frames
ETH_RX_OCTET_COUNT_GOOD_BAD	.equ	0xf001e184	; Register 97 - Receive Octet Count for Good and Bad Frames
ETH_RX_OUT_OF_RANGE_TYPE_FRAMES	.equ	0xf001e1cc	; Register 115 - Receive Frame Count for Out of Range Frames
ETH_RX_OVERSIZE_FRAMES_GOOD	.equ	0xf001e1a8	; Register 106 - Receive Frame Count for Oversize Frames
ETH_RX_PAUSE_FRAMES	.equ	0xf001e1d0	; Register 116 - Receive Frame Count for PAUSE Frames
ETH_RX_RECEIVE_ERROR_FRAMES	.equ	0xf001e1e0	; Register 120 - Receive Frame Count for Receive Error Frames
ETH_RX_RUNT_ERROR_FRAMES	.equ	0xf001e19c	; Register 103 - Receive Frame Count for Runt Error Frames
ETH_RX_UNDERSIZE_FRAMES_GOOD	.equ	0xf001e1a4	; Register 105 - Receive Frame Count for Undersize Frames
ETH_RX_UNICAST_FRAMES_GOOD	.equ	0xf001e1c4	; Register 113 - Receive Frame Count for Good Unicast Frames
ETH_RX_VLAN_FRAMES_GOOD_BAD	.equ	0xf001e1d8	; Register 118 - Receive Frame Count for Good and Bad VLAN Frames
ETH_RX_WATCHDOG_ERROR_FRAMES	.equ	0xf001e1dc	; Register 119 - Receive Frame Count for Watchdog Error Frames
ETH_STATUS     	.equ	0xf001f014	; Register 5 - Status Register
ETH_SUB_SECOND_INCREMENT	.equ	0xf001e704	; Register 449 - Sub-Second Increment Register
ETH_SYSTEM_TIME_HIGHER_WORD_SECONDS	.equ	0xf001e724	; Register 457 - System Time - Higher Word Seconds Register
ETH_SYSTEM_TIME_NANOSECONDS	.equ	0xf001e70c	; Register 451 - System Time - Nanoseconds Register
ETH_SYSTEM_TIME_NANOSECONDS_UPDATE	.equ	0xf001e714	; Register 453 - System Time - Nanoseconds Update Register
ETH_SYSTEM_TIME_SECONDS	.equ	0xf001e708	; Register 450 - System Time - Seconds Register
ETH_SYSTEM_TIME_SECONDS_UPDATE	.equ	0xf001e710	; Register 452 - System Time - Seconds Update Register
ETH_TARGET_TIME_NANOSECONDS	.equ	0xf001e720	; Register 456 - Target Time Nanoseconds Register
ETH_TARGET_TIME_SECONDS	.equ	0xf001e71c	; Register 455 - Target Time Seconds Register
ETH_TIMESTAMP_ADDEND	.equ	0xf001e718	; Register 454 - Timestamp Addend Register
ETH_TIMESTAMP_CONTROL	.equ	0xf001e700	; Register 448 - Timestamp Control Register
ETH_TIMESTAMP_STATUS	.equ	0xf001e728	; Register 458 - Timestamp Status Register
ETH_TRANSMIT_DESCRIPTOR_LIST_ADDRESS	.equ	0xf001f010	; Register 4 - Transmit Descriptor List Address Register
ETH_TRANSMIT_POLL_DEMAND	.equ	0xf001f004	; Register 1 - Transmit Poll Demand Register
ETH_TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	.equ	0xf001e138	; Register 78 - Transmit Octet Count for Good and Bad 1024 to Maxsize Bytes Frames
ETH_TX_128TO255OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e12c	; Register 75 - Transmit Octet Count for Good and Bad 128 to 255 Bytes Frames
ETH_TX_256TO511OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e130	; Register 76 - Transmit Octet Count for Good and Bad 256 to 511 Bytes Frames
ETH_TX_512TO1023OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e134	; Register 77 - Transmit Octet Count for Good and Bad 512 to 1023 Bytes Frames
ETH_TX_64OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e124	; Register 73 - Transmit Octet Count for Good and Bad 64 Byte Frames
ETH_TX_65TO127OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e128	; Register 74 - Transmit Octet Count for Good and Bad 65 to 127 Bytes Frames
ETH_TX_BROADCAST_FRAMES_GOOD	.equ	0xf001e11c	; Register 71 - Transmit Frame Count for Good Broadcast Frames
ETH_TX_BROADCAST_FRAMES_GOOD_BAD	.equ	0xf001e144	; Register 81 - Transmit Frame Count for Good and Bad Broadcast Frames
ETH_TX_CARRIER_ERROR_FRAMES	.equ	0xf001e160	; Register 88 - Transmit Frame Count for Carrier Sense Error Frames
ETH_TX_DEFERRED_FRAMES	.equ	0xf001e154	; Register 85 - Transmit Frame Count for Deferred Frames
ETH_TX_EXCESSIVE_COLLISION_FRAMES	.equ	0xf001e15c	; Register 87 - Transmit Frame Count for Excessive Collision Error Frames
ETH_TX_EXCESSIVE_DEFERRAL_ERROR	.equ	0xf001e16c	; Register 91 - Transmit Frame Count for Excessive Deferral Error Frames
ETH_TX_FRAME_COUNT_GOOD	.equ	0xf001e168	; Register 90 - Transmit Frame Count for Good Frames
ETH_TX_FRAME_COUNT_GOOD_BAD	.equ	0xf001e118	; Register 70 - Transmit Frame Count for Good and Bad Frames
ETH_TX_LATE_COLLISION_FRAMES	.equ	0xf001e158	; Register 86 - Transmit Frame Count for Late Collision Error Frames
ETH_TX_MULTICAST_FRAMES_GOOD	.equ	0xf001e120	; Register 72 - Transmit Frame Count for Good Multicast Frames
ETH_TX_MULTICAST_FRAMES_GOOD_BAD	.equ	0xf001e140	; Register 80 - Transmit Frame Count for Good and Bad Multicast Frames
ETH_TX_MULTIPLE_COLLISION_GOOD_FRAMES	.equ	0xf001e150	; Register 84 - Transmit Frame Count for Frames Transmitted after Multiple Collision
ETH_TX_OCTET_COUNT_GOOD	.equ	0xf001e164	; Register 89 - Transmit Octet Count for Good Frames
ETH_TX_OCTET_COUNT_GOOD_BAD	.equ	0xf001e114	; Register 69 - Transmit Octet Count for Good and Bad Frames
ETH_TX_OSIZE_FRAMES_GOOD	.equ	0xf001e178	; Register 94 - Transmit Frame Count for Good Oversize Frames
ETH_TX_PAUSE_FRAMES	.equ	0xf001e170	; Register 92 - Transmit Frame Count for Good PAUSE Frames
ETH_TX_SINGLE_COLLISION_GOOD_FRAMES	.equ	0xf001e14c	; Register 83 - Transmit Frame Count for Frames Transmitted after Single Collision
ETH_TX_UNDERFLOW_ERROR_FRAMES	.equ	0xf001e148	; Register 82 - Transmit Frame Count for Underflow Error Frames
ETH_TX_UNICAST_FRAMES_GOOD_BAD	.equ	0xf001e13c	; Register 79 - Transmit Frame Count for Good and Bad Unicast Frames
ETH_TX_VLAN_FRAMES_GOOD	.equ	0xf001e174	; Register 93 - Transmit Frame Count for Good VLAN Frames
ETH_VERSION    	.equ	0xf001e020	; Register 8 - Version Register
ETH_VLAN_TAG   	.equ	0xf001e01c	; Register 7 - VLAN Tag Register
EBU_ACCEN0     	.equ	0xf80000b0	; EBU Access Enable Register 0
EBU_ACCEN1     	.equ	0xf80000b4	; EBU Access Enable Register 1
EBU_ADDRSEL0   	.equ	0xf8000018	; EBU Address Select Register 0
EBU_ADDRSEL1   	.equ	0xf800001c	; EBU Address Select Register 1-2
EBU_ADDRSEL2   	.equ	0xf8000020	; EBU Address Select Register 1-2
EBU_BUSRAP0    	.equ	0xf800002c	; EBU Bus Read Access Parameter Register
EBU_BUSRAP1    	.equ	0xf800003c	; EBU Bus Read Access Parameter Register
EBU_BUSRAP2    	.equ	0xf800004c	; EBU Bus Read Access Parameter Register
EBU_BUSRCON0   	.equ	0xf8000028	; EBU Bus Configuration Register
EBU_BUSRCON1   	.equ	0xf8000038	; EBU Bus Configuration Register
EBU_BUSRCON2   	.equ	0xf8000048	; EBU Bus Configuration Register
EBU_BUSWAP0    	.equ	0xf8000034	; EBU Bus Write Access Parameter Register
EBU_BUSWAP1    	.equ	0xf8000044	; EBU Bus Write Access Parameter Register
EBU_BUSWAP2    	.equ	0xf8000054	; EBU Bus Write Access Parameter Register
EBU_BUSWCON0   	.equ	0xf8000030	; EBU Bus Write Configuration Register
EBU_BUSWCON1   	.equ	0xf8000040	; EBU Bus Write Configuration Register
EBU_BUSWCON2   	.equ	0xf8000050	; EBU Bus Write Configuration Register
EBU_CLC        	.equ	0xf8000000	; EBU Clock Control Register
EBU_EXTBOOT    	.equ	0xf8000010	; EBU External Boot Configuration Register
EBU_ID         	.equ	0xf8000008	; EBU Module Identification Register
EBU_MODCON     	.equ	0xf8000004	; EBU Configuration Register
EBU_SDRMCON    	.equ	0xf8000068	; EBU SDRAM Control Register
EBU_SDRMOD     	.equ	0xf800006c	; EBU SDRAM Mode Register
EBU_SDRMREF    	.equ	0xf8000070	; EBU SDRAM Refresh Control Register
EBU_SDRSTAT    	.equ	0xf8000074	; EBU SDRAM Status Register
EBU_USERCON    	.equ	0xf800000c	; EBU Test/Control Configuration Register
CIFBBB_ACCEN0  	.equ	0xf00e1f0c	; Access Enable Register 0
CIFBBB_ACCEN1  	.equ	0xf00e1f10	; Access Enable Register 1
CIFBBB_CLC     	.equ	0xf00e1f00	; Clock Control Register
CIFBBB_GPCTL   	.equ	0xf00e1f08	; General Purpose Control Register
CIFBBB_KRST0   	.equ	0xf00e1f14	; Kernel Reset Register 0
CIFBBB_KRST1   	.equ	0xf00e1f18	; Kernel Reset Register 1
CIFBBB_KRSTCLR 	.equ	0xf00e1f1c	; Kernel Reset Status Clear Register
CIFBBB_MODID   	.equ	0xf00e1f04	; Module Identification Register
CIFDP_CTRL     	.equ	0xf00e4700	; Debug Path Control Register
CIFDP_FLC_STAT 	.equ	0xf00e4708	; Debug Path Frame/Line Counter Status Register
CIFDP_PDIV_CTRL	.equ	0xf00e4704	; Debug Path Predivider Control Register
CIFDP_PDIV_STAT	.equ	0xf00e470c	; Debug Path Predivider Counter Status Register
CIFDP_TSC_STAT 	.equ	0xf00e4710	; Debug Path Timestamp Counter Status Register
CIFDP_UDS_1    	.equ	0xf00e4714	; Debug Path User Defined Symbol 1 Register
CIFDP_UDS_2    	.equ	0xf00e4718	; Debug Path User Defined Symbol 2 Register
CIFDP_UDS_3    	.equ	0xf00e471c	; Debug Path User Defined Symbol 3 Register
CIFDP_UDS_4    	.equ	0xf00e4720	; Debug Path User Defined Symbol 4 Register
CIFDP_UDS_5    	.equ	0xf00e4724	; Debug Path User Defined Symbol 5 Register
CIFDP_UDS_6    	.equ	0xf00e4728	; Debug Path User Defined Symbol 6 Register
CIFDP_UDS_7    	.equ	0xf00e472c	; Debug Path User Defined Symbol 7 Register
CIFDP_UDS_8    	.equ	0xf00e4730	; Debug Path User Defined Symbol 8 Register
CIFEP_1_IC_CTRL	.equ	0xf00e4900	; Extra Path 1 Image Cropping Control Register
CIFEP_1_IC_DISPLACE	.equ	0xf00e4920	; Extra Path 1 Image Cropping Camera Displacement Register
CIFEP_1_IC_H_OFFS	.equ	0xf00e4908	; Extra Path 1 Image Cropping Horizontal Offset of Output Window Register
CIFEP_1_IC_H_OFFS_SHD	.equ	0xf00e4924	; Extra Path 1 Image Current Horizontal Offset Of Output Window Shadow Register
CIFEP_1_IC_H_SIZE	.equ	0xf00e4910	; Extra Path 1 Image Cropping Output Horizontal Picture Size Register
CIFEP_1_IC_H_SIZE_SHD	.equ	0xf00e492c	; Extra Path 1 Image Current Output Horizontal Picture Size Shadow Register
CIFEP_1_IC_MAX_DX	.equ	0xf00e4918	; Extra Path 1 Image Cropping Maximum Horizontal Displacement Register
CIFEP_1_IC_MAX_DY	.equ	0xf00e491c	; Extra Path 1 Image Cropping Maximum Vertical Displacement Register
CIFEP_1_IC_RECENTER	.equ	0xf00e4904	; Extra Path 1 Image Cropping Recenter Register
CIFEP_1_IC_V_OFFS	.equ	0xf00e490c	; Extra Path 1 Image Cropping Vertical Offset Of Output Window Register
CIFEP_1_IC_V_OFFS_SHD	.equ	0xf00e4928	; Extra Path 1 Image Current Vertical Offset Of Output Window Shadow Register
CIFEP_1_IC_V_SIZE	.equ	0xf00e4914	; Extra Path 1 Image Cropping Output Vertical Picture Size Register
CIFEP_1_IC_V_SIZE_SHD	.equ	0xf00e4930	; Extra Path 1 Image Current Output Vertical Picture Size Shadow Register
CIFEP_2_IC_CTRL	.equ	0xf00e4a00	; Extra Path 2 Image Cropping Control Register
CIFEP_2_IC_DISPLACE	.equ	0xf00e4a20	; Extra Path 2 Image Cropping Camera Displacement Register
CIFEP_2_IC_H_OFFS	.equ	0xf00e4a08	; Extra Path 2 Image Cropping Horizontal Offset of Output Window Register
CIFEP_2_IC_H_OFFS_SHD	.equ	0xf00e4a24	; Extra Path 2 Image Current Horizontal Offset Of Output Window Shadow Register
CIFEP_2_IC_H_SIZE	.equ	0xf00e4a10	; Extra Path 2 Image Cropping Output Horizontal Picture Size Register
CIFEP_2_IC_H_SIZE_SHD	.equ	0xf00e4a2c	; Extra Path 2 Image Current Output Horizontal Picture Size Shadow Register
CIFEP_2_IC_MAX_DX	.equ	0xf00e4a18	; Extra Path 2 Image Cropping Maximum Horizontal Displacement Register
CIFEP_2_IC_MAX_DY	.equ	0xf00e4a1c	; Extra Path 2 Image Cropping Maximum Vertical Displacement Register
CIFEP_2_IC_RECENTER	.equ	0xf00e4a04	; Extra Path 2 Image Cropping Recenter Register
CIFEP_2_IC_V_OFFS	.equ	0xf00e4a0c	; Extra Path 2 Image Cropping Vertical Offset Of Output Window Register
CIFEP_2_IC_V_OFFS_SHD	.equ	0xf00e4a28	; Extra Path 2 Image Current Vertical Offset Of Output Window Shadow Register
CIFEP_2_IC_V_SIZE	.equ	0xf00e4a14	; Extra Path 2 Image Cropping Output Vertical Picture Size Register
CIFEP_2_IC_V_SIZE_SHD	.equ	0xf00e4a30	; Extra Path 2 Image Current Output Vertical Picture Size Shadow Register
CIFEP_3_IC_CTRL	.equ	0xf00e4b00	; Extra Path 3 Image Cropping Control Register
CIFEP_3_IC_DISPLACE	.equ	0xf00e4b20	; Extra Path 3 Image Cropping Camera Displacement Register
CIFEP_3_IC_H_OFFS	.equ	0xf00e4b08	; Extra Path 3 Image Cropping Horizontal Offset of Output Window Register
CIFEP_3_IC_H_OFFS_SHD	.equ	0xf00e4b24	; Extra Path 3 Image Current Horizontal Offset Of Output Window Shadow Register
CIFEP_3_IC_H_SIZE	.equ	0xf00e4b10	; Extra Path 3 Image Cropping Output Horizontal Picture Size Register
CIFEP_3_IC_H_SIZE_SHD	.equ	0xf00e4b2c	; Extra Path 3 Image Current Output Horizontal Picture Size Shadow Register
CIFEP_3_IC_MAX_DX	.equ	0xf00e4b18	; Extra Path 3 Image Cropping Maximum Horizontal Displacement Register
CIFEP_3_IC_MAX_DY	.equ	0xf00e4b1c	; Extra Path 3 Image Cropping Maximum Vertical Displacement Register
CIFEP_3_IC_RECENTER	.equ	0xf00e4b04	; Extra Path 3 Image Cropping Recenter Register
CIFEP_3_IC_V_OFFS	.equ	0xf00e4b0c	; Extra Path 3 Image Cropping Vertical Offset Of Output Window Register
CIFEP_3_IC_V_OFFS_SHD	.equ	0xf00e4b28	; Extra Path 3 Image Current Vertical Offset Of Output Window Shadow Register
CIFEP_3_IC_V_SIZE	.equ	0xf00e4b14	; Extra Path 3 Image Cropping Output Vertical Picture Size Register
CIFEP_3_IC_V_SIZE_SHD	.equ	0xf00e4b30	; Extra Path 3 Image Current Output Vertical Picture Size Shadow Register
CIFEP_4_IC_CTRL	.equ	0xf00e4c00	; Extra Path 4 Image Cropping Control Register
CIFEP_4_IC_DISPLACE	.equ	0xf00e4c20	; Extra Path 4 Image Cropping Camera Displacement Register
CIFEP_4_IC_H_OFFS	.equ	0xf00e4c08	; Extra Path 4 Image Cropping Horizontal Offset of Output Window Register
CIFEP_4_IC_H_OFFS_SHD	.equ	0xf00e4c24	; Extra Path 4 Image Current Horizontal Offset Of Output Window Shadow Register
CIFEP_4_IC_H_SIZE	.equ	0xf00e4c10	; Extra Path 4 Image Cropping Output Horizontal Picture Size Register
CIFEP_4_IC_H_SIZE_SHD	.equ	0xf00e4c2c	; Extra Path 4 Image Current Output Horizontal Picture Size Shadow Register
CIFEP_4_IC_MAX_DX	.equ	0xf00e4c18	; Extra Path 4 Image Cropping Maximum Horizontal Displacement Register
CIFEP_4_IC_MAX_DY	.equ	0xf00e4c1c	; Extra Path 4 Image Cropping Maximum Vertical Displacement Register
CIFEP_4_IC_RECENTER	.equ	0xf00e4c04	; Extra Path 4 Image Cropping Recenter Register
CIFEP_4_IC_V_OFFS	.equ	0xf00e4c0c	; Extra Path 4 Image Cropping Vertical Offset Of Output Window Register
CIFEP_4_IC_V_OFFS_SHD	.equ	0xf00e4c28	; Extra Path 4 Image Current Vertical Offset Of Output Window Shadow Register
CIFEP_4_IC_V_SIZE	.equ	0xf00e4c14	; Extra Path 4 Image Cropping Output Vertical Picture Size Register
CIFEP_4_IC_V_SIZE_SHD	.equ	0xf00e4c30	; Extra Path 4 Image Current Output Vertical Picture Size Shadow Register
CIFEP_5_IC_CTRL	.equ	0xf00e4d00	; Extra Path 5 Image Cropping Control Register
CIFEP_5_IC_DISPLACE	.equ	0xf00e4d20	; Extra Path 5 Image Cropping Camera Displacement Register
CIFEP_5_IC_H_OFFS	.equ	0xf00e4d08	; Extra Path 5 Image Cropping Horizontal Offset of Output Window Register
CIFEP_5_IC_H_OFFS_SHD	.equ	0xf00e4d24	; Extra Path 5 Image Current Horizontal Offset Of Output Window Shadow Register
CIFEP_5_IC_H_SIZE	.equ	0xf00e4d10	; Extra Path 5 Image Cropping Output Horizontal Picture Size Register
CIFEP_5_IC_H_SIZE_SHD	.equ	0xf00e4d2c	; Extra Path 5 Image Current Output Horizontal Picture Size Shadow Register
CIFEP_5_IC_MAX_DX	.equ	0xf00e4d18	; Extra Path 5 Image Cropping Maximum Horizontal Displacement Register
CIFEP_5_IC_MAX_DY	.equ	0xf00e4d1c	; Extra Path 5 Image Cropping Maximum Vertical Displacement Register
CIFEP_5_IC_RECENTER	.equ	0xf00e4d04	; Extra Path 5 Image Cropping Recenter Register
CIFEP_5_IC_V_OFFS	.equ	0xf00e4d0c	; Extra Path 5 Image Cropping Vertical Offset Of Output Window Register
CIFEP_5_IC_V_OFFS_SHD	.equ	0xf00e4d28	; Extra Path 5 Image Current Vertical Offset Of Output Window Shadow Register
CIFEP_5_IC_V_SIZE	.equ	0xf00e4d14	; Extra Path 5 Image Cropping Output Vertical Picture Size Register
CIFEP_5_IC_V_SIZE_SHD	.equ	0xf00e4d30	; Extra Path 5 Image Current Output Vertical Picture Size Shadow Register
CIFISPIS_CTRL  	.equ	0xf00e4300	; ISP Image Stabilization Control Register
CIFISPIS_DISPLACE	.equ	0xf00e4320	; ISP Image Stabilization Camera Displacement Register
CIFISPIS_H_OFFS	.equ	0xf00e4308	; ISP Image Stabilization Horizontal Offset Of Output Window Register
CIFISPIS_H_OFFS_SHD	.equ	0xf00e4324	; SP Image Current Horizontal Offset Of Output Window Shadow Register
CIFISPIS_H_SIZE	.equ	0xf00e4310	; ISP Image Stabilization Output Horizontal Picture Size Register
CIFISPIS_H_SIZE_SHD	.equ	0xf00e432c	; ISP Image Current Output Horizontal Picture Size Shadow Register
CIFISPIS_MAX_DX	.equ	0xf00e4318	; ISP Image Stabilization Maximum Horizontal Displacement Register
CIFISPIS_MAX_DY	.equ	0xf00e431c	; ISP Image Stabilization Maximum Vertical Displacement Register
CIFISPIS_RECENTER	.equ	0xf00e4304	; ISP Image Stabilization Recenter Register
CIFISPIS_V_OFFS	.equ	0xf00e430c	; ISP Image Stabilization Vertical Offset Of Output Window Register
CIFISPIS_V_OFFS_SHD	.equ	0xf00e4328	; ISP Image Current Vertical Offset Of Output Window Shadow Register
CIFISPIS_V_SIZE	.equ	0xf00e4314	; ISP Image Stabilization Output Vertical Picture Size Register
CIFISPIS_V_SIZE_SHD	.equ	0xf00e4330	; ISP Image Current Output Vertical Picture Size Shadow Register
CIFISP_ACQ_H_OFFS	.equ	0xf00e2408	; ISP Acquisition Horizontal Offset Register
CIFISP_ACQ_H_SIZE	.equ	0xf00e2410	; ISP Acquisition Horizontal Size Register
CIFISP_ACQ_NR_FRAMES	.equ	0xf00e2418	; ISP Acquisition Number of Frames Register
CIFISP_ACQ_PROP	.equ	0xf00e2404	; ISP Acquisition Properties Register
CIFISP_ACQ_V_OFFS	.equ	0xf00e240c	; ISP Acquistion Vertical Offset Register
CIFISP_ACQ_V_SIZE	.equ	0xf00e2414	; ISP Acquisition Vertical Size Register
CIFISP_CTRL    	.equ	0xf00e2400	; ISP Global Control Register
CIFISP_ERR     	.equ	0xf00e263c	; ISP Error Register
CIFISP_ERR_CLR 	.equ	0xf00e2640	; ISP Error Clear Register
CIFISP_FLAGS_SHD	.equ	0xf00e25a8	; ISP Shadow Flags Register
CIFISP_FRAME_COUNT	.equ	0xf00e2644	; ISP Frame Counter Register
CIFISP_ICR     	.equ	0xf00e25c8	; ISP Interrupt Clear Register
CIFISP_IMSC    	.equ	0xf00e25bc	; ISP Interrupt Mask Register
CIFISP_ISR     	.equ	0xf00e25cc	; ISP Interrupt Set Register
CIFISP_MIS     	.equ	0xf00e25c4	; ISP Masked Interrupt Status Register
CIFISP_OUT_H_OFFS	.equ	0xf00e2594	; ISP Output Window Horizontal Offset Register
CIFISP_OUT_H_OFFS_SHD	.equ	0xf00e25ac	; ISP Output Window Horizontal Offset Shadow Register
CIFISP_OUT_H_SIZE	.equ	0xf00e259c	; ISP Output Horizontal Picture Size Register
CIFISP_OUT_H_SIZE_SHD	.equ	0xf00e25b4	; ISP Output Horizontal Picture Size Shadow Register
CIFISP_OUT_V_OFFS	.equ	0xf00e2598	; ISP Output Window Vertical Offset Register
CIFISP_OUT_V_OFFS_SHD	.equ	0xf00e25b0	; ISP Output Window Vertical Offset Shadow Register
CIFISP_OUT_V_SIZE	.equ	0xf00e25a0	; ISP Output Vertical Picture Size Register
CIFISP_OUT_V_SIZE_SHD	.equ	0xf00e25b8	; ISP Output Vertical Picture Size Shadow Register
CIFISP_RIS     	.equ	0xf00e25c0	; ISP Raw Interrupt Status Register
CIFJPE_AC_TABLE_SELECT	.equ	0xf00e3838	; JPE Huffman Table Selector For AC Values Register
CIFJPE_CBCR_SCALE_EN	.equ	0xf00e3810	; JPE Cb/Cr Value Scaling Control Register
CIFJPE_DC_TABLE_SELECT	.equ	0xf00e3834	; JPE Huffman Table Selector For DC Values Register
CIFJPE_DEBUG   	.equ	0xf00e3864	; JPE Debug Information Register
CIFJPE_ENCODE  	.equ	0xf00e3804	; JPE Start Command To Start JFIF Stream Encoding Register
CIFJPE_ENCODER_BUSY	.equ	0xf00e3858	; JPE Encoder Status Flag Register
CIFJPE_ENCODE_MODE	.equ	0xf00e3860	; JPE Encode Mode Register
CIFJPE_ENC_HSIZE	.equ	0xf00e3818	; JPEG Codec Horizontal Image Size For Encoding Register
CIFJPE_ENC_VSIZE	.equ	0xf00e381c	; JPEG Codec Vertical Image Size For Encoding Register
CIFJPE_ERROR_ICR	.equ	0xf00e3874	; JPE Error Interrupt Clear Register
CIFJPE_ERROR_IMR	.equ	0xf00e3868	; JPE Error Interrupt Mask Register
CIFJPE_ERROR_ISR	.equ	0xf00e3878	; JPE Error Interrupt Set Register
CIFJPE_ERROR_MIS	.equ	0xf00e3870	; JPE Error Masked Interrupt Status Register
CIFJPE_ERROR_RIS	.equ	0xf00e386c	; JPE Error Raw Interrupt Status Register
CIFJPE_GEN_HEADER	.equ	0xf00e3800	; JPE Command To Start Stream Header Generation Register
CIFJPE_HEADER_MODE	.equ	0xf00e385c	; JPE Header Mode Definition Register
CIFJPE_INIT    	.equ	0xf00e3808	; JPE Automatic Configuration Update Register
CIFJPE_PIC_FORMAT	.equ	0xf00e3820	; JPEG Picture Encoding Format Register
CIFJPE_RESTART_INTERVAL	.equ	0xf00e3824	; JPE Restart Marker Insertion Register
CIFJPE_STATUS_ICR	.equ	0xf00e3888	; JPEG Status Interrupt Clear Register
CIFJPE_STATUS_IMR	.equ	0xf00e387c	; JPEG Status Interrupt Mask Register
CIFJPE_STATUS_ISR	.equ	0xf00e388c	; JPEG Status Interrupt Set Register
CIFJPE_STATUS_MIS	.equ	0xf00e3884	; JPEG Status Masked Interrupt Status Register
CIFJPE_STATUS_RIS	.equ	0xf00e3880	; JPEG Status Raw Interrupt Status Register
CIFJPE_TABLE_DATA	.equ	0xf00e383c	; JPE Table Programming Register
CIFJPE_TABLE_FLUSH	.equ	0xf00e3814	; JPE Header Generation Debug Register
CIFJPE_TABLE_ID	.equ	0xf00e3840	; JPE Table Programming Select Register
CIFJPE_TAC0_LEN	.equ	0xf00e3844	; JPE Huffman AC Table 0 Length Register
CIFJPE_TAC1_LEN	.equ	0xf00e384c	; JPE Huffman AC Table 1 Length Register
CIFJPE_TDC0_LEN	.equ	0xf00e3848	; JPE Huffman DC Table 0 Length Register
CIFJPE_TDC1_LEN	.equ	0xf00e3850	; JPE Huffman DC Table 1 Length Register
CIFJPE_TQ_U_SELECT	.equ	0xf00e382c	; Q- table Selector 1, Quant. Table For U Component
CIFJPE_TQ_V_SELECT	.equ	0xf00e3830	; Q- table Selector 2 Quant Table For V Component
CIFJPE_TQ_Y_SELECT	.equ	0xf00e3828	; Q- table Selector 0 Quant Table For Y Component
CIFJPE_Y_SCALE_EN	.equ	0xf00e380c	; JPE Y Value Scaling Control Register
CIFLDS_CTRL    	.equ	0xf00e4500	; Linear Downscaler Control Register
CIFLDS_FAC     	.equ	0xf00e4504	; Linear Downscaler Factor Register
CIFMIEP_1_BASE_AD_INIT	.equ	0xf00e5508	; Memory Interface Base Address For Extra Path 1 Data Buffer Register
CIFMIEP_1_BASE_AD_SHD	.equ	0xf00e5520	; Memory Interface Base Address Shadow Register for Extra Path 1 Buffer Register
CIFMIEP_1_CTRL 	.equ	0xf00e5500	; Memory Interface Extra Path 1 Control Register
CIFMIEP_1_CTRL_SHD	.equ	0xf00e551c	; Memory Interface Extra Path 1 Control Internal Shadow Register
CIFMIEP_1_INIT 	.equ	0xf00e5504	; Memory Interface Extra Path 1 Control Register For Address Init And Skip Function Register
CIFMIEP_1_IRQ_OFFS_INIT	.equ	0xf00e5518	; Memory Interface Fill Level Interrupt Offset Value For Extra Path 1 Register
CIFMIEP_1_IRQ_OFFS_SHD	.equ	0xf00e552c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 1 Register
CIFMIEP_1_OFFS_CNT_INIT	.equ	0xf00e5510	; Memory Interface Offset Counter Init Value For Extra Path 1 Buffer Register
CIFMIEP_1_OFFS_CNT_SHD	.equ	0xf00e5528	; Memory Interface Current Offset Counter of Extra Path 1 Buffer Register
CIFMIEP_1_OFFS_CNT_START	.equ	0xf00e5514	; Memory Interface Offset Counter Start Value For Extra Path 1 Register
CIFMIEP_1_SIZE_INIT	.equ	0xf00e550c	; Memory Interface Size of Extra Path 1 Data Buffer Register
CIFMIEP_1_SIZE_SHD	.equ	0xf00e5524	; Memory Interface Size Shadow Register of Extra Path 1 Buffer Register
CIFMIEP_2_BASE_AD_INIT	.equ	0xf00e5608	; Memory Interface Base Address For Extra Path 2 Data Buffer Register
CIFMIEP_2_BASE_AD_SHD	.equ	0xf00e5620	; Memory Interface Base Address Shadow Register for Extra Path 2 Buffer Register
CIFMIEP_2_CTRL 	.equ	0xf00e5600	; Memory Interface Extra Path 2 Control Register
CIFMIEP_2_CTRL_SHD	.equ	0xf00e561c	; Memory Interface Extra Path 2 Control Internal Shadow Register
CIFMIEP_2_INIT 	.equ	0xf00e5604	; Memory Interface Extra Path 2 Control Register For Address Init And Skip Function Register
CIFMIEP_2_IRQ_OFFS_INIT	.equ	0xf00e5618	; Memory Interface Fill Level Interrupt Offset Value For Extra Path 2 Register
CIFMIEP_2_IRQ_OFFS_SHD	.equ	0xf00e562c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 2 Register
CIFMIEP_2_OFFS_CNT_INIT	.equ	0xf00e5610	; Memory Interface Offset Counter Init Value For Extra Path 2 Buffer Register
CIFMIEP_2_OFFS_CNT_SHD	.equ	0xf00e5628	; Memory Interface Current Offset Counter of Extra Path 2 Buffer Register
CIFMIEP_2_OFFS_CNT_START	.equ	0xf00e5614	; Memory Interface Offset Counter Start Value For Extra Path 2 Register
CIFMIEP_2_SIZE_INIT	.equ	0xf00e560c	; Memory Interface Size of Extra Path 2 Data Buffer Register
CIFMIEP_2_SIZE_SHD	.equ	0xf00e5624	; Memory Interface Size Shadow Register of Extra Path 2 Buffer Register
CIFMIEP_3_BASE_AD_INIT	.equ	0xf00e5708	; Memory Interface Base Address For Extra Path 3 Data Buffer Register
CIFMIEP_3_BASE_AD_SHD	.equ	0xf00e5720	; Memory Interface Base Address Shadow Register for Extra Path 3 Buffer Register
CIFMIEP_3_CTRL 	.equ	0xf00e5700	; Memory Interface Extra Path 3 Control Register
CIFMIEP_3_CTRL_SHD	.equ	0xf00e571c	; Memory Interface Extra Path 3 Control Internal Shadow Register
CIFMIEP_3_INIT 	.equ	0xf00e5704	; Memory Interface Extra Path 3 Control Register For Address Init And Skip Function Register
CIFMIEP_3_IRQ_OFFS_INIT	.equ	0xf00e5718	; Memory Interface Fill Level Interrupt Offset Value For Extra Path 3 Register
CIFMIEP_3_IRQ_OFFS_SHD	.equ	0xf00e572c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 3 Register
CIFMIEP_3_OFFS_CNT_INIT	.equ	0xf00e5710	; Memory Interface Offset Counter Init Value For Extra Path 3 Buffer Register
CIFMIEP_3_OFFS_CNT_SHD	.equ	0xf00e5728	; Memory Interface Current Offset Counter of Extra Path 3 Buffer Register
CIFMIEP_3_OFFS_CNT_START	.equ	0xf00e5714	; Memory Interface Offset Counter Start Value For Extra Path 3 Register
CIFMIEP_3_SIZE_INIT	.equ	0xf00e570c	; Memory Interface Size of Extra Path 3 Data Buffer Register
CIFMIEP_3_SIZE_SHD	.equ	0xf00e5724	; Memory Interface Size Shadow Register of Extra Path 3 Buffer Register
CIFMIEP_4_BASE_AD_INIT	.equ	0xf00e5808	; Memory Interface Base Address For Extra Path 4 Data Buffer Register
CIFMIEP_4_BASE_AD_SHD	.equ	0xf00e5820	; Memory Interface Base Address Shadow Register for Extra Path 4 Buffer Register
CIFMIEP_4_CTRL 	.equ	0xf00e5800	; Memory Interface Extra Path 4 Control Register
CIFMIEP_4_CTRL_SHD	.equ	0xf00e581c	; Memory Interface Extra Path 4 Control Internal Shadow Register
CIFMIEP_4_INIT 	.equ	0xf00e5804	; Memory Interface Extra Path 4 Control Register For Address Init And Skip Function Register
CIFMIEP_4_IRQ_OFFS_INIT	.equ	0xf00e5818	; Memory Interface Fill Level Interrupt Offset Value For Extra Path 4 Register
CIFMIEP_4_IRQ_OFFS_SHD	.equ	0xf00e582c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 4 Register
CIFMIEP_4_OFFS_CNT_INIT	.equ	0xf00e5810	; Memory Interface Offset Counter Init Value For Extra Path 4 Buffer Register
CIFMIEP_4_OFFS_CNT_SHD	.equ	0xf00e5828	; Memory Interface Current Offset Counter of Extra Path 4 Buffer Register
CIFMIEP_4_OFFS_CNT_START	.equ	0xf00e5814	; Memory Interface Offset Counter Start Value For Extra Path 4 Register
CIFMIEP_4_SIZE_INIT	.equ	0xf00e580c	; Memory Interface Size of Extra Path 4 Data Buffer Register
CIFMIEP_4_SIZE_SHD	.equ	0xf00e5824	; Memory Interface Size Shadow Register of Extra Path 4 Buffer Register
CIFMIEP_5_BASE_AD_INIT	.equ	0xf00e5908	; Memory Interface Base Address For Extra Path 5 Data Buffer Register
CIFMIEP_5_BASE_AD_SHD	.equ	0xf00e5920	; Memory Interface Base Address Shadow Register for Extra Path 5 Buffer Register
CIFMIEP_5_CTRL 	.equ	0xf00e5900	; Memory Interface Extra Path 5 Control Register
CIFMIEP_5_CTRL_SHD	.equ	0xf00e591c	; Memory Interface Extra Path 5 Control Internal Shadow Register
CIFMIEP_5_INIT 	.equ	0xf00e5904	; Memory Interface Extra Path 5 Control Register For Address Init And Skip Function Register
CIFMIEP_5_IRQ_OFFS_INIT	.equ	0xf00e5918	; Memory Interface Fill Level Interrupt Offset Value For Extra Path 5 Register
CIFMIEP_5_IRQ_OFFS_SHD	.equ	0xf00e592c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 5 Register
CIFMIEP_5_OFFS_CNT_INIT	.equ	0xf00e5910	; Memory Interface Offset Counter Init Value For Extra Path 5 Buffer Register
CIFMIEP_5_OFFS_CNT_SHD	.equ	0xf00e5928	; Memory Interface Current Offset Counter of Extra Path 5 Buffer Register
CIFMIEP_5_OFFS_CNT_START	.equ	0xf00e5914	; Memory Interface Offset Counter Start Value For Extra Path 5 Register
CIFMIEP_5_SIZE_INIT	.equ	0xf00e590c	; Memory Interface Size of Extra Path 5 Data Buffer Register
CIFMIEP_5_SIZE_SHD	.equ	0xf00e5924	; Memory Interface Size Shadow Register of Extra Path 5 Buffer Register
CIFMIEP_ICR    	.equ	0xf00e5414	; MI Extra Path Interrupt Clear Register
CIFMIEP_IMSC   	.equ	0xf00e5408	; MI Extra Path Interrupt Mask ?1?: interrupt active, ?0?: interrupt masked
CIFMIEP_ISR    	.equ	0xf00e5418	; MI Extra Path Interrupt Set Register
CIFMIEP_MIS    	.equ	0xf00e5410	; MI Extra Path Masked Interrupt Status Register
CIFMIEP_RIS    	.equ	0xf00e540c	; MI Extra Path Raw Interrupt Status Register
CIFMIEP_STA_ERR	.equ	0xf00e5400	; Extra Path Error Register
CIFMIEP_STA_ERR_CLR	.equ	0xf00e5404	; Extra Path Error Clear Register
CIFMI_BYTE_CNT 	.equ	0xf00e3470	; Memory Interface Counter Value of JPEG or RAW Data Bytes Register
CIFMI_CTRL     	.equ	0xf00e3400	; Memory Interface Global Control Register
CIFMI_CTRL_SHD 	.equ	0xf00e3474	; Memory Interface Global Control Internal Shadow Register
CIFMI_ICR      	.equ	0xf00e3504	; MI Interrupt Clear Register
CIFMI_IMSC     	.equ	0xf00e34f8	; MI Interrupt Mask ?1? interrupt active ?0? interrupt masked
CIFMI_INIT     	.equ	0xf00e3404	; Memory Interface Control Register For Address Init And Skip Function Register
CIFMI_ISR      	.equ	0xf00e3508	; MI Interrupt Set Register
CIFMI_MIS      	.equ	0xf00e3500	; MI Masked Interrupt Status Registe
CIFMI_MP_CB_BASE_AD_INIT	.equ	0xf00e341c	; Memory Interface Base Address For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_BASE_AD_SHD	.equ	0xf00e3488	; Memory Interface Base Address Shadow Register For Main Picture Cb Component Ring Register
CIFMI_MP_CB_OFFS_CNT_INIT	.equ	0xf00e3424	; Memory Interface Offset Counter Init Value For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_OFFS_CNT_SHD	.equ	0xf00e3490	; Memory Interface Current Offset Counter Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_OFFS_CNT_START	.equ	0xf00e3428	; Memory Interface Offset Counter Start Value For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_SIZE_INIT	.equ	0xf00e3420	; Memory Interface Size Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_SIZE_SHD	.equ	0xf00e348c	; Memory Interface Size Shadow Register Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CR_BASE_AD_INIT	.equ	0xf00e342c	; Memory Interface Base Address For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_BASE_AD_SHD	.equ	0xf00e3494	; Memory Interface Base Address Shadow Register For Main Picture Cr Component Ring Register
CIFMI_MP_CR_OFFS_CNT_INIT	.equ	0xf00e3434	; Memory Interface Offset Counter Init value For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_OFFS_CNT_SHD	.equ	0xf00e349c	; Memory Interface Current Offset Counter Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_OFFS_CNT_START	.equ	0xf00e3438	; Memory Interface Offset Counter Start Value For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_SIZE_INIT	.equ	0xf00e3430	; Memory Interface Size Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_SIZE_SHD	.equ	0xf00e3498	; Memory Interface Size Shadow Register Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_Y_BASE_AD_INIT	.equ	0xf00e3408	; Memory Interface Base Address For Main Picture Y Component, JPEG or RAW Data Register
CIFMI_MP_Y_BASE_AD_SHD	.equ	0xf00e3478	; Memory Interface Base Address Shadow Register For Main Picture Y Component, JPEG Register
CIFMI_MP_Y_IRQ_OFFS_INIT	.equ	0xf00e3418	; Memory Interface Fill Level Interrupt Offset Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_IRQ_OFFS_SHD	.equ	0xf00e3484	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Main Picture Y Register
CIFMI_MP_Y_OFFS_CNT_INIT	.equ	0xf00e3410	; Memory Interface Offset Counter Init Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_OFFS_CNT_SHD	.equ	0xf00e3480	; Memory Interface Current Offset Counter of Main Picture Y Component JPEG or RAW Register
CIFMI_MP_Y_OFFS_CNT_START	.equ	0xf00e3414	; Memory Interface Offset Counter Start Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_SIZE_INIT	.equ	0xf00e340c	; Memory Interface Size of main picture Y component, JPEG or RAW data Register
CIFMI_MP_Y_SIZE_SHD	.equ	0xf00e347c	; Memory Interface Size Shadow Register of Main Picture Y Component,JPEG or RAW Data Register
CIFMI_RIS      	.equ	0xf00e34fc	; MI Raw Interrupt Status Register
CIFMI_STATUS   	.equ	0xf00e350c	; MI Status Register
CIFMI_STATUS_CLR	.equ	0xf00e3510	; MI Status Clear Register
CIFWD_CTRL     	.equ	0xf00e4400	; Watchdog Control Register
CIFWD_H_TIMEOUT	.equ	0xf00e4408	; Watchdog Horizontal Timeout Register
CIFWD_ICR      	.equ	0xf00e4418	; Watchdog Interrupt Clear Register
CIFWD_IMSC     	.equ	0xf00e440c	; Watchdog Interrupt Mask Register
CIFWD_ISR      	.equ	0xf00e441c	; Watchdog Interrupt Set Register
CIFWD_MIS      	.equ	0xf00e4414	; Watchdog Masked Interrupt Status Register
CIFWD_RIS      	.equ	0xf00e4410	; Watchdog Raw Interrupt Status Register
CIFWD_V_TIMEOUT	.equ	0xf00e4404	; Watchdog Vertical Timeout Register
CIF_CCL        	.equ	0xf00e2000	; Clock Control Register
CIF_DPCL       	.equ	0xf00e2018	; CIF Data Path Control Register
CIF_ICCL       	.equ	0xf00e2010	; CIF Internal Clock Control Register
CIF_ID         	.equ	0xf00e2008	; CIF Revision Identification Register
CIF_IRCL       	.equ	0xf00e2014	; CIF Internal Reset Control Register
EMEM_CLC       	.equ	0xf90e6000	; Clock Control Register
EMEM_ID        	.equ	0xf90e6008	; Module Identification Register
EMEM_SBRCTR    	.equ	0xf90e6034	; Standby RAM Control Register
EMEM_TILECONFIG	.equ	0xf90e6020	; Tile Configuration Register
EMEM_TILECONFIGXM	.equ	0xf90e6040	; Extended Tile Configuration Register
EMEM_TILESTATE 	.equ	0xf90e602c	; Tile Status Register
EMEM_TILESTATEXM	.equ	0xf90e604c	; Extended Tile Status Register
FFT_CLC        	.equ	0xf8700c00	; FFT Clock Control Register
FFT_CSR        	.equ	0xf8700c40	; FFT Control and Status Register
FFT_HISTORY0   	.equ	0xf8700c60	; FFT History0 Register
FFT_HISTORY1   	.equ	0xf8700c70	; FFT History1 Register
FFT_ID         	.equ	0xf8700c08	; FFT Identification Register
FFT_KRST0      	.equ	0xf8700cf4	; FFT Kernel Reset Register 0
FFT_KRST1      	.equ	0xf8700cf0	; FFT Kernel Reset Register 1
FFT_KRSTCLR    	.equ	0xf8700cec	; FFT Kernel Reset Status Clear Register
FFT_OCS        	.equ	0xf8700ce8	; FFT OCDS Control and Status
FFT_ODA        	.equ	0xf8700ce4	; FFT OCDS Debug Access Register
	.endif ; !@DEF('_REGTC29X_DEF')
