
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G
Install: C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro
OS: Windows 6.2

Hostname: IFDLTPY

Implementation : rev_1

# Written on Sun Apr 19 15:02:38 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start           Requested     Requested     Clock        Clock                     Clock
Level     Clock           Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------
0 -       FSd1|clk24M     181.7 MHz     5.504         inferred     Autoconstr_clkgroup_0     547  
==================================================================================================


Clock Load Summary
******************

                Clock     Source           Clock Pin           Non-clock Pin     Non-clock Pin
Clock           Load      Pin              Seq Example         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------
FSd1|clk24M     547       clk24M(port)     mix_in_p\[0\].C     -                 -            
==============================================================================================
