module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0]delay_inv;
    always @(posedge clk) begin
        delay_inv <= in;
        pedge <= in & ~delay_inv;
    end
  
endmodule
