// Seed: 1606892822
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    output wor  id_3
);
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_3
  );
endmodule
module module_2 (
    input uwire id_0
);
endmodule
module module_3 (
    input  tri0  id_0,
    input  logic id_1,
    output logic id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  logic id_5,
    input  logic id_6,
    input  logic id_7
);
  assign id_2 = {1, id_7, id_1, id_6};
  wire id_9;
  always id_2 = @(id_7) id_5;
  wor id_10 = 1 - 1;
  module_2(
      id_0
  );
endmodule
