Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 25 22:59:42 2018
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------------+------------------+----------------+
|  clkdivider/clk_out1 |               | display/strobe[3]_i_1_n_0 |                1 |              2 |
|  clkdivider/clk_out1 |               | display/p_0_in[2]         |                2 |              3 |
|  clkdivider/clk_out1 | xvga1/hreset  | xvga1/vcount0             |                2 |             10 |
|  clkdivider/clk_out1 |               | xvga1/hreset              |                3 |             11 |
|  clkdivider/clk_out1 |               |                           |               14 |             33 |
+----------------------+---------------+---------------------------+------------------+----------------+


