/*
 * iaxxx-register-defs-gpio.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_GPIO_H__
#define __IAXXX_REGISTER_DEFS_GPIO_H__

/*** The base address for this set of registers ***/
#define IAXXX_GPIO_REGS_ADDR (0x40002000)

/*** GPIO_SWPORTA_DR_0 (0x40002000) ***/
/*
 */
#define IAXXX_GPIO_SWPORTA_DR_0_ADDR (0x40002000)
#define IAXXX_GPIO_SWPORTA_DR_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DR_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DR_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DR_0_RESET_VAL 0x00000000

/*
 * Values written to this register are output on the GPIO_0 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_0_POS 0
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_0_DECL 0

/*
 * Values written to this register are output on the GPIO_1 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_1_POS 1
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_GPIO_1_DECL 1

/*
 * Values written to this register are output on the WAKE pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_SWPORTA_DR_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_WAKE_POS 2
#define IAXXX_GPIO_SWPORTA_DR_0_WAKE_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_WAKE_DECL 2

/*
 * Values written to this register are output on the IRQ pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_SWPORTA_DR_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_IRQ_POS 3
#define IAXXX_GPIO_SWPORTA_DR_0_IRQ_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_IRQ_DECL 3

/*
 * Values written to this register are output on the COMMA_0 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_0_POS 4
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_0_DECL 4

/*
 * Values written to this register are output on the COMMA_1 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_1_POS 5
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_1_DECL 5

/*
 * Values written to this register are output on the COMMA_2 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_2_POS 6
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_2_DECL 6

/*
 * Values written to this register are output on the COMMA_3 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_3_POS 7
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMA_3_DECL 7

/*
 * Values written to this register are output on the COMMB_0 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_0_POS 8
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_0_DECL 8

/*
 * Values written to this register are output on the COMMB_1 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_1_POS 9
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_1_DECL 9

/*
 * Values written to this register are output on the COMMB_2 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_2_POS 10
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_2_DECL 10

/*
 * Values written to this register are output on the COMMB_3 pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_3_POS 11
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_COMMB_3_DECL 11

/*
 * Values written to this register are output on the PORTA_CLK pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_CLK_DECL 12

/*
 * Values written to this register are output on the PORTA_FS pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_FS_POS 13
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_FS_DECL 13

/*
 * Values written to this register are output on the PORTA_DI pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DI_POS 14
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DI_DECL 14

/*
 * Values written to this register are output on the PORTA_DO pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DO_POS 15
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTA_DO_DECL 15

/*
 * Values written to this register are output on the PORTB_CLK pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_CLK_DECL 16

/*
 * Values written to this register are output on the PORTB_FS pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_FS_POS 17
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_FS_DECL 17

/*
 * Values written to this register are output on the PORTB_DI pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DI_POS 18
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DI_DECL 18

/*
 * Values written to this register are output on the PORTB_DO pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DO_POS 19
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTB_DO_DECL 19

/*
 * Values written to this register are output on the PORTC_CLK pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_CLK_DECL 20

/*
 * Values written to this register are output on the PORTC_FS pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_FS_POS 21
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_FS_DECL 21

/*
 * Values written to this register are output on the PORTC_DI pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DI_POS 22
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DI_DECL 22

/*
 * Values written to this register are output on the PORTC_DO pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DO_POS 23
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_PORTC_DO_DECL 23

/*
 * Values written to this register are output on the CLK_IN pin if the
 * corresponding data direction bits
 * are set to Output mode and the corresponding control bit are set to
 * Software mode. The value read back is
 * equal to the last value written to the register.
 */
#define IAXXX_GPIO_SWPORTA_DR_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_SWPORTA_DR_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DR_0_CLK_IN_POS 24
#define IAXXX_GPIO_SWPORTA_DR_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_SWPORTA_DR_0_CLK_IN_DECL 24

/*** GPIO_SWPORTA_DDR_0 (0x40002004) ***/
/*
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_ADDR (0x40002004)
#define IAXXX_GPIO_SWPORTA_DDR_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DDR_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DDR_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_SWPORTA_DDR_0_RESET_VAL 0x00000000

/*
 * Values written to this register independently control the direction of the
 * GPIO_0 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_0_POS 0
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_0_DECL 0

/*
 * Values written to this register independently control the direction of the
 * GPIO_1 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_1_POS 1
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_GPIO_1_DECL 1

/*
 * Values written to this register independently control the direction of the
 * WAKE data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_SWPORTA_DDR_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_WAKE_POS 2
#define IAXXX_GPIO_SWPORTA_DDR_0_WAKE_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_WAKE_DECL 2

/*
 * Values written to this register independently control the direction of the
 * IRQ data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_SWPORTA_DDR_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_IRQ_POS 3
#define IAXXX_GPIO_SWPORTA_DDR_0_IRQ_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_IRQ_DECL 3

/*
 * Values written to this register independently control the direction of the
 * COMMA_0 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_0_POS 4
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_0_DECL 4

/*
 * Values written to this register independently control the direction of the
 * COMMA_1 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_1_POS 5
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_1_DECL 5

/*
 * Values written to this register independently control the direction of the
 * COMMA_2 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_2_POS 6
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_2_DECL 6

/*
 * Values written to this register independently control the direction of the
 * COMMA_3 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_3_POS 7
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMA_3_DECL 7

/*
 * Values written to this register independently control the direction of the
 * COMMB_0 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_0_POS 8
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_0_DECL 8

/*
 * Values written to this register independently control the direction of the
 * COMMB_1 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_1_POS 9
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_1_DECL 9

/*
 * Values written to this register independently control the direction of the
 * COMMB_2 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_2_POS 10
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_2_DECL 10

/*
 * Values written to this register independently control the direction of the
 * COMMB_3 data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_3_POS 11
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_COMMB_3_DECL 11

/*
 * Values written to this register independently control the direction of the
 * PORTA_CLK data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_CLK_DECL 12

/*
 * Values written to this register independently control the direction of the
 * PORTA_FS data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_FS_POS 13
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_FS_DECL 13

/*
 * Values written to this register independently control the direction of the
 * PORTA_DI data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DI_POS 14
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DI_DECL 14

/*
 * Values written to this register independently control the direction of the
 * PORTA_DO data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DO_POS 15
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTA_DO_DECL 15

/*
 * Values written to this register independently control the direction of the
 * PORTB_CLK data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_CLK_DECL 16

/*
 * Values written to this register independently control the direction of the
 * PORTB_FS data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_FS_POS 17
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_FS_DECL 17

/*
 * Values written to this register independently control the direction of the
 * PORTB_DI data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DI_POS 18
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DI_DECL 18

/*
 * Values written to this register independently control the direction of the
 * PORTB_DO data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DO_POS 19
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTB_DO_DECL 19

/*
 * Values written to this register independently control the direction of the
 * PORTC_CLK data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_CLK_DECL 20

/*
 * Values written to this register independently control the direction of the
 * PORTC_FS data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_FS_POS 21
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_FS_DECL 21

/*
 * Values written to this register independently control the direction of the
 * PORTC_DI data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DI_POS 22
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DI_DECL 22

/*
 * Values written to this register independently control the direction of the
 * PORTC_DO data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DO_POS 23
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_PORTC_DO_DECL 23

/*
 * Values written to this register independently control the direction of the
 * CLK_IN data bit.
 * The default direction is Input.
 * 0:Input (default)
 * 1:Output
 */
#define IAXXX_GPIO_SWPORTA_DDR_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_SWPORTA_DDR_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_SWPORTA_DDR_0_CLK_IN_POS 24
#define IAXXX_GPIO_SWPORTA_DDR_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_SWPORTA_DDR_0_CLK_IN_DECL 24

/*** GPIO_INTEN_0 (0x40002030) ***/
/*
 * The input pulse should be stable for a minimum 2 clock cycles in order to
 * generate an interrupt.
 */
#define IAXXX_GPIO_INTEN_0_ADDR (0x40002030)
#define IAXXX_GPIO_INTEN_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTEN_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTEN_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTEN_0_RESET_VAL 0x00000000

/*
 * Allows GPIO_0 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_INTEN_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_GPIO_0_POS 0
#define IAXXX_GPIO_INTEN_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_INTEN_0_GPIO_0_DECL 0

/*
 * Allows GPIO_1 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_INTEN_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_GPIO_1_POS 1
#define IAXXX_GPIO_INTEN_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_INTEN_0_GPIO_1_DECL 1

/*
 * Allows WAKE bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_INTEN_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_WAKE_POS 2
#define IAXXX_GPIO_INTEN_0_WAKE_SIZE 1
#define IAXXX_GPIO_INTEN_0_WAKE_DECL 2

/*
 * Allows IRQ bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_INTEN_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_IRQ_POS 3
#define IAXXX_GPIO_INTEN_0_IRQ_SIZE 1
#define IAXXX_GPIO_INTEN_0_IRQ_DECL 3

/*
 * Allows COMMA_0 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_INTEN_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMA_0_POS 4
#define IAXXX_GPIO_INTEN_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMA_0_DECL 4

/*
 * Allows COMMA_1 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_INTEN_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMA_1_POS 5
#define IAXXX_GPIO_INTEN_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMA_1_DECL 5

/*
 * Allows COMMA_2 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_INTEN_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMA_2_POS 6
#define IAXXX_GPIO_INTEN_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMA_2_DECL 6

/*
 * Allows COMMA_3 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_INTEN_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMA_3_POS 7
#define IAXXX_GPIO_INTEN_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMA_3_DECL 7

/*
 * Allows COMMB_0 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_INTEN_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMB_0_POS 8
#define IAXXX_GPIO_INTEN_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMB_0_DECL 8

/*
 * Allows COMMB_1 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_INTEN_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMB_1_POS 9
#define IAXXX_GPIO_INTEN_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMB_1_DECL 9

/*
 * Allows COMMB_2 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_INTEN_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMB_2_POS 10
#define IAXXX_GPIO_INTEN_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMB_2_DECL 10

/*
 * Allows COMMB_3 bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_INTEN_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_COMMB_3_POS 11
#define IAXXX_GPIO_INTEN_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_INTEN_0_COMMB_3_DECL 11

/*
 * Allows PORTA_CLK bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_INTEN_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_INTEN_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTA_CLK_DECL 12

/*
 * Allows PORTA_FS bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_INTEN_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTA_FS_POS 13
#define IAXXX_GPIO_INTEN_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTA_FS_DECL 13

/*
 * Allows PORTA_DI bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_INTEN_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTA_DI_POS 14
#define IAXXX_GPIO_INTEN_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTA_DI_DECL 14

/*
 * Allows PORTA_DO bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_INTEN_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTA_DO_POS 15
#define IAXXX_GPIO_INTEN_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTA_DO_DECL 15

/*
 * Allows PORTB_CLK bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_INTEN_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_INTEN_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTB_CLK_DECL 16

/*
 * Allows PORTB_FS bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_INTEN_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTB_FS_POS 17
#define IAXXX_GPIO_INTEN_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTB_FS_DECL 17

/*
 * Allows PORTB_DI bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_INTEN_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTB_DI_POS 18
#define IAXXX_GPIO_INTEN_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTB_DI_DECL 18

/*
 * Allows PORTB_DO bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_INTEN_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTB_DO_POS 19
#define IAXXX_GPIO_INTEN_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTB_DO_DECL 19

/*
 * Allows PORTC_CLK bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_INTEN_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_INTEN_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTC_CLK_DECL 20

/*
 * Allows PORTC_FS bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_INTEN_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTC_FS_POS 21
#define IAXXX_GPIO_INTEN_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTC_FS_DECL 21

/*
 * Allows PORTC_DI bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_INTEN_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTC_DI_POS 22
#define IAXXX_GPIO_INTEN_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTC_DI_DECL 22

/*
 * Allows PORTC_DO bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_INTEN_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_PORTC_DO_POS 23
#define IAXXX_GPIO_INTEN_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_INTEN_0_PORTC_DO_DECL 23

/*
 * Allows CLK_IN bit of Port A to be configured for interrupts. By default
 * thegeneration of interrupts is disabled. Whenever a 1 is written to a bit
 * of this register, it configures the corresponding bit of Port A to become
 * an interrupt; Otherwise Port A operates as a normal GPIO signal.
 * Interrupts are disabled on the corresponding bit of Port A if the
 * corresponding data direction register is set to output or if Port A mode
 * is set to Hardware.
 * 0:Configure Port A bit as normal GPIO (default)
 * 1:Configure Port A bit as an interrupt
 */
#define IAXXX_GPIO_INTEN_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_INTEN_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_INTEN_0_CLK_IN_POS 24
#define IAXXX_GPIO_INTEN_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_INTEN_0_CLK_IN_DECL 24

/*** GPIO_INTMASK_0 (0x40002034) ***/
/*
 */
#define IAXXX_GPIO_INTMASK_0_ADDR (0x40002034)
#define IAXXX_GPIO_INTMASK_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTMASK_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTMASK_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTMASK_0_RESET_VAL 0x00000000

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for GPIO_0 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_INTMASK_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_GPIO_0_POS 0
#define IAXXX_GPIO_INTMASK_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_INTMASK_0_GPIO_0_DECL 0

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for GPIO_1 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_INTMASK_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_GPIO_1_POS 1
#define IAXXX_GPIO_INTMASK_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_INTMASK_0_GPIO_1_DECL 1

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for WAKE by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_INTMASK_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_WAKE_POS 2
#define IAXXX_GPIO_INTMASK_0_WAKE_SIZE 1
#define IAXXX_GPIO_INTMASK_0_WAKE_DECL 2

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for IRQ by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_INTMASK_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_IRQ_POS 3
#define IAXXX_GPIO_INTMASK_0_IRQ_SIZE 1
#define IAXXX_GPIO_INTMASK_0_IRQ_DECL 3

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMA_0 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_INTMASK_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMA_0_POS 4
#define IAXXX_GPIO_INTMASK_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMA_0_DECL 4

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMA_1 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_INTMASK_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMA_1_POS 5
#define IAXXX_GPIO_INTMASK_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMA_1_DECL 5

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMA_2 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_INTMASK_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMA_2_POS 6
#define IAXXX_GPIO_INTMASK_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMA_2_DECL 6

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMA_3 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_INTMASK_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMA_3_POS 7
#define IAXXX_GPIO_INTMASK_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMA_3_DECL 7

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMB_0 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_INTMASK_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMB_0_POS 8
#define IAXXX_GPIO_INTMASK_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMB_0_DECL 8

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMB_1 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_INTMASK_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMB_1_POS 9
#define IAXXX_GPIO_INTMASK_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMB_1_DECL 9

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMB_2 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_INTMASK_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMB_2_POS 10
#define IAXXX_GPIO_INTMASK_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMB_2_DECL 10

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for COMMB_3 by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_INTMASK_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_COMMB_3_POS 11
#define IAXXX_GPIO_INTMASK_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_INTMASK_0_COMMB_3_DECL 11

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTA_CLK by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_INTMASK_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_INTMASK_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTA_CLK_DECL 12

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTA_FS by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_INTMASK_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTA_FS_POS 13
#define IAXXX_GPIO_INTMASK_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTA_FS_DECL 13

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTA_DI by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_INTMASK_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTA_DI_POS 14
#define IAXXX_GPIO_INTMASK_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTA_DI_DECL 14

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTA_DO by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_INTMASK_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTA_DO_POS 15
#define IAXXX_GPIO_INTMASK_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTA_DO_DECL 15

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTB_CLK by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_INTMASK_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_INTMASK_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTB_CLK_DECL 16

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTB_FS by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_INTMASK_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTB_FS_POS 17
#define IAXXX_GPIO_INTMASK_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTB_FS_DECL 17

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTB_DI by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_INTMASK_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTB_DI_POS 18
#define IAXXX_GPIO_INTMASK_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTB_DI_DECL 18

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTB_DO by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_INTMASK_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTB_DO_POS 19
#define IAXXX_GPIO_INTMASK_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTB_DO_DECL 19

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTC_CLK by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_INTMASK_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_INTMASK_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTC_CLK_DECL 20

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTC_FS by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_INTMASK_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTC_FS_POS 21
#define IAXXX_GPIO_INTMASK_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTC_FS_DECL 21

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTC_DI by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_INTMASK_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTC_DI_POS 22
#define IAXXX_GPIO_INTMASK_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTC_DI_DECL 22

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for PORTC_DO by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_INTMASK_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_PORTC_DO_POS 23
#define IAXXX_GPIO_INTMASK_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_INTMASK_0_PORTC_DO_DECL 23

/*
 * Control whether an interrupt can create an interrupt for the interrupt
 * controller for CLK_IN by not masking it.
 * By default all interrupts are unmasked. Whenever a 1 is written to a bit
 * in this register, it masks the interrupt
 * generation capability for this signal; otherwise interrupts are allowed
 * through.
 * 0:Interrupt bits are unmasked (default)
 * 1:Mask interrupt
 */
#define IAXXX_GPIO_INTMASK_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_INTMASK_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_INTMASK_0_CLK_IN_POS 24
#define IAXXX_GPIO_INTMASK_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_INTMASK_0_CLK_IN_DECL 24

/*** GPIO_INTTYPE_LEVEL_0 (0x40002038) ***/
/*
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_ADDR (0x40002038)
#define IAXXX_GPIO_INTTYPE_LEVEL_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTTYPE_LEVEL_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTTYPE_LEVEL_0_RESET_VAL 0x00000000

/*
 * Control the type of interrupt that can occur for GPIO_0. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_0_POS 0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_0_DECL 0

/*
 * Control the type of interrupt that can occur for GPIO_1. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_1_POS 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_GPIO_1_DECL 1

/*
 * Control the type of interrupt that can occur for WAKE. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WAKE_POS 2
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WAKE_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_WAKE_DECL 2

/*
 * Control the type of interrupt that can occur for IRQ. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_INTTYPE_LEVEL_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_IRQ_POS 3
#define IAXXX_GPIO_INTTYPE_LEVEL_0_IRQ_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_IRQ_DECL 3

/*
 * Control the type of interrupt that can occur for COMMA_0. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_0_POS 4
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_0_DECL 4

/*
 * Control the type of interrupt that can occur for COMMA_1. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_1_POS 5
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_1_DECL 5

/*
 * Control the type of interrupt that can occur for COMMA_2. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_2_POS 6
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_2_DECL 6

/*
 * Control the type of interrupt that can occur for COMMA_3. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_3_POS 7
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMA_3_DECL 7

/*
 * Control the type of interrupt that can occur for COMMB_0. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_0_POS 8
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_0_DECL 8

/*
 * Control the type of interrupt that can occur for COMMB_1. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_1_POS 9
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_1_DECL 9

/*
 * Control the type of interrupt that can occur for COMMB_2. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_2_POS 10
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_2_DECL 10

/*
 * Control the type of interrupt that can occur for COMMB_3. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_3_POS 11
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_COMMB_3_DECL 11

/*
 * Control the type of interrupt that can occur for PORTA_CLK. Whenever a 0
 * is written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_CLK_DECL 12

/*
 * Control the type of interrupt that can occur for PORTA_FS. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_FS_POS 13
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_FS_DECL 13

/*
 * Control the type of interrupt that can occur for PORTA_DI. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DI_POS 14
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DI_DECL 14

/*
 * Control the type of interrupt that can occur for PORTA_DO. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DO_POS 15
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTA_DO_DECL 15

/*
 * Control the type of interrupt that can occur for PORTB_CLK. Whenever a 0
 * is written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_CLK_DECL 16

/*
 * Control the type of interrupt that can occur for PORTB_FS. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_FS_POS 17
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_FS_DECL 17

/*
 * Control the type of interrupt that can occur for PORTB_DI. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DI_POS 18
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DI_DECL 18

/*
 * Control the type of interrupt that can occur for PORTB_DO. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DO_POS 19
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTB_DO_DECL 19

/*
 * Control the type of interrupt that can occur for PORTC_CLK. Whenever a 0
 * is written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_CLK_DECL 20

/*
 * Control the type of interrupt that can occur for PORTC_FS. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_FS_POS 21
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_FS_DECL 21

/*
 * Control the type of interrupt that can occur for PORTC_DI. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DI_POS 22
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DI_DECL 22

/*
 * Control the type of interrupt that can occur for PORTC_DO. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DO_POS 23
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_PORTC_DO_DECL 23

/*
 * Control the type of interrupt that can occur for CLK_IN. Whenever a 0 is
 * written to a bit of this register, it
 * configures the interrupt type be level sensitive otherwise it is
 * sensitive.
 * 0:Level (default)
 * 1:edge
 */
#define IAXXX_GPIO_INTTYPE_LEVEL_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_INTTYPE_LEVEL_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_INTTYPE_LEVEL_0_CLK_IN_POS 24
#define IAXXX_GPIO_INTTYPE_LEVEL_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_INTTYPE_LEVEL_0_CLK_IN_DECL 24

/*** GPIO_INT_POLARITY_0 (0x4000203c) ***/
/*
 */
#define IAXXX_GPIO_INT_POLARITY_0_ADDR (0x4000203c)
#define IAXXX_GPIO_INT_POLARITY_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_INT_POLARITY_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INT_POLARITY_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INT_POLARITY_0_RESET_VAL 0x00000000

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * GPIO_0 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_0_POS 0
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_0_DECL 0

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * GPIO_1 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_1_POS 1
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_GPIO_1_DECL 1

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * WAKE port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_INT_POLARITY_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_WAKE_POS 2
#define IAXXX_GPIO_INT_POLARITY_0_WAKE_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_WAKE_DECL 2

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * IRQ port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_INT_POLARITY_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_IRQ_POS 3
#define IAXXX_GPIO_INT_POLARITY_0_IRQ_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_IRQ_DECL 3

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMA_0 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_0_POS 4
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_0_DECL 4

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMA_1 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_1_POS 5
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_1_DECL 5

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMA_2 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_2_POS 6
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_2_DECL 6

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMA_3 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_3_POS 7
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMA_3_DECL 7

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMB_0 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_0_POS 8
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_0_DECL 8

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMB_1 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_1_POS 9
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_1_DECL 9

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMB_2 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_2_POS 10
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_2_DECL 10

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * COMMB_3 port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_3_POS 11
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_COMMB_3_DECL 11

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTA_CLK port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_CLK_DECL 12

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTA_FS port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_FS_POS 13
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_FS_DECL 13

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTA_DI port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DI_POS 14
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DI_DECL 14

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTA_DO port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DO_POS 15
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTA_DO_DECL 15

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTB_CLK port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_CLK_DECL 16

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTB_FS port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_FS_POS 17
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_FS_DECL 17

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTB_DI port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DI_POS 18
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DI_DECL 18

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTB_DO port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DO_POS 19
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTB_DO_DECL 19

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTC_CLK port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_CLK_DECL 20

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTC_FS port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_FS_POS 21
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_FS_DECL 21

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTC_DI port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DI_POS 22
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DI_DECL 22

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * PORTC_DO port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DO_POS 23
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_PORTC_DO_DECL 23

/*
 * Controls the polarity of edge or level sensitivity that can occur on the
 * CLK_IN port.
 * Whenever a 0 is written to a bit of this register, it configures the
 * interrupt type to
 * falling edge or active low sensitive; otherwise, it is rising edge or
 * active high.
 * 0:Active low (default)
 * 1:Active high
 */
#define IAXXX_GPIO_INT_POLARITY_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_INT_POLARITY_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_INT_POLARITY_0_CLK_IN_POS 24
#define IAXXX_GPIO_INT_POLARITY_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_INT_POLARITY_0_CLK_IN_DECL 24

/*** GPIO_INTSTATUS_0 (0x40002040) ***/
/*
 */
#define IAXXX_GPIO_INTSTATUS_0_ADDR (0x40002040)
#define IAXXX_GPIO_INTSTATUS_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTSTATUS_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_INTSTATUS_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_INTSTATUS_0_RESET_VAL 0x00000000

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_INTSTATUS_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_GPIO_0_POS 0
#define IAXXX_GPIO_INTSTATUS_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_GPIO_0_DECL 0

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_INTSTATUS_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_GPIO_1_POS 1
#define IAXXX_GPIO_INTSTATUS_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_GPIO_1_DECL 1

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_INTSTATUS_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_WAKE_POS 2
#define IAXXX_GPIO_INTSTATUS_0_WAKE_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_WAKE_DECL 2

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_INTSTATUS_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_IRQ_POS 3
#define IAXXX_GPIO_INTSTATUS_0_IRQ_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_IRQ_DECL 3

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_INTSTATUS_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMA_0_POS 4
#define IAXXX_GPIO_INTSTATUS_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMA_0_DECL 4

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_INTSTATUS_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMA_1_POS 5
#define IAXXX_GPIO_INTSTATUS_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMA_1_DECL 5

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_INTSTATUS_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMA_2_POS 6
#define IAXXX_GPIO_INTSTATUS_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMA_2_DECL 6

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_INTSTATUS_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMA_3_POS 7
#define IAXXX_GPIO_INTSTATUS_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMA_3_DECL 7

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_INTSTATUS_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMB_0_POS 8
#define IAXXX_GPIO_INTSTATUS_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMB_0_DECL 8

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_INTSTATUS_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMB_1_POS 9
#define IAXXX_GPIO_INTSTATUS_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMB_1_DECL 9

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_INTSTATUS_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMB_2_POS 10
#define IAXXX_GPIO_INTSTATUS_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMB_2_DECL 10

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_INTSTATUS_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_COMMB_3_POS 11
#define IAXXX_GPIO_INTSTATUS_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_COMMB_3_DECL 11

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_INTSTATUS_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_INTSTATUS_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTA_CLK_DECL 12

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_INTSTATUS_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTA_FS_POS 13
#define IAXXX_GPIO_INTSTATUS_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTA_FS_DECL 13

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DI_POS 14
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DI_DECL 14

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DO_POS 15
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTA_DO_DECL 15

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_INTSTATUS_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_INTSTATUS_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTB_CLK_DECL 16

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_INTSTATUS_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTB_FS_POS 17
#define IAXXX_GPIO_INTSTATUS_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTB_FS_DECL 17

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DI_POS 18
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DI_DECL 18

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DO_POS 19
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTB_DO_DECL 19

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_INTSTATUS_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_INTSTATUS_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTC_CLK_DECL 20

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_INTSTATUS_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTC_FS_POS 21
#define IAXXX_GPIO_INTSTATUS_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTC_FS_DECL 21

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DI_POS 22
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DI_DECL 22

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DO_POS 23
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_PORTC_DO_DECL 23

/*
 * Interrupt Status
 */
#define IAXXX_GPIO_INTSTATUS_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_INTSTATUS_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_INTSTATUS_0_CLK_IN_POS 24
#define IAXXX_GPIO_INTSTATUS_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_INTSTATUS_0_CLK_IN_DECL 24

/*** GPIO_RAW_INTSTATUS_0 (0x40002044) ***/
/*
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_ADDR (0x40002044)
#define IAXXX_GPIO_RAW_INTSTATUS_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_RAW_INTSTATUS_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_RAW_INTSTATUS_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_RAW_INTSTATUS_0_RESET_VAL 0x00000000

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_0_POS 0
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_0_DECL 0

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_1_POS 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_GPIO_1_DECL 1

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_RAW_INTSTATUS_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_WAKE_POS 2
#define IAXXX_GPIO_RAW_INTSTATUS_0_WAKE_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_WAKE_DECL 2

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_RAW_INTSTATUS_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_IRQ_POS 3
#define IAXXX_GPIO_RAW_INTSTATUS_0_IRQ_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_IRQ_DECL 3

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_0_POS 4
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_0_DECL 4

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_1_POS 5
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_1_DECL 5

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_2_POS 6
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_2_DECL 6

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_3_POS 7
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMA_3_DECL 7

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_0_POS 8
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_0_DECL 8

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_1_POS 9
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_1_DECL 9

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_2_POS 10
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_2_DECL 10

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_3_POS 11
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_COMMB_3_DECL 11

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_CLK_DECL 12

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_FS_POS 13
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_FS_DECL 13

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DI_POS 14
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DI_DECL 14

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DO_POS 15
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTA_DO_DECL 15

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_CLK_DECL 16

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_FS_POS 17
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_FS_DECL 17

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORB_DI_MASK 0x00040000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORB_DI_POS 18
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORB_DI_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORB_DI_DECL 18

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_DO_POS 19
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTB_DO_DECL 19

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_CLK_DECL 20

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_FS_POS 21
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_FS_DECL 21

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DI_POS 22
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DI_DECL 22

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DO_POS 23
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_PORTC_DO_DECL 23

/*
 * Raw Interrupt Status
 */
#define IAXXX_GPIO_RAW_INTSTATUS_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_RAW_INTSTATUS_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_RAW_INTSTATUS_0_CLK_IN_POS 24
#define IAXXX_GPIO_RAW_INTSTATUS_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_RAW_INTSTATUS_0_CLK_IN_DECL 24

/*** GPIO_PORTA_EOI_0 (0x4000204c) ***/
/*
 */
#define IAXXX_GPIO_PORTA_EOI_0_ADDR (0x4000204c)
#define IAXXX_GPIO_PORTA_EOI_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_PORTA_EOI_0_RMASK_VAL 0x00000000
#define IAXXX_GPIO_PORTA_EOI_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_PORTA_EOI_0_RESET_VAL 0x00000000

/*
 * Controls the clearing of edge type interrupts for the GPIO_0 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_0_POS 0
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_0_DECL 0

/*
 * Controls the clearing of edge type interrupts for the GPIO_1 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_1_POS 1
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_GPIO_1_DECL 1

/*
 * Controls the clearing of edge type interrupts for the WAKE bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_PORTA_EOI_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_WAKE_POS 2
#define IAXXX_GPIO_PORTA_EOI_0_WAKE_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_WAKE_DECL 2

/*
 * Controls the clearing of edge type interrupts for the IRQ bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_PORTA_EOI_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_IRQ_POS 3
#define IAXXX_GPIO_PORTA_EOI_0_IRQ_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_IRQ_DECL 3

/*
 * Controls the clearing of edge type interrupts for the COMMA_0 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_0_POS 4
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_0_DECL 4

/*
 * Controls the clearing of edge type interrupts for the COMMA_1 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_1_POS 5
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_1_DECL 5

/*
 * Controls the clearing of edge type interrupts for the COMMA_2 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_2_POS 6
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_2_DECL 6

/*
 * Controls the clearing of edge type interrupts for the COMMA_3 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_3_POS 7
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMA_3_DECL 7

/*
 * Controls the clearing of edge type interrupts for the COMMB_0 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_0_POS 8
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_0_DECL 8

/*
 * Controls the clearing of edge type interrupts for the COMMB_1 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_1_POS 9
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_1_DECL 9

/*
 * Controls the clearing of edge type interrupts for the COMMB_2 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_2_POS 10
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_2_DECL 10

/*
 * Controls the clearing of edge type interrupts for the COMMB_3 bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_3_POS 11
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_COMMB_3_DECL 11

/*
 * Controls the clearing of edge type interrupts for the PORTA_CLK bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_CLK_DECL 12

/*
 * Controls the clearing of edge type interrupts for the PORTA_FS bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_FS_POS 13
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_FS_DECL 13

/*
 * Controls the clearing of edge type interrupts for the PORTA_DI bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DI_POS 14
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DI_DECL 14

/*
 * Controls the clearing of edge type interrupts for the PORTA_DO bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DO_POS 15
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTA_DO_DECL 15

/*
 * Controls the clearing of edge type interrupts for the PORTB_CLK bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_CLK_DECL 16

/*
 * Controls the clearing of edge type interrupts for the PORTB_FS bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_FS_POS 17
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_FS_DECL 17

/*
 * Controls the clearing of edge type interrupts for the PORTB_DI bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DI_POS 18
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DI_DECL 18

/*
 * Controls the clearing of edge type interrupts for the PORTB_DO bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DO_POS 19
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTB_DO_DECL 19

/*
 * Controls the clearing of edge type interrupts for the PORTC_CLK bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_CLK_DECL 20

/*
 * Controls the clearing of edge type interrupts for the PORTC_FS bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_FS_POS 21
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_FS_DECL 21

/*
 * Controls the clearing of edge type interrupts for the PORTC_DI bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DI_POS 22
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DI_DECL 22

/*
 * Controls the clearing of edge type interrupts for the PORTC_DO bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DO_POS 23
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_PORTC_DO_DECL 23

/*
 * Controls the clearing of edge type interrupts for the CLK_IN bit.
 * When a 1 is written into a corresponding bit of this register, the
 * interrupt is cleared.
 * 0: No interrupt clear (default)
 * 1: Clear interrupt
 */
#define IAXXX_GPIO_PORTA_EOI_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_PORTA_EOI_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_PORTA_EOI_0_CLK_IN_POS 24
#define IAXXX_GPIO_PORTA_EOI_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_PORTA_EOI_0_CLK_IN_DECL 24

/*** GPIO_EXT_PORTA_0 (0x40002050) ***/
/*
 */
#define IAXXX_GPIO_EXT_PORTA_0_ADDR (0x40002050)
#define IAXXX_GPIO_EXT_PORTA_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_EXT_PORTA_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_EXT_PORTA_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_EXT_PORTA_0_RESET_VAL 0x00000000

/*
 * When the port is configured as input, then reading this location reads the
 * values on the GPIO_0 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_0_POS 0
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_0_DECL 0

/*
 * When the port is configured as input, then reading this location reads the
 * values on the GPIO_1 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_1_POS 1
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_GPIO_1_DECL 1

/*
 * When the port is configured as input, then reading this location reads the
 * values on the WAKE bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_EXT_PORTA_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_WAKE_POS 2
#define IAXXX_GPIO_EXT_PORTA_0_WAKE_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_WAKE_DECL 2

/*
 * When the port is configured as input, then reading this location reads the
 * values on the IRQ bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_EXT_PORTA_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_IRQ_POS 3
#define IAXXX_GPIO_EXT_PORTA_0_IRQ_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_IRQ_DECL 3

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMA_0 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_0_POS 4
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_0_DECL 4

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMA_1 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_1_POS 5
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_1_DECL 5

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMA_2 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_2_POS 6
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_2_DECL 6

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMA_3 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_3_POS 7
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMA_3_DECL 7

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMB_0 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_0_POS 8
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_0_DECL 8

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMB_1 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_1_POS 9
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_1_DECL 9

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMB_2 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_2_POS 10
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_2_DECL 10

/*
 * When the port is configured as input, then reading this location reads the
 * values on the COMMB_3 bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_3_POS 11
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_COMMB_3_DECL 11

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTA_CLK bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_CLK_DECL 12

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTA_FS bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_FS_POS 13
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_FS_DECL 13

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTA_DI bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DI_POS 14
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DI_DECL 14

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTA_DO bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DO_POS 15
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTA_DO_DECL 15

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTB_CLK bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_CLK_DECL 16

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTB_FS bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_FS_POS 17
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_FS_DECL 17

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTB_DI bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DI_POS 18
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DI_DECL 18

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTB_DO bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DO_POS 19
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTB_DO_DECL 19

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTC_CLK bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_CLK_DECL 20

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTC_FS bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_FS_POS 21
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_FS_DECL 21

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTC_DI bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DI_POS 22
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DI_DECL 22

/*
 * When the port is configured as input, then reading this location reads the
 * values on the PORTC_DO bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DO_POS 23
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_PORTC_DO_DECL 23

/*
 * When the port is configured as input, then reading this location reads the
 * values on the CLK_IN bit.
 * When the data direction is set as output, reading this location reads the
 * data register.
 */
#define IAXXX_GPIO_EXT_PORTA_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_EXT_PORTA_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_EXT_PORTA_0_CLK_IN_POS 24
#define IAXXX_GPIO_EXT_PORTA_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_EXT_PORTA_0_CLK_IN_DECL 24

/*** GPIO_LS_SYNC_0 (0x40002060) ***/
/*
 */
#define IAXXX_GPIO_LS_SYNC_0_ADDR (0x40002060)
#define IAXXX_GPIO_LS_SYNC_0_MASK_VAL 0x00000001
#define IAXXX_GPIO_LS_SYNC_0_RMASK_VAL 0x00000001
#define IAXXX_GPIO_LS_SYNC_0_WMASK_VAL 0x00000001
#define IAXXX_GPIO_LS_SYNC_0_RESET_VAL 0x00000000

/*
 * Writing a 1 to this register results in all level sensitive interrupts
 * being synchronized to pclk_intr.
 * 0: No synchronization to pclk_intr (default)
 * 1: Synchronize to pclk_intr
 */
#define IAXXX_GPIO_LS_SYNC_0_EN_MASK 0x00000001
#define IAXXX_GPIO_LS_SYNC_0_EN_RESET_VAL 0x0
#define IAXXX_GPIO_LS_SYNC_0_EN_POS 0
#define IAXXX_GPIO_LS_SYNC_0_EN_SIZE 1
#define IAXXX_GPIO_LS_SYNC_0_EN_DECL 0

/*** GPIO_GPIO_ID_CODE_0 (0x40002064) ***/
/*
 */
#define IAXXX_GPIO_GPIO_ID_CODE_0_ADDR (0x40002064)
#define IAXXX_GPIO_GPIO_ID_CODE_0_MASK_VAL 0xffffffff
#define IAXXX_GPIO_GPIO_ID_CODE_0_RMASK_VAL 0xffffffff
#define IAXXX_GPIO_GPIO_ID_CODE_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_GPIO_ID_CODE_0_RESET_VAL 0x00000000

/*
 * User specified code that a system can read. It can be used for chip
 * identification, and so on.
 */
#define IAXXX_GPIO_GPIO_ID_CODE_0_GPIO_ID_CODE_MASK 0xffffffff
#define IAXXX_GPIO_GPIO_ID_CODE_0_GPIO_ID_CODE_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_ID_CODE_0_GPIO_ID_CODE_POS 0
#define IAXXX_GPIO_GPIO_ID_CODE_0_GPIO_ID_CODE_SIZE 32
#define IAXXX_GPIO_GPIO_ID_CODE_0_GPIO_ID_CODE_DECL (31:0)

/*** GPIO_GPIO_INT_BOTHEDGE_0 (0x40002068) ***/
/*
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_ADDR (0x40002068)
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_MASK_VAL 0x01ffffff
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_RMASK_VAL 0x01ffffff
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WMASK_VAL 0x01ffffff
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_RESET_VAL 0x00000000

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_0_MASK 0x00000001
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_0_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_0_POS 0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_0_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_0_DECL 0

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_1_MASK 0x00000002
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_1_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_1_POS 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_1_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_GPIO_1_DECL 1

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WAKE_MASK 0x00000004
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WAKE_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WAKE_POS 2
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WAKE_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_WAKE_DECL 2

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_IRQ_MASK 0x00000008
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_IRQ_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_IRQ_POS 3
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_IRQ_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_IRQ_DECL 3

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_0_MASK 0x00000010
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_0_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_0_POS 4
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_0_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_0_DECL 4

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_1_MASK 0x00000020
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_1_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_1_POS 5
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_1_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_1_DECL 5

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_2_MASK 0x00000040
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_2_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_2_POS 6
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_2_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_2_DECL 6

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_3_MASK 0x00000080
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_3_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_3_POS 7
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_3_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMA_3_DECL 7

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_0_MASK 0x00000100
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_0_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_0_POS 8
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_0_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_0_DECL 8

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_1_MASK 0x00000200
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_1_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_1_POS 9
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_1_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_1_DECL 9

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_2_MASK 0x00000400
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_2_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_2_POS 10
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_2_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_2_DECL 10

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_3_MASK 0x00000800
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_3_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_3_POS 11
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_3_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_COMMB_3_DECL 11

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_CLK_MASK 0x00001000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_CLK_POS 12
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_CLK_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_CLK_DECL 12

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_FS_MASK 0x00002000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_FS_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_FS_POS 13
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_FS_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_FS_DECL 13

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DI_MASK 0x00004000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DI_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DI_POS 14
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DI_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DI_DECL 14

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DO_MASK 0x00008000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DO_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DO_POS 15
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DO_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTA_DO_DECL 15

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_CLK_MASK 0x00010000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_CLK_POS 16
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_CLK_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_CLK_DECL 16

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_FS_MASK 0x00020000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_FS_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_FS_POS 17
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_FS_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_FS_DECL 17

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DI_MASK 0x00040000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DI_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DI_POS 18
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DI_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DI_DECL 18

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DO_MASK 0x00080000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DO_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DO_POS 19
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DO_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTB_DO_DECL 19

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_CLK_MASK 0x00100000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_CLK_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_CLK_POS 20
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_CLK_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_CLK_DECL 20

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_FS_MASK 0x00200000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_FS_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_FS_POS 21
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_FS_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_FS_DECL 21

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DI_MASK 0x00400000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DI_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DI_POS 22
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DI_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DI_DECL 22

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DO_MASK 0x00800000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DO_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DO_POS 23
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DO_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_PORTC_DO_DECL 23

/*
 * "Control the edge type of interrupt that occur on Port A. Whenever a 1 is
 * written it configures the edge interrupt type to be both rising and
 * falling edges of input signal.
 * It is single edge sensitive either one of rising or falling edge of
 * external input signal or level sensitive of external signal depending on
 * setting of registers gpio_inttype_level and gpio_int_polarity.
 * 0x0 (DISABLED): single edge sensitive
 * 0x1 (ENABLED): both edge sensitive"
 */
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_CLK_IN_MASK 0x01000000
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_CLK_IN_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_CLK_IN_POS 24
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_CLK_IN_SIZE 1
#define IAXXX_GPIO_GPIO_INT_BOTHEDGE_0_CLK_IN_DECL 24

/*** GPIO_VER_ID_0 (0x4000206c) ***/
/*
 */
#define IAXXX_GPIO_VER_ID_0_ADDR (0x4000206c)
#define IAXXX_GPIO_VER_ID_0_MASK_VAL 0xffffffff
#define IAXXX_GPIO_VER_ID_0_RMASK_VAL 0xffffffff
#define IAXXX_GPIO_VER_ID_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_VER_ID_0_RESET_VAL 0x3231322a

/*
 * This is a user specified code that a system can read. It can be used for
 * chip identification.
 */
#define IAXXX_GPIO_VER_ID_0_CODE_MASK 0xffffffff
#define IAXXX_GPIO_VER_ID_0_CODE_RESET_VAL 0x3231322a
#define IAXXX_GPIO_VER_ID_0_CODE_POS 0
#define IAXXX_GPIO_VER_ID_0_CODE_SIZE 32
#define IAXXX_GPIO_VER_ID_0_CODE_DECL (31:0)

/*** GPIO_GPIO_CONFIG_REG2_0 (0x40002070) ***/
/*
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ADDR (0x40002070)
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_MASK_VAL 0xffffffff
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RMASK_VAL 0xffffffff
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RESET_VAL 0x00039cf8

/*
 * The value of this register is derived from the GPIO_PWIDTH_A configuration
 * parameter. 0x0 = 8 bits 0x1 = 16 bits 0x2 = 32 bits 0x3 = Reserved
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_A_MASK 0x0000001f
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_A_RESET_VAL 0x18
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_A_POS 0
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_A_SIZE 5
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_A_DECL (4:0)

/*
 * The value of this register is derived from the GPIO_PWIDTH_B configuration
 * parameter. 0x0 = 8 bits 0x1 = 16 bits 0x2 = 32 bits 0x3 = Reserved
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_B_MASK 0x000003e0
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_B_RESET_VAL 0x7
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_B_POS 5
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_B_SIZE 5
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_B_DECL (9:5)

/*
 * The value of this register is derived from the GPIO_PWIDTH_C configuration
 * parameter. 0x0 = 8 bits 0x1 = 16 bits 0x2 = 32 bits 0x3 = Reserved
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_C_MASK 0x00007c00
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_C_RESET_VAL 0x7
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_C_POS 10
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_C_SIZE 5
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_C_DECL (14:10)

/*
 * The value of this register is derived from the GPIO_PWIDTH_D configuration
 * parameter. 0x0 = 8 bits 0x1 = 16 bits 0x2 = 32 bits 0x3 = Reserved
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_D_MASK 0x000f8000
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_D_RESET_VAL 0x7
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_D_POS 15
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_D_SIZE 5
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_ENCODED_ID_PWIDTH_D_DECL (19:15)

/*
 * Reserved bits - Read Only
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RSVD_GPIO_CONFIG_REG2_MASK 0xfff00000
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RSVD_GPIO_CONFIG_REG2_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RSVD_GPIO_CONFIG_REG2_POS 20
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RSVD_GPIO_CONFIG_REG2_SIZE 12
#define IAXXX_GPIO_GPIO_CONFIG_REG2_0_RSVD_GPIO_CONFIG_REG2_DECL (31:20)

/*** GPIO_GPIO_CONFIG_REG1_0 (0x40002074) ***/
/*
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADDR (0x40002074)
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_MASK_VAL 0x003fffff
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_RMASK_VAL 0x003fffff
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_WMASK_VAL 0x00000000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_RESET_VAL 0x003f50f2

/*
 * 0x0 = 8bit
 *  0x1 = 16bits
 *  0x2 = 32bits
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_APB_DATA_WIDTH_MASK 0x00000003
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_APB_DATA_WIDTH_RESET_VAL 0x2
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_APB_DATA_WIDTH_POS 0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_APB_DATA_WIDTH_SIZE 2
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_APB_DATA_WIDTH_DECL (1:0)

/*
 * 0x0 = 1port
 *  0x1 = 2ports
 *  0x2 = 3ports
 *  0x3 = 4ports
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_NUM_PORTS_MASK 0x0000000c
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_NUM_PORTS_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_NUM_PORTS_POS 2
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_NUM_PORTS_SIZE 2
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_NUM_PORTS_DECL (3:2)

/*
 * 0x0(DISABLED):Not controlled from a single source
 *  0x1(ENABLED):controlled from a single source
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_SINGLE_CTL_MASK 0x00000010
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_SINGLE_CTL_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_SINGLE_CTL_POS 4
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_SINGLE_CTL_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_SINGLE_CTL_DECL 4

/*
 * 0x0(DISABLED):Not controlled from a single source
 *  0x1(ENABLED):controlled from a single source
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTB_SINGLE_CTL_MASK 0x00000020
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTB_SINGLE_CTL_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTB_SINGLE_CTL_POS 5
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTB_SINGLE_CTL_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTB_SINGLE_CTL_DECL 5

/*
 * 0x0(DISABLED):Not controlled from a single source
 *  0x1(ENABLED):controlled from a single source
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTC_SINGLE_CTL_MASK 0x00000040
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTC_SINGLE_CTL_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTC_SINGLE_CTL_POS 6
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTC_SINGLE_CTL_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTC_SINGLE_CTL_DECL 6

/*
 * 0x0(DISABLED):Not controlled from a single source
 *  0x1(ENABLED):controlled from a single source
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTD_SINGLE_CTL_MASK 0x00000080
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTD_SINGLE_CTL_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTD_SINGLE_CTL_POS 7
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTD_SINGLE_CTL_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTD_SINGLE_CTL_DECL 7

/*
 * 0x0(DISABLED):HW signals excluded
 *  0x1(ENABLED):HW signals included
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTA_MASK 0x00000100
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTA_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTA_POS 8
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTA_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTA_DECL 8

/*
 * 0x0(DISABLED):HW signals excluded
 *  0x1(ENABLED):HW signals included
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTB_MASK 0x00000200
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTB_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTB_POS 9
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTB_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTB_DECL 9

/*
 * 0x0(DISABLED):HW signals excluded
 *  0x1(ENABLED):HW signals included
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTC_MASK 0x00000400
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTC_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTC_POS 10
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTC_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTC_DECL 10

/*
 * 0x0(DISABLED):HW signals excluded
 *  0x1(ENABLED):HW signals included
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTD_MASK 0x00000800
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTD_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTD_POS 11
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTD_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_HW_PORTD_DECL 11

/*
 * 0x0(DISABLED):Not an interrupt source
 *  0x1(ENABLED) is required to be used as an interrupt source
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_INTR_MASK 0x00001000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_INTR_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_INTR_POS 12
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_INTR_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_PORTA_INTR_DECL 12

/*
 * 0x0(DISABLED)
 *  0x1(ENABLED)
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_DEBOUNCE_MASK 0x00002000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_DEBOUNCE_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_DEBOUNCE_POS 13
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_DEBOUNCE_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_DEBOUNCE_DECL 13

/*
 * 0x0(DISABLED)
 *  0x1(ENABLED)
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADD_ENCODED_PARAMS_MASK 0x00004000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADD_ENCODED_PARAMS_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADD_ENCODED_PARAMS_POS 14
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADD_ENCODED_PARAMS_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ADD_ENCODED_PARAMS_DECL 14

/*
 * 0x0(DISABLED)
 *  0x1(ENABLED)
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_GPIO_ID_MASK 0x00008000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_GPIO_ID_RESET_VAL 0x0
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_GPIO_ID_POS 15
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_GPIO_ID_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_GPIO_ID_DECL 15

/*
 * The value of this register is dervied from GPIO_ID_WIDTH configuration
 * parameter
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ENCODED_ID_WIDTH_MASK 0x001f0000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ENCODED_ID_WIDTH_RESET_VAL 0x1f
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ENCODED_ID_WIDTH_POS 16
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ENCODED_ID_WIDTH_SIZE 5
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_ENCODED_ID_WIDTH_DECL (20:16)

/*
 * 0x0(DISABLED)
 *  0x1(ENABLED)
 */
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_INTERRUPT_BOTH_EDGE_TYPE_MASK 0x00200000
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_INTERRUPT_BOTH_EDGE_TYPE_RESET_VAL 0x1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_INTERRUPT_BOTH_EDGE_TYPE_POS 21
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_INTERRUPT_BOTH_EDGE_TYPE_SIZE 1
#define IAXXX_GPIO_GPIO_CONFIG_REG1_0_INTERRUPT_BOTH_EDGE_TYPE_DECL 21

/* Number of registers in the module */
#define IAXXX_GPIO_REG_NUM 16

#endif /* __IAXXX_REGISTER_DEFS_GPIO_H__*/
