// Seed: 2917951075
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input uwire id_2,
    output supply0 id_3
    , id_8 = 1,
    input tri0 id_4,
    output wand id_5,
    input wire id_6
);
  assign id_8 = 1 << 1;
  module_0(
      id_8, id_8, id_8
  ); id_9 :
  assert property (@(posedge 1) 1) id_5 = id_4;
  initial id_1 <= id_0;
  assign id_3 = id_2;
  supply0 id_10, id_11, id_12 = 1, id_13;
  assign id_5 = 1;
endmodule
