

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 14:55:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.338 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_8_6_s_fu_201  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_206  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_211  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_216  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_221  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_226  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_231  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_236  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_241  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_246  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_251  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_256  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_261  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_266  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_271  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_276  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_281  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     11|        -|        -|    -|
|Expression           |        -|      0|        0|      739|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     5559|    22406|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      814|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     45|     6373|    23341|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_8_6_s_fu_201  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_206  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_211  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_216  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_221  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_226  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_231  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_236  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_241  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_246  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_251  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_256  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_261  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_266  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_271  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_276  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    |grp_generic_sincos_8_6_s_fu_281  |generic_sincos_8_6_s  |        0|      2|  327|  1318|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        0|     34| 5559| 22406|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +--------------------------------------------------+-----------------------------------------------+----------------------------+
    |                     Instance                     |                     Module                    |         Expression         |
    +--------------------------------------------------+-----------------------------------------------+----------------------------+
    |myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9  |myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1  |     i0 + (i1 + i2) * i3    |
    |myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8     |myproject_ama_addmulsub_3ns_9s_10ns_10_1_1     | i0 - (i1 + i2) * (i1 + i2) |
    |myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10         |myproject_mac_mul_sub_9s_4s_6s_12_1_1          |        i0 * i1 - i2        |
    |myproject_mac_muladd_20s_4s_15s_20_1_1_U17        |myproject_mac_muladd_20s_4s_15s_20_1_1         |        i0 + i1 * i2        |
    |myproject_mac_muladd_22s_8s_17s_22_1_1_U16        |myproject_mac_muladd_22s_8s_17s_22_1_1         |        i0 + i1 * i2        |
    |myproject_mac_muladd_24s_8s_19s_24_1_1_U15        |myproject_mac_muladd_24s_8s_19s_24_1_1         |        i0 + i1 * i2        |
    |myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7        |myproject_mac_muladd_6ns_8s_10ns_10_1_1        |        i0 + i1 * i2        |
    |myproject_mul_mul_12s_8s_20_1_1_U11               |myproject_mul_mul_12s_8s_20_1_1                |           i0 * i1          |
    |myproject_mul_mul_12s_8s_20_1_1_U12               |myproject_mul_mul_12s_8s_20_1_1                |           i0 * i1          |
    |myproject_mul_mul_18s_8s_22_1_1_U14               |myproject_mul_mul_18s_8s_22_1_1                |           i0 * i1          |
    |myproject_mul_mul_20s_8s_24_1_1_U13               |myproject_mul_mul_20s_8s_24_1_1                |           i0 * i1          |
    +--------------------------------------------------+-----------------------------------------------+----------------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_756_p2                  |     *    |      0|  0|  17|           5|           5|
    |mul_ln1192_1_fu_911_p2                |     *    |      0|  0|  10|          20|           4|
    |mul_ln1192_fu_846_p2                  |     *    |      0|  0|  10|          20|           4|
    |r_V_15_fu_858_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_17_fu_923_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_18_fu_815_p2                      |     *    |      0|  0|  17|           5|           5|
    |r_V_20_fu_829_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_21_fu_881_p2                      |     *    |      0|  0|  62|          10|           8|
    |r_V_24_fu_890_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_26_fu_945_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_30_fu_1007_p2                     |     *    |      0|  0|  11|           4|           4|
    |r_V_33_fu_715_p2                      |     *    |      0|  0|  11|           4|           4|
    |r_V_35_fu_438_p2                      |     *    |      0|  0|  40|           4|           8|
    |add_ln1192_10_fu_396_p2               |     +    |      0|  0|  22|          10|          10|
    |add_ln1192_12_fu_516_p2               |     +    |      0|  0|  16|           7|           9|
    |add_ln1192_17_fu_545_p2               |     +    |      0|  0|  16|           3|           9|
    |add_ln1192_8_fu_555_p2                |     +    |      0|  0|  17|          10|          10|
    |add_ln1192_fu_788_p2                  |     +    |      0|  0|  22|           7|          12|
    |add_ln703_1_fu_461_p2                 |     +    |      0|  0|  22|           1|           8|
    |grp_generic_sincos_8_6_s_fu_201_in_V  |     +    |      0|  0|  15|           8|           8|
    |grp_generic_sincos_8_6_s_fu_221_in_V  |     +    |      0|  0|  15|           3|           8|
    |grp_generic_sincos_8_6_s_fu_241_in_V  |     +    |      0|  0|  15|           2|           8|
    |ret_V_10_fu_697_p2                    |     +    |      0|  0|  15|           1|           5|
    |ret_V_15_fu_805_p2                    |     +    |      0|  0|  15|           1|           5|
    |ret_V_18_fu_599_p2                    |     +    |      0|  0|  22|           4|          10|
    |ret_V_19_fu_1029_p2                   |     +    |      0|  0|  18|          11|          11|
    |ret_V_25_fu_402_p2                    |     +    |      0|  0|  22|           4|          10|
    |ret_V_5_fu_732_p2                     |     +    |      0|  0|  15|           8|           8|
    |ret_V_fu_639_p2                       |     +    |      0|  0|  22|           4|           9|
    |grp_generic_sincos_8_6_s_fu_211_in_V  |     -    |      0|  0|  15|           8|           8|
    |r_V_27_fu_707_p2                      |     -    |      0|  0|  17|           1|          10|
    |r_V_29_fu_998_p2                      |     -    |      0|  0|  22|           9|           9|
    |r_V_31_fu_619_p2                      |     -    |      0|  0|  16|           1|           9|
    |r_V_32_fu_657_p2                      |     -    |      0|  0|  15|           1|           5|
    |ret_V_20_fu_633_p2                    |     -    |      0|  0|  22|           9|           9|
    |ret_V_22_fu_479_p2                    |     -    |      0|  0|  16|           9|           9|
    |ret_V_24_fu_782_p2                    |     -    |      0|  0|  22|          12|          12|
    |sub_ln1118_fu_980_p2                  |     -    |      0|  0|  22|           1|           9|
    |sub_ln1192_fu_593_p2                  |     -    |      0|  0|  22|          10|          10|
    |sub_ln703_fu_457_p2                   |     -    |      0|  0|  22|           8|           8|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 739|         248|         304|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  128|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  131|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln703_1_reg_1233                 |    8|   0|    8|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |mul_ln1192_1_reg_1374                |   20|   0|   20|          0|
    |mul_ln1192_3_reg_1354                |   24|   0|   24|          0|
    |mul_ln1192_5_reg_1364                |   22|   0|   22|          0|
    |mul_ln1192_reg_1344                  |   20|   0|   20|          0|
    |outcos_V_2_reg_1379                  |    4|   0|    4|          0|
    |outcos_V_3_reg_1299                  |    4|   0|    4|          0|
    |outcos_V_3_reg_1299_pp0_iter9_reg    |    4|   0|    4|          0|
    |outcos_V_4_reg_1359                  |    4|   0|    4|          0|
    |outcos_V_5_reg_1334                  |    4|   0|    4|          0|
    |outcos_V_6_reg_1369                  |    4|   0|    4|          0|
    |outcos_V_9_reg_1288                  |    4|   0|    4|          0|
    |outcos_V_reg_1273                    |    4|   0|    4|          0|
    |outsin_V_11_reg_1349                 |    4|   0|    4|          0|
    |outsin_V_11_reg_1349_pp0_iter11_reg  |    4|   0|    4|          0|
    |outsin_V_1_reg_1339                  |    4|   0|    4|          0|
    |outsin_V_1_reg_1339_pp0_iter11_reg   |    4|   0|    4|          0|
    |outsin_V_4_reg_1309                  |    4|   0|    4|          0|
    |outsin_V_5_reg_1314                  |    4|   0|    4|          0|
    |outsin_V_5_reg_1314_pp0_iter10_reg   |    4|   0|    4|          0|
    |p_Val2_17_reg_1198                   |    8|   0|    8|          0|
    |p_Val2_6_reg_1173                    |    8|   0|    8|          0|
    |p_Val2_7_reg_1152                    |    8|   0|    8|          0|
    |p_Val2_s_reg_1161                    |    8|   0|    8|          0|
    |r_V_11_reg_1304                      |   20|   0|   20|          0|
    |r_V_13_reg_1319                      |   20|   0|   20|          0|
    |r_V_18_reg_1324                      |   10|   0|   10|          0|
    |r_V_20_reg_1329                      |    8|   0|    8|          0|
    |r_V_32_reg_1278                      |    5|   0|    5|          0|
    |r_V_32_reg_1278_pp0_iter8_reg        |    5|   0|    5|          0|
    |ret_V_10_reg_1294                    |    5|   0|    5|          0|
    |ret_V_4_reg_1283                     |   12|   0|   12|          0|
    |ret_V_reg_1268                       |    9|   0|    9|          0|
    |sext_ln1118_1_reg_1258               |    9|   0|   10|          1|
    |tmp_4_reg_1208                       |    7|   0|    7|          0|
    |trunc_ln708_1_reg_1389               |    8|   0|    8|          0|
    |trunc_ln708_4_reg_1243               |    8|   0|    8|          0|
    |trunc_ln708_6_reg_1248               |    8|   0|    8|          0|
    |trunc_ln708_7_reg_1384               |    8|   0|    8|          0|
    |trunc_ln708_8_reg_1223               |    8|   0|    8|          0|
    |trunc_ln708_9_reg_1228               |    8|   0|    8|          0|
    |trunc_ln708_s_reg_1253               |    8|   0|    8|          0|
    |x_V_ap_vld_preg                      |    1|   0|    1|          0|
    |x_V_preg                             |  128|   0|  128|          0|
    |p_Val2_17_reg_1198                   |   64|  32|    8|          0|
    |p_Val2_6_reg_1173                    |   64|  32|    8|          0|
    |p_Val2_7_reg_1152                    |   64|  32|    8|          0|
    |p_Val2_s_reg_1161                    |   64|  32|    8|          0|
    |sext_ln1118_1_reg_1258               |   64|  32|   10|          1|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  814| 160|  537|          2|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  128|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    8|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    8|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    8|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    8|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    8|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln703 = add i8 %p_Val2_s, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 18 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [8/8] (3.54ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 19 'call' 'call_ret_i30' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i128 %x_V_read to i8" [firmware/myproject.cpp:51]   --->   Operation 21 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [8/8] (3.54ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 22 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%sub_ln703_1 = sub i8 %p_Val2_6, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 23 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [8/8] (3.54ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 24 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i6 @_ssdm_op_PartSelect.i6.i128.i32.i32(i128 %x_V_read, i32 122, i32 127)" [firmware/myproject.cpp:51]   --->   Operation 25 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %trunc_ln708_2 to i8" [firmware/myproject.cpp:51]   --->   Operation 26 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [8/8] (3.54ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 27 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:51]   --->   Operation 28 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)" [firmware/myproject.cpp:53]   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 30 [7/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 30 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [7/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 31 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [7/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 32 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln703_2 = add i8 -2, %p_Val2_7" [firmware/myproject.cpp:51]   --->   Operation 33 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [8/8] (3.54ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 34 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [7/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 35 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [8/8] (3.54ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 36 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %p_Val2_17 to i10" [firmware/myproject.cpp:53]   --->   Operation 37 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_4, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 38 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_10 = add i10 %shl_ln1, %sext_ln1118_7" [firmware/myproject.cpp:53]   --->   Operation 39 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_25 = add i10 12, %add_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 40 'add' 'ret_V_25' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_25, i32 2, i32 9)" [firmware/myproject.cpp:53]   --->   Operation 41 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [8/8] (3.54ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 42 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i8 %p_Val2_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 43 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln700_1 = mul i10 19, %sext_ln700_1" [firmware/myproject.cpp:54]   --->   Operation 44 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_17, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 45 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i10 %rhs_V_4, %mul_ln700_1" [firmware/myproject.cpp:54]   --->   Operation 46 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_28, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 47 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.55ns)   --->   "%r_V_35 = mul i10 11, %sext_ln1118_7" [firmware/myproject.cpp:54]   --->   Operation 48 'mul' 'r_V_35' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %r_V_35, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 49 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 50 [6/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 50 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %p_Val2_s to i10" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i8 %p_Val2_6, %p_Val2_7" [firmware/myproject.cpp:50]   --->   Operation 52 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i8 1, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [6/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 54 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [6/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 55 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [7/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 56 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [6/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 57 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [7/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 58 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [8/8] (3.54ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln703_3 = add i8 -1, %p_Val2_17" [firmware/myproject.cpp:51]   --->   Operation 60 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [8/8] (3.54ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 61 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %p_Val2_6 to i9" [firmware/myproject.cpp:52]   --->   Operation 62 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %p_Val2_17 to i9" [firmware/myproject.cpp:52]   --->   Operation 63 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "%ret_V_22 = sub i9 %lhs_V_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 64 'sub' 'ret_V_22' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %ret_V_22 to i10" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%ret_V_8 = add nsw i10 2, %lhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 66 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln1193 = mul i10 %ret_V_8, %ret_V_8" [firmware/myproject.cpp:52]   --->   Operation 67 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_7, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 68 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = sub i10 %lhs_V_3, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 69 'sub' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_23, i32 2, i32 9)" [firmware/myproject.cpp:52]   --->   Operation 70 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [7/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 71 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_Val2_6, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 72 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %shl_ln1118_5 to i12" [firmware/myproject.cpp:53]   --->   Operation 73 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln1192_12 = add i9 68, %lhs_V_1" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i9 %add_ln1192_12 to i12" [firmware/myproject.cpp:53]   --->   Operation 75 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%add_ln1192_2 = add i12 %sext_ln1192_6, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 76 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %p_Val2_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 77 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.49ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln700 = mul i12 %add_ln1192_2, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 78 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_Val2_17, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 79 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_26 = add i12 %rhs_V_3, %mul_ln700" [firmware/myproject.cpp:53]   --->   Operation 80 'add' 'ret_V_26' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_26, i32 4, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 81 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [8/8] (3.54ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 82 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [8/8] (3.54ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 83 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln1192_17 = add i9 4, %rhs_V_2" [firmware/myproject.cpp:54]   --->   Operation 84 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i9 %add_ln1192_17 to i10" [firmware/myproject.cpp:54]   --->   Operation 85 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln1192_8 = add i10 %sext_ln1192_10, %sext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 86 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_8, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 87 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 88 [5/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 88 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [8/8] (3.54ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 89 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 90 [5/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 90 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [5/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 91 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [6/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 92 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [5/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 93 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 94 [6/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 94 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 95 [7/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [7/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 96 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 97 [8/8] (3.54ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 97 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [6/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 98 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [8/8] (3.54ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 99 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [7/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 100 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [7/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 101 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [8/8] (3.54ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 102 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 103 [8/8] (3.54ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 103 'call' 'call_ret_i' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 104 [4/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 104 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [7/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 105 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 106 [4/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 106 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [4/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 107 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 108 [5/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 108 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 109 [4/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 109 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [5/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [6/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [6/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [7/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 113 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [5/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 114 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [7/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 115 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [6/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 116 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [6/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 117 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [7/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 118 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 119 [7/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 119 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 120 [3/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 120 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_s, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %shl_ln to i10" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_7, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 123 'bitconcatenate' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %r_V_28 to i10" [firmware/myproject.cpp:50]   --->   Operation 124 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i10 %sext_ln1192, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 125 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_18 = add i10 12, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 126 'add' 'ret_V_18' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_18, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [8/8] (3.54ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [6/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 130 [3/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 131 [3/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 132 [4/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 133 [3/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 134 [4/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 135 [5/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 136 [5/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [6/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 137 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [4/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [6/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [5/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [5/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [6/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 143 [6/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 143 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [2/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 145 [7/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [5/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 147 [2/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 148 [2/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 149 [3/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 150 [2/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 151 [3/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 152 [4/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 153 [4/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 153 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 154 [5/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 155 [3/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [5/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [4/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [4/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [5/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 160 [5/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 160 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/8] (2.22ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i30' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [6/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [4/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_5 = sext i8 %p_Val2_s to i9" [firmware/myproject.cpp:51]   --->   Operation 164 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.70ns)   --->   "%r_V_31 = sub i9 0, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 165 'sub' 'r_V_31' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/8] (2.22ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i4, i4 } %call_ret_i3, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 167 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %outcos_V_8 to i9" [firmware/myproject.cpp:51]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_20 = sub i9 %r_V_31, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 169 'sub' 'ret_V_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V = add i9 12, %ret_V_20" [firmware/myproject.cpp:51]   --->   Operation 170 'add' 'ret_V' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/8] (2.22ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 171 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i4, i4 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 172 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [2/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 173 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 174 [1/8] (2.22ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 174 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%outsin_V_10 = extractvalue { i4, i4 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 175 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%r_V_7 = sext i4 %outsin_V_10 to i5" [firmware/myproject.cpp:51]   --->   Operation 176 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_32 = sub i5 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 177 'sub' 'r_V_32' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [3/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [3/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [4/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 181 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [2/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 182 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [4/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 183 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [3/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 184 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [3/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 187 [4/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 187 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [5/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 188 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 189 [3/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %ret_V to i12" [firmware/myproject.cpp:51]   --->   Operation 190 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i4 %outcos_V to i12" [firmware/myproject.cpp:51]   --->   Operation 191 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln703 = mul i12 %sext_ln703_1, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 192 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/8] (2.22ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i4, i4 } %call_ret_i5, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %outsin_V_9, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 195 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i6 %rhs_V_1 to i12" [firmware/myproject.cpp:51]   --->   Operation 196 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = sub i12 %mul_ln703, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 197 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 198 [1/8] (2.22ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 198 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i4, i4 } %call_ret_i7, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 199 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [2/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [2/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [3/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 202 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%outsin_V_12 = extractvalue { i4, i4 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 203 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%sext_ln703_7 = sext i4 %outsin_V_12 to i5" [firmware/myproject.cpp:53]   --->   Operation 204 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_10 = add i5 1, %sext_ln703_7" [firmware/myproject.cpp:53]   --->   Operation 205 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/8] (2.22ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 206 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%outcos_V_3 = extractvalue { i4, i4 } %call_ret_i11, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 207 'extractvalue' 'outcos_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [3/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 208 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [2/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 209 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [2/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [3/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 212 [3/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 212 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 213 [1/1] (0.71ns)   --->   "%r_V_27 = sub i10 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 213 'sub' 'r_V_27' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [4/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 214 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [2/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 215 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_9 = sext i4 %outcos_V_9 to i8" [firmware/myproject.cpp:51]   --->   Operation 216 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.78ns)   --->   "%r_V_33 = mul i8 %r_V_9, %r_V_9" [firmware/myproject.cpp:51]   --->   Operation 217 'mul' 'r_V_33' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%lhs_V = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_V_32, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 218 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i7 %lhs_V to i8" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.70ns)   --->   "%ret_V_5 = add i8 %sext_ln728_2, %r_V_33" [firmware/myproject.cpp:51]   --->   Operation 220 'add' 'ret_V_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %ret_V_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 221 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %ret_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 222 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i20 %sext_ln1116, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 223 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 224 [1/8] (2.22ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 224 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%outsin_V_4 = extractvalue { i4, i4 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 225 'extractvalue' 'outsin_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/8] (2.22ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 226 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i4, i4 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [2/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 228 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i5 %ret_V_10 to i8" [firmware/myproject.cpp:53]   --->   Operation 229 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.91ns)   --->   "%mul_ln1118 = mul i8 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:53]   --->   Operation 230 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%r_V_34 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %mul_ln1118, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 231 'bitconcatenate' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %r_V_27, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 232 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i9 %r_V_34 to i12" [firmware/myproject.cpp:53]   --->   Operation 233 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = sub i12 %lhs_V_4, %sext_ln703_8" [firmware/myproject.cpp:53]   --->   Operation 234 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 96, %ret_V_24" [firmware/myproject.cpp:53]   --->   Operation 235 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %add_ln1192 to i20" [firmware/myproject.cpp:53]   --->   Operation 236 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %r_V_33 to i20" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i20 %sext_ln1118_6, %sext_ln1118_9" [firmware/myproject.cpp:53]   --->   Operation 238 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 239 [2/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 239 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i4 %outcos_V_9 to i5" [firmware/myproject.cpp:54]   --->   Operation 240 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.70ns)   --->   "%ret_V_15 = add i5 1, %sext_ln703_9" [firmware/myproject.cpp:54]   --->   Operation 241 'add' 'ret_V_15' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i5 %ret_V_15 to i10" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.91ns)   --->   "%r_V_18 = mul i10 %sext_ln1118_10, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 243 'mul' 'r_V_18' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/8] (2.22ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 244 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%outsin_V_8 = extractvalue { i4, i4 } %call_ret_i13, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 245 'extractvalue' 'outsin_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_19 = sext i4 %outsin_V_8 to i8" [firmware/myproject.cpp:54]   --->   Operation 246 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.78ns)   --->   "%r_V_20 = mul i8 %r_V_19, %r_V_19" [firmware/myproject.cpp:54]   --->   Operation 247 'mul' 'r_V_20' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/8] (2.22ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 248 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i4, i4 } %call_ret_i14, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 249 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [2/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 250 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.31>
ST_11 : Operation 251 [2/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 251 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 252 [3/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 252 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 253 [1/8] (2.22ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 253 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i4, i4 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 254 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i4 %outsin_V_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (2.32ns)   --->   "%mul_ln1192 = mul i20 %r_V_11, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 256 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/8] (2.22ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 257 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%outsin_V_11 = extractvalue { i4, i4 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 258 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%r_V_14 = sext i4 %outcos_V_3 to i8" [firmware/myproject.cpp:53]   --->   Operation 259 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.78ns)   --->   "%r_V_15 = mul i8 %r_V_14, %r_V_14" [firmware/myproject.cpp:53]   --->   Operation 260 'mul' 'r_V_15' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i20 %r_V_13 to i24" [firmware/myproject.cpp:53]   --->   Operation 261 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i8 %r_V_15 to i24" [firmware/myproject.cpp:53]   --->   Operation 262 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i24 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 263 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 264 [1/8] (2.22ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 264 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i4, i4 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 265 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_18 to i18" [firmware/myproject.cpp:54]   --->   Operation 266 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %r_V_20 to i18" [firmware/myproject.cpp:54]   --->   Operation 267 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.70ns)   --->   "%r_V_21 = mul i18 %sext_ln1118_11, %sext_ln1118_12" [firmware/myproject.cpp:54]   --->   Operation 268 'mul' 'r_V_21' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%r_V_23 = sext i4 %outcos_V_5 to i8" [firmware/myproject.cpp:54]   --->   Operation 269 'sext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.78ns)   --->   "%r_V_24 = mul i8 %r_V_23, %r_V_23" [firmware/myproject.cpp:54]   --->   Operation 270 'mul' 'r_V_24' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i18 %r_V_21 to i22" [firmware/myproject.cpp:54]   --->   Operation 271 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i8 %r_V_24 to i22" [firmware/myproject.cpp:54]   --->   Operation 272 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 273 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 274 [1/8] (2.22ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 274 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i4, i4 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 275 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.31>
ST_12 : Operation 276 [1/8] (2.22ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 276 'call' 'call_ret_i' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 277 [2/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 277 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i4 %outsin_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 278 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (2.32ns)   --->   "%mul_ln1192_1 = mul i20 %mul_ln1192, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 279 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i4, i4 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 280 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%r_V_16 = sext i4 %outcos_V_4 to i8" [firmware/myproject.cpp:53]   --->   Operation 281 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.78ns)   --->   "%r_V_17 = mul i8 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 282 'mul' 'r_V_17' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i8 %r_V_17 to i24" [firmware/myproject.cpp:53]   --->   Operation 283 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_4 = mul i24 %mul_ln1192_3, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 284 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i24 -262144, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 285 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ret_V_27, i32 16, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 286 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%r_V_25 = sext i4 %outcos_V_6 to i8" [firmware/myproject.cpp:54]   --->   Operation 287 'sext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.78ns)   --->   "%r_V_26 = mul i8 %r_V_25, %r_V_25" [firmware/myproject.cpp:54]   --->   Operation 288 'mul' 'r_V_26' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i8 %r_V_26 to i22" [firmware/myproject.cpp:54]   --->   Operation 289 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.49ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln1192_6 = mul i22 %mul_ln1192_5, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 290 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_29 = add i22 -65536, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 291 'add' 'ret_V_29' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %ret_V_29, i32 14, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 292 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.76>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !262"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !268"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !274"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !280"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !286"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !292"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 299 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 302 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/8] (2.22ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 303 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i4, i4 } %call_ret_i1, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 304 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %outsin_V, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 305 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %shl_ln1118_2 to i9" [firmware/myproject.cpp:50]   --->   Operation 306 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i9 0, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 307 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %outsin_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 308 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %shl_ln1118_3 to i9" [firmware/myproject.cpp:50]   --->   Operation 309 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%r_V_29 = sub i9 %sub_ln1118, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 310 'sub' 'r_V_29' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%r_V = sext i4 %outsin_V_1 to i8" [firmware/myproject.cpp:50]   --->   Operation 311 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.78ns)   --->   "%r_V_30 = mul i8 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 312 'mul' 'r_V_30' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i9 %r_V_29 to i11" [firmware/myproject.cpp:50]   --->   Operation 313 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%rhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %r_V_30, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 314 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i10 %rhs_V to i11" [firmware/myproject.cpp:50]   --->   Operation 315 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.72ns)   --->   "%ret_V_19 = add i11 %sext_ln728, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 316 'add' 'ret_V_19' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i11.i32.i32(i11 %ret_V_19, i32 4, i32 10)" [firmware/myproject.cpp:50]   --->   Operation 317 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i7 %tmp to i8" [firmware/myproject.cpp:50]   --->   Operation 318 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %sext_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i4 %outcos_V_2 to i20" [firmware/myproject.cpp:51]   --->   Operation 320 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln1192_2 = mul i20 %mul_ln1192_1, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 321 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 322 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i20 -16384, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 322 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_21, i32 12, i32 19)" [firmware/myproject.cpp:51]   --->   Operation 323 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 324 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i4 %outsin_V_11 to i8" [firmware/myproject.cpp:52]   --->   Operation 325 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %sext_ln708_1)" [firmware/myproject.cpp:52]   --->   Operation 326 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 327 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_1)" [firmware/myproject.cpp:54]   --->   Operation 328 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 329 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000000]
p_Val2_7           (partselect    ) [ 01111111111110]
p_Val2_s           (partselect    ) [ 01111111100000]
p_Val2_1           (partselect    ) [ 00000000000000]
add_ln703          (add           ) [ 01111111100000]
p_Val2_6           (partselect    ) [ 01111111111000]
trunc_ln51         (trunc         ) [ 01111111100000]
sub_ln703_1        (sub           ) [ 01111111100000]
trunc_ln708_2      (partselect    ) [ 00000000000000]
sext_ln708         (sext          ) [ 01111111100000]
p_Val2_17          (partselect    ) [ 01111111110000]
tmp_4              (partselect    ) [ 01100000000000]
add_ln703_2        (add           ) [ 01011111110000]
sext_ln1118_7      (sext          ) [ 00000000000000]
shl_ln1            (bitconcatenate) [ 00000000000000]
add_ln1192_10      (add           ) [ 00000000000000]
ret_V_25           (add           ) [ 00000000000000]
trunc_ln708_5      (partselect    ) [ 01011111110000]
sext_ln700_1       (sext          ) [ 00000000000000]
mul_ln700_1        (mul           ) [ 00000000000000]
rhs_V_4            (bitconcatenate) [ 00000000000000]
ret_V_28           (add           ) [ 00000000000000]
trunc_ln708_8      (partselect    ) [ 01011111111000]
r_V_35             (mul           ) [ 00000000000000]
trunc_ln708_9      (partselect    ) [ 01011111111000]
sext_ln1118        (sext          ) [ 00000000000000]
sub_ln703          (sub           ) [ 00000000000000]
add_ln703_1        (add           ) [ 01001111111100]
add_ln703_3        (add           ) [ 01001111111000]
lhs_V_1            (sext          ) [ 00000000000000]
rhs_V_2            (sext          ) [ 00000000000000]
ret_V_22           (sub           ) [ 00000000000000]
lhs_V_2            (sext          ) [ 00000000000000]
ret_V_8            (add           ) [ 00000000000000]
mul_ln1193         (mul           ) [ 00000000000000]
lhs_V_3            (bitconcatenate) [ 00000000000000]
ret_V_23           (sub           ) [ 00000000000000]
trunc_ln708_4      (partselect    ) [ 01001111111100]
shl_ln1118_5       (bitconcatenate) [ 00000000000000]
sext_ln1118_8      (sext          ) [ 00000000000000]
add_ln1192_12      (add           ) [ 00000000000000]
sext_ln1192_6      (sext          ) [ 00000000000000]
add_ln1192_2       (add           ) [ 00000000000000]
sext_ln700_2       (sext          ) [ 00000000000000]
mul_ln700          (mul           ) [ 00000000000000]
rhs_V_3            (bitconcatenate) [ 00000000000000]
ret_V_26           (add           ) [ 00000000000000]
trunc_ln708_6      (partselect    ) [ 01001111111100]
add_ln1192_17      (add           ) [ 00000000000000]
sext_ln1192_10     (sext          ) [ 00000000000000]
add_ln1192_8       (add           ) [ 00000000000000]
trunc_ln708_s      (partselect    ) [ 01001111111100]
shl_ln             (bitconcatenate) [ 00000000000000]
sext_ln1118_1      (sext          ) [ 01000001111000]
r_V_28             (bitconcatenate) [ 00000000000000]
sext_ln1192        (sext          ) [ 00000000000000]
sub_ln1192         (sub           ) [ 00000000000000]
ret_V_18           (add           ) [ 00000000000000]
trunc_ln           (partselect    ) [ 01000001111111]
call_ret_i30       (call          ) [ 00000000000000]
r_V_5              (sext          ) [ 00000000000000]
r_V_31             (sub           ) [ 00000000000000]
call_ret_i3        (call          ) [ 00000000000000]
outcos_V_8         (extractvalue  ) [ 00000000000000]
sext_ln703         (sext          ) [ 00000000000000]
ret_V_20           (sub           ) [ 00000000000000]
ret_V              (add           ) [ 01000000010000]
call_ret_i4        (call          ) [ 00000000000000]
outcos_V           (extractvalue  ) [ 01000000010000]
call_ret_i6        (call          ) [ 00000000000000]
outsin_V_10        (extractvalue  ) [ 00000000000000]
r_V_7              (sext          ) [ 00000000000000]
r_V_32             (sub           ) [ 01000000011000]
sext_ln703_1       (sext          ) [ 00000000000000]
sext_ln703_2       (sext          ) [ 00000000000000]
mul_ln703          (mul           ) [ 00000000000000]
call_ret_i5        (call          ) [ 00000000000000]
outsin_V_9         (extractvalue  ) [ 00000000000000]
rhs_V_1            (bitconcatenate) [ 00000000000000]
sext_ln728_1       (sext          ) [ 00000000000000]
ret_V_4            (sub           ) [ 01000000001000]
call_ret_i7        (call          ) [ 00000000000000]
outcos_V_9         (extractvalue  ) [ 01000000001000]
outsin_V_12        (extractvalue  ) [ 00000000000000]
sext_ln703_7       (sext          ) [ 00000000000000]
ret_V_10           (add           ) [ 01000000001000]
call_ret_i11       (call          ) [ 00000000000000]
outcos_V_3         (extractvalue  ) [ 01000000001100]
r_V_27             (sub           ) [ 00000000000000]
r_V_9              (sext          ) [ 00000000000000]
r_V_33             (mul           ) [ 00000000000000]
lhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728_2       (sext          ) [ 00000000000000]
ret_V_5            (add           ) [ 00000000000000]
sext_ln1116        (sext          ) [ 00000000000000]
sext_ln1118_4      (sext          ) [ 00000000000000]
r_V_11             (mul           ) [ 01000000000100]
call_ret_i8        (call          ) [ 00000000000000]
outsin_V_4         (extractvalue  ) [ 01000000000100]
call_ret_i9        (call          ) [ 00000000000000]
outsin_V_5         (extractvalue  ) [ 01000000000110]
sext_ln1118_5      (sext          ) [ 00000000000000]
mul_ln1118         (mul           ) [ 00000000000000]
r_V_34             (bitconcatenate) [ 00000000000000]
lhs_V_4            (bitconcatenate) [ 00000000000000]
sext_ln703_8       (sext          ) [ 00000000000000]
ret_V_24           (sub           ) [ 00000000000000]
add_ln1192         (add           ) [ 00000000000000]
sext_ln1118_6      (sext          ) [ 00000000000000]
sext_ln1118_9      (sext          ) [ 00000000000000]
r_V_13             (mul           ) [ 01000000000100]
sext_ln703_9       (sext          ) [ 00000000000000]
ret_V_15           (add           ) [ 00000000000000]
sext_ln1118_10     (sext          ) [ 00000000000000]
r_V_18             (mul           ) [ 01000000000100]
call_ret_i13       (call          ) [ 00000000000000]
outsin_V_8         (extractvalue  ) [ 00000000000000]
r_V_19             (sext          ) [ 00000000000000]
r_V_20             (mul           ) [ 01000000000100]
call_ret_i14       (call          ) [ 00000000000000]
outcos_V_5         (extractvalue  ) [ 01000000000100]
call_ret_i2        (call          ) [ 00000000000000]
outsin_V_1         (extractvalue  ) [ 01000000000011]
sext_ln1192_1      (sext          ) [ 00000000000000]
mul_ln1192         (mul           ) [ 01000000000010]
call_ret_i10       (call          ) [ 00000000000000]
outsin_V_11        (extractvalue  ) [ 01000000000011]
r_V_14             (sext          ) [ 00000000000000]
r_V_15             (mul           ) [ 00000000000000]
sext_ln1192_4      (sext          ) [ 00000000000000]
sext_ln1192_5      (sext          ) [ 00000000000000]
mul_ln1192_3       (mul           ) [ 01000000000010]
call_ret_i12       (call          ) [ 00000000000000]
outcos_V_4         (extractvalue  ) [ 01000000000010]
sext_ln1118_11     (sext          ) [ 00000000000000]
sext_ln1118_12     (sext          ) [ 00000000000000]
r_V_21             (mul           ) [ 00000000000000]
r_V_23             (sext          ) [ 00000000000000]
r_V_24             (mul           ) [ 00000000000000]
sext_ln1192_8      (sext          ) [ 00000000000000]
sext_ln1192_9      (sext          ) [ 00000000000000]
mul_ln1192_5       (mul           ) [ 01000000000010]
call_ret_i15       (call          ) [ 00000000000000]
outcos_V_6         (extractvalue  ) [ 01000000000010]
call_ret_i         (call          ) [ 00000000000000]
sext_ln1192_2      (sext          ) [ 00000000000000]
mul_ln1192_1       (mul           ) [ 01000000000001]
outcos_V_2         (extractvalue  ) [ 01000000000001]
r_V_16             (sext          ) [ 00000000000000]
r_V_17             (mul           ) [ 00000000000000]
sext_ln1192_7      (sext          ) [ 00000000000000]
mul_ln1192_4       (mul           ) [ 00000000000000]
ret_V_27           (add           ) [ 00000000000000]
trunc_ln708_7      (partselect    ) [ 01000000000001]
r_V_25             (sext          ) [ 00000000000000]
r_V_26             (mul           ) [ 00000000000000]
sext_ln1192_11     (sext          ) [ 00000000000000]
mul_ln1192_6       (mul           ) [ 00000000000000]
ret_V_29           (add           ) [ 00000000000000]
trunc_ln708_1      (partselect    ) [ 01000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000]
specinterface_ln32 (specinterface ) [ 00000000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000000]
call_ret_i1        (call          ) [ 00000000000000]
outsin_V           (extractvalue  ) [ 00000000000000]
shl_ln1118_2       (bitconcatenate) [ 00000000000000]
sext_ln1118_2      (sext          ) [ 00000000000000]
sub_ln1118         (sub           ) [ 00000000000000]
shl_ln1118_3       (bitconcatenate) [ 00000000000000]
sext_ln1118_3      (sext          ) [ 00000000000000]
r_V_29             (sub           ) [ 00000000000000]
r_V                (sext          ) [ 00000000000000]
r_V_30             (mul           ) [ 00000000000000]
sext_ln700         (sext          ) [ 00000000000000]
rhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728         (sext          ) [ 00000000000000]
ret_V_19           (add           ) [ 00000000000000]
tmp                (partselect    ) [ 00000000000000]
sext_ln708_2       (sext          ) [ 00000000000000]
write_ln50         (write         ) [ 00000000000000]
sext_ln1192_3      (sext          ) [ 00000000000000]
mul_ln1192_2       (mul           ) [ 00000000000000]
ret_V_21           (add           ) [ 00000000000000]
trunc_ln708_3      (partselect    ) [ 00000000000000]
write_ln51         (write         ) [ 00000000000000]
sext_ln708_1       (sext          ) [ 00000000000000]
write_ln52         (write         ) [ 00000000000000]
write_ln53         (write         ) [ 00000000000000]
write_ln54         (write         ) [ 00000000000000]
ret_ln56           (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<8, 6>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i8P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="x_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="0" index="1" bw="128" slack="0"/>
<pin id="163" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln50_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/13 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln51_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/13 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln52_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln53_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln54_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="1"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/13 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_generic_sincos_8_6_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i30/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_generic_sincos_8_6_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_generic_sincos_8_6_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_generic_sincos_8_6_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_generic_sincos_8_6_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_generic_sincos_8_6_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="1"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_generic_sincos_8_6_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_generic_sincos_8_6_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_generic_sincos_8_6_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_generic_sincos_8_6_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_generic_sincos_8_6_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="1"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_generic_sincos_8_6_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="1"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_generic_sincos_8_6_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="1"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_generic_sincos_8_6_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="1"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_generic_sincos_8_6_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_generic_sincos_8_6_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="4"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_generic_sincos_8_6_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="128" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="128" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Val2_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln703_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Val2_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="0" index="3" bw="8" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln51_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="128" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln703_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln708_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="128" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln708_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_17_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="128" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_17/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="128" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln703_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="1"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln1118_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="shl_ln1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="7" slack="1"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln1192_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ret_V_25_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="10" slack="0"/>
<pin id="405" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln708_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="5" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln700_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="rhs_V_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln708_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_35_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln708_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="0" index="2" bw="3" slack="0"/>
<pin id="448" dir="0" index="3" bw="5" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1118_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sub_ln703_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="0" index="1" bw="8" slack="2"/>
<pin id="460" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln703_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln703_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="2"/>
<pin id="470" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="lhs_V_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="rhs_V_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="ret_V_22_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_22/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="lhs_V_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="lhs_V_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="2"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln708_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="0" index="2" bw="3" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln1118_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="2"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln1118_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln1192_12_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln1192_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln700_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2"/>
<pin id="528" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rhs_V_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="2"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln708_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="12" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="5" slack="0"/>
<pin id="541" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln1192_17_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln1192_10_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln1192_8_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln708_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="10" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="5" slack="0"/>
<pin id="566" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shl_ln_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="5"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln1118_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_V_28_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="5"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_28/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln1192_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="9" slack="0"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="10" slack="0"/>
<pin id="602" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="10" slack="0"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="r_V_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="7"/>
<pin id="618" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_V_31_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="outcos_V_8_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln703_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="ret_V_20_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_20/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ret_V_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="outcos_V_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="outsin_V_10_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="r_V_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="r_V_32_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln703_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="1"/>
<pin id="665" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln703_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="outsin_V_9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="rhs_V_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln728_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="outcos_V_9_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="outsin_V_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln703_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="0"/>
<pin id="695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="ret_V_10_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="0"/>
<pin id="700" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="outcos_V_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_3/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="r_V_27_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="9" slack="4"/>
<pin id="710" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="r_V_9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="r_V_33_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="0" index="1" bw="4" slack="0"/>
<pin id="718" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/10 "/>
</bind>
</comp>

<comp id="721" class="1004" name="lhs_V_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="2"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln728_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="ret_V_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln1116_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="1"/>
<pin id="740" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1118_4_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="outsin_V_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_4/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="outsin_V_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln1118_5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="1"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="mul_ln1118_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="0"/>
<pin id="758" dir="0" index="1" bw="5" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="r_V_34_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_34/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="lhs_V_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="12" slack="0"/>
<pin id="772" dir="0" index="1" bw="10" slack="0"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln703_8_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="0"/>
<pin id="780" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="ret_V_24_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="0"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_24/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln1192_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="12" slack="0"/>
<pin id="791" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1118_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="12" slack="0"/>
<pin id="796" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln1118_9_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln703_9_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="ret_V_15_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln1118_10_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="0"/>
<pin id="813" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/10 "/>
</bind>
</comp>

<comp id="815" class="1004" name="r_V_18_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="0"/>
<pin id="818" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="outsin_V_8_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_8/10 "/>
</bind>
</comp>

<comp id="825" class="1004" name="r_V_19_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_19/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="r_V_20_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="0"/>
<pin id="831" dir="0" index="1" bw="4" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="outcos_V_5_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="outsin_V_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln1192_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="mul_ln1192_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="20" slack="1"/>
<pin id="848" dir="0" index="1" bw="4" slack="0"/>
<pin id="849" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="outsin_V_11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="r_V_14_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="2"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/11 "/>
</bind>
</comp>

<comp id="858" class="1004" name="r_V_15_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln1192_4_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="20" slack="1"/>
<pin id="866" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln1192_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/11 "/>
</bind>
</comp>

<comp id="871" class="1004" name="outcos_V_4_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln1118_11_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="1"/>
<pin id="877" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln1118_12_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="1"/>
<pin id="880" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="r_V_21_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="0"/>
<pin id="884" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="r_V_23_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_23/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="r_V_24_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="0" index="1" bw="4" slack="0"/>
<pin id="893" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln1192_8_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="18" slack="0"/>
<pin id="898" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln1192_9_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="outcos_V_6_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln1192_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="4" slack="2"/>
<pin id="910" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="mul_ln1192_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="20" slack="1"/>
<pin id="913" dir="0" index="1" bw="4" slack="0"/>
<pin id="914" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/12 "/>
</bind>
</comp>

<comp id="916" class="1004" name="outcos_V_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="r_V_16_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="r_V_17_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="0"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1192_7_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/12 "/>
</bind>
</comp>

<comp id="933" class="1004" name="trunc_ln708_7_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="24" slack="0"/>
<pin id="936" dir="0" index="2" bw="6" slack="0"/>
<pin id="937" dir="0" index="3" bw="6" slack="0"/>
<pin id="938" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="r_V_25_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_25/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="r_V_26_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="0" index="1" bw="4" slack="0"/>
<pin id="948" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln1192_11_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/12 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln708_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="22" slack="0"/>
<pin id="958" dir="0" index="2" bw="5" slack="0"/>
<pin id="959" dir="0" index="3" bw="6" slack="0"/>
<pin id="960" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/12 "/>
</bind>
</comp>

<comp id="964" class="1004" name="outsin_V_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="shl_ln1118_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="0" index="1" bw="4" slack="0"/>
<pin id="971" dir="0" index="2" bw="1" slack="0"/>
<pin id="972" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln1118_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/13 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sub_ln1118_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/13 "/>
</bind>
</comp>

<comp id="986" class="1004" name="shl_ln1118_3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="0"/>
<pin id="988" dir="0" index="1" bw="4" slack="0"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln1118_3_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="0"/>
<pin id="996" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/13 "/>
</bind>
</comp>

<comp id="998" class="1004" name="r_V_29_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="0"/>
<pin id="1000" dir="0" index="1" bw="6" slack="0"/>
<pin id="1001" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_29/13 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="r_V_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="2"/>
<pin id="1006" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/13 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="r_V_30_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="4" slack="0"/>
<pin id="1009" dir="0" index="1" bw="4" slack="0"/>
<pin id="1010" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/13 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln700_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="9" slack="0"/>
<pin id="1015" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/13 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="rhs_V_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln728_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="10" slack="0"/>
<pin id="1027" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/13 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="ret_V_19_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="0"/>
<pin id="1031" dir="0" index="1" bw="9" slack="0"/>
<pin id="1032" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/13 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="7" slack="0"/>
<pin id="1037" dir="0" index="1" bw="11" slack="0"/>
<pin id="1038" dir="0" index="2" bw="4" slack="0"/>
<pin id="1039" dir="0" index="3" bw="5" slack="0"/>
<pin id="1040" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln708_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="0"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/13 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="sext_ln1192_3_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="1"/>
<pin id="1052" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln708_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="20" slack="0"/>
<pin id="1056" dir="0" index="2" bw="5" slack="0"/>
<pin id="1057" dir="0" index="3" bw="6" slack="0"/>
<pin id="1058" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/13 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln708_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="2"/>
<pin id="1065" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/13 "/>
</bind>
</comp>

<comp id="1067" class="1007" name="grp_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="0"/>
<pin id="1070" dir="0" index="2" bw="10" slack="0"/>
<pin id="1071" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/2 ret_V_28/2 "/>
</bind>
</comp>

<comp id="1076" class="1007" name="grp_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="0" index="1" bw="9" slack="0"/>
<pin id="1079" dir="0" index="2" bw="10" slack="0"/>
<pin id="1080" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V_8/3 mul_ln1193/3 ret_V_23/3 "/>
</bind>
</comp>

<comp id="1085" class="1007" name="grp_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="9" slack="0"/>
<pin id="1087" dir="0" index="1" bw="11" slack="0"/>
<pin id="1088" dir="0" index="2" bw="8" slack="0"/>
<pin id="1089" dir="0" index="3" bw="12" slack="0"/>
<pin id="1090" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_2/3 mul_ln700/3 ret_V_26/3 "/>
</bind>
</comp>

<comp id="1096" class="1007" name="grp_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="0"/>
<pin id="1098" dir="0" index="1" bw="4" slack="0"/>
<pin id="1099" dir="0" index="2" bw="6" slack="0"/>
<pin id="1100" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703/9 ret_V_4/9 "/>
</bind>
</comp>

<comp id="1104" class="1007" name="r_V_11_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="12" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/10 "/>
</bind>
</comp>

<comp id="1110" class="1007" name="r_V_13_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="0"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/10 "/>
</bind>
</comp>

<comp id="1116" class="1007" name="mul_ln1192_3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="20" slack="0"/>
<pin id="1118" dir="0" index="1" bw="8" slack="0"/>
<pin id="1119" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/11 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="mul_ln1192_5_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="18" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/11 "/>
</bind>
</comp>

<comp id="1128" class="1007" name="grp_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="24" slack="1"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="0" index="2" bw="24" slack="0"/>
<pin id="1132" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/12 ret_V_27/12 "/>
</bind>
</comp>

<comp id="1136" class="1007" name="grp_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="22" slack="1"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="0" index="2" bw="22" slack="0"/>
<pin id="1140" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/12 ret_V_29/12 "/>
</bind>
</comp>

<comp id="1144" class="1007" name="grp_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="20" slack="1"/>
<pin id="1146" dir="0" index="1" bw="4" slack="0"/>
<pin id="1147" dir="0" index="2" bw="20" slack="0"/>
<pin id="1148" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/13 ret_V_21/13 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="p_Val2_7_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="p_Val2_s_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="2"/>
<pin id="1163" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1168" class="1005" name="add_ln703_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="p_Val2_6_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="1"/>
<pin id="1175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="trunc_ln51_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="sub_ln703_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="1"/>
<pin id="1190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sext_ln708_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="1"/>
<pin id="1195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="p_Val2_17_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="1"/>
<pin id="1200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_4_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="7" slack="1"/>
<pin id="1210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="add_ln703_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="1"/>
<pin id="1215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="trunc_ln708_5_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="1"/>
<pin id="1220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="trunc_ln708_8_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="1"/>
<pin id="1225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="trunc_ln708_9_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="1"/>
<pin id="1230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="add_ln703_1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="1"/>
<pin id="1235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="add_ln703_3_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="1"/>
<pin id="1240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln708_4_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="1"/>
<pin id="1245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln708_6_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln708_s_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1258" class="1005" name="sext_ln1118_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="10" slack="4"/>
<pin id="1260" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1268" class="1005" name="ret_V_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="9" slack="1"/>
<pin id="1270" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1273" class="1005" name="outcos_V_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="4" slack="1"/>
<pin id="1275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V "/>
</bind>
</comp>

<comp id="1278" class="1005" name="r_V_32_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="5" slack="2"/>
<pin id="1280" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="ret_V_4_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="12" slack="1"/>
<pin id="1285" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="outcos_V_9_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="1"/>
<pin id="1290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_9 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="ret_V_10_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="5" slack="1"/>
<pin id="1296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="outcos_V_3_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="4" slack="2"/>
<pin id="1301" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="outcos_V_3 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="r_V_11_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="20" slack="1"/>
<pin id="1306" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="outsin_V_4_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="4" slack="1"/>
<pin id="1311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_4 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="outsin_V_5_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="2"/>
<pin id="1316" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="r_V_13_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="20" slack="1"/>
<pin id="1321" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="r_V_18_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="10" slack="1"/>
<pin id="1326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="r_V_20_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="1"/>
<pin id="1331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="outcos_V_5_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="4" slack="1"/>
<pin id="1336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_5 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="outsin_V_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="4" slack="2"/>
<pin id="1341" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="mul_ln1192_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="20" slack="1"/>
<pin id="1346" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="outsin_V_11_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="4" slack="2"/>
<pin id="1351" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_11 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="mul_ln1192_3_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="24" slack="1"/>
<pin id="1356" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="outcos_V_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="4" slack="1"/>
<pin id="1361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="mul_ln1192_5_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="22" slack="1"/>
<pin id="1366" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="outcos_V_6_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="4" slack="1"/>
<pin id="1371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_6 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="mul_ln1192_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="20" slack="1"/>
<pin id="1376" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="outcos_V_2_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="1"/>
<pin id="1381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="trunc_ln708_7_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="1"/>
<pin id="1386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="trunc_ln708_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="150" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="150" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="150" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="150" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="150" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="160" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="160" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="160" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="296" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="306" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="160" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="160" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="342"><net_src comp="323" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="306" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="160" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="160" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="160" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="380" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="386" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="418"><net_src comp="408" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="386" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="467" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="473" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="476" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="454" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="56" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="58" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="576"><net_src comp="90" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="92" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="578" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="52" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="54" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="58" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="615"><net_src comp="605" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="206" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="619" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="96" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="211" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="216" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="98" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="672"><net_src comp="221" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="64" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="226" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="226" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="102" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="231" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="104" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="106" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="64" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="731"><net_src comp="721" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="715" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="744"><net_src comp="732" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="236" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="241" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="760"><net_src comp="753" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="775"><net_src comp="108" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="707" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="64" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="762" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="770" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="110" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="715" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="809"><net_src comp="102" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="246" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="251" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="256" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="261" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="858" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="266" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="881" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="890" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="271" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="276" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="939"><net_src comp="114" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="16" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="941"><net_src comp="18" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="118" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="120" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="963"><net_src comp="122" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="967"><net_src comp="281" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="144" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="964" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="80" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="94" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="976" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="100" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="964" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="64" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="986" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="980" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="998" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="62" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="1007" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="64" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1017" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1013" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1041"><net_src comp="146" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="84" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="148" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1048"><net_src comp="1035" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1059"><net_src comp="154" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="156" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1061"><net_src comp="158" pin="0"/><net_sink comp="1053" pin=3"/></net>

<net id="1062"><net_src comp="1053" pin="4"/><net_sink comp="173" pin=2"/></net>

<net id="1066"><net_src comp="1063" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1072"><net_src comp="60" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="419" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="422" pin="3"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="1067" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="1081"><net_src comp="72" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="485" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="489" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="1091"><net_src comp="522" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="512" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="526" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="1094"><net_src comp="529" pin="3"/><net_sink comp="1085" pin=3"/></net>

<net id="1095"><net_src comp="1085" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="1101"><net_src comp="663" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="666" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="681" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1108"><net_src comp="738" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="741" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="794" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="798" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="864" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="867" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="896" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="900" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1133"><net_src comp="929" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1134"><net_src comp="112" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1135"><net_src comp="1128" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="1141"><net_src comp="951" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1142"><net_src comp="116" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1143"><net_src comp="1136" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="1149"><net_src comp="1050" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1150"><net_src comp="152" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1151"><net_src comp="1144" pin="3"/><net_sink comp="1053" pin=1"/></net>

<net id="1155"><net_src comp="286" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1159"><net_src comp="1152" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1164"><net_src comp="296" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1171"><net_src comp="316" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1176"><net_src comp="323" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1182"><net_src comp="1173" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1186"><net_src comp="333" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1191"><net_src comp="338" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1196"><net_src comp="355" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1201"><net_src comp="360" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1206"><net_src comp="1198" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1207"><net_src comp="1198" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1211"><net_src comp="370" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1216"><net_src comp="380" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1221"><net_src comp="408" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1226"><net_src comp="429" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1231"><net_src comp="444" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1236"><net_src comp="461" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1241"><net_src comp="467" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1246"><net_src comp="496" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1251"><net_src comp="536" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1256"><net_src comp="561" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1261"><net_src comp="578" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1266"><net_src comp="605" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1271"><net_src comp="639" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1276"><net_src comp="645" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1281"><net_src comp="657" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1286"><net_src comp="1096" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1291"><net_src comp="685" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1297"><net_src comp="697" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1302"><net_src comp="703" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1307"><net_src comp="1104" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1312"><net_src comp="745" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1317"><net_src comp="749" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1322"><net_src comp="1110" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1327"><net_src comp="815" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1332"><net_src comp="829" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1337"><net_src comp="835" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1342"><net_src comp="839" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1347"><net_src comp="846" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1352"><net_src comp="851" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1357"><net_src comp="1116" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1362"><net_src comp="871" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1367"><net_src comp="1122" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1372"><net_src comp="904" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1377"><net_src comp="911" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1382"><net_src comp="916" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1387"><net_src comp="933" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1392"><net_src comp="955" pin="4"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {13 }
	Port: y_1_V | {13 }
	Port: y_2_V | {13 }
	Port: y_3_V | {13 }
	Port: y_4_V | {13 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		add_ln703 : 1
		call_ret_i30 : 2
		call_ret_i3 : 1
		sub_ln703_1 : 1
		call_ret_i4 : 2
		sext_ln708 : 1
		call_ret_i6 : 2
	State 2
		call_ret_i5 : 1
		add_ln1192_10 : 1
		ret_V_25 : 2
		trunc_ln708_5 : 3
		call_ret_i11 : 4
		mul_ln700_1 : 1
		ret_V_28 : 2
		trunc_ln708_8 : 3
		r_V_35 : 1
		trunc_ln708_9 : 2
	State 3
		add_ln703_1 : 1
		call_ret_i9 : 1
		ret_V_22 : 1
		lhs_V_2 : 2
		ret_V_8 : 3
		mul_ln1193 : 4
		ret_V_23 : 5
		trunc_ln708_4 : 6
		sext_ln1118_8 : 1
		add_ln1192_12 : 1
		sext_ln1192_6 : 2
		add_ln1192_2 : 3
		mul_ln700 : 4
		ret_V_26 : 5
		trunc_ln708_6 : 6
		add_ln1192_17 : 1
		sext_ln1192_10 : 2
		add_ln1192_8 : 3
		trunc_ln708_s : 4
	State 4
	State 5
	State 6
		sext_ln1118_1 : 1
		sext_ln1192 : 1
		sub_ln1192 : 2
		ret_V_18 : 3
		trunc_ln : 4
		call_ret_i1 : 5
	State 7
	State 8
		r_V_31 : 1
		outcos_V_8 : 1
		sext_ln703 : 2
		ret_V_20 : 3
		ret_V : 4
		outcos_V : 1
		outsin_V_10 : 1
		r_V_7 : 2
		r_V_32 : 3
	State 9
		mul_ln703 : 1
		outsin_V_9 : 1
		rhs_V_1 : 2
		sext_ln728_1 : 3
		ret_V_4 : 4
		outcos_V_9 : 1
		outsin_V_12 : 1
		sext_ln703_7 : 2
		ret_V_10 : 3
		outcos_V_3 : 1
	State 10
		r_V_33 : 1
		sext_ln728_2 : 1
		ret_V_5 : 2
		sext_ln1118_4 : 3
		r_V_11 : 4
		outsin_V_4 : 1
		outsin_V_5 : 1
		mul_ln1118 : 1
		r_V_34 : 2
		lhs_V_4 : 1
		sext_ln703_8 : 3
		ret_V_24 : 4
		add_ln1192 : 5
		sext_ln1118_6 : 6
		sext_ln1118_9 : 2
		r_V_13 : 7
		ret_V_15 : 1
		sext_ln1118_10 : 2
		r_V_18 : 3
		outsin_V_8 : 1
		r_V_19 : 2
		r_V_20 : 3
		outcos_V_5 : 1
	State 11
		outsin_V_1 : 1
		mul_ln1192 : 1
		outsin_V_11 : 1
		r_V_15 : 1
		sext_ln1192_5 : 2
		mul_ln1192_3 : 3
		outcos_V_4 : 1
		r_V_21 : 1
		r_V_24 : 1
		sext_ln1192_8 : 2
		sext_ln1192_9 : 2
		mul_ln1192_5 : 3
		outcos_V_6 : 1
	State 12
		mul_ln1192_1 : 1
		outcos_V_2 : 1
		r_V_17 : 1
		sext_ln1192_7 : 2
		mul_ln1192_4 : 3
		ret_V_27 : 4
		trunc_ln708_7 : 5
		r_V_26 : 1
		sext_ln1192_11 : 2
		mul_ln1192_6 : 3
		ret_V_29 : 4
		trunc_ln708_1 : 5
	State 13
		outsin_V : 1
		shl_ln1118_2 : 2
		sext_ln1118_2 : 3
		sub_ln1118 : 4
		shl_ln1118_3 : 2
		sext_ln1118_3 : 3
		r_V_29 : 5
		r_V_30 : 1
		sext_ln700 : 6
		rhs_V : 2
		sext_ln728 : 3
		ret_V_19 : 7
		tmp : 8
		sext_ln708_2 : 9
		write_ln50 : 10
		mul_ln1192_2 : 1
		ret_V_21 : 2
		trunc_ln708_3 : 3
		write_ln51 : 4
		write_ln52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_generic_sincos_8_6_s_fu_201 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_206 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_211 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_216 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_221 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_226 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_231 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_236 |    2    |   109   |   1258  |
|   call   | grp_generic_sincos_8_6_s_fu_241 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_246 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_251 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_256 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_261 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_266 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_271 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_276 |    2    |   109   |   1258  |
|          | grp_generic_sincos_8_6_s_fu_281 |    2    |   109   |   1258  |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln703_fu_316        |    0    |    0    |    15   |
|          |        add_ln703_2_fu_380       |    0    |    0    |    15   |
|          |       add_ln1192_10_fu_396      |    0    |    0    |    22   |
|          |         ret_V_25_fu_402         |    0    |    0    |    22   |
|          |        add_ln703_1_fu_461       |    0    |    0    |    22   |
|          |        add_ln703_3_fu_467       |    0    |    0    |    15   |
|          |       add_ln1192_12_fu_516      |    0    |    0    |    15   |
|    add   |       add_ln1192_17_fu_545      |    0    |    0    |    15   |
|          |       add_ln1192_8_fu_555       |    0    |    0    |    16   |
|          |         ret_V_18_fu_599         |    0    |    0    |    22   |
|          |           ret_V_fu_639          |    0    |    0    |    22   |
|          |         ret_V_10_fu_697         |    0    |    0    |    12   |
|          |          ret_V_5_fu_732         |    0    |    0    |    15   |
|          |        add_ln1192_fu_788        |    0    |    0    |    22   |
|          |         ret_V_15_fu_805         |    0    |    0    |    12   |
|          |         ret_V_19_fu_1029        |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|          |          r_V_35_fu_438          |    0    |    0    |    40   |
|          |          r_V_33_fu_715          |    0    |    0    |    11   |
|          |        mul_ln1118_fu_756        |    0    |    0    |    17   |
|          |          r_V_18_fu_815          |    0    |    0    |    17   |
|          |          r_V_20_fu_829          |    0    |    0    |    11   |
|          |        mul_ln1192_fu_846        |    0    |    0    |    10   |
|          |          r_V_15_fu_858          |    0    |    0    |    11   |
|          |          r_V_21_fu_881          |    0    |    0    |    62   |
|    mul   |          r_V_24_fu_890          |    0    |    0    |    11   |
|          |       mul_ln1192_1_fu_911       |    0    |    0    |    10   |
|          |          r_V_17_fu_923          |    0    |    0    |    11   |
|          |          r_V_26_fu_945          |    0    |    0    |    11   |
|          |          r_V_30_fu_1007         |    0    |    0    |    11   |
|          |          r_V_11_fu_1104         |    1    |    0    |    0    |
|          |          r_V_13_fu_1110         |    1    |    0    |    0    |
|          |       mul_ln1192_3_fu_1116      |    1    |    0    |    0    |
|          |       mul_ln1192_5_fu_1122      |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_338       |    0    |    0    |    15   |
|          |         sub_ln703_fu_457        |    0    |    0    |    22   |
|          |         ret_V_22_fu_479         |    0    |    0    |    15   |
|          |        sub_ln1192_fu_593        |    0    |    0    |    22   |
|          |          r_V_31_fu_619          |    0    |    0    |    15   |
|    sub   |         ret_V_20_fu_633         |    0    |    0    |    22   |
|          |          r_V_32_fu_657          |    0    |    0    |    12   |
|          |          r_V_27_fu_707          |    0    |    0    |    16   |
|          |         ret_V_24_fu_782         |    0    |    0    |    22   |
|          |        sub_ln1118_fu_980        |    0    |    0    |    22   |
|          |          r_V_29_fu_998          |    0    |    0    |    22   |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1067           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1128           |    1    |    0    |    0    |
|          |           grp_fu_1136           |    1    |    0    |    0    |
|          |           grp_fu_1144           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| addmulsub|           grp_fu_1076           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_1085           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  mul_sub |           grp_fu_1096           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_160      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln50_write_fu_166     |    0    |    0    |    0    |
|          |     write_ln51_write_fu_173     |    0    |    0    |    0    |
|   write  |     write_ln52_write_fu_180     |    0    |    0    |    0    |
|          |     write_ln53_write_fu_187     |    0    |    0    |    0    |
|          |     write_ln54_write_fu_194     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_Val2_7_fu_286         |    0    |    0    |    0    |
|          |         p_Val2_s_fu_296         |    0    |    0    |    0    |
|          |         p_Val2_1_fu_306         |    0    |    0    |    0    |
|          |         p_Val2_6_fu_323         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_345      |    0    |    0    |    0    |
|          |         p_Val2_17_fu_360        |    0    |    0    |    0    |
|          |           tmp_4_fu_370          |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_408      |    0    |    0    |    0    |
|partselect|       trunc_ln708_8_fu_429      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_444      |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_496      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_536      |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_561      |    0    |    0    |    0    |
|          |         trunc_ln_fu_605         |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_933      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_955      |    0    |    0    |    0    |
|          |           tmp_fu_1035           |    0    |    0    |    0    |
|          |      trunc_ln708_3_fu_1053      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln51_fu_333        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln708_fu_355        |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_386      |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_419       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_454       |    0    |    0    |    0    |
|          |          lhs_V_1_fu_473         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_476         |    0    |    0    |    0    |
|          |          lhs_V_2_fu_485         |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_512      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_522      |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_526       |    0    |    0    |    0    |
|          |      sext_ln1192_10_fu_551      |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_578      |    0    |    0    |    0    |
|          |        sext_ln1192_fu_589       |    0    |    0    |    0    |
|          |           r_V_5_fu_616          |    0    |    0    |    0    |
|          |        sext_ln703_fu_629        |    0    |    0    |    0    |
|          |           r_V_7_fu_653          |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_663       |    0    |    0    |    0    |
|          |       sext_ln703_2_fu_666       |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_681       |    0    |    0    |    0    |
|          |       sext_ln703_7_fu_693       |    0    |    0    |    0    |
|          |           r_V_9_fu_712          |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_728       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_738       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_741      |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_753      |    0    |    0    |    0    |
|          |       sext_ln703_8_fu_778       |    0    |    0    |    0    |
|   sext   |       sext_ln1118_6_fu_794      |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_798      |    0    |    0    |    0    |
|          |       sext_ln703_9_fu_802       |    0    |    0    |    0    |
|          |      sext_ln1118_10_fu_811      |    0    |    0    |    0    |
|          |          r_V_19_fu_825          |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_843      |    0    |    0    |    0    |
|          |          r_V_14_fu_855          |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_864      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_867      |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_875      |    0    |    0    |    0    |
|          |      sext_ln1118_12_fu_878      |    0    |    0    |    0    |
|          |          r_V_23_fu_887          |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_896      |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_900      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_908      |    0    |    0    |    0    |
|          |          r_V_16_fu_920          |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_929      |    0    |    0    |    0    |
|          |          r_V_25_fu_942          |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_951      |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_976      |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_994      |    0    |    0    |    0    |
|          |           r_V_fu_1004           |    0    |    0    |    0    |
|          |        sext_ln700_fu_1013       |    0    |    0    |    0    |
|          |        sext_ln728_fu_1025       |    0    |    0    |    0    |
|          |       sext_ln708_2_fu_1045      |    0    |    0    |    0    |
|          |      sext_ln1192_3_fu_1050      |    0    |    0    |    0    |
|          |       sext_ln708_1_fu_1063      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          shl_ln1_fu_389         |    0    |    0    |    0    |
|          |          rhs_V_4_fu_422         |    0    |    0    |    0    |
|          |          lhs_V_3_fu_489         |    0    |    0    |    0    |
|          |       shl_ln1118_5_fu_505       |    0    |    0    |    0    |
|          |          rhs_V_3_fu_529         |    0    |    0    |    0    |
|          |          shl_ln_fu_571          |    0    |    0    |    0    |
|bitconcatenate|          r_V_28_fu_582          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_673         |    0    |    0    |    0    |
|          |           lhs_V_fu_721          |    0    |    0    |    0    |
|          |          r_V_34_fu_762          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_770         |    0    |    0    |    0    |
|          |       shl_ln1118_2_fu_968       |    0    |    0    |    0    |
|          |       shl_ln1118_3_fu_986       |    0    |    0    |    0    |
|          |          rhs_V_fu_1017          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        outcos_V_8_fu_625        |    0    |    0    |    0    |
|          |         outcos_V_fu_645         |    0    |    0    |    0    |
|          |        outsin_V_10_fu_649       |    0    |    0    |    0    |
|          |        outsin_V_9_fu_669        |    0    |    0    |    0    |
|          |        outcos_V_9_fu_685        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_689       |    0    |    0    |    0    |
|          |        outcos_V_3_fu_703        |    0    |    0    |    0    |
|          |        outsin_V_4_fu_745        |    0    |    0    |    0    |
|extractvalue|        outsin_V_5_fu_749        |    0    |    0    |    0    |
|          |        outsin_V_8_fu_821        |    0    |    0    |    0    |
|          |        outcos_V_5_fu_835        |    0    |    0    |    0    |
|          |        outsin_V_1_fu_839        |    0    |    0    |    0    |
|          |        outsin_V_11_fu_851       |    0    |    0    |    0    |
|          |        outcos_V_4_fu_871        |    0    |    0    |    0    |
|          |        outcos_V_6_fu_904        |    0    |    0    |    0    |
|          |        outcos_V_2_fu_916        |    0    |    0    |    0    |
|          |         outsin_V_fu_964         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    45   |   1853  |  22103  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln703_1_reg_1233 |    8   |
| add_ln703_2_reg_1213 |    8   |
| add_ln703_3_reg_1238 |    8   |
|  add_ln703_reg_1168  |    8   |
| mul_ln1192_1_reg_1374|   20   |
| mul_ln1192_3_reg_1354|   24   |
| mul_ln1192_5_reg_1364|   22   |
|  mul_ln1192_reg_1344 |   20   |
|  outcos_V_2_reg_1379 |    4   |
|  outcos_V_3_reg_1299 |    4   |
|  outcos_V_4_reg_1359 |    4   |
|  outcos_V_5_reg_1334 |    4   |
|  outcos_V_6_reg_1369 |    4   |
|  outcos_V_9_reg_1288 |    4   |
|   outcos_V_reg_1273  |    4   |
| outsin_V_11_reg_1349 |    4   |
|  outsin_V_1_reg_1339 |    4   |
|  outsin_V_4_reg_1309 |    4   |
|  outsin_V_5_reg_1314 |    4   |
|  p_Val2_17_reg_1198  |    8   |
|   p_Val2_6_reg_1173  |    8   |
|   p_Val2_7_reg_1152  |    8   |
|   p_Val2_s_reg_1161  |    8   |
|    r_V_11_reg_1304   |   20   |
|    r_V_13_reg_1319   |   20   |
|    r_V_18_reg_1324   |   10   |
|    r_V_20_reg_1329   |    8   |
|    r_V_32_reg_1278   |    5   |
|   ret_V_10_reg_1294  |    5   |
|   ret_V_4_reg_1283   |   12   |
|    ret_V_reg_1268    |    9   |
|sext_ln1118_1_reg_1258|   10   |
|  sext_ln708_reg_1193 |    8   |
| sub_ln703_1_reg_1188 |    8   |
|    tmp_4_reg_1208    |    7   |
|  trunc_ln51_reg_1183 |    8   |
|trunc_ln708_1_reg_1389|    8   |
|trunc_ln708_4_reg_1243|    8   |
|trunc_ln708_5_reg_1218|    8   |
|trunc_ln708_6_reg_1248|    8   |
|trunc_ln708_7_reg_1384|    8   |
|trunc_ln708_8_reg_1223|    8   |
|trunc_ln708_9_reg_1228|    8   |
|trunc_ln708_s_reg_1253|    8   |
|   trunc_ln_reg_1263  |    8   |
+----------------------+--------+
|         Total        |   396  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_8_6_s_fu_201 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_206 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_211 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_216 |  p1  |   2  |   6  |   12   ||    9    |
| grp_generic_sincos_8_6_s_fu_221 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_231 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_241 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_281 |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   124  ||  4.824  ||    72   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  1853  |  22103 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   396  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |    4   |  2249  |  22175 |
+-----------+--------+--------+--------+--------+
