<?xml version="1.0" encoding="utf-8" ?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.2 20190208//EN"
                  "JATS-publishing1.dtd">
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" dtd-version="1.2" article-type="other">
<front>
<journal-meta>
<journal-id></journal-id>
<journal-title-group>
<journal-title>Journal of Open Source Software</journal-title>
<abbrev-journal-title>JOSS</abbrev-journal-title>
</journal-title-group>
<issn publication-format="electronic">2475-9066</issn>
<publisher>
<publisher-name>Open Journals</publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id pub-id-type="publisher-id">4298</article-id>
<article-id pub-id-type="doi">10.21105/joss.04298</article-id>
<title-group>
<article-title>DMT-core: A Python Toolkit for Semiconductor Device
Engineers</article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<contrib-id contrib-id-type="orcid">0000-0003-1274-3429</contrib-id>
<name>
<surname>Krattenmacher</surname>
<given-names>Mario</given-names>
</name>
<xref ref-type="aff" rid="aff-1"/>
<xref ref-type="aff" rid="aff-2"/>
</contrib>
<contrib contrib-type="author">
<contrib-id contrib-id-type="orcid">0000-0003-1058-1649</contrib-id>
<name>
<surname>M√ºller</surname>
<given-names>Markus</given-names>
</name>
<xref ref-type="aff" rid="aff-1"/>
<xref ref-type="aff" rid="aff-2"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Kuthe</surname>
<given-names>Pascal</given-names>
</name>
<xref ref-type="aff" rid="aff-1"/>
<xref ref-type="aff" rid="aff-2"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Schr√∂ter</surname>
<given-names>Michael</given-names>
</name>
<xref ref-type="aff" rid="aff-1"/>
<xref ref-type="aff" rid="aff-2"/>
</contrib>
<aff id="aff-1">
<institution-wrap>
<institution>CEDIC, TU Dresden, 01062 Dresden, Germany;</institution>
</institution-wrap>
</aff>
<aff id="aff-2">
<institution-wrap>
<institution>SemiMod GmbH, 01159 Dresden, Germany</institution>
</institution-wrap>
</aff>
</contrib-group>
<pub-date date-type="pub" publication-format="electronic" iso-8601-date="2022-02-20">
<day>20</day>
<month>2</month>
<year>2022</year>
</pub-date>
<volume>7</volume>
<issue>74</issue>
<fpage>4298</fpage>
<permissions>
<copyright-statement>Authors of papers retain copyright and release the
work under a Creative Commons Attribution 4.0 International License (CC
BY 4.0)</copyright-statement>
<copyright-year>2022</copyright-year>
<copyright-holder>The article authors</copyright-holder>
<license license-type="open-access" xlink:href="https://creativecommons.org/licenses/by/4.0/">
<license-p>Authors of papers retain copyright and release the work under
a Creative Commons Attribution 4.0 International License (CC BY
4.0)</license-p>
</license>
</permissions>
<kwd-group kwd-group-type="author">
<kwd>circuit simulation</kwd>
<kwd>compact modeling</kwd>
<kwd>electrical engineering</kwd>
<kwd>measurement data</kwd>
<kwd>open source</kwd>
<kwd>Python</kwd>
<kwd>TCAD simulation</kwd>
</kwd-group>
</article-meta>
</front>
<body>
<sec id="statement-of-need">
  <title>Statement of need</title>
  <p>Semiconductor device engineers are faced by a number of non-trivial
  tasks that can be solved efficiently using software. These tasks
  include, amongst others, data analysis, visualization and processing,
  as well as interfacing various circuit and
  Technology-Computer-Aided-Design (TCAD) simulators. In practice,
  custom ‚Äòhome-made‚Äô scripts of varying quality are employed to solve
  these tasks. It is often found that fundamental software engineering
  concepts, such as Test-Driven-Development
  (<xref alt="Shull et al., 2010" rid="ref-Shull2010" ref-type="bibr">Shull
  et al., 2010</xref>), or the use of state-of-the-art version control
  tools (e.g.¬†Git) and practices (e.g.¬†continuous integration, CI), are
  not utilized by these scripts.</p>
  <p>The issues inflicted by this practice include:</p>
  <list list-type="bullet">
    <list-item>
      <p>The analysis/visualization/generation of data becomes difficult
      to reproduce.</p>
    </list-item>
    <list-item>
      <p>Device engineers work far from their maximum work-efficiency,
      as they are hindered, instead of empowered, by the software
      infrastructure.</p>
    </list-item>
    <list-item>
      <p>Knowledge built-up, possibly over decades, may be lost when
      developers leave a company or institution.</p>
    </list-item>
  </list>
  <p>The Device Modeling Toolkit (<monospace>DMT</monospace>) presented
  here aims to solve these issues. <monospace>DMT</monospace> provides a
  Python library that offers:</p>
  <list list-type="bullet">
    <list-item>
      <p>classes and methods relevant to commonly used device
      engineering tasks</p>
    </list-item>
    <list-item>
      <p>several abstract base classes for implementing new interfaces
      to various types of simulators</p>
    </list-item>
    <list-item>
      <p>concrete implementations of the abstract base classes for
      open-source simulators such as Ngspice
      (<xref alt="Vogt, 2022" rid="ref-Vogt2022" ref-type="bibr">Vogt,
      2022</xref>), Xyce
      (<xref alt="Keiter et al., 2014" rid="ref-Keiter2021" ref-type="bibr">Keiter
      et al., 2014</xref>) or Hdev
      (<xref alt="M√ºller et al., 2022" rid="ref-Hdev" ref-type="bibr">M√ºller
      et al., 2022</xref>).</p>
    </list-item>
  </list>
  <p><monospace>DMT</monospace>-based simulations allow data generation,
  workflow implementation and visualization to be implemented in a
  single file, enabling more efficient cooperation and more reproducible
  research
  (<xref alt="Stodden et al., 2016" rid="ref-Stodden2016" ref-type="bibr">Stodden
  et al., 2016</xref>). Basic principles in software engineering, such
  as unit testing, version control, and documentation, are adhered to so
  that others can use and contribute to the software.</p>
</sec>
<sec id="summary">
  <title>Summary</title>
  <p><monospace>DMT</monospace> is implemented as a toolkit that follows
  the principles of object-oriented software design. The
  <monospace>DMT</monospace> Git repository contains the
  <monospace>DMT</monospace> code alongside documentation and a number
  of CI routines. These routines execute unit tests, execute integration
  tests and create ready to install wheel files. This enables electrical
  engineers with some basic experience in Python to install, use and
  contribute to the software.</p>
  <p><monospace>DMT</monospace> data is stored using
  <monospace>DataFrame</monospace> objects. The
  <monospace>DataFrame</monospace> class is a subclass of
  <monospace>pandas.DataFrame</monospace>
  (<xref alt="McKinney, 2010" rid="ref-McKinney2010" ref-type="bibr">McKinney,
  2010</xref>), ideally suited for processing and analyzing large
  amounts of data. <monospace>DMT</monospace> extends this class with
  several data-processing methods that are particularly useful for
  electrical quantities such as currents, voltages and charges. Some of
  these methods are based on routines in
  <monospace>scikit-rf</monospace>
  (<xref alt="Arsenovic et al., 2022" rid="ref-Arsenovic2022" ref-type="bibr">Arsenovic
  et al., 2022</xref>).</p>
  <p>Electrical data can be generated using a diverse array of methods,
  ranging from experimental measurements to circuit simulations. A
  central problem with this data is the inconsistent naming of
  variables, which should be consistent throughout the code in order to
  process data in a unified way. For example, some people might
  abbreviate the collector current of a bipolar transistor as
  <inline-formula><alternatives>
  <tex-math><![CDATA[\textbf{I\_C}]]></tex-math>
  <mml:math display="inline" xmlns:mml="http://www.w3.org/1998/Math/MathML"><mml:mtext mathvariant="bold">ùêà_ùêÇ</mml:mtext></mml:math></alternatives></inline-formula>,
  while others might write <inline-formula><alternatives>
  <tex-math><![CDATA[\textbf{IC}]]></tex-math>
  <mml:math display="inline" xmlns:mml="http://www.w3.org/1998/Math/MathML"><mml:mtext mathvariant="bold">ùêàùêÇ</mml:mtext></mml:math></alternatives></inline-formula>
  instead. This can lead to confusion when transferring data between
  engineers, or even for a single engineer transferring data between
  different work stations and/or (proprietary) software packages. To
  solve this problem <monospace>DMT</monospace> implements a
  bullet-proof grammar for naming electrical quantities, and translates
  all data columns to this grammar during data import.</p>
  <p><monospace>DMT</monospace> offers classes and methods which can be
  either used directly or subclassed, for e.g.¬†creating interfaces to
  circuit simulators. The base class offered by
  <monospace>DMT</monospace> for representing electrical devices is
  called <monospace>DutView</monospace> (Device-Under-Test). This
  abstract class provides common attributes and methods that represent
  measurements, circuit simulations or TCAD simulations. There are
  several subclasses that add logic:</p>
  <list list-type="bullet">
    <list-item>
      <p><monospace>DutMeas</monospace> adds logic for DUT instances
      that contain measured data.</p>
    </list-item>
    <list-item>
      <p><monospace>DutCircuit</monospace> is an abstract class that
      adds logic for DUT instances that represent circuit simulations.
      The interface is implemented in the DMT-core module for:</p>
      <list list-type="bullet">
        <list-item>
          <p>Xyce
          (<xref alt="Keiter et al., 2014" rid="ref-Keiter2021" ref-type="bibr">Keiter
          et al., 2014</xref>) in <monospace>DutXyce</monospace>,
          and</p>
        </list-item>
        <list-item>
          <p>Ngspice
          (<xref alt="Vogt, 2022" rid="ref-Vogt2022" ref-type="bibr">Vogt,
          2022</xref>) in <monospace>DutNgspice</monospace>.</p>
        </list-item>
      </list>
    </list-item>
    <list-item>
      <p><monospace>DutTCAD</monospace> ads logic for DUT instances that
      represents devices based on TCAD simulations. The interface is
      implemented for:</p>
      <list list-type="bullet">
        <list-item>
          <p>Hdev
          (<xref alt="M√ºller et al., 2022" rid="ref-Hdev" ref-type="bibr">M√ºller
          et al., 2022</xref>) in <monospace>DutHdev</monospace>.</p>
        </list-item>
      </list>
    </list-item>
  </list>
  <p>Interfaces to other simulators, e.g.¬†proprietary ones, are straight
  forward to implement. All simulators can be used as drop-in
  replacements for each other. There are only two necessary steps that
  need to be implemented for each simulator. First, a routine for
  generating the simulator input file must be implemented. Second, an
  import routine that returns a <monospace>DataFrame</monospace> from
  the simulator output must be provided. This is illustrated in
  <xref alt="Figure¬†1" rid="figU003Ainterface">Figure¬†1</xref>.</p>
  <fig>
    <caption><p>DMT interfacing a circuit simulator and corresponding
    data
    flow.<styled-content id="figU003Ainterface"></styled-content></p></caption>
    <graphic mimetype="application" mime-subtype="pdf" xlink:href="DMT-interface.pdf" xlink:title="" />
  </fig>
  <p>Often one needs to handle many different devices, e.g.¬†transistors
  with different geometries. For this purpose the
  <monospace>DutLib</monospace> class offers a ‚Äúcontainer‚Äù for
  <monospace>DutView</monospace> objects for e.g.¬†storing the
  measurement data of one wafer. A typical use case is loading
  measurement data generated for a given technology, including specific
  test structures and transistors.</p>
  <p>Circuit and TCAD simulations are started and controlled by the
  <monospace>SimCon</monospace> class. This class enables the user to
  run many simulations in parallel and utilizes the high core count of
  modern computers. Each simulation requires one
  <monospace>DutView</monospace> object that defines either a circuit or
  TCAD simulation, as well as the definition of a sweep for changing the
  operating point. The definition of sweeps, e.g.¬†the sweep of voltages
  or currents, is controlled by objects in the
  <monospace>Sweep</monospace> class. <monospace>SimCon</monospace> also
  generates a hash for every simulation, so that identical simulations
  will not re-run when the software is called multiple times, provided
  the simulation definition (and therefore the hash) have not
  changed.</p>
  <p>Model parameters are stored using the <monospace>MCard</monospace>
  class. <monospace>Mcard</monospace> implements a container for storing
  all model parameters, including information on parameter boundaries
  that is directly obtained from Verilog-A source files. This feature
  leverages the VerilogAE tool
  (<xref alt="Kuthe et al., 2020" rid="ref-Kuthe2020a" ref-type="bibr">Kuthe
  et al., 2020</xref>). <monospace>MCard</monospace> can interpret
  Verilog-A model codes, save and load lists of model parameters and can
  also be used to define elements in the <monospace>Circuit</monospace>
  class used for defining circuit simulations.</p>
  <p>Finally, <monospace>DMT</monospace> implements the
  <monospace>Plot</monospace> class for displaying electrical data using
  different back-ends:</p>
  <list list-type="bullet">
    <list-item>
      <p><monospace>matplotlib</monospace> for interactive plots</p>
    </list-item>
    <list-item>
      <p><monospace>pyqtgraph</monospace> for plots to be used in GUI
      applications</p>
    </list-item>
    <list-item>
      <p><monospace>LaTeX:pgfplots</monospace> for TeX based technical
      documentation or scientific publications</p>
    </list-item>
  </list>
  <p>An example plot of a simulated transistor is shown in
  <xref alt="Figure¬†2" rid="figU003Aresults_1">Figure¬†2</xref>.</p>
  <fig>
    <caption><p>Transit frequency <inline-formula><alternatives>
    <tex-math><![CDATA[f_{\mathrm{T}}]]></tex-math>
    <mml:math display="inline" xmlns:mml="http://www.w3.org/1998/Math/MathML"><mml:msub><mml:mi>f</mml:mi><mml:mstyle mathvariant="normal"><mml:mi>T</mml:mi></mml:mstyle></mml:msub></mml:math></alternatives></inline-formula>
    of a Bipolar
    transistor.<styled-content id="figU003Aresults_1"></styled-content></p></caption>
    <graphic mimetype="application" mime-subtype="pdf" xlink:href="F_TJ_C.pdf" xlink:title="" />
  </fig>
</sec>
<sec id="related-publications">
  <title>Related Publications</title>
  <p><monospace>DMT</monospace> is used internally by CEDIC staff in
  research and by SemiMod for commercial purposes. It has also been used
  by cooperating institutions and companies. The project has been used
  in the following contexts:</p>
  <list list-type="bullet">
    <list-item>
      <p>for circuit simulations
      (<xref alt="Weimer et al., 2022" rid="ref-Weimer2021" ref-type="bibr">Weimer
      et al., 2022</xref>),</p>
    </list-item>
    <list-item>
      <p>for TCAD simulations and plotting
      (<xref alt="Markus Muller et al., 2021" rid="ref-Muller2021" ref-type="bibr">Markus
      Muller et al., 2021</xref>),</p>
    </list-item>
    <list-item>
      <p>for circuit and TCAD simulations
      (<xref alt="M. Muller et al., 2022" rid="ref-Muller2021a" ref-type="bibr">M.
      Muller et al., 2022</xref>),</p>
    </list-item>
    <list-item>
      <p>for model parameter extraction
      (<xref alt="M√ºller &amp; Schr√∂ter, 2019" rid="ref-Muller2020c" ref-type="bibr">M√ºller
      &amp; Schr√∂ter, 2019</xref>) and</p>
    </list-item>
    <list-item>
      <p>for model parameter extraction and TCAD simulation
      (<xref alt="Phillips et al., 2022" rid="ref-Phillips2021" ref-type="bibr">Phillips
      et al., 2022</xref>).</p>
    </list-item>
  </list>
  <p>In addition, <monospace>DMT</monospace> has been cited in
  (<xref alt="Grabinski, 2019" rid="ref-Grabinski2019" ref-type="bibr">Grabinski,
  2019</xref>;
  <xref alt="Kuthe et al., 2020" rid="ref-Kuthe2020a" ref-type="bibr">Kuthe
  et al., 2020</xref>;
  <xref alt="M√ºller et al., 2019" rid="ref-Muller2019a" ref-type="bibr">M√ºller
  et al., 2019</xref>,
  <xref alt="2021" rid="ref-Muller2021b" ref-type="bibr">2021</xref>).</p>
</sec>
<sec id="related-projects">
  <title>Related Projects</title>
  <p><monospace>DMT</monospace> directly uses the
  <ext-link ext-link-type="uri" xlink:href="https://man.sr.ht/~dspom/openvaf_doc/verilogae/">VerilogAE</ext-link>
  (<xref alt="Kuthe et al., 2020" rid="ref-Kuthe2020a" ref-type="bibr">Kuthe
  et al., 2020</xref>) for accessing all information in Verilog-AMS
  files. The TCAD simulator
  <ext-link ext-link-type="uri" xlink:href="https://gitlab.com/metroid120/hdev_simulator">Hdev</ext-link>
  (<xref alt="M√ºller et al., 2022" rid="ref-Hdev" ref-type="bibr">M√ºller
  et al., 2022</xref>) uses the class <monospace>DutHdev</monospace> as
  its Python interface.</p>
</sec>
<sec id="acknowledgements">
  <title>Acknowledgements</title>
  <p>This project would not have been possible without our colleagues
  Dipl.-Ing. Christoph Weimer and Dr.-Ing. Yves Zimmermann. We
  particularly acknowledge Wladek Grabinski for his efforts to promote
  the use of open source software in the semiconductor community.</p>
</sec>
</body>
<back>
<ref-list>
  <ref id="ref-Shull2010">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Shull</surname><given-names>Forrest</given-names></name>
        <name><surname>Melnik</surname><given-names>Grigori</given-names></name>
        <name><surname>Turhan</surname><given-names>Burak</given-names></name>
        <name><surname>Layman</surname><given-names>Lucas</given-names></name>
        <name><surname>Diep</surname><given-names>Madeline</given-names></name>
        <name><surname>Erdogmus</surname><given-names>Hakan</given-names></name>
      </person-group>
      <article-title>What do we know about test-driven development?</article-title>
      <source>IEEE Softw.</source>
      <year iso-8601-date="2010-11">2010</year><month>11</month>
      <volume>27</volume>
      <issue>6</issue>
      <uri>https://ieeexplore.ieee.org/document/5604358/</uri>
      <pub-id pub-id-type="doi">10.1109/MS.2010.152</pub-id>
      <fpage>16</fpage>
      <lpage>19</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Vogt2022">
    <element-citation>
      <person-group person-group-type="author">
        <name><surname>Vogt</surname><given-names>Holger</given-names></name>
      </person-group>
      <article-title>Ngspice, the open source Spice circuit simulator - Intro</article-title>
      <year iso-8601-date="2022">2022</year>
      <date-in-citation content-type="access-date"><year iso-8601-date="2022-02-16">2022</year><month>02</month><day>16</day></date-in-citation>
      <uri>http://ngspice.sourceforge.net/</uri>
    </element-citation>
  </ref>
  <ref id="ref-Keiter2021">
    <element-citation publication-type="report">
      <person-group person-group-type="author">
        <name><surname>Keiter</surname><given-names>Eric R</given-names></name>
        <name><surname>Mei</surname><given-names>Ting</given-names></name>
        <name><surname>Russo</surname><given-names>Thomas V</given-names></name>
        <name><surname>Schiek</surname><given-names>Richard L</given-names></name>
        <name><surname>Sholander</surname><given-names>Peter E</given-names></name>
        <name><surname>Thornquist</surname><given-names>Heidi K</given-names></name>
        <name><surname>Verley</surname><given-names>Jason C</given-names></name>
        <name><surname>Baur</surname><given-names>David G</given-names></name>
      </person-group>
      <article-title>Xyce Parallel Electronic Simulator Reference Guide , Version 6 . 2</article-title>
      <publisher-name>Sandia National Laboratories (SNL)</publisher-name>
      <publisher-loc>Albuquerque, NM,; Livermore, CA (United States)</publisher-loc>
      <year iso-8601-date="2014-10">2014</year><month>10</month>
      <uri>https://www.osti.gov/servlets/purl/1826862/</uri>
      <pub-id pub-id-type="doi">10.2172/1826862</pub-id>
    </element-citation>
  </ref>
  <ref id="ref-Hdev">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Mothes</surname><given-names>Sven</given-names></name>
        <name><surname>Claus</surname><given-names>Martin</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>Hdev: A 1D and 2D Hydrodynamic/Drift-Diffusion solver for SiGe and III-V HBTs</article-title>
      <source>J. Open Source Softw.</source>
      <year iso-8601-date="2022">2022</year>
    </element-citation>
  </ref>
  <ref id="ref-McKinney2010">
    <element-citation publication-type="paper-conference">
      <person-group person-group-type="author">
        <name><surname>McKinney</surname><given-names>Wes</given-names></name>
      </person-group>
      <article-title>Data Structures for Statistical Computing in Python</article-title>
      <source>Proc. 9th python sci. conf.</source>
      <year iso-8601-date="2010">2010</year>
      <uri>https://conference.scipy.org/proceedings/scipy2010/mckinney.html</uri>
      <pub-id pub-id-type="doi">10.25080/majora-92bf1922-00a</pub-id>
      <fpage>56</fpage>
      <lpage>61</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Arsenovic2022">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Arsenovic</surname><given-names>Alexander</given-names></name>
        <name><surname>Hillairet</surname><given-names>Julien</given-names></name>
        <name><surname>Anderson</surname><given-names>Jackson</given-names></name>
        <name><surname>Forsten</surname><given-names>Henrik</given-names></name>
        <name><surname>Ries</surname><given-names>Vincent</given-names></name>
        <name><surname>Eller</surname><given-names>Michael</given-names></name>
        <name><surname>Sauber</surname><given-names>Noah</given-names></name>
        <name><surname>Weikle</surname><given-names>Robert</given-names></name>
        <name><surname>Barnhart</surname><given-names>William</given-names></name>
        <name><surname>Forstmayr</surname><given-names>Franz</given-names></name>
      </person-group>
      <article-title>Scikit-rf: An Open Source Python Package for Microwave Network Creation, Analysis, and Calibration [Speaker‚Äôs Corner]</article-title>
      <source>IEEE Microw. Mag.</source>
      <year iso-8601-date="2022-01">2022</year><month>01</month>
      <volume>23</volume>
      <issue>1</issue>
      <uri>https://ieeexplore.ieee.org/document/9632487/</uri>
      <pub-id pub-id-type="doi">10.1109/MMM.2021.3117139</pub-id>
      <fpage>98</fpage>
      <lpage>105</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Kuthe2020a">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Kuthe</surname><given-names>Pascal</given-names></name>
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>VerilogAE: An open source Verilog-A compiler for compact model parameter extraction</article-title>
      <source>IEEE J. Electron Devices Soc.</source>
      <year iso-8601-date="2020">2020</year>
      <volume>8</volume>
      <uri>https://ieeexplore.ieee.org/document/9193978/</uri>
      <pub-id pub-id-type="doi">10.1109/JEDS.2020.3023165</pub-id>
      <fpage>1416</fpage>
      <lpage>1423</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Muller2019a">
    <element-citation>
      <person-group person-group-type="author">
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Krattenmacher</surname><given-names>Mario</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>Open license parameter extraction tool - Overview and demo for SiGe HBTs</article-title>
      <publisher-name>HICUM Workshop</publisher-name>
      <publisher-loc>Munich</publisher-loc>
      <year iso-8601-date="2019">2019</year>
      <uri>https://www.iee.et.tu-dresden.de/iee/eb/forsch/Models/workshop_2019/contr_2019/dmt.pdf</uri>
    </element-citation>
  </ref>
  <ref id="ref-Muller2020c">
    <element-citation>
      <person-group person-group-type="author">
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>Selected Results of HICUM Paramter Extraction for InP HBTs</article-title>
      <publisher-name>Arbeitskreis Bipolar</publisher-name>
      <publisher-loc>Crolles</publisher-loc>
      <year iso-8601-date="2019">2019</year>
      <uri>https://www.iee.et.tu-dresden.de/iee/eb/forsch/AK-Bipo/2019/10-CEDIC_mmu_BipAK19.pdf</uri>
    </element-citation>
  </ref>
  <ref id="ref-Muller2021">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Muller</surname><given-names>Markus</given-names></name>
        <name><surname>Dollfus</surname><given-names>Philippe</given-names></name>
        <name><surname>Schroter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>1-D drift-diffusion simulation of two-valley semiconductors and devices</article-title>
      <source>IEEE Trans. Electron Devices</source>
      <year iso-8601-date="2021-03">2021</year><month>03</month>
      <volume>68</volume>
      <issue>3</issue>
      <uri>https://ieeexplore.ieee.org/document/9361768/</uri>
      <pub-id pub-id-type="doi">10.1109/TED.2021.3051552</pub-id>
      <fpage>1221</fpage>
      <lpage>1227</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Muller2021a">
    <element-citation publication-type="paper-conference">
      <person-group person-group-type="author">
        <name><surname>Muller</surname><given-names>M.</given-names></name>
        <name><surname>Schroter</surname><given-names>M.</given-names></name>
        <name><surname>Jungemann</surname><given-names>C.</given-names></name>
        <name><surname>Weimer</surname><given-names>C.</given-names></name>
      </person-group>
      <article-title>Augmented Drift-Diffusion Transport for the Simulation of Advanced SiGe HBTs</article-title>
      <source>2019 IEEE BiCMOS compd. Semicond. Integr. Circuits technol. symp.</source>
      <year iso-8601-date="2022">2022</year>
      <pub-id pub-id-type="doi">10.1109/bcicts50416.2021.9682487</pub-id>
      <fpage>1</fpage>
      <lpage>4</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Muller2021b">
    <element-citation>
      <person-group person-group-type="author">
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Kuthe</surname><given-names>Pascal</given-names></name>
        <name><surname>Krattenmacher</surname><given-names>Mario</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>Overview of selected open source tools for compact modeling</article-title>
      <publisher-name>MOS-AK</publisher-name>
      <publisher-loc>San Francisco</publisher-loc>
      <year iso-8601-date="2021">2021</year>
      <uri>https://www.mos-ak.org/silicon_valley_2021/presentations/Mueller_MOS-AK_SV_21.pdf</uri>
    </element-citation>
  </ref>
  <ref id="ref-Phillips2021">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Phillips</surname><given-names>S.</given-names></name>
        <name><surname>Preisler</surname><given-names>E.</given-names></name>
        <name><surname>Zheng</surname><given-names>J.</given-names></name>
        <name><surname>Chaudhry</surname><given-names>S.</given-names></name>
        <name><surname>Racanelli</surname><given-names>M.</given-names></name>
        <name><surname>Muller</surname><given-names>M.</given-names></name>
        <name><surname>Schroter</surname><given-names>M.</given-names></name>
        <name><surname>McArthur</surname><given-names>W.</given-names></name>
        <name><surname>Howard</surname><given-names>D.</given-names></name>
      </person-group>
      <article-title>Advances in foundry SiGe HBT BiCMOS processes through modeling and device scaling for ultra-high speed applications</article-title>
      <source>2021 IEEE BiCMOS Compd. Semicond. Integr. Circuits Technol. Symp.</source>
      <year iso-8601-date="2022">2022</year>
      <pub-id pub-id-type="doi">10.1109/bcicts50416.2021.9682485</pub-id>
      <fpage>1</fpage>
      <lpage>5</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Weimer2021">
    <element-citation publication-type="paper-conference">
      <person-group person-group-type="author">
        <name><surname>Weimer</surname><given-names>C.</given-names></name>
        <name><surname>Sakalas</surname><given-names>P.</given-names></name>
        <name><surname>Muller</surname><given-names>M.</given-names></name>
        <name><surname>Fischer</surname><given-names>G. G.</given-names></name>
        <name><surname>Schroter</surname><given-names>M.</given-names></name>
      </person-group>
      <article-title>An Experimental Load-Pull Based Large-Signal RF Reliability Study of SiGe HBTs</article-title>
      <source>2021 IEEE BiCMOS compd. Semicond. Integr. Circuits technol. symp.</source>
      <publisher-name>IEEE</publisher-name>
      <year iso-8601-date="2022-12">2022</year><month>12</month>
      <isbn>978-1-6654-3990-9</isbn>
      <uri>https://ieeexplore.ieee.org/document/9682473/</uri>
      <pub-id pub-id-type="doi">10.1109/bcicts50416.2021.9682473</pub-id>
      <fpage>1</fpage>
      <lpage>4</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Grabinski2019">
    <element-citation>
      <person-group person-group-type="author">
        <name><surname>Grabinski</surname><given-names>Wladek</given-names></name>
      </person-group>
      <article-title>FOSS TCAD/EDA tools for compact modeling</article-title>
      <publisher-name>Arbeitskreis Bipolar</publisher-name>
      <publisher-loc>Crolles</publisher-loc>
      <year iso-8601-date="2019">2019</year>
      <uri>https://www.iee.et.tu-dresden.de/iee/eb/forsch/AK-Bipo/2019/7-MOS-AK-Association_wgr_BipAK19.pdf</uri>
    </element-citation>
  </ref>
  <ref id="ref-Kuthe2020a">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Kuthe</surname><given-names>Pascal</given-names></name>
        <name><surname>M√ºller</surname><given-names>Markus</given-names></name>
        <name><surname>Schr√∂ter</surname><given-names>Michael</given-names></name>
      </person-group>
      <article-title>VerilogAE: An open source Verilog-A compiler for compact model parameter extraction</article-title>
      <source>IEEE J. Electron Devices Soc.</source>
      <year iso-8601-date="2020">2020</year>
      <volume>8</volume>
      <uri>https://ieeexplore.ieee.org/document/9193978/</uri>
      <pub-id pub-id-type="doi">10.1109/JEDS.2020.3023165</pub-id>
      <fpage>1416</fpage>
      <lpage>1423</lpage>
    </element-citation>
  </ref>
  <ref id="ref-Stodden2016">
    <element-citation publication-type="article-journal">
      <person-group person-group-type="author">
        <name><surname>Stodden</surname><given-names>Victoria</given-names></name>
        <name><surname>McNutt</surname><given-names>Marcia</given-names></name>
        <name><surname>Bailey</surname><given-names>David H.</given-names></name>
        <name><surname>Deelman</surname><given-names>Ewa</given-names></name>
        <name><surname>Gil</surname><given-names>Yolanda</given-names></name>
        <name><surname>Hanson</surname><given-names>Brooks</given-names></name>
        <name><surname>Heroux</surname><given-names>Michael A.</given-names></name>
        <name><surname>Ioannidis</surname><given-names>John P. A.</given-names></name>
        <name><surname>Taufer</surname><given-names>Michela</given-names></name>
      </person-group>
      <article-title>Enhancing reproducibility for computational methods</article-title>
      <source>Science</source>
      <year iso-8601-date="2016">2016</year>
      <volume>354</volume>
      <issue>6317</issue>
      <uri>https://www.science.org/doi/abs/10.1126/science.aah6168</uri>
      <pub-id pub-id-type="doi">10.1126/science.aah6168</pub-id>
      <fpage>1240</fpage>
      <lpage>1241</lpage>
    </element-citation>
  </ref>
</ref-list>
</back>
</article>
