$date
	Wed Oct 08 19:29:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_moore_SD $end
$var wire 1 ! out $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * currentState [2:0] $end
$var reg 3 + nextState [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
0$
0#
1"
0!
$end
#5000
1#
#10000
0#
0"
#15000
1#
#20000
b1 +
0#
1$
#25000
b1 *
1#
#30000
b10 +
0#
0$
#35000
b0 +
b10 *
1#
#40000
b11 +
0#
1$
#45000
b100 +
b11 *
1#
#50000
0#
#55000
1!
b1 +
b100 *
1#
#60000
b0 +
0#
0$
#65000
0!
b0 *
1#
#70000
0#
#75000
1#
#80000
b1 +
0#
1$
#85000
b1 *
1#
#90000
b10 +
0#
0$
#95000
b0 +
b10 *
1#
#100000
b11 +
0#
1$
#105000
b100 +
b11 *
1#
#110000
0#
#115000
1!
b1 +
b100 *
1#
#120000
0!
b0 *
0#
1"
#125000
1#
#130000
0#
