Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:09:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.089        0.000                      0                  506        0.156        0.000                      0                  506        3.000        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.089        0.000                      0                  506        0.156        0.000                      0                  506        3.000        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 2.634ns (44.374%)  route 3.302ns (55.626%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.909 r  fsm0/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     6.909    fsm0/out_reg[31]_i_2__0_n_6
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.626ns (44.299%)  route 3.302ns (55.701%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.901 r  fsm0/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     6.901    fsm0/out_reg[31]_i_2__0_n_4
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 2.550ns (43.576%)  route 3.302ns (56.424%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.825 r  fsm0/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     6.825    fsm0/out_reg[31]_i_2__0_n_5
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.530ns (43.382%)  route 3.302ns (56.618%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.805 r  fsm0/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     6.805    fsm0/out_reg[31]_i_2__0_n_7
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y62         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.517ns (43.256%)  route 3.302ns (56.744%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.792 r  fsm0/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.792    fsm0/out_reg[27]_i_1__0_n_6
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.509ns (43.177%)  route 3.302ns (56.823%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.784 r  fsm0/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.784    fsm0/out_reg[27]_i_1__0_n_4
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 fsm0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.433ns (42.424%)  route 3.302ns (57.576%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    fsm0/clk
    SLICE_X32Y58         FDRE                                         r  fsm0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm0/out_reg[13]/Q
                         net (fo=2, routed)           0.926     2.417    fsm0/fsm0_out[13]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.541 r  fsm0/A_addr0[3]_INST_0_i_8/O
                         net (fo=3, routed)           0.811     3.353    fsm0/A_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I3_O)        0.124     3.477 r  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.464     3.940    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.064 f  fsm0/out[31]_i_3/O
                         net (fo=34, routed)          0.912     4.976    fsm0/out[31]_i_3_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.100 r  fsm0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.189     5.289    fsm0/out[3]_i_2__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.884 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.884    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.001    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.118    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.235    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.469    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.708 r  fsm0/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.708    fsm0/out_reg[27]_i_1__0_n_5
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    fsm0/clk
    SLICE_X32Y61         FDRE                                         r  fsm0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 mult0/out_tmp0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    mult0/clk
    DSP48_X2Y22          DSP48E1                                      r  mult0/out_tmp0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  mult0/out_tmp0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.181    mult0/out_tmp0__0_n_153
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 mult0/out_tmp0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    mult0/clk
    DSP48_X2Y22          DSP48E1                                      r  mult0/out_tmp0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  mult0/out_tmp0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.181    mult0/out_tmp0__0_n_143
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 mult0/out_tmp0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.973     0.973    mult0/clk
    DSP48_X2Y22          DSP48E1                                      r  mult0/out_tmp0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  mult0/out_tmp0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.181    mult0/out_tmp0__0_n_142
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=222, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y23          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  1.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y54         FDRE                                         r  mult0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_reg[3]/Q
                         net (fo=1, routed)           0.059     0.597    vWrite00/Q[3]
    SLICE_X34Y54         FDRE                                         r  vWrite00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X34Y54         FDRE                                         r  vWrite00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.010     0.442    vWrite00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y55         FDRE                                         r  mult0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_reg[7]/Q
                         net (fo=1, routed)           0.059     0.597    vWrite00/Q[7]
    SLICE_X34Y55         FDRE                                         r  vWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X34Y55         FDRE                                         r  vWrite00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.010     0.442    vWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mult0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y55         FDRE                                         r  mult0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_reg[6]/Q
                         net (fo=1, routed)           0.059     0.597    vWrite00/Q[6]
    SLICE_X34Y55         FDRE                                         r  vWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X34Y55         FDRE                                         r  vWrite00/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.009     0.441    vWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X31Y57         FDRE                                         r  mult0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    vWrite00/Q[0]
    SLICE_X31Y56         FDRE                                         r  vWrite00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X31Y56         FDRE                                         r  vWrite00/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070     0.502    vWrite00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X34Y59         FDRE                                         r  mult0/out_tmp_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[14]__0/Q
                         net (fo=1, routed)           0.057     0.615    mult0/out_tmp_reg[14]__0_n_0
    SLICE_X34Y59         FDRE                                         r  mult0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    mult0/clk
    SLICE_X34Y59         FDRE                                         r  mult0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y54         FDRE                                         r  mult0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[17]/Q
                         net (fo=1, routed)           0.116     0.667    vWrite00/Q[17]
    SLICE_X33Y54         FDRE                                         r  vWrite00/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X33Y54         FDRE                                         r  vWrite00/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    vWrite00/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.616%)  route 0.117ns (45.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y56         FDRE                                         r  mult0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[26]/Q
                         net (fo=1, routed)           0.117     0.668    vWrite00/Q[26]
    SLICE_X33Y57         FDRE                                         r  vWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    vWrite00/clk
    SLICE_X33Y57         FDRE                                         r  vWrite00/out_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.070     0.502    vWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X34Y58         FDRE                                         r  mult0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.082     0.656    mult0/done_buf_reg[0]__0
    SLICE_X35Y58         FDRE                                         r  mult0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y58         FDRE                                         r  mult0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.057     0.489    mult0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X31Y57         FDRE                                         r  mult0/out_tmp_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[8]__0/Q
                         net (fo=1, routed)           0.055     0.593    mult0/out_tmp_reg[8]__0_n_0
    SLICE_X31Y57         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    mult0/clk
    SLICE_X31Y57         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.410     0.410    mult0/clk
    SLICE_X31Y57         FDRE                                         r  mult0/out_tmp_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[0]__0/Q
                         net (fo=1, routed)           0.054     0.593    mult0/out_tmp_reg[0]__0_n_0
    SLICE_X31Y57         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=222, unset)          0.432     0.432    mult0/clk
    SLICE_X31Y57         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y23   mult0/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y55  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y54  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y54  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y57  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y55  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y58  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y55  ARead00/out_reg[18]/C



