# MIPS_Pipeline_Architecture
This is the code for MIPS pipeline architecture with Forwarding and stalling implemented to aid data hazard issues, from a lab in EE 4363. Coded in Verilog.
