{"sha": "0081a354a809105cfdf65c7a7e170d5258323913", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDA4MWEzNTRhODA5MTA1Y2ZkZjY1YzdhN2UxNzBkNTI1ODMyMzkxMw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-04-17T01:02:36Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-04-17T01:02:36Z"}, "message": "Add missing blank lines.\n\nFrom-SVN: r7054", "tree": {"sha": "63c8f1b286eae6fb8b1bb7efbb1b9dc72ed2a1d9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/63c8f1b286eae6fb8b1bb7efbb1b9dc72ed2a1d9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0081a354a809105cfdf65c7a7e170d5258323913", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0081a354a809105cfdf65c7a7e170d5258323913", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0081a354a809105cfdf65c7a7e170d5258323913", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0081a354a809105cfdf65c7a7e170d5258323913/comments", "author": null, "committer": null, "parents": [{"sha": "0d920bbf1a91445ee1b3f9948c16d2a98fda4e7f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d920bbf1a91445ee1b3f9948c16d2a98fda4e7f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0d920bbf1a91445ee1b3f9948c16d2a98fda4e7f"}], "stats": {"total": 7, "additions": 7, "deletions": 0}, "files": [{"sha": "af7f9fd14433ea641925619f23c7fd6bb85bd327", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0081a354a809105cfdf65c7a7e170d5258323913/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0081a354a809105cfdf65c7a7e170d5258323913/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=0081a354a809105cfdf65c7a7e170d5258323913", "patch": "@@ -937,6 +937,7 @@\n       }\n     else\n       FAIL;\n+\n   if (GET_CODE (operands[2]) != CONST_INT || INTVAL (operands[2]) < 0)\n     {\n       operands[2] = force_reg (SImode, operands[2]);\n@@ -954,6 +955,7 @@\n \n   DONE;\n }\")\n+\n ;; AIX architecture-independent common-mode multiply (DImode),\n ;; divide/modulus, and quotient subroutine calls.  Input operands in R3 and\n ;; R4; results in R3 and somtimes R4; link register always clobbered by bla\n@@ -968,6 +970,7 @@\n    (clobber (match_scratch:SI 0 \"=l\"))]\n   \"! TARGET_POWER && ! TARGET_POWERPC\"\n   \"bla __mulh\")\n+\n (define_insn \"mull_call\"\n   [(set (reg:DI 3)\n \t(mult:DI (sign_extend:DI (reg:SI 3))\n@@ -976,6 +979,7 @@\n    (clobber (reg:SI 0))]\n   \"! TARGET_POWER && ! TARGET_POWERPC\"\n   \"bla __mull\")\n+\n (define_insn \"divss_call\"\n   [(set (reg:SI 3)\n \t(div:SI (reg:SI 3) (reg:SI 4)))\n@@ -985,6 +989,7 @@\n    (clobber (reg:SI 0))]\n   \"! TARGET_POWER && ! TARGET_POWERPC\"\n   \"bla __divss\")\n+\n (define_insn \"divus_call\"\n   [(set (reg:SI 3)\n \t(udiv:SI (reg:SI 3) (reg:SI 4)))\n@@ -994,12 +999,14 @@\n    (clobber (reg:SI 0))]\n   \"! TARGET_POWER && ! TARGET_POWERPC\"\n   \"bla __divus\")\n+\n (define_insn \"quoss_call\"\n   [(set (reg:SI 3)\n \t(div:SI (reg:SI 3) (reg:SI 4)))\n    (clobber (match_scratch:SI 0 \"=l\"))]\n   \"! TARGET_POWER && ! TARGET_POWERPC\"\n   \"bla __quoss\")\n+\n (define_insn \"quous_call\"\n   [(set (reg:SI 3)\n \t(udiv:SI (reg:SI 3) (reg:SI 4)))"}]}