#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c78b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c7a40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23d3b20 .functor NOT 1, L_0x23fee40, C4<0>, C4<0>, C4<0>;
L_0x23febd0 .functor XOR 1, L_0x23fea70, L_0x23feb30, C4<0>, C4<0>;
L_0x23fed30 .functor XOR 1, L_0x23febd0, L_0x23fec90, C4<0>, C4<0>;
v0x23fadd0_0 .net *"_ivl_10", 0 0, L_0x23fec90;  1 drivers
v0x23faed0_0 .net *"_ivl_12", 0 0, L_0x23fed30;  1 drivers
v0x23fafb0_0 .net *"_ivl_2", 0 0, L_0x23fda60;  1 drivers
v0x23fb070_0 .net *"_ivl_4", 0 0, L_0x23fea70;  1 drivers
v0x23fb150_0 .net *"_ivl_6", 0 0, L_0x23feb30;  1 drivers
v0x23fb280_0 .net *"_ivl_8", 0 0, L_0x23febd0;  1 drivers
v0x23fb360_0 .net "a", 0 0, v0x23f8090_0;  1 drivers
v0x23fb400_0 .net "b", 0 0, v0x23f8130_0;  1 drivers
v0x23fb4a0_0 .net "c", 0 0, v0x23f81d0_0;  1 drivers
v0x23fb540_0 .var "clk", 0 0;
v0x23fb5e0_0 .net "d", 0 0, v0x23f8340_0;  1 drivers
v0x23fb680_0 .net "out_dut", 0 0, L_0x23fe910;  1 drivers
v0x23fb720_0 .net "out_ref", 0 0, L_0x23fc5e0;  1 drivers
v0x23fb7c0_0 .var/2u "stats1", 159 0;
v0x23fb860_0 .var/2u "strobe", 0 0;
v0x23fb900_0 .net "tb_match", 0 0, L_0x23fee40;  1 drivers
v0x23fb9c0_0 .net "tb_mismatch", 0 0, L_0x23d3b20;  1 drivers
v0x23fba80_0 .net "wavedrom_enable", 0 0, v0x23f8430_0;  1 drivers
v0x23fbb20_0 .net "wavedrom_title", 511 0, v0x23f84d0_0;  1 drivers
L_0x23fda60 .concat [ 1 0 0 0], L_0x23fc5e0;
L_0x23fea70 .concat [ 1 0 0 0], L_0x23fc5e0;
L_0x23feb30 .concat [ 1 0 0 0], L_0x23fe910;
L_0x23fec90 .concat [ 1 0 0 0], L_0x23fc5e0;
L_0x23fee40 .cmp/eeq 1, L_0x23fda60, L_0x23fed30;
S_0x23c7bd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23c7a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23c8350 .functor NOT 1, v0x23f81d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d43e0 .functor NOT 1, v0x23f8130_0, C4<0>, C4<0>, C4<0>;
L_0x23fbd30 .functor AND 1, L_0x23c8350, L_0x23d43e0, C4<1>, C4<1>;
L_0x23fbdd0 .functor NOT 1, v0x23f8340_0, C4<0>, C4<0>, C4<0>;
L_0x23fbf00 .functor NOT 1, v0x23f8090_0, C4<0>, C4<0>, C4<0>;
L_0x23fc000 .functor AND 1, L_0x23fbdd0, L_0x23fbf00, C4<1>, C4<1>;
L_0x23fc0e0 .functor OR 1, L_0x23fbd30, L_0x23fc000, C4<0>, C4<0>;
L_0x23fc1a0 .functor AND 1, v0x23f8090_0, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fc260 .functor AND 1, L_0x23fc1a0, v0x23f8340_0, C4<1>, C4<1>;
L_0x23fc320 .functor OR 1, L_0x23fc0e0, L_0x23fc260, C4<0>, C4<0>;
L_0x23fc490 .functor AND 1, v0x23f8130_0, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fc500 .functor AND 1, L_0x23fc490, v0x23f8340_0, C4<1>, C4<1>;
L_0x23fc5e0 .functor OR 1, L_0x23fc320, L_0x23fc500, C4<0>, C4<0>;
v0x23d3d90_0 .net *"_ivl_0", 0 0, L_0x23c8350;  1 drivers
v0x23d3e30_0 .net *"_ivl_10", 0 0, L_0x23fc000;  1 drivers
v0x23f6880_0 .net *"_ivl_12", 0 0, L_0x23fc0e0;  1 drivers
v0x23f6940_0 .net *"_ivl_14", 0 0, L_0x23fc1a0;  1 drivers
v0x23f6a20_0 .net *"_ivl_16", 0 0, L_0x23fc260;  1 drivers
v0x23f6b50_0 .net *"_ivl_18", 0 0, L_0x23fc320;  1 drivers
v0x23f6c30_0 .net *"_ivl_2", 0 0, L_0x23d43e0;  1 drivers
v0x23f6d10_0 .net *"_ivl_20", 0 0, L_0x23fc490;  1 drivers
v0x23f6df0_0 .net *"_ivl_22", 0 0, L_0x23fc500;  1 drivers
v0x23f6ed0_0 .net *"_ivl_4", 0 0, L_0x23fbd30;  1 drivers
v0x23f6fb0_0 .net *"_ivl_6", 0 0, L_0x23fbdd0;  1 drivers
v0x23f7090_0 .net *"_ivl_8", 0 0, L_0x23fbf00;  1 drivers
v0x23f7170_0 .net "a", 0 0, v0x23f8090_0;  alias, 1 drivers
v0x23f7230_0 .net "b", 0 0, v0x23f8130_0;  alias, 1 drivers
v0x23f72f0_0 .net "c", 0 0, v0x23f81d0_0;  alias, 1 drivers
v0x23f73b0_0 .net "d", 0 0, v0x23f8340_0;  alias, 1 drivers
v0x23f7470_0 .net "out", 0 0, L_0x23fc5e0;  alias, 1 drivers
S_0x23f75d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23c7a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23f8090_0 .var "a", 0 0;
v0x23f8130_0 .var "b", 0 0;
v0x23f81d0_0 .var "c", 0 0;
v0x23f82a0_0 .net "clk", 0 0, v0x23fb540_0;  1 drivers
v0x23f8340_0 .var "d", 0 0;
v0x23f8430_0 .var "wavedrom_enable", 0 0;
v0x23f84d0_0 .var "wavedrom_title", 511 0;
S_0x23f7870 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23f75d0;
 .timescale -12 -12;
v0x23f7ad0_0 .var/2s "count", 31 0;
E_0x23c2800/0 .event negedge, v0x23f82a0_0;
E_0x23c2800/1 .event posedge, v0x23f82a0_0;
E_0x23c2800 .event/or E_0x23c2800/0, E_0x23c2800/1;
E_0x23c2a50 .event negedge, v0x23f82a0_0;
E_0x23ac9f0 .event posedge, v0x23f82a0_0;
S_0x23f7bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23f75d0;
 .timescale -12 -12;
v0x23f7dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23f7eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23f75d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23f8630 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23c7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23fc740 .functor AND 1, v0x23f8090_0, v0x23f8130_0, C4<1>, C4<1>;
L_0x23fc7b0 .functor NOT 1, v0x23f81d0_0, C4<0>, C4<0>, C4<0>;
L_0x23fc840 .functor AND 1, L_0x23fc740, L_0x23fc7b0, C4<1>, C4<1>;
L_0x23fc950 .functor NOT 1, v0x23f8340_0, C4<0>, C4<0>, C4<0>;
L_0x23fc9f0 .functor AND 1, L_0x23fc840, L_0x23fc950, C4<1>, C4<1>;
L_0x23fcb00 .functor NOT 1, v0x23f8130_0, C4<0>, C4<0>, C4<0>;
L_0x23fcbb0 .functor AND 1, v0x23f8090_0, L_0x23fcb00, C4<1>, C4<1>;
L_0x23fcc70 .functor AND 1, L_0x23fcbb0, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fce90 .functor NOT 1, v0x23f8340_0, C4<0>, C4<0>, C4<0>;
L_0x23fd010 .functor AND 1, L_0x23fcc70, L_0x23fce90, C4<1>, C4<1>;
L_0x23fd180 .functor OR 1, L_0x23fc9f0, L_0x23fd010, C4<0>, C4<0>;
L_0x23fd240 .functor AND 1, v0x23f8090_0, v0x23f8130_0, C4<1>, C4<1>;
L_0x23fd540 .functor AND 1, L_0x23fd240, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fd600 .functor AND 1, L_0x23fd540, v0x23f8340_0, C4<1>, C4<1>;
L_0x23fd4d0 .functor OR 1, L_0x23fd180, L_0x23fd600, C4<0>, C4<0>;
L_0x23fd7e0 .functor NOT 1, v0x23f8090_0, C4<0>, C4<0>, C4<0>;
L_0x23fd8e0 .functor AND 1, L_0x23fd7e0, v0x23f8130_0, C4<1>, C4<1>;
L_0x23fd9a0 .functor AND 1, L_0x23fd8e0, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fdb00 .functor AND 1, L_0x23fd9a0, v0x23f8340_0, C4<1>, C4<1>;
L_0x23fdbc0 .functor OR 1, L_0x23fd4d0, L_0x23fdb00, C4<0>, C4<0>;
L_0x23fdd80 .functor AND 1, v0x23f8090_0, v0x23f8130_0, C4<1>, C4<1>;
L_0x23fddf0 .functor AND 1, L_0x23fdd80, v0x23f81d0_0, C4<1>, C4<1>;
L_0x23fdf70 .functor NOT 1, v0x23f8340_0, C4<0>, C4<0>, C4<0>;
L_0x23fdfe0 .functor AND 1, L_0x23fddf0, L_0x23fdf70, C4<1>, C4<1>;
L_0x23fe1c0 .functor OR 1, L_0x23fdbc0, L_0x23fdfe0, C4<0>, C4<0>;
L_0x23fe2d0 .functor NOT 1, v0x23f8130_0, C4<0>, C4<0>, C4<0>;
L_0x23fe420 .functor AND 1, v0x23f8090_0, L_0x23fe2d0, C4<1>, C4<1>;
L_0x23fe4e0 .functor NOT 1, v0x23f81d0_0, C4<0>, C4<0>, C4<0>;
L_0x23fe640 .functor AND 1, L_0x23fe420, L_0x23fe4e0, C4<1>, C4<1>;
L_0x23fe750 .functor AND 1, L_0x23fe640, v0x23f8340_0, C4<1>, C4<1>;
L_0x23fe910 .functor OR 1, L_0x23fe1c0, L_0x23fe750, C4<0>, C4<0>;
v0x23f8920_0 .net *"_ivl_0", 0 0, L_0x23fc740;  1 drivers
v0x23f8a00_0 .net *"_ivl_10", 0 0, L_0x23fcb00;  1 drivers
v0x23f8ae0_0 .net *"_ivl_12", 0 0, L_0x23fcbb0;  1 drivers
v0x23f8bd0_0 .net *"_ivl_14", 0 0, L_0x23fcc70;  1 drivers
v0x23f8cb0_0 .net *"_ivl_16", 0 0, L_0x23fce90;  1 drivers
v0x23f8de0_0 .net *"_ivl_18", 0 0, L_0x23fd010;  1 drivers
v0x23f8ec0_0 .net *"_ivl_2", 0 0, L_0x23fc7b0;  1 drivers
v0x23f8fa0_0 .net *"_ivl_20", 0 0, L_0x23fd180;  1 drivers
v0x23f9080_0 .net *"_ivl_22", 0 0, L_0x23fd240;  1 drivers
v0x23f9160_0 .net *"_ivl_24", 0 0, L_0x23fd540;  1 drivers
v0x23f9240_0 .net *"_ivl_26", 0 0, L_0x23fd600;  1 drivers
v0x23f9320_0 .net *"_ivl_28", 0 0, L_0x23fd4d0;  1 drivers
v0x23f9400_0 .net *"_ivl_30", 0 0, L_0x23fd7e0;  1 drivers
v0x23f94e0_0 .net *"_ivl_32", 0 0, L_0x23fd8e0;  1 drivers
v0x23f95c0_0 .net *"_ivl_34", 0 0, L_0x23fd9a0;  1 drivers
v0x23f96a0_0 .net *"_ivl_36", 0 0, L_0x23fdb00;  1 drivers
v0x23f9780_0 .net *"_ivl_38", 0 0, L_0x23fdbc0;  1 drivers
v0x23f9970_0 .net *"_ivl_4", 0 0, L_0x23fc840;  1 drivers
v0x23f9a50_0 .net *"_ivl_40", 0 0, L_0x23fdd80;  1 drivers
v0x23f9b30_0 .net *"_ivl_42", 0 0, L_0x23fddf0;  1 drivers
v0x23f9c10_0 .net *"_ivl_44", 0 0, L_0x23fdf70;  1 drivers
v0x23f9cf0_0 .net *"_ivl_46", 0 0, L_0x23fdfe0;  1 drivers
v0x23f9dd0_0 .net *"_ivl_48", 0 0, L_0x23fe1c0;  1 drivers
v0x23f9eb0_0 .net *"_ivl_50", 0 0, L_0x23fe2d0;  1 drivers
v0x23f9f90_0 .net *"_ivl_52", 0 0, L_0x23fe420;  1 drivers
v0x23fa070_0 .net *"_ivl_54", 0 0, L_0x23fe4e0;  1 drivers
v0x23fa150_0 .net *"_ivl_56", 0 0, L_0x23fe640;  1 drivers
v0x23fa230_0 .net *"_ivl_58", 0 0, L_0x23fe750;  1 drivers
v0x23fa310_0 .net *"_ivl_6", 0 0, L_0x23fc950;  1 drivers
v0x23fa3f0_0 .net *"_ivl_8", 0 0, L_0x23fc9f0;  1 drivers
v0x23fa4d0_0 .net "a", 0 0, v0x23f8090_0;  alias, 1 drivers
v0x23fa570_0 .net "b", 0 0, v0x23f8130_0;  alias, 1 drivers
v0x23fa660_0 .net "c", 0 0, v0x23f81d0_0;  alias, 1 drivers
v0x23fa960_0 .net "d", 0 0, v0x23f8340_0;  alias, 1 drivers
v0x23faa50_0 .net "out", 0 0, L_0x23fe910;  alias, 1 drivers
S_0x23fabb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23c7a40;
 .timescale -12 -12;
E_0x23c25a0 .event anyedge, v0x23fb860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23fb860_0;
    %nor/r;
    %assign/vec4 v0x23fb860_0, 0;
    %wait E_0x23c25a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23f75d0;
T_3 ;
    %fork t_1, S_0x23f7870;
    %jmp t_0;
    .scope S_0x23f7870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f7ad0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23f8340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8130_0, 0;
    %assign/vec4 v0x23f8090_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23ac9f0;
    %load/vec4 v0x23f7ad0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23f7ad0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23f8340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8130_0, 0;
    %assign/vec4 v0x23f8090_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23c2a50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23f7eb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c2800;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23f8090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f81d0_0, 0;
    %assign/vec4 v0x23f8340_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23f75d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23c7a40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fb860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23c7a40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23fb540_0;
    %inv;
    %store/vec4 v0x23fb540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23c7a40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23f82a0_0, v0x23fb9c0_0, v0x23fb360_0, v0x23fb400_0, v0x23fb4a0_0, v0x23fb5e0_0, v0x23fb720_0, v0x23fb680_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23c7a40;
T_7 ;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23c7a40;
T_8 ;
    %wait E_0x23c2800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb7c0_0, 4, 32;
    %load/vec4 v0x23fb900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb7c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23fb720_0;
    %load/vec4 v0x23fb720_0;
    %load/vec4 v0x23fb680_0;
    %xor;
    %load/vec4 v0x23fb720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23fb7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb7c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response6/top_module.sv";
