Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 21:40:42 2020
| Host         : DESKTOP-4Q5DVQS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|     10 |            3 |
|     12 |            2 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           14 |
| Yes          | No                    | No                     |              48 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------+------------------+----------------+
|                          Clock Signal                         |                     Enable Signal                     |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                | uart_receiver/data[0]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[5]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[7]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[2]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[1]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[3]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[4]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_receiver/data[6]_i_1_n_0                         |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                | uart_transmitter/tx6_out                              |                                         |                1 |              1 |
|  display/FSM/video_home_on_reg_i_2_n_0                        |                                                       |                                         |                1 |              2 |
|  display/attack_screen/flame_monster_unit/form_reg[2]_i_2_n_0 |                                                       |                                         |                1 |              3 |
|  clk_IBUF_BUFG                                                | uart_receiver/state_0                                 |                                         |                1 |              4 |
|  clk_IBUF_BUFG                                                | uart_receiver/E[0]                                    |                                         |                2 |              5 |
|  display/FSM/E[0]                                             |                                                       |                                         |                5 |              8 |
|  clk_IBUF_BUFG                                                | display/attack_screen/fight_screen/movable_bar_1/E[0] |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                                | display/vsync_unit/v_count_reg0                       |                                         |                5 |             10 |
|  clk_IBUF_BUFG                                                | display/vsync_unit/E[0]                               |                                         |                5 |             10 |
|  display/attack_screen/flame_monster_unit/sel_n_15            |                                                       |                                         |                4 |             12 |
|  clk_IBUF_BUFG                                                | display/vsync_unit/E[0]                               | display/vsync_unit/SR[0]                |                6 |             12 |
|  clk_IBUF_BUFG                                                | uart_receiver/count[0]_i_1__0_n_0                     | uart_receiver/state_0                   |                4 |             14 |
|  clk_IBUF_BUFG                                                | uart_transmitter/idle1                                | uart_transmitter/count[0]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG                                                |                                                       | display/vsync_unit/h_count_reg_reg[9]_4 |               14 |             38 |
|  clk_IBUF_BUFG                                                |                                                       |                                         |               61 |             90 |
+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------+------------------+----------------+


