#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027316cab740 .scope module, "risc_processor" "risc_processor" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "external_data_in";
    .port_info 3 /OUTPUT 8 "data_out";
L_0000027316c92ef0 .functor AND 1, v0000027316c90f00_0, L_0000027316d14420, C4<1>, C4<1>;
L_0000027316d50088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027316d11900_0 .net/2u *"_ivl_0", 7 0, L_0000027316d50088;  1 drivers
L_0000027316d500d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000027316d11540_0 .net/2u *"_ivl_20", 7 0, L_0000027316d500d0;  1 drivers
v0000027316d11a40_0 .net *"_ivl_22", 0 0, L_0000027316d14420;  1 drivers
v0000027316d11ae0_0 .net *"_ivl_25", 0 0, L_0000027316c92ef0;  1 drivers
L_0000027316d50118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027316d11680_0 .net/2u *"_ivl_26", 7 0, L_0000027316d50118;  1 drivers
v0000027316d11cc0_0 .net "alu_b", 7 0, L_0000027316d15320;  1 drivers
v0000027316d123a0_0 .net "alu_op", 1 0, v0000027316c90dc0_0;  1 drivers
v0000027316d112c0_0 .net "alu_result", 7 0, v0000027316c90820_0;  1 drivers
v0000027316d11d60_0 .net "alu_src", 0 0, v0000027316c90b40_0;  1 drivers
o0000027316cbc3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027316d12620_0 .net "clk", 0 0, o0000027316cbc3e8;  0 drivers
v0000027316d12ee0_0 .net "data_out", 7 0, L_0000027316d14600;  1 drivers
o0000027316cbc418 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027316d129e0_0 .net "external_data_in", 7 0, o0000027316cbc418;  0 drivers
v0000027316d11f40_0 .net "immediate", 7 0, L_0000027316d15280;  1 drivers
v0000027316d114a0_0 .net "instruction", 15 0, v0000027316d12580_0;  1 drivers
v0000027316d11fe0_0 .net "mem_read", 0 0, v0000027316c90be0_0;  1 drivers
v0000027316d12120_0 .net "mem_read_data", 7 0, v0000027316d128a0_0;  1 drivers
v0000027316d12260_0 .net "mem_to_reg", 0 0, v0000027316c90e60_0;  1 drivers
v0000027316d12440_0 .net "mem_write", 0 0, v0000027316c90f00_0;  1 drivers
v0000027316d124e0_0 .net "opcode", 2 0, L_0000027316d144c0;  1 drivers
v0000027316d126c0_0 .net "pc_current", 7 0, v0000027316d11360_0;  1 drivers
v0000027316d15140_0 .net "pc_next", 7 0, L_0000027316d15be0;  1 drivers
v0000027316d146a0_0 .net "pc_plus1", 7 0, L_0000027316d14100;  1 drivers
v0000027316d15aa0_0 .net "pc_src", 0 0, v0000027316d11e00_0;  1 drivers
v0000027316d15b40_0 .net "rd", 1 0, L_0000027316d15640;  1 drivers
v0000027316d15e60_0 .net "read_data1", 7 0, v0000027316d12760_0;  1 drivers
v0000027316d14380_0 .net "read_data2", 7 0, v0000027316d11ea0_0;  1 drivers
v0000027316d14880_0 .net "reg_write", 0 0, v0000027316d12bc0_0;  1 drivers
o0000027316cbc748 .functor BUFZ 1, C4<z>; HiZ drive
v0000027316d14920_0 .net "reset", 0 0, o0000027316cbc748;  0 drivers
v0000027316d14740_0 .net "rs1", 1 0, L_0000027316d147e0;  1 drivers
v0000027316d156e0_0 .net "rs2", 1 0, L_0000027316d15c80;  1 drivers
v0000027316d14b00_0 .net "write_data_reg", 7 0, L_0000027316d153c0;  1 drivers
L_0000027316d14100 .arith/sum 8, v0000027316d11360_0, L_0000027316d50088;
L_0000027316d15be0 .functor MUXZ 8, L_0000027316d14100, L_0000027316d15280, v0000027316d11e00_0, C4<>;
L_0000027316d144c0 .part v0000027316d12580_0, 13, 3;
L_0000027316d15640 .part v0000027316d12580_0, 11, 2;
L_0000027316d147e0 .part v0000027316d12580_0, 9, 2;
L_0000027316d15c80 .part v0000027316d12580_0, 7, 2;
L_0000027316d15280 .part v0000027316d12580_0, 0, 8;
L_0000027316d15320 .functor MUXZ 8, v0000027316d11ea0_0, L_0000027316d15280, v0000027316c90b40_0, C4<>;
L_0000027316d153c0 .functor MUXZ 8, v0000027316c90820_0, v0000027316d128a0_0, v0000027316c90e60_0, C4<>;
L_0000027316d14420 .cmp/eq 8, v0000027316c90820_0, L_0000027316d500d0;
L_0000027316d14600 .functor MUXZ 8, L_0000027316d50118, v0000027316d11ea0_0, L_0000027316c92ef0, C4<>;
S_0000027316cab8d0 .scope module, "alu_inst" "alu" 2 106, 2 276 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 8 "result";
v0000027316c90780_0 .net "a", 7 0, v0000027316d12760_0;  alias, 1 drivers
v0000027316c90d20_0 .net "b", 7 0, L_0000027316d15320;  alias, 1 drivers
v0000027316c90fa0_0 .net "op", 1 0, v0000027316c90dc0_0;  alias, 1 drivers
v0000027316c90820_0 .var "result", 7 0;
E_0000027316cb9b10 .event anyedge, v0000027316c90fa0_0, v0000027316c90780_0, v0000027316c90d20_0;
S_0000027316c946a0 .scope module, "ctrl" "control_unit" 2 78, 2 188 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "pc_src";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
v0000027316c90dc0_0 .var "alu_op", 1 0;
v0000027316c90b40_0 .var "alu_src", 0 0;
v0000027316c90be0_0 .var "mem_read", 0 0;
v0000027316c90e60_0 .var "mem_to_reg", 0 0;
v0000027316c90f00_0 .var "mem_write", 0 0;
v0000027316c91180_0 .net "opcode", 2 0, L_0000027316d144c0;  alias, 1 drivers
v0000027316d11e00_0 .var "pc_src", 0 0;
v0000027316d12bc0_0 .var "reg_write", 0 0;
E_0000027316cb9f90 .event anyedge, v0000027316c91180_0;
S_0000027316c9f080 .scope module, "dmem" "data_memory" 2 114, 2 296 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /INPUT 8 "external_data_in";
P_0000027316cb9590 .param/l "IO_ADDRESS" 0 2 306, C4<11111111>;
v0000027316d12c60_0 .net "address", 7 0, v0000027316c90820_0;  alias, 1 drivers
v0000027316d12d00_0 .net "clk", 0 0, o0000027316cbc3e8;  alias, 0 drivers
v0000027316d12f80_0 .net "external_data_in", 7 0, o0000027316cbc418;  alias, 0 drivers
v0000027316d11c20_0 .net "mem_read", 0 0, v0000027316c90be0_0;  alias, 1 drivers
v0000027316d110e0_0 .net "mem_write", 0 0, v0000027316c90f00_0;  alias, 1 drivers
v0000027316d12300 .array "ram", 255 0, 7 0;
v0000027316d128a0_0 .var "read_data", 7 0;
v0000027316d11720_0 .net "write_data", 7 0, v0000027316d11ea0_0;  alias, 1 drivers
E_0000027316cb9610 .event posedge, v0000027316d12d00_0;
S_0000027316c9f210 .scope module, "imem" "instruction_memory" 2 64, 2 155 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /OUTPUT 16 "instruction";
v0000027316d117c0_0 .net "address", 7 0, v0000027316d11360_0;  alias, 1 drivers
v0000027316d11180_0 .net "clk", 0 0, o0000027316cbc3e8;  alias, 0 drivers
v0000027316d12e40_0 .var/i "i", 31 0;
v0000027316d12580_0 .var "instruction", 15 0;
v0000027316d12da0 .array "rom", 255 0, 15 0;
S_0000027316c9f3a0 .scope module, "pc_inst" "pc" 2 50, 2 139 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "next_pc";
    .port_info 3 /OUTPUT 8 "current_pc";
v0000027316d121c0_0 .net "clk", 0 0, o0000027316cbc3e8;  alias, 0 drivers
v0000027316d11360_0 .var "current_pc", 7 0;
v0000027316d119a0_0 .net "next_pc", 7 0, L_0000027316d15be0;  alias, 1 drivers
v0000027316d12a80_0 .net "reset", 0 0, o0000027316cbc748;  alias, 0 drivers
E_0000027316cb9910/0 .event negedge, v0000027316d12a80_0;
E_0000027316cb9910/1 .event posedge, v0000027316d12d00_0;
E_0000027316cb9910 .event/or E_0000027316cb9910/0, E_0000027316cb9910/1;
S_0000027316cb1560 .scope module, "rf" "register_file" 2 90, 2 239 0, S_0000027316cab740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 2 "read_reg1";
    .port_info 4 /INPUT 2 "read_reg2";
    .port_info 5 /INPUT 2 "write_reg";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
v0000027316d11400_0 .net "clk", 0 0, o0000027316cbc3e8;  alias, 0 drivers
v0000027316d12760_0 .var "read_data1", 7 0;
v0000027316d11ea0_0 .var "read_data2", 7 0;
v0000027316d12800_0 .net "read_reg1", 1 0, L_0000027316d147e0;  alias, 1 drivers
v0000027316d12940_0 .net "read_reg2", 1 0, L_0000027316d15c80;  alias, 1 drivers
v0000027316d11220_0 .net "reg_write", 0 0, v0000027316d12bc0_0;  alias, 1 drivers
v0000027316d11860 .array "regs", 3 0, 7 0;
v0000027316d115e0_0 .net "reset", 0 0, o0000027316cbc748;  alias, 0 drivers
v0000027316d12b20_0 .net "write_data", 7 0, L_0000027316d153c0;  alias, 1 drivers
v0000027316d11b80_0 .net "write_reg", 1 0, L_0000027316d15640;  alias, 1 drivers
v0000027316d11860_0 .array/port v0000027316d11860, 0;
v0000027316d11860_1 .array/port v0000027316d11860, 1;
v0000027316d11860_2 .array/port v0000027316d11860, 2;
E_0000027316cb9750/0 .event anyedge, v0000027316d12800_0, v0000027316d11860_0, v0000027316d11860_1, v0000027316d11860_2;
v0000027316d11860_3 .array/port v0000027316d11860, 3;
E_0000027316cb9750/1 .event anyedge, v0000027316d11860_3, v0000027316d12940_0;
E_0000027316cb9750 .event/or E_0000027316cb9750/0, E_0000027316cb9750/1;
    .scope S_0000027316c9f3a0;
T_0 ;
    %wait E_0000027316cb9910;
    %load/vec4 v0000027316d12a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027316d11360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027316d119a0_0;
    %assign/vec4 v0000027316d11360_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027316c9f210;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027316d12e40_0, 0, 32;
    %pushi/vec4 18687, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %pushi/vec4 2304, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %pushi/vec4 4609, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %pushi/vec4 29439, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %pushi/vec4 32772, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000027316d12e40_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000027316d12e40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000027316d12e40_0;
    %store/vec4a v0000027316d12da0, 4, 0;
    %load/vec4 v0000027316d12e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027316d12e40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000027316c9f210;
T_2 ;
    %wait E_0000027316cb9610;
    %load/vec4 v0000027316d117c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027316d12da0, 4;
    %assign/vec4 v0000027316d12580_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027316c946a0;
T_3 ;
    %wait E_0000027316cb9f90;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000027316c90e60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027316d11e00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000027316c90dc0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000027316c90b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027316c90f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027316c90be0_0, 0, 1;
    %store/vec4 v0000027316d12bc0_0, 0, 1;
    %load/vec4 v0000027316c91180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316d12bc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027316c90dc0_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316d12bc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027316c90dc0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316d12bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316c90be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316c90b40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027316c90dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316c90e60_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316c90f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316c90b40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027316c90dc0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027316d11e00_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027316cb1560;
T_4 ;
    %wait E_0000027316cb9910;
    %load/vec4 v0000027316d115e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d11860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d11860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d11860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d11860, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027316d11220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027316d12b20_0;
    %load/vec4 v0000027316d11b80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d11860, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027316cb1560;
T_5 ;
    %wait E_0000027316cb9750;
    %load/vec4 v0000027316d12800_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000027316d11860, 4;
    %store/vec4 v0000027316d12760_0, 0, 8;
    %load/vec4 v0000027316d12940_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000027316d11860, 4;
    %store/vec4 v0000027316d11ea0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027316cab8d0;
T_6 ;
    %wait E_0000027316cb9b10;
    %load/vec4 v0000027316c90fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027316c90820_0, 0, 8;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0000027316c90780_0;
    %load/vec4 v0000027316c90d20_0;
    %add;
    %store/vec4 v0000027316c90820_0, 0, 8;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0000027316c90780_0;
    %load/vec4 v0000027316c90d20_0;
    %sub;
    %store/vec4 v0000027316c90820_0, 0, 8;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027316c9f080;
T_7 ;
    %wait E_0000027316cb9610;
    %load/vec4 v0000027316d110e0_0;
    %load/vec4 v0000027316d12c60_0;
    %pushi/vec4 255, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027316d11720_0;
    %load/vec4 v0000027316d12c60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027316d12300, 0, 4;
T_7.0 ;
    %load/vec4 v0000027316d11c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027316d12c60_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000027316d12f80_0;
    %assign/vec4 v0000027316d128a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000027316d12c60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027316d12300, 4;
    %assign/vec4 v0000027316d128a0_0, 0;
T_7.5 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "risc_processor.v";
