#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe90460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe905f0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0xe7f8d0 .functor NOT 1, L_0xec10a0, C4<0>, C4<0>, C4<0>;
L_0xe7fed0 .functor XOR 8, L_0xec0dd0, L_0xec0e70, C4<00000000>, C4<00000000>;
L_0xe801d0 .functor XOR 8, L_0xe7fed0, L_0xec0f60, C4<00000000>, C4<00000000>;
v0xebea20_0 .net *"_ivl_10", 7 0, L_0xec0f60;  1 drivers
v0xebeb20_0 .net *"_ivl_12", 7 0, L_0xe801d0;  1 drivers
v0xebec00_0 .net *"_ivl_2", 7 0, L_0xec0d30;  1 drivers
v0xebecc0_0 .net *"_ivl_4", 7 0, L_0xec0dd0;  1 drivers
v0xebeda0_0 .net *"_ivl_6", 7 0, L_0xec0e70;  1 drivers
v0xebeed0_0 .net *"_ivl_8", 7 0, L_0xe7fed0;  1 drivers
v0xebefb0_0 .var "clk", 0 0;
v0xebf050_0 .net "in", 7 0, v0xebd970_0;  1 drivers
v0xebf0f0_0 .net "out_dut", 7 0, L_0xec08d0;  1 drivers
v0xebf240_0 .net "out_ref", 7 0, L_0xebf810;  1 drivers
v0xebf310_0 .var/2u "stats1", 159 0;
v0xebf3d0_0 .var/2u "strobe", 0 0;
v0xebf490_0 .net "tb_match", 0 0, L_0xec10a0;  1 drivers
v0xebf550_0 .net "tb_mismatch", 0 0, L_0xe7f8d0;  1 drivers
v0xebf610_0 .net "wavedrom_enable", 0 0, v0xebda30_0;  1 drivers
v0xebf6e0_0 .net "wavedrom_title", 511 0, v0xebdad0_0;  1 drivers
L_0xec0d30 .concat [ 8 0 0 0], L_0xebf810;
L_0xec0dd0 .concat [ 8 0 0 0], L_0xebf810;
L_0xec0e70 .concat [ 8 0 0 0], L_0xec08d0;
L_0xec0f60 .concat [ 8 0 0 0], L_0xebf810;
L_0xec10a0 .cmp/eeq 8, L_0xec0d30, L_0xe801d0;
S_0xe94d60 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe905f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0xe7fbd0 .functor BUFZ 8, v0xebd970_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xe7f9e0_0 .net *"_ivl_0", 0 0, L_0xebfa50;  1 drivers
v0xe7fce0_0 .net *"_ivl_10", 0 0, L_0xec0000;  1 drivers
v0xe7ffe0_0 .net *"_ivl_12", 0 0, L_0xec00f0;  1 drivers
v0xe802e0_0 .net *"_ivl_14", 0 0, L_0xec0230;  1 drivers
v0xe805e0_0 .net *"_ivl_2", 0 0, L_0xebfb40;  1 drivers
v0xe86a50_0 .net *"_ivl_27", 7 0, L_0xe7fbd0;  1 drivers
v0xe870a0_0 .net *"_ivl_4", 0 0, L_0xebfc80;  1 drivers
v0xebcd50_0 .net *"_ivl_6", 0 0, L_0xebfda0;  1 drivers
v0xebce30_0 .net *"_ivl_8", 0 0, L_0xebff20;  1 drivers
v0xebcf10_0 .net "in", 7 0, v0xebd970_0;  alias, 1 drivers
v0xebcff0_0 .net "out", 7 0, L_0xebf810;  alias, 1 drivers
LS_0xebf810_0_0 .concat8 [ 1 1 1 1], L_0xebfa50, L_0xebfb40, L_0xebfc80, L_0xebfda0;
LS_0xebf810_0_4 .concat8 [ 1 1 1 1], L_0xebff20, L_0xec0000, L_0xec00f0, L_0xec0230;
L_0xebf810 .concat8 [ 4 4 0 0], LS_0xebf810_0_0, LS_0xebf810_0_4;
L_0xebfa50 .part L_0xe7fbd0, 7, 1;
L_0xebfb40 .part L_0xe7fbd0, 6, 1;
L_0xebfc80 .part L_0xe7fbd0, 5, 1;
L_0xebfda0 .part L_0xe7fbd0, 4, 1;
L_0xebff20 .part L_0xe7fbd0, 3, 1;
L_0xec0000 .part L_0xe7fbd0, 2, 1;
L_0xec00f0 .part L_0xe7fbd0, 1, 1;
L_0xec0230 .part L_0xe7fbd0, 0, 1;
S_0xebd130 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0xe905f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xebd8b0_0 .net "clk", 0 0, v0xebefb0_0;  1 drivers
v0xebd970_0 .var "in", 7 0;
v0xebda30_0 .var "wavedrom_enable", 0 0;
v0xebdad0_0 .var "wavedrom_title", 511 0;
E_0xe8f440/0 .event negedge, v0xebd8b0_0;
E_0xe8f440/1 .event posedge, v0xebd8b0_0;
E_0xe8f440 .event/or E_0xe8f440/0, E_0xe8f440/1;
E_0xe8f0b0 .event negedge, v0xebd8b0_0;
E_0xe8f480 .event posedge, v0xebd8b0_0;
S_0xebd3b0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0xebd130;
 .timescale -12 -12;
v0xebd5b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xebd6b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0xebd130;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xebdc10 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0xe905f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0xebde40_0 .net *"_ivl_11", 0 0, L_0xec0460;  1 drivers
v0xebdf40_0 .net *"_ivl_15", 0 0, L_0xec0500;  1 drivers
v0xebe020_0 .net *"_ivl_19", 0 0, L_0xec06b0;  1 drivers
v0xebe0e0_0 .net *"_ivl_23", 0 0, L_0xec0750;  1 drivers
v0xebe1c0_0 .net *"_ivl_27", 0 0, L_0xec0830;  1 drivers
v0xebe2f0_0 .net *"_ivl_3", 0 0, L_0xec0320;  1 drivers
v0xebe3d0_0 .net *"_ivl_32", 0 0, L_0xec0c40;  1 drivers
v0xebe4b0_0 .net *"_ivl_7", 0 0, L_0xec03c0;  1 drivers
v0xebe590_0 .net "in", 7 0, v0xebd970_0;  alias, 1 drivers
v0xebe6e0_0 .net "out", 7 0, L_0xec08d0;  alias, 1 drivers
L_0xec0320 .part v0xebd970_0, 0, 1;
L_0xec03c0 .part v0xebd970_0, 1, 1;
L_0xec0460 .part v0xebd970_0, 2, 1;
L_0xec0500 .part v0xebd970_0, 3, 1;
L_0xec06b0 .part v0xebd970_0, 4, 1;
L_0xec0750 .part v0xebd970_0, 5, 1;
L_0xec0830 .part v0xebd970_0, 6, 1;
LS_0xec08d0_0_0 .concat8 [ 1 1 1 1], L_0xec0c40, L_0xec0830, L_0xec0750, L_0xec06b0;
LS_0xec08d0_0_4 .concat8 [ 1 1 1 1], L_0xec0500, L_0xec0460, L_0xec03c0, L_0xec0320;
L_0xec08d0 .concat8 [ 4 4 0 0], LS_0xec08d0_0_0, LS_0xec08d0_0_4;
L_0xec0c40 .part v0xebd970_0, 7, 1;
S_0xebe820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0xe905f0;
 .timescale -12 -12;
E_0xe799f0 .event anyedge, v0xebf3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xebf3d0_0;
    %nor/r;
    %assign/vec4 v0xebf3d0_0, 0;
    %wait E_0xe799f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xebd130;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f0b0;
    %wait E_0xe8f480;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f480;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0xebd970_0, 0;
    %wait E_0xe8f0b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xebd6b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8f440;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xebd970_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe905f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebefb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebf3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe905f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xebefb0_0;
    %inv;
    %store/vec4 v0xebefb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe905f0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xebd8b0_0, v0xebf550_0, v0xebf050_0, v0xebf240_0, v0xebf0f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe905f0;
T_7 ;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xebf310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe905f0;
T_8 ;
    %wait E_0xe8f440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebf310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebf310_0, 4, 32;
    %load/vec4 v0xebf490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebf310_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebf310_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebf310_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xebf240_0;
    %load/vec4 v0xebf240_0;
    %load/vec4 v0xebf0f0_0;
    %xor;
    %load/vec4 v0xebf240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebf310_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xebf310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebf310_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/vectorr/iter0/response4/top_module.sv";
