

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_118_1'
================================================================
* Date:           Tue May 20 21:00:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/forward_fw.cpp:118]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln118 = store i7 0, i7 %i" [../src/forward_fw.cpp:118]   --->   Operation 8 'store' 'store_ln118' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../src/forward_fw.cpp:118]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.03ns)   --->   "%icmp_ln118 = icmp_eq  i7 %i_1, i7 64" [../src/forward_fw.cpp:118]   --->   Operation 11 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.03ns)   --->   "%add_ln118 = add i7 %i_1, i7 1" [../src/forward_fw.cpp:118]   --->   Operation 12 'add' 'add_ln118' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.body.split, void %for.end.exitStub" [../src/forward_fw.cpp:118]   --->   Operation 13 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %i_1" [../src/forward_fw.cpp:118]   --->   Operation 14 'zext' 'zext_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_pos_addr = getelementptr i8 %img_pos, i64 0, i64 %zext_ln118" [../src/forward_fw.cpp:119]   --->   Operation 15 'getelementptr' 'img_pos_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%img_pos_load = load i6 %img_pos_addr" [../src/forward_fw.cpp:119]   --->   Operation 16 'load' 'img_pos_load' <Predicate = (!icmp_ln118)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_neg_addr = getelementptr i8 %img_neg, i64 0, i64 %zext_ln118" [../src/forward_fw.cpp:120]   --->   Operation 17 'getelementptr' 'img_neg_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.15ns)   --->   "%img_neg_load = load i6 %img_neg_addr" [../src/forward_fw.cpp:120]   --->   Operation 18 'load' 'img_neg_load' <Predicate = (!icmp_ln118)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln118 = store i7 %add_ln118, i7 %i" [../src/forward_fw.cpp:118]   --->   Operation 19 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.29>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:118]   --->   Operation 20 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../src/forward_fw.cpp:118]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/forward_fw.cpp:118]   --->   Operation 22 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:2.15ns O:2.15ns )   --->   "%img_pos_load = load i6 %img_pos_addr" [../src/forward_fw.cpp:119]   --->   Operation 23 'load' 'img_pos_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %img_pos_load, i32 7" [../src/forward_fw.cpp:119]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln119 = select i1 %tmp, i2 1, i2 3" [../src/forward_fw.cpp:119]   --->   Operation 25 'select' 'select_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_pos_addr = getelementptr i2 %in_pos, i64 0, i64 %zext_ln118" [../src/forward_fw.cpp:119]   --->   Operation 26 'getelementptr' 'in_pos_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln119 = store i2 %select_ln119, i6 %in_pos_addr" [../src/forward_fw.cpp:119]   --->   Operation 27 'store' 'store_ln119' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 28 [1/2] ( I:2.15ns O:2.15ns )   --->   "%img_neg_load = load i6 %img_neg_addr" [../src/forward_fw.cpp:120]   --->   Operation 28 'load' 'img_neg_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %img_neg_load, i32 7" [../src/forward_fw.cpp:120]   --->   Operation 29 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln120 = select i1 %tmp_95, i2 1, i2 3" [../src/forward_fw.cpp:120]   --->   Operation 30 'select' 'select_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_neg_addr = getelementptr i2 %in_neg, i64 0, i64 %zext_ln118" [../src/forward_fw.cpp:120]   --->   Operation 31 'getelementptr' 'in_neg_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln120 = store i2 %select_ln120, i6 %in_neg_addr" [../src/forward_fw.cpp:120]   --->   Operation 32 'store' 'store_ln120' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body" [../src/forward_fw.cpp:118]   --->   Operation 33 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.251ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln118', ../src/forward_fw.cpp:118) of constant 0 on local variable 'i', ../src/forward_fw.cpp:118 [8]  (1.610 ns)
	'load' operation 7 bit ('i', ../src/forward_fw.cpp:118) on local variable 'i', ../src/forward_fw.cpp:118 [11]  (0.000 ns)
	'add' operation 7 bit ('add_ln118', ../src/forward_fw.cpp:118) [13]  (2.030 ns)
	'store' operation 0 bit ('store_ln118', ../src/forward_fw.cpp:118) of variable 'add_ln118', ../src/forward_fw.cpp:118 on local variable 'i', ../src/forward_fw.cpp:118 [32]  (1.610 ns)

 <State 2>: 5.297ns
The critical path consists of the following:
	'load' operation 8 bit ('img_pos_load', ../src/forward_fw.cpp:119) on array 'img_pos' [21]  (2.152 ns)
	'select' operation 2 bit ('select_ln119', ../src/forward_fw.cpp:119) [23]  (0.993 ns)
	'store' operation 0 bit ('store_ln119', ../src/forward_fw.cpp:119) of variable 'select_ln119', ../src/forward_fw.cpp:119 on array 'in_pos' [25]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
