sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
0.507101
instruction cache misses l1

  l1 cache instruction misses                                 3030000

