
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.063964                       # Number of seconds simulated
sim_ticks                                 63964444000                       # Number of ticks simulated
final_tick                               736008086500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64625                       # Simulator instruction rate (inst/s)
host_op_rate                                   124035                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41337021                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346508                       # Number of bytes of host memory used
host_seconds                                  1547.39                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     191930412                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            615872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          19356096                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19971968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       615872                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          615872                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     13131648                       # Number of bytes written to this memory
system.physmem.bytes_written::total          13131648                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               9623                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             302439                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                312062                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          205182                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               205182                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              9628349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            302607117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               312235466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         9628349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            9628349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         205296055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              205296055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         205296055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             9628349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           302607117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              517531521                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         295740                       # number of replacements
system.l2.tagsinuse                      15778.703486                       # Cycle average of tags in use
system.l2.total_refs                          1489901                       # Total number of references to valid blocks.
system.l2.sampled_refs                         311816                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.778142                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   677499953500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          7720.999577                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            2143.924937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5913.778973                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.471252                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.130855                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.360948                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.963056                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst              1157139                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               196016                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1353155                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           305849                       # number of Writeback hits
system.l2.Writeback_hits::total                305849                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               9956                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9956                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               1157139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                205972                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1363111                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1157139                       # number of overall hits
system.l2.overall_hits::cpu.data               205972                       # number of overall hits
system.l2.overall_hits::total                 1363111                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               9646                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             133311                       # number of ReadReq misses
system.l2.ReadReq_misses::total                142957                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             239                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                239                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           169129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              169129                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                9646                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              302440                       # number of demand (read+write) misses
system.l2.demand_misses::total                 312086                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               9646                       # number of overall misses
system.l2.overall_misses::cpu.data             302440                       # number of overall misses
system.l2.overall_misses::total                312086                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    511894000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   7101722499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7613616499                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data      3251500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3251500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   8842738500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8842738500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     511894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15944460999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16456354999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    511894000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15944460999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16456354999                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1166785                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           329327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1496112                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       305849                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            305849                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              279                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         179085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179085                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1166785                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            508412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1675197                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1166785                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           508412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1675197                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.008267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.404798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095552                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.856631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.856631                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.944406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944406                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.008267                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.594872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186298                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.008267                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.594872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186298                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53068.007464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53271.841776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53258.088089                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data 13604.602510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13604.602510                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52283.987371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52283.987371                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53068.007464                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52719.418724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52730.192956                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53068.007464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52719.418724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52730.192956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               205182                       # number of writebacks
system.l2.writebacks::total                    205182                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst              23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 23                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst          9623                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        133311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           142934                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           239                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       169129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         169129                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           9623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         302440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            312063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          9623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        302440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           312063                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    393744500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   5474677499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5868421999                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      9603499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9603499                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6774791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6774791500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    393744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  12249468999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12643213499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    393744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  12249468999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12643213499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.008247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.404798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.095537                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.856631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.856631                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.944406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944406                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.008247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.594872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.008247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.594872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186284                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40917.021719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41066.959958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41056.865399                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 40182.004184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40182.004184                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40056.947655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40056.947655                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40917.021719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40502.145877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40514.939288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40917.021719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40502.145877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40514.939288                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                37649525                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37649525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3687787                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             29220749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21687870                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.220787                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        127928888                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           45431140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      166954658                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    37649525                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21687870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      52222759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15880711                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               13455620                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 5385                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         37199                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  26857482                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1397844                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          123310117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.578654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.372999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 71897519     58.31%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2673034      2.17%     60.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2580232      2.09%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2982803      2.42%     64.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4034918      3.27%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3274398      2.66%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  7478502      6.06%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3300090      2.68%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 25088621     20.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            123310117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.294300                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.305058                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 49871704                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11807272                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  47696958                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1776328                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               12157845                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              306296696                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                    18                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               12157845                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 53471156                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5133119                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1266                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  45742477                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6804245                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              293735222                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                103986                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 326363                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               5392547                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             7660                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           321036781                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             726481609                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        726105682                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            375927                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             212114254                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                108922512                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                124                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            124                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  20120722                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36496470                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22383326                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1058549                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           890622                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  271557180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 250436395                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            752388                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        76195885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     95960945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8042                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     123310117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.030948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            53076090     43.04%     43.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11429146      9.27%     52.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12423206     10.07%     62.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12276643      9.96%     72.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11089129      8.99%     81.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9634170      7.81%     89.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9593167      7.78%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3063988      2.48%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              724578      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       123310117                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2583013     74.64%     74.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4535      0.13%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 551570     15.94%     90.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                321722      9.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1295386      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             194524425     77.67%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               71965      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33818511     13.50%     91.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20726108      8.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              250436395                       # Type of FU issued
system.cpu.iq.rate                           1.957622                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3460840                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013819                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          628153180                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         347608517                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    238997780                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              242955                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             165865                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       115080                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              252477947                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  123902                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4516944                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11653109                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       104190                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13668                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6600753                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        24168                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         28628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               12157845                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2365515                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                134114                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           271565402                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            963581                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36496470                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             22383326                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                212                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  53973                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4175                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13668                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2491783                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1768756                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4260539                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242352142                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32232186                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8084253                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     52014426                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26704408                       # Number of branches executed
system.cpu.iew.exec_stores                   19782240                       # Number of stores executed
system.cpu.iew.exec_rate                     1.894429                       # Inst execution rate
system.cpu.iew.wb_sent                      240493242                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     239112860                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 160004034                       # num instructions producing a value
system.cpu.iew.wb_consumers                 252820861                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.869108                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.632875                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        79662813                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3692412                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    111152272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.726734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.511615                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58871763     52.96%     52.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13833770     12.45%     65.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7111493      6.40%     71.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10516446      9.46%     81.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4546814      4.09%     85.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2454974      2.21%     87.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3676680      3.31%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1320544      1.19%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8819788      7.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    111152272                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              191930412                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40625928                       # Number of memory references committed
system.cpu.commit.loads                      24843358                       # Number of loads committed
system.cpu.commit.membars                         180                       # Number of memory barriers committed
system.cpu.commit.branches                   22839767                       # Number of branches committed
system.cpu.commit.fp_insts                      86906                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 191490126                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8819788                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    373925709                       # The number of ROB reads
system.cpu.rob.rob_writes                   555426005                       # The number of ROB writes
system.cpu.timesIdled                          489968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4618771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     191930412                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               1.279289                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.279289                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.781684                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.781684                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                471360455                       # number of integer regfile reads
system.cpu.int_regfile_writes               261956684                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    183553                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    86131                       # number of floating regfile writes
system.cpu.misc_regfile_reads               107696197                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                1165903                       # number of replacements
system.cpu.icache.tagsinuse                898.710794                       # Cycle average of tags in use
system.cpu.icache.total_refs                 25582177                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1166927                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  21.922688                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           684394213000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     898.710794                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.877647                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.877647                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     25582177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25582177                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      25582177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25582177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     25582177                       # number of overall hits
system.cpu.icache.overall_hits::total        25582177                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1275305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1275305                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1275305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1275305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1275305                       # number of overall misses
system.cpu.icache.overall_misses::total       1275305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16342173498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16342173498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16342173498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16342173498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16342173498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16342173498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     26857482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26857482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     26857482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26857482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     26857482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26857482                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.047484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.047484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.047484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12814.325591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12814.325591                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12814.325591                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12814.325591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12814.325591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12814.325591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1707                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.884615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       108219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       108219                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       108219                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       108219                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       108219                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       108219                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1167086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1167086                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1167086                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1167086                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1167086                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1167086                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13265434498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13265434498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13265434498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13265434498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13265434498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13265434498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.043455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.043455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.043455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043455                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11366.287059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11366.287059                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11366.287059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11366.287059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11366.287059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11366.287059                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 507388                       # number of replacements
system.cpu.dcache.tagsinuse               1023.075871                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 42458120                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 508412                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  83.511247                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           672239165000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.075871                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999098                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999098                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26854950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26854950                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15602848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15602848                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      42457798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42457798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42457798                       # number of overall hits
system.cpu.dcache.overall_hits::total        42457798                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       537107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        537107                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       179719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179719                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       716826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         716826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       716826                       # number of overall misses
system.cpu.dcache.overall_misses::total        716826                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  15793204500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15793204500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9507897499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9507897499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  25301101999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25301101999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  25301101999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25301101999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27392057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27392057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15782567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15782567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     43174624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43174624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     43174624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43174624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.019608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019608                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011387                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016603                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29404.205307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29404.205307                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52904.242173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52904.242173                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35296.016047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35296.016047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35296.016047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35296.016047                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231681                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10629                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.797065                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       305849                       # number of writebacks
system.cpu.dcache.writebacks::total            305849                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       207571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       207571                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       208135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       208135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       208135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       208135                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       329536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       329536                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       179155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179155                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       508691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       508691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       508691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       508691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9419012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9419012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9125837499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9125837499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18544849999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18544849999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18544849999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18544849999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28582.651061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28582.651061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50938.223879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50938.223879                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36456.021433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36456.021433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36456.021433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36456.021433                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
