
encoder-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004794  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004854  08004854  00005854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048cc  080048cc  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  080048cc  080048cc  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048cc  080048cc  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048cc  080048cc  000058cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048d0  080048d0  000058d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080048d4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000010  080048e0  00006010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  080048e0  00006194  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111a1  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002084  00000000  00000000  000171d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  00019260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0c  00000000  00000000  0001a180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001423f  00000000  00000000  0001ad8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013245  00000000  00000000  0002efcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008144b  00000000  00000000  00042210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c365b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003898  00000000  00000000  000c36a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000c6f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800483c 	.word	0x0800483c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	0800483c 	.word	0x0800483c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_dadd>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	4657      	mov	r7, sl
 80003f8:	464e      	mov	r6, r9
 80003fa:	4645      	mov	r5, r8
 80003fc:	46de      	mov	lr, fp
 80003fe:	b5e0      	push	{r5, r6, r7, lr}
 8000400:	b083      	sub	sp, #12
 8000402:	9000      	str	r0, [sp, #0]
 8000404:	9101      	str	r1, [sp, #4]
 8000406:	030c      	lsls	r4, r1, #12
 8000408:	004f      	lsls	r7, r1, #1
 800040a:	0fce      	lsrs	r6, r1, #31
 800040c:	0a61      	lsrs	r1, r4, #9
 800040e:	9c00      	ldr	r4, [sp, #0]
 8000410:	031d      	lsls	r5, r3, #12
 8000412:	0f64      	lsrs	r4, r4, #29
 8000414:	430c      	orrs	r4, r1
 8000416:	9900      	ldr	r1, [sp, #0]
 8000418:	9200      	str	r2, [sp, #0]
 800041a:	9301      	str	r3, [sp, #4]
 800041c:	00c8      	lsls	r0, r1, #3
 800041e:	0059      	lsls	r1, r3, #1
 8000420:	0d4b      	lsrs	r3, r1, #21
 8000422:	4699      	mov	r9, r3
 8000424:	9a00      	ldr	r2, [sp, #0]
 8000426:	9b01      	ldr	r3, [sp, #4]
 8000428:	0a6d      	lsrs	r5, r5, #9
 800042a:	0fd9      	lsrs	r1, r3, #31
 800042c:	0f53      	lsrs	r3, r2, #29
 800042e:	432b      	orrs	r3, r5
 8000430:	469a      	mov	sl, r3
 8000432:	9b00      	ldr	r3, [sp, #0]
 8000434:	0d7f      	lsrs	r7, r7, #21
 8000436:	00da      	lsls	r2, r3, #3
 8000438:	4694      	mov	ip, r2
 800043a:	464a      	mov	r2, r9
 800043c:	46b0      	mov	r8, r6
 800043e:	1aba      	subs	r2, r7, r2
 8000440:	428e      	cmp	r6, r1
 8000442:	d100      	bne.n	8000446 <__aeabi_dadd+0x52>
 8000444:	e0b0      	b.n	80005a8 <__aeabi_dadd+0x1b4>
 8000446:	2a00      	cmp	r2, #0
 8000448:	dc00      	bgt.n	800044c <__aeabi_dadd+0x58>
 800044a:	e078      	b.n	800053e <__aeabi_dadd+0x14a>
 800044c:	4649      	mov	r1, r9
 800044e:	2900      	cmp	r1, #0
 8000450:	d100      	bne.n	8000454 <__aeabi_dadd+0x60>
 8000452:	e0e9      	b.n	8000628 <__aeabi_dadd+0x234>
 8000454:	49c9      	ldr	r1, [pc, #804]	@ (800077c <__aeabi_dadd+0x388>)
 8000456:	428f      	cmp	r7, r1
 8000458:	d100      	bne.n	800045c <__aeabi_dadd+0x68>
 800045a:	e195      	b.n	8000788 <__aeabi_dadd+0x394>
 800045c:	2501      	movs	r5, #1
 800045e:	2a38      	cmp	r2, #56	@ 0x38
 8000460:	dc16      	bgt.n	8000490 <__aeabi_dadd+0x9c>
 8000462:	2180      	movs	r1, #128	@ 0x80
 8000464:	4653      	mov	r3, sl
 8000466:	0409      	lsls	r1, r1, #16
 8000468:	430b      	orrs	r3, r1
 800046a:	469a      	mov	sl, r3
 800046c:	2a1f      	cmp	r2, #31
 800046e:	dd00      	ble.n	8000472 <__aeabi_dadd+0x7e>
 8000470:	e1e7      	b.n	8000842 <__aeabi_dadd+0x44e>
 8000472:	2120      	movs	r1, #32
 8000474:	4655      	mov	r5, sl
 8000476:	1a8b      	subs	r3, r1, r2
 8000478:	4661      	mov	r1, ip
 800047a:	409d      	lsls	r5, r3
 800047c:	40d1      	lsrs	r1, r2
 800047e:	430d      	orrs	r5, r1
 8000480:	4661      	mov	r1, ip
 8000482:	4099      	lsls	r1, r3
 8000484:	1e4b      	subs	r3, r1, #1
 8000486:	4199      	sbcs	r1, r3
 8000488:	4653      	mov	r3, sl
 800048a:	40d3      	lsrs	r3, r2
 800048c:	430d      	orrs	r5, r1
 800048e:	1ae4      	subs	r4, r4, r3
 8000490:	1b45      	subs	r5, r0, r5
 8000492:	42a8      	cmp	r0, r5
 8000494:	4180      	sbcs	r0, r0
 8000496:	4240      	negs	r0, r0
 8000498:	1a24      	subs	r4, r4, r0
 800049a:	0223      	lsls	r3, r4, #8
 800049c:	d400      	bmi.n	80004a0 <__aeabi_dadd+0xac>
 800049e:	e10f      	b.n	80006c0 <__aeabi_dadd+0x2cc>
 80004a0:	0264      	lsls	r4, r4, #9
 80004a2:	0a64      	lsrs	r4, r4, #9
 80004a4:	2c00      	cmp	r4, #0
 80004a6:	d100      	bne.n	80004aa <__aeabi_dadd+0xb6>
 80004a8:	e139      	b.n	800071e <__aeabi_dadd+0x32a>
 80004aa:	0020      	movs	r0, r4
 80004ac:	f000 fe38 	bl	8001120 <__clzsi2>
 80004b0:	0003      	movs	r3, r0
 80004b2:	3b08      	subs	r3, #8
 80004b4:	2120      	movs	r1, #32
 80004b6:	0028      	movs	r0, r5
 80004b8:	1aca      	subs	r2, r1, r3
 80004ba:	40d0      	lsrs	r0, r2
 80004bc:	409c      	lsls	r4, r3
 80004be:	0002      	movs	r2, r0
 80004c0:	409d      	lsls	r5, r3
 80004c2:	4322      	orrs	r2, r4
 80004c4:	429f      	cmp	r7, r3
 80004c6:	dd00      	ble.n	80004ca <__aeabi_dadd+0xd6>
 80004c8:	e173      	b.n	80007b2 <__aeabi_dadd+0x3be>
 80004ca:	1bd8      	subs	r0, r3, r7
 80004cc:	3001      	adds	r0, #1
 80004ce:	1a09      	subs	r1, r1, r0
 80004d0:	002c      	movs	r4, r5
 80004d2:	408d      	lsls	r5, r1
 80004d4:	40c4      	lsrs	r4, r0
 80004d6:	1e6b      	subs	r3, r5, #1
 80004d8:	419d      	sbcs	r5, r3
 80004da:	0013      	movs	r3, r2
 80004dc:	40c2      	lsrs	r2, r0
 80004de:	408b      	lsls	r3, r1
 80004e0:	4325      	orrs	r5, r4
 80004e2:	2700      	movs	r7, #0
 80004e4:	0014      	movs	r4, r2
 80004e6:	431d      	orrs	r5, r3
 80004e8:	076b      	lsls	r3, r5, #29
 80004ea:	d009      	beq.n	8000500 <__aeabi_dadd+0x10c>
 80004ec:	230f      	movs	r3, #15
 80004ee:	402b      	ands	r3, r5
 80004f0:	2b04      	cmp	r3, #4
 80004f2:	d005      	beq.n	8000500 <__aeabi_dadd+0x10c>
 80004f4:	1d2b      	adds	r3, r5, #4
 80004f6:	42ab      	cmp	r3, r5
 80004f8:	41ad      	sbcs	r5, r5
 80004fa:	426d      	negs	r5, r5
 80004fc:	1964      	adds	r4, r4, r5
 80004fe:	001d      	movs	r5, r3
 8000500:	0223      	lsls	r3, r4, #8
 8000502:	d400      	bmi.n	8000506 <__aeabi_dadd+0x112>
 8000504:	e12d      	b.n	8000762 <__aeabi_dadd+0x36e>
 8000506:	4a9d      	ldr	r2, [pc, #628]	@ (800077c <__aeabi_dadd+0x388>)
 8000508:	3701      	adds	r7, #1
 800050a:	4297      	cmp	r7, r2
 800050c:	d100      	bne.n	8000510 <__aeabi_dadd+0x11c>
 800050e:	e0d3      	b.n	80006b8 <__aeabi_dadd+0x2c4>
 8000510:	4646      	mov	r6, r8
 8000512:	499b      	ldr	r1, [pc, #620]	@ (8000780 <__aeabi_dadd+0x38c>)
 8000514:	08ed      	lsrs	r5, r5, #3
 8000516:	4021      	ands	r1, r4
 8000518:	074a      	lsls	r2, r1, #29
 800051a:	432a      	orrs	r2, r5
 800051c:	057c      	lsls	r4, r7, #21
 800051e:	024d      	lsls	r5, r1, #9
 8000520:	0b2d      	lsrs	r5, r5, #12
 8000522:	0d64      	lsrs	r4, r4, #21
 8000524:	0524      	lsls	r4, r4, #20
 8000526:	432c      	orrs	r4, r5
 8000528:	07f6      	lsls	r6, r6, #31
 800052a:	4334      	orrs	r4, r6
 800052c:	0010      	movs	r0, r2
 800052e:	0021      	movs	r1, r4
 8000530:	b003      	add	sp, #12
 8000532:	bcf0      	pop	{r4, r5, r6, r7}
 8000534:	46bb      	mov	fp, r7
 8000536:	46b2      	mov	sl, r6
 8000538:	46a9      	mov	r9, r5
 800053a:	46a0      	mov	r8, r4
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	2a00      	cmp	r2, #0
 8000540:	d100      	bne.n	8000544 <__aeabi_dadd+0x150>
 8000542:	e084      	b.n	800064e <__aeabi_dadd+0x25a>
 8000544:	464a      	mov	r2, r9
 8000546:	1bd2      	subs	r2, r2, r7
 8000548:	2f00      	cmp	r7, #0
 800054a:	d000      	beq.n	800054e <__aeabi_dadd+0x15a>
 800054c:	e16d      	b.n	800082a <__aeabi_dadd+0x436>
 800054e:	0025      	movs	r5, r4
 8000550:	4305      	orrs	r5, r0
 8000552:	d100      	bne.n	8000556 <__aeabi_dadd+0x162>
 8000554:	e127      	b.n	80007a6 <__aeabi_dadd+0x3b2>
 8000556:	1e56      	subs	r6, r2, #1
 8000558:	2a01      	cmp	r2, #1
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0x16a>
 800055c:	e23b      	b.n	80009d6 <__aeabi_dadd+0x5e2>
 800055e:	4d87      	ldr	r5, [pc, #540]	@ (800077c <__aeabi_dadd+0x388>)
 8000560:	42aa      	cmp	r2, r5
 8000562:	d100      	bne.n	8000566 <__aeabi_dadd+0x172>
 8000564:	e26a      	b.n	8000a3c <__aeabi_dadd+0x648>
 8000566:	2501      	movs	r5, #1
 8000568:	2e38      	cmp	r6, #56	@ 0x38
 800056a:	dc12      	bgt.n	8000592 <__aeabi_dadd+0x19e>
 800056c:	0032      	movs	r2, r6
 800056e:	2a1f      	cmp	r2, #31
 8000570:	dd00      	ble.n	8000574 <__aeabi_dadd+0x180>
 8000572:	e1f8      	b.n	8000966 <__aeabi_dadd+0x572>
 8000574:	2620      	movs	r6, #32
 8000576:	0025      	movs	r5, r4
 8000578:	1ab6      	subs	r6, r6, r2
 800057a:	0007      	movs	r7, r0
 800057c:	4653      	mov	r3, sl
 800057e:	40b0      	lsls	r0, r6
 8000580:	40d4      	lsrs	r4, r2
 8000582:	40b5      	lsls	r5, r6
 8000584:	40d7      	lsrs	r7, r2
 8000586:	1e46      	subs	r6, r0, #1
 8000588:	41b0      	sbcs	r0, r6
 800058a:	1b1b      	subs	r3, r3, r4
 800058c:	469a      	mov	sl, r3
 800058e:	433d      	orrs	r5, r7
 8000590:	4305      	orrs	r5, r0
 8000592:	4662      	mov	r2, ip
 8000594:	1b55      	subs	r5, r2, r5
 8000596:	45ac      	cmp	ip, r5
 8000598:	4192      	sbcs	r2, r2
 800059a:	4653      	mov	r3, sl
 800059c:	4252      	negs	r2, r2
 800059e:	000e      	movs	r6, r1
 80005a0:	464f      	mov	r7, r9
 80005a2:	4688      	mov	r8, r1
 80005a4:	1a9c      	subs	r4, r3, r2
 80005a6:	e778      	b.n	800049a <__aeabi_dadd+0xa6>
 80005a8:	2a00      	cmp	r2, #0
 80005aa:	dc00      	bgt.n	80005ae <__aeabi_dadd+0x1ba>
 80005ac:	e08e      	b.n	80006cc <__aeabi_dadd+0x2d8>
 80005ae:	4649      	mov	r1, r9
 80005b0:	2900      	cmp	r1, #0
 80005b2:	d175      	bne.n	80006a0 <__aeabi_dadd+0x2ac>
 80005b4:	4661      	mov	r1, ip
 80005b6:	4653      	mov	r3, sl
 80005b8:	4319      	orrs	r1, r3
 80005ba:	d100      	bne.n	80005be <__aeabi_dadd+0x1ca>
 80005bc:	e0f6      	b.n	80007ac <__aeabi_dadd+0x3b8>
 80005be:	1e51      	subs	r1, r2, #1
 80005c0:	2a01      	cmp	r2, #1
 80005c2:	d100      	bne.n	80005c6 <__aeabi_dadd+0x1d2>
 80005c4:	e191      	b.n	80008ea <__aeabi_dadd+0x4f6>
 80005c6:	4d6d      	ldr	r5, [pc, #436]	@ (800077c <__aeabi_dadd+0x388>)
 80005c8:	42aa      	cmp	r2, r5
 80005ca:	d100      	bne.n	80005ce <__aeabi_dadd+0x1da>
 80005cc:	e0dc      	b.n	8000788 <__aeabi_dadd+0x394>
 80005ce:	2501      	movs	r5, #1
 80005d0:	2938      	cmp	r1, #56	@ 0x38
 80005d2:	dc14      	bgt.n	80005fe <__aeabi_dadd+0x20a>
 80005d4:	000a      	movs	r2, r1
 80005d6:	2a1f      	cmp	r2, #31
 80005d8:	dd00      	ble.n	80005dc <__aeabi_dadd+0x1e8>
 80005da:	e1a2      	b.n	8000922 <__aeabi_dadd+0x52e>
 80005dc:	2120      	movs	r1, #32
 80005de:	4653      	mov	r3, sl
 80005e0:	1a89      	subs	r1, r1, r2
 80005e2:	408b      	lsls	r3, r1
 80005e4:	001d      	movs	r5, r3
 80005e6:	4663      	mov	r3, ip
 80005e8:	40d3      	lsrs	r3, r2
 80005ea:	431d      	orrs	r5, r3
 80005ec:	4663      	mov	r3, ip
 80005ee:	408b      	lsls	r3, r1
 80005f0:	0019      	movs	r1, r3
 80005f2:	1e4b      	subs	r3, r1, #1
 80005f4:	4199      	sbcs	r1, r3
 80005f6:	4653      	mov	r3, sl
 80005f8:	40d3      	lsrs	r3, r2
 80005fa:	430d      	orrs	r5, r1
 80005fc:	18e4      	adds	r4, r4, r3
 80005fe:	182d      	adds	r5, r5, r0
 8000600:	4285      	cmp	r5, r0
 8000602:	4180      	sbcs	r0, r0
 8000604:	4240      	negs	r0, r0
 8000606:	1824      	adds	r4, r4, r0
 8000608:	0223      	lsls	r3, r4, #8
 800060a:	d559      	bpl.n	80006c0 <__aeabi_dadd+0x2cc>
 800060c:	4b5b      	ldr	r3, [pc, #364]	@ (800077c <__aeabi_dadd+0x388>)
 800060e:	3701      	adds	r7, #1
 8000610:	429f      	cmp	r7, r3
 8000612:	d051      	beq.n	80006b8 <__aeabi_dadd+0x2c4>
 8000614:	2101      	movs	r1, #1
 8000616:	4b5a      	ldr	r3, [pc, #360]	@ (8000780 <__aeabi_dadd+0x38c>)
 8000618:	086a      	lsrs	r2, r5, #1
 800061a:	401c      	ands	r4, r3
 800061c:	4029      	ands	r1, r5
 800061e:	430a      	orrs	r2, r1
 8000620:	07e5      	lsls	r5, r4, #31
 8000622:	4315      	orrs	r5, r2
 8000624:	0864      	lsrs	r4, r4, #1
 8000626:	e75f      	b.n	80004e8 <__aeabi_dadd+0xf4>
 8000628:	4661      	mov	r1, ip
 800062a:	4653      	mov	r3, sl
 800062c:	4319      	orrs	r1, r3
 800062e:	d100      	bne.n	8000632 <__aeabi_dadd+0x23e>
 8000630:	e0bc      	b.n	80007ac <__aeabi_dadd+0x3b8>
 8000632:	1e51      	subs	r1, r2, #1
 8000634:	2a01      	cmp	r2, #1
 8000636:	d100      	bne.n	800063a <__aeabi_dadd+0x246>
 8000638:	e164      	b.n	8000904 <__aeabi_dadd+0x510>
 800063a:	4d50      	ldr	r5, [pc, #320]	@ (800077c <__aeabi_dadd+0x388>)
 800063c:	42aa      	cmp	r2, r5
 800063e:	d100      	bne.n	8000642 <__aeabi_dadd+0x24e>
 8000640:	e16a      	b.n	8000918 <__aeabi_dadd+0x524>
 8000642:	2501      	movs	r5, #1
 8000644:	2938      	cmp	r1, #56	@ 0x38
 8000646:	dd00      	ble.n	800064a <__aeabi_dadd+0x256>
 8000648:	e722      	b.n	8000490 <__aeabi_dadd+0x9c>
 800064a:	000a      	movs	r2, r1
 800064c:	e70e      	b.n	800046c <__aeabi_dadd+0x78>
 800064e:	4a4d      	ldr	r2, [pc, #308]	@ (8000784 <__aeabi_dadd+0x390>)
 8000650:	1c7d      	adds	r5, r7, #1
 8000652:	4215      	tst	r5, r2
 8000654:	d000      	beq.n	8000658 <__aeabi_dadd+0x264>
 8000656:	e0d0      	b.n	80007fa <__aeabi_dadd+0x406>
 8000658:	0025      	movs	r5, r4
 800065a:	4662      	mov	r2, ip
 800065c:	4653      	mov	r3, sl
 800065e:	4305      	orrs	r5, r0
 8000660:	431a      	orrs	r2, r3
 8000662:	2f00      	cmp	r7, #0
 8000664:	d000      	beq.n	8000668 <__aeabi_dadd+0x274>
 8000666:	e137      	b.n	80008d8 <__aeabi_dadd+0x4e4>
 8000668:	2d00      	cmp	r5, #0
 800066a:	d100      	bne.n	800066e <__aeabi_dadd+0x27a>
 800066c:	e1a8      	b.n	80009c0 <__aeabi_dadd+0x5cc>
 800066e:	2a00      	cmp	r2, #0
 8000670:	d100      	bne.n	8000674 <__aeabi_dadd+0x280>
 8000672:	e16a      	b.n	800094a <__aeabi_dadd+0x556>
 8000674:	4663      	mov	r3, ip
 8000676:	1ac5      	subs	r5, r0, r3
 8000678:	4653      	mov	r3, sl
 800067a:	1ae2      	subs	r2, r4, r3
 800067c:	42a8      	cmp	r0, r5
 800067e:	419b      	sbcs	r3, r3
 8000680:	425b      	negs	r3, r3
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	021a      	lsls	r2, r3, #8
 8000686:	d400      	bmi.n	800068a <__aeabi_dadd+0x296>
 8000688:	e203      	b.n	8000a92 <__aeabi_dadd+0x69e>
 800068a:	4663      	mov	r3, ip
 800068c:	1a1d      	subs	r5, r3, r0
 800068e:	45ac      	cmp	ip, r5
 8000690:	4192      	sbcs	r2, r2
 8000692:	4653      	mov	r3, sl
 8000694:	4252      	negs	r2, r2
 8000696:	1b1c      	subs	r4, r3, r4
 8000698:	000e      	movs	r6, r1
 800069a:	4688      	mov	r8, r1
 800069c:	1aa4      	subs	r4, r4, r2
 800069e:	e723      	b.n	80004e8 <__aeabi_dadd+0xf4>
 80006a0:	4936      	ldr	r1, [pc, #216]	@ (800077c <__aeabi_dadd+0x388>)
 80006a2:	428f      	cmp	r7, r1
 80006a4:	d070      	beq.n	8000788 <__aeabi_dadd+0x394>
 80006a6:	2501      	movs	r5, #1
 80006a8:	2a38      	cmp	r2, #56	@ 0x38
 80006aa:	dca8      	bgt.n	80005fe <__aeabi_dadd+0x20a>
 80006ac:	2180      	movs	r1, #128	@ 0x80
 80006ae:	4653      	mov	r3, sl
 80006b0:	0409      	lsls	r1, r1, #16
 80006b2:	430b      	orrs	r3, r1
 80006b4:	469a      	mov	sl, r3
 80006b6:	e78e      	b.n	80005d6 <__aeabi_dadd+0x1e2>
 80006b8:	003c      	movs	r4, r7
 80006ba:	2500      	movs	r5, #0
 80006bc:	2200      	movs	r2, #0
 80006be:	e731      	b.n	8000524 <__aeabi_dadd+0x130>
 80006c0:	2307      	movs	r3, #7
 80006c2:	402b      	ands	r3, r5
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d000      	beq.n	80006ca <__aeabi_dadd+0x2d6>
 80006c8:	e710      	b.n	80004ec <__aeabi_dadd+0xf8>
 80006ca:	e093      	b.n	80007f4 <__aeabi_dadd+0x400>
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	d074      	beq.n	80007ba <__aeabi_dadd+0x3c6>
 80006d0:	464a      	mov	r2, r9
 80006d2:	1bd2      	subs	r2, r2, r7
 80006d4:	2f00      	cmp	r7, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x2e6>
 80006d8:	e0c7      	b.n	800086a <__aeabi_dadd+0x476>
 80006da:	4928      	ldr	r1, [pc, #160]	@ (800077c <__aeabi_dadd+0x388>)
 80006dc:	4589      	cmp	r9, r1
 80006de:	d100      	bne.n	80006e2 <__aeabi_dadd+0x2ee>
 80006e0:	e185      	b.n	80009ee <__aeabi_dadd+0x5fa>
 80006e2:	2501      	movs	r5, #1
 80006e4:	2a38      	cmp	r2, #56	@ 0x38
 80006e6:	dc12      	bgt.n	800070e <__aeabi_dadd+0x31a>
 80006e8:	2180      	movs	r1, #128	@ 0x80
 80006ea:	0409      	lsls	r1, r1, #16
 80006ec:	430c      	orrs	r4, r1
 80006ee:	2a1f      	cmp	r2, #31
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_dadd+0x300>
 80006f2:	e1ab      	b.n	8000a4c <__aeabi_dadd+0x658>
 80006f4:	2120      	movs	r1, #32
 80006f6:	0025      	movs	r5, r4
 80006f8:	1a89      	subs	r1, r1, r2
 80006fa:	0007      	movs	r7, r0
 80006fc:	4088      	lsls	r0, r1
 80006fe:	408d      	lsls	r5, r1
 8000700:	40d7      	lsrs	r7, r2
 8000702:	1e41      	subs	r1, r0, #1
 8000704:	4188      	sbcs	r0, r1
 8000706:	40d4      	lsrs	r4, r2
 8000708:	433d      	orrs	r5, r7
 800070a:	4305      	orrs	r5, r0
 800070c:	44a2      	add	sl, r4
 800070e:	4465      	add	r5, ip
 8000710:	4565      	cmp	r5, ip
 8000712:	4192      	sbcs	r2, r2
 8000714:	4252      	negs	r2, r2
 8000716:	4452      	add	r2, sl
 8000718:	0014      	movs	r4, r2
 800071a:	464f      	mov	r7, r9
 800071c:	e774      	b.n	8000608 <__aeabi_dadd+0x214>
 800071e:	0028      	movs	r0, r5
 8000720:	f000 fcfe 	bl	8001120 <__clzsi2>
 8000724:	0003      	movs	r3, r0
 8000726:	3318      	adds	r3, #24
 8000728:	2b1f      	cmp	r3, #31
 800072a:	dc00      	bgt.n	800072e <__aeabi_dadd+0x33a>
 800072c:	e6c2      	b.n	80004b4 <__aeabi_dadd+0xc0>
 800072e:	002a      	movs	r2, r5
 8000730:	3808      	subs	r0, #8
 8000732:	4082      	lsls	r2, r0
 8000734:	429f      	cmp	r7, r3
 8000736:	dd00      	ble.n	800073a <__aeabi_dadd+0x346>
 8000738:	e0a9      	b.n	800088e <__aeabi_dadd+0x49a>
 800073a:	1bdb      	subs	r3, r3, r7
 800073c:	1c58      	adds	r0, r3, #1
 800073e:	281f      	cmp	r0, #31
 8000740:	dc00      	bgt.n	8000744 <__aeabi_dadd+0x350>
 8000742:	e1ac      	b.n	8000a9e <__aeabi_dadd+0x6aa>
 8000744:	0015      	movs	r5, r2
 8000746:	3b1f      	subs	r3, #31
 8000748:	40dd      	lsrs	r5, r3
 800074a:	2820      	cmp	r0, #32
 800074c:	d005      	beq.n	800075a <__aeabi_dadd+0x366>
 800074e:	2340      	movs	r3, #64	@ 0x40
 8000750:	1a1b      	subs	r3, r3, r0
 8000752:	409a      	lsls	r2, r3
 8000754:	1e53      	subs	r3, r2, #1
 8000756:	419a      	sbcs	r2, r3
 8000758:	4315      	orrs	r5, r2
 800075a:	2307      	movs	r3, #7
 800075c:	2700      	movs	r7, #0
 800075e:	402b      	ands	r3, r5
 8000760:	e7b0      	b.n	80006c4 <__aeabi_dadd+0x2d0>
 8000762:	08ed      	lsrs	r5, r5, #3
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <__aeabi_dadd+0x388>)
 8000766:	0762      	lsls	r2, r4, #29
 8000768:	432a      	orrs	r2, r5
 800076a:	08e4      	lsrs	r4, r4, #3
 800076c:	429f      	cmp	r7, r3
 800076e:	d00f      	beq.n	8000790 <__aeabi_dadd+0x39c>
 8000770:	0324      	lsls	r4, r4, #12
 8000772:	0b25      	lsrs	r5, r4, #12
 8000774:	057c      	lsls	r4, r7, #21
 8000776:	0d64      	lsrs	r4, r4, #21
 8000778:	e6d4      	b.n	8000524 <__aeabi_dadd+0x130>
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	000007ff 	.word	0x000007ff
 8000780:	ff7fffff 	.word	0xff7fffff
 8000784:	000007fe 	.word	0x000007fe
 8000788:	08c0      	lsrs	r0, r0, #3
 800078a:	0762      	lsls	r2, r4, #29
 800078c:	4302      	orrs	r2, r0
 800078e:	08e4      	lsrs	r4, r4, #3
 8000790:	0013      	movs	r3, r2
 8000792:	4323      	orrs	r3, r4
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x3a4>
 8000796:	e186      	b.n	8000aa6 <__aeabi_dadd+0x6b2>
 8000798:	2580      	movs	r5, #128	@ 0x80
 800079a:	032d      	lsls	r5, r5, #12
 800079c:	4325      	orrs	r5, r4
 800079e:	032d      	lsls	r5, r5, #12
 80007a0:	4cc3      	ldr	r4, [pc, #780]	@ (8000ab0 <__aeabi_dadd+0x6bc>)
 80007a2:	0b2d      	lsrs	r5, r5, #12
 80007a4:	e6be      	b.n	8000524 <__aeabi_dadd+0x130>
 80007a6:	4660      	mov	r0, ip
 80007a8:	4654      	mov	r4, sl
 80007aa:	000e      	movs	r6, r1
 80007ac:	0017      	movs	r7, r2
 80007ae:	08c5      	lsrs	r5, r0, #3
 80007b0:	e7d8      	b.n	8000764 <__aeabi_dadd+0x370>
 80007b2:	4cc0      	ldr	r4, [pc, #768]	@ (8000ab4 <__aeabi_dadd+0x6c0>)
 80007b4:	1aff      	subs	r7, r7, r3
 80007b6:	4014      	ands	r4, r2
 80007b8:	e696      	b.n	80004e8 <__aeabi_dadd+0xf4>
 80007ba:	4abf      	ldr	r2, [pc, #764]	@ (8000ab8 <__aeabi_dadd+0x6c4>)
 80007bc:	1c79      	adds	r1, r7, #1
 80007be:	4211      	tst	r1, r2
 80007c0:	d16b      	bne.n	800089a <__aeabi_dadd+0x4a6>
 80007c2:	0022      	movs	r2, r4
 80007c4:	4302      	orrs	r2, r0
 80007c6:	2f00      	cmp	r7, #0
 80007c8:	d000      	beq.n	80007cc <__aeabi_dadd+0x3d8>
 80007ca:	e0db      	b.n	8000984 <__aeabi_dadd+0x590>
 80007cc:	2a00      	cmp	r2, #0
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x3de>
 80007d0:	e12d      	b.n	8000a2e <__aeabi_dadd+0x63a>
 80007d2:	4662      	mov	r2, ip
 80007d4:	4653      	mov	r3, sl
 80007d6:	431a      	orrs	r2, r3
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x3e8>
 80007da:	e0b6      	b.n	800094a <__aeabi_dadd+0x556>
 80007dc:	4663      	mov	r3, ip
 80007de:	18c5      	adds	r5, r0, r3
 80007e0:	4285      	cmp	r5, r0
 80007e2:	4180      	sbcs	r0, r0
 80007e4:	4454      	add	r4, sl
 80007e6:	4240      	negs	r0, r0
 80007e8:	1824      	adds	r4, r4, r0
 80007ea:	0223      	lsls	r3, r4, #8
 80007ec:	d502      	bpl.n	80007f4 <__aeabi_dadd+0x400>
 80007ee:	000f      	movs	r7, r1
 80007f0:	4bb0      	ldr	r3, [pc, #704]	@ (8000ab4 <__aeabi_dadd+0x6c0>)
 80007f2:	401c      	ands	r4, r3
 80007f4:	003a      	movs	r2, r7
 80007f6:	0028      	movs	r0, r5
 80007f8:	e7d8      	b.n	80007ac <__aeabi_dadd+0x3b8>
 80007fa:	4662      	mov	r2, ip
 80007fc:	1a85      	subs	r5, r0, r2
 80007fe:	42a8      	cmp	r0, r5
 8000800:	4192      	sbcs	r2, r2
 8000802:	4653      	mov	r3, sl
 8000804:	4252      	negs	r2, r2
 8000806:	4691      	mov	r9, r2
 8000808:	1ae3      	subs	r3, r4, r3
 800080a:	001a      	movs	r2, r3
 800080c:	464b      	mov	r3, r9
 800080e:	1ad2      	subs	r2, r2, r3
 8000810:	0013      	movs	r3, r2
 8000812:	4691      	mov	r9, r2
 8000814:	021a      	lsls	r2, r3, #8
 8000816:	d454      	bmi.n	80008c2 <__aeabi_dadd+0x4ce>
 8000818:	464a      	mov	r2, r9
 800081a:	464c      	mov	r4, r9
 800081c:	432a      	orrs	r2, r5
 800081e:	d000      	beq.n	8000822 <__aeabi_dadd+0x42e>
 8000820:	e640      	b.n	80004a4 <__aeabi_dadd+0xb0>
 8000822:	2600      	movs	r6, #0
 8000824:	2400      	movs	r4, #0
 8000826:	2500      	movs	r5, #0
 8000828:	e67c      	b.n	8000524 <__aeabi_dadd+0x130>
 800082a:	4da1      	ldr	r5, [pc, #644]	@ (8000ab0 <__aeabi_dadd+0x6bc>)
 800082c:	45a9      	cmp	r9, r5
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x43e>
 8000830:	e090      	b.n	8000954 <__aeabi_dadd+0x560>
 8000832:	2501      	movs	r5, #1
 8000834:	2a38      	cmp	r2, #56	@ 0x38
 8000836:	dd00      	ble.n	800083a <__aeabi_dadd+0x446>
 8000838:	e6ab      	b.n	8000592 <__aeabi_dadd+0x19e>
 800083a:	2580      	movs	r5, #128	@ 0x80
 800083c:	042d      	lsls	r5, r5, #16
 800083e:	432c      	orrs	r4, r5
 8000840:	e695      	b.n	800056e <__aeabi_dadd+0x17a>
 8000842:	0011      	movs	r1, r2
 8000844:	4655      	mov	r5, sl
 8000846:	3920      	subs	r1, #32
 8000848:	40cd      	lsrs	r5, r1
 800084a:	46a9      	mov	r9, r5
 800084c:	2a20      	cmp	r2, #32
 800084e:	d006      	beq.n	800085e <__aeabi_dadd+0x46a>
 8000850:	2140      	movs	r1, #64	@ 0x40
 8000852:	4653      	mov	r3, sl
 8000854:	1a8a      	subs	r2, r1, r2
 8000856:	4093      	lsls	r3, r2
 8000858:	4662      	mov	r2, ip
 800085a:	431a      	orrs	r2, r3
 800085c:	4694      	mov	ip, r2
 800085e:	4665      	mov	r5, ip
 8000860:	1e6b      	subs	r3, r5, #1
 8000862:	419d      	sbcs	r5, r3
 8000864:	464b      	mov	r3, r9
 8000866:	431d      	orrs	r5, r3
 8000868:	e612      	b.n	8000490 <__aeabi_dadd+0x9c>
 800086a:	0021      	movs	r1, r4
 800086c:	4301      	orrs	r1, r0
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x47e>
 8000870:	e0c4      	b.n	80009fc <__aeabi_dadd+0x608>
 8000872:	1e51      	subs	r1, r2, #1
 8000874:	2a01      	cmp	r2, #1
 8000876:	d100      	bne.n	800087a <__aeabi_dadd+0x486>
 8000878:	e0fb      	b.n	8000a72 <__aeabi_dadd+0x67e>
 800087a:	4d8d      	ldr	r5, [pc, #564]	@ (8000ab0 <__aeabi_dadd+0x6bc>)
 800087c:	42aa      	cmp	r2, r5
 800087e:	d100      	bne.n	8000882 <__aeabi_dadd+0x48e>
 8000880:	e0b5      	b.n	80009ee <__aeabi_dadd+0x5fa>
 8000882:	2501      	movs	r5, #1
 8000884:	2938      	cmp	r1, #56	@ 0x38
 8000886:	dd00      	ble.n	800088a <__aeabi_dadd+0x496>
 8000888:	e741      	b.n	800070e <__aeabi_dadd+0x31a>
 800088a:	000a      	movs	r2, r1
 800088c:	e72f      	b.n	80006ee <__aeabi_dadd+0x2fa>
 800088e:	4c89      	ldr	r4, [pc, #548]	@ (8000ab4 <__aeabi_dadd+0x6c0>)
 8000890:	1aff      	subs	r7, r7, r3
 8000892:	4014      	ands	r4, r2
 8000894:	0762      	lsls	r2, r4, #29
 8000896:	08e4      	lsrs	r4, r4, #3
 8000898:	e76a      	b.n	8000770 <__aeabi_dadd+0x37c>
 800089a:	4a85      	ldr	r2, [pc, #532]	@ (8000ab0 <__aeabi_dadd+0x6bc>)
 800089c:	4291      	cmp	r1, r2
 800089e:	d100      	bne.n	80008a2 <__aeabi_dadd+0x4ae>
 80008a0:	e0e3      	b.n	8000a6a <__aeabi_dadd+0x676>
 80008a2:	4663      	mov	r3, ip
 80008a4:	18c2      	adds	r2, r0, r3
 80008a6:	4282      	cmp	r2, r0
 80008a8:	4180      	sbcs	r0, r0
 80008aa:	0023      	movs	r3, r4
 80008ac:	4240      	negs	r0, r0
 80008ae:	4453      	add	r3, sl
 80008b0:	181b      	adds	r3, r3, r0
 80008b2:	07dd      	lsls	r5, r3, #31
 80008b4:	085c      	lsrs	r4, r3, #1
 80008b6:	2307      	movs	r3, #7
 80008b8:	0852      	lsrs	r2, r2, #1
 80008ba:	4315      	orrs	r5, r2
 80008bc:	000f      	movs	r7, r1
 80008be:	402b      	ands	r3, r5
 80008c0:	e700      	b.n	80006c4 <__aeabi_dadd+0x2d0>
 80008c2:	4663      	mov	r3, ip
 80008c4:	1a1d      	subs	r5, r3, r0
 80008c6:	45ac      	cmp	ip, r5
 80008c8:	4192      	sbcs	r2, r2
 80008ca:	4653      	mov	r3, sl
 80008cc:	4252      	negs	r2, r2
 80008ce:	1b1c      	subs	r4, r3, r4
 80008d0:	000e      	movs	r6, r1
 80008d2:	4688      	mov	r8, r1
 80008d4:	1aa4      	subs	r4, r4, r2
 80008d6:	e5e5      	b.n	80004a4 <__aeabi_dadd+0xb0>
 80008d8:	2d00      	cmp	r5, #0
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x4ea>
 80008dc:	e091      	b.n	8000a02 <__aeabi_dadd+0x60e>
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d138      	bne.n	8000954 <__aeabi_dadd+0x560>
 80008e2:	2480      	movs	r4, #128	@ 0x80
 80008e4:	2600      	movs	r6, #0
 80008e6:	0324      	lsls	r4, r4, #12
 80008e8:	e756      	b.n	8000798 <__aeabi_dadd+0x3a4>
 80008ea:	4663      	mov	r3, ip
 80008ec:	18c5      	adds	r5, r0, r3
 80008ee:	4285      	cmp	r5, r0
 80008f0:	4180      	sbcs	r0, r0
 80008f2:	4454      	add	r4, sl
 80008f4:	4240      	negs	r0, r0
 80008f6:	1824      	adds	r4, r4, r0
 80008f8:	2701      	movs	r7, #1
 80008fa:	0223      	lsls	r3, r4, #8
 80008fc:	d400      	bmi.n	8000900 <__aeabi_dadd+0x50c>
 80008fe:	e6df      	b.n	80006c0 <__aeabi_dadd+0x2cc>
 8000900:	2702      	movs	r7, #2
 8000902:	e687      	b.n	8000614 <__aeabi_dadd+0x220>
 8000904:	4663      	mov	r3, ip
 8000906:	1ac5      	subs	r5, r0, r3
 8000908:	42a8      	cmp	r0, r5
 800090a:	4180      	sbcs	r0, r0
 800090c:	4653      	mov	r3, sl
 800090e:	4240      	negs	r0, r0
 8000910:	1ae4      	subs	r4, r4, r3
 8000912:	2701      	movs	r7, #1
 8000914:	1a24      	subs	r4, r4, r0
 8000916:	e5c0      	b.n	800049a <__aeabi_dadd+0xa6>
 8000918:	0762      	lsls	r2, r4, #29
 800091a:	08c0      	lsrs	r0, r0, #3
 800091c:	4302      	orrs	r2, r0
 800091e:	08e4      	lsrs	r4, r4, #3
 8000920:	e736      	b.n	8000790 <__aeabi_dadd+0x39c>
 8000922:	0011      	movs	r1, r2
 8000924:	4653      	mov	r3, sl
 8000926:	3920      	subs	r1, #32
 8000928:	40cb      	lsrs	r3, r1
 800092a:	4699      	mov	r9, r3
 800092c:	2a20      	cmp	r2, #32
 800092e:	d006      	beq.n	800093e <__aeabi_dadd+0x54a>
 8000930:	2140      	movs	r1, #64	@ 0x40
 8000932:	4653      	mov	r3, sl
 8000934:	1a8a      	subs	r2, r1, r2
 8000936:	4093      	lsls	r3, r2
 8000938:	4662      	mov	r2, ip
 800093a:	431a      	orrs	r2, r3
 800093c:	4694      	mov	ip, r2
 800093e:	4665      	mov	r5, ip
 8000940:	1e6b      	subs	r3, r5, #1
 8000942:	419d      	sbcs	r5, r3
 8000944:	464b      	mov	r3, r9
 8000946:	431d      	orrs	r5, r3
 8000948:	e659      	b.n	80005fe <__aeabi_dadd+0x20a>
 800094a:	0762      	lsls	r2, r4, #29
 800094c:	08c0      	lsrs	r0, r0, #3
 800094e:	4302      	orrs	r2, r0
 8000950:	08e4      	lsrs	r4, r4, #3
 8000952:	e70d      	b.n	8000770 <__aeabi_dadd+0x37c>
 8000954:	4653      	mov	r3, sl
 8000956:	075a      	lsls	r2, r3, #29
 8000958:	4663      	mov	r3, ip
 800095a:	08d8      	lsrs	r0, r3, #3
 800095c:	4653      	mov	r3, sl
 800095e:	000e      	movs	r6, r1
 8000960:	4302      	orrs	r2, r0
 8000962:	08dc      	lsrs	r4, r3, #3
 8000964:	e714      	b.n	8000790 <__aeabi_dadd+0x39c>
 8000966:	0015      	movs	r5, r2
 8000968:	0026      	movs	r6, r4
 800096a:	3d20      	subs	r5, #32
 800096c:	40ee      	lsrs	r6, r5
 800096e:	2a20      	cmp	r2, #32
 8000970:	d003      	beq.n	800097a <__aeabi_dadd+0x586>
 8000972:	2540      	movs	r5, #64	@ 0x40
 8000974:	1aaa      	subs	r2, r5, r2
 8000976:	4094      	lsls	r4, r2
 8000978:	4320      	orrs	r0, r4
 800097a:	1e42      	subs	r2, r0, #1
 800097c:	4190      	sbcs	r0, r2
 800097e:	0005      	movs	r5, r0
 8000980:	4335      	orrs	r5, r6
 8000982:	e606      	b.n	8000592 <__aeabi_dadd+0x19e>
 8000984:	2a00      	cmp	r2, #0
 8000986:	d07c      	beq.n	8000a82 <__aeabi_dadd+0x68e>
 8000988:	4662      	mov	r2, ip
 800098a:	4653      	mov	r3, sl
 800098c:	08c0      	lsrs	r0, r0, #3
 800098e:	431a      	orrs	r2, r3
 8000990:	d100      	bne.n	8000994 <__aeabi_dadd+0x5a0>
 8000992:	e6fa      	b.n	800078a <__aeabi_dadd+0x396>
 8000994:	0762      	lsls	r2, r4, #29
 8000996:	4310      	orrs	r0, r2
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	08e4      	lsrs	r4, r4, #3
 800099c:	0312      	lsls	r2, r2, #12
 800099e:	4214      	tst	r4, r2
 80009a0:	d008      	beq.n	80009b4 <__aeabi_dadd+0x5c0>
 80009a2:	08d9      	lsrs	r1, r3, #3
 80009a4:	4211      	tst	r1, r2
 80009a6:	d105      	bne.n	80009b4 <__aeabi_dadd+0x5c0>
 80009a8:	4663      	mov	r3, ip
 80009aa:	08d8      	lsrs	r0, r3, #3
 80009ac:	4653      	mov	r3, sl
 80009ae:	000c      	movs	r4, r1
 80009b0:	075b      	lsls	r3, r3, #29
 80009b2:	4318      	orrs	r0, r3
 80009b4:	0f42      	lsrs	r2, r0, #29
 80009b6:	00c0      	lsls	r0, r0, #3
 80009b8:	08c0      	lsrs	r0, r0, #3
 80009ba:	0752      	lsls	r2, r2, #29
 80009bc:	4302      	orrs	r2, r0
 80009be:	e6e7      	b.n	8000790 <__aeabi_dadd+0x39c>
 80009c0:	2a00      	cmp	r2, #0
 80009c2:	d100      	bne.n	80009c6 <__aeabi_dadd+0x5d2>
 80009c4:	e72d      	b.n	8000822 <__aeabi_dadd+0x42e>
 80009c6:	4663      	mov	r3, ip
 80009c8:	08d8      	lsrs	r0, r3, #3
 80009ca:	4653      	mov	r3, sl
 80009cc:	075a      	lsls	r2, r3, #29
 80009ce:	000e      	movs	r6, r1
 80009d0:	4302      	orrs	r2, r0
 80009d2:	08dc      	lsrs	r4, r3, #3
 80009d4:	e6cc      	b.n	8000770 <__aeabi_dadd+0x37c>
 80009d6:	4663      	mov	r3, ip
 80009d8:	1a1d      	subs	r5, r3, r0
 80009da:	45ac      	cmp	ip, r5
 80009dc:	4192      	sbcs	r2, r2
 80009de:	4653      	mov	r3, sl
 80009e0:	4252      	negs	r2, r2
 80009e2:	1b1c      	subs	r4, r3, r4
 80009e4:	000e      	movs	r6, r1
 80009e6:	4688      	mov	r8, r1
 80009e8:	1aa4      	subs	r4, r4, r2
 80009ea:	3701      	adds	r7, #1
 80009ec:	e555      	b.n	800049a <__aeabi_dadd+0xa6>
 80009ee:	4663      	mov	r3, ip
 80009f0:	08d9      	lsrs	r1, r3, #3
 80009f2:	4653      	mov	r3, sl
 80009f4:	075a      	lsls	r2, r3, #29
 80009f6:	430a      	orrs	r2, r1
 80009f8:	08dc      	lsrs	r4, r3, #3
 80009fa:	e6c9      	b.n	8000790 <__aeabi_dadd+0x39c>
 80009fc:	4660      	mov	r0, ip
 80009fe:	4654      	mov	r4, sl
 8000a00:	e6d4      	b.n	80007ac <__aeabi_dadd+0x3b8>
 8000a02:	08c0      	lsrs	r0, r0, #3
 8000a04:	2a00      	cmp	r2, #0
 8000a06:	d100      	bne.n	8000a0a <__aeabi_dadd+0x616>
 8000a08:	e6bf      	b.n	800078a <__aeabi_dadd+0x396>
 8000a0a:	0762      	lsls	r2, r4, #29
 8000a0c:	4310      	orrs	r0, r2
 8000a0e:	2280      	movs	r2, #128	@ 0x80
 8000a10:	08e4      	lsrs	r4, r4, #3
 8000a12:	0312      	lsls	r2, r2, #12
 8000a14:	4214      	tst	r4, r2
 8000a16:	d0cd      	beq.n	80009b4 <__aeabi_dadd+0x5c0>
 8000a18:	08dd      	lsrs	r5, r3, #3
 8000a1a:	4215      	tst	r5, r2
 8000a1c:	d1ca      	bne.n	80009b4 <__aeabi_dadd+0x5c0>
 8000a1e:	4663      	mov	r3, ip
 8000a20:	08d8      	lsrs	r0, r3, #3
 8000a22:	4653      	mov	r3, sl
 8000a24:	075b      	lsls	r3, r3, #29
 8000a26:	000e      	movs	r6, r1
 8000a28:	002c      	movs	r4, r5
 8000a2a:	4318      	orrs	r0, r3
 8000a2c:	e7c2      	b.n	80009b4 <__aeabi_dadd+0x5c0>
 8000a2e:	4663      	mov	r3, ip
 8000a30:	08d9      	lsrs	r1, r3, #3
 8000a32:	4653      	mov	r3, sl
 8000a34:	075a      	lsls	r2, r3, #29
 8000a36:	430a      	orrs	r2, r1
 8000a38:	08dc      	lsrs	r4, r3, #3
 8000a3a:	e699      	b.n	8000770 <__aeabi_dadd+0x37c>
 8000a3c:	4663      	mov	r3, ip
 8000a3e:	08d8      	lsrs	r0, r3, #3
 8000a40:	4653      	mov	r3, sl
 8000a42:	075a      	lsls	r2, r3, #29
 8000a44:	000e      	movs	r6, r1
 8000a46:	4302      	orrs	r2, r0
 8000a48:	08dc      	lsrs	r4, r3, #3
 8000a4a:	e6a1      	b.n	8000790 <__aeabi_dadd+0x39c>
 8000a4c:	0011      	movs	r1, r2
 8000a4e:	0027      	movs	r7, r4
 8000a50:	3920      	subs	r1, #32
 8000a52:	40cf      	lsrs	r7, r1
 8000a54:	2a20      	cmp	r2, #32
 8000a56:	d003      	beq.n	8000a60 <__aeabi_dadd+0x66c>
 8000a58:	2140      	movs	r1, #64	@ 0x40
 8000a5a:	1a8a      	subs	r2, r1, r2
 8000a5c:	4094      	lsls	r4, r2
 8000a5e:	4320      	orrs	r0, r4
 8000a60:	1e42      	subs	r2, r0, #1
 8000a62:	4190      	sbcs	r0, r2
 8000a64:	0005      	movs	r5, r0
 8000a66:	433d      	orrs	r5, r7
 8000a68:	e651      	b.n	800070e <__aeabi_dadd+0x31a>
 8000a6a:	000c      	movs	r4, r1
 8000a6c:	2500      	movs	r5, #0
 8000a6e:	2200      	movs	r2, #0
 8000a70:	e558      	b.n	8000524 <__aeabi_dadd+0x130>
 8000a72:	4460      	add	r0, ip
 8000a74:	4560      	cmp	r0, ip
 8000a76:	4192      	sbcs	r2, r2
 8000a78:	4454      	add	r4, sl
 8000a7a:	4252      	negs	r2, r2
 8000a7c:	0005      	movs	r5, r0
 8000a7e:	18a4      	adds	r4, r4, r2
 8000a80:	e73a      	b.n	80008f8 <__aeabi_dadd+0x504>
 8000a82:	4653      	mov	r3, sl
 8000a84:	075a      	lsls	r2, r3, #29
 8000a86:	4663      	mov	r3, ip
 8000a88:	08d9      	lsrs	r1, r3, #3
 8000a8a:	4653      	mov	r3, sl
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	08dc      	lsrs	r4, r3, #3
 8000a90:	e67e      	b.n	8000790 <__aeabi_dadd+0x39c>
 8000a92:	001a      	movs	r2, r3
 8000a94:	001c      	movs	r4, r3
 8000a96:	432a      	orrs	r2, r5
 8000a98:	d000      	beq.n	8000a9c <__aeabi_dadd+0x6a8>
 8000a9a:	e6ab      	b.n	80007f4 <__aeabi_dadd+0x400>
 8000a9c:	e6c1      	b.n	8000822 <__aeabi_dadd+0x42e>
 8000a9e:	2120      	movs	r1, #32
 8000aa0:	2500      	movs	r5, #0
 8000aa2:	1a09      	subs	r1, r1, r0
 8000aa4:	e519      	b.n	80004da <__aeabi_dadd+0xe6>
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2500      	movs	r5, #0
 8000aaa:	4c01      	ldr	r4, [pc, #4]	@ (8000ab0 <__aeabi_dadd+0x6bc>)
 8000aac:	e53a      	b.n	8000524 <__aeabi_dadd+0x130>
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	000007ff 	.word	0x000007ff
 8000ab4:	ff7fffff 	.word	0xff7fffff
 8000ab8:	000007fe 	.word	0x000007fe

08000abc <__aeabi_dmul>:
 8000abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000abe:	4657      	mov	r7, sl
 8000ac0:	46de      	mov	lr, fp
 8000ac2:	464e      	mov	r6, r9
 8000ac4:	4645      	mov	r5, r8
 8000ac6:	b5e0      	push	{r5, r6, r7, lr}
 8000ac8:	001f      	movs	r7, r3
 8000aca:	030b      	lsls	r3, r1, #12
 8000acc:	0b1b      	lsrs	r3, r3, #12
 8000ace:	0016      	movs	r6, r2
 8000ad0:	469a      	mov	sl, r3
 8000ad2:	0fca      	lsrs	r2, r1, #31
 8000ad4:	004b      	lsls	r3, r1, #1
 8000ad6:	0004      	movs	r4, r0
 8000ad8:	4693      	mov	fp, r2
 8000ada:	b087      	sub	sp, #28
 8000adc:	0d5b      	lsrs	r3, r3, #21
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dmul+0x26>
 8000ae0:	e0d5      	b.n	8000c8e <__aeabi_dmul+0x1d2>
 8000ae2:	4abb      	ldr	r2, [pc, #748]	@ (8000dd0 <__aeabi_dmul+0x314>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d100      	bne.n	8000aea <__aeabi_dmul+0x2e>
 8000ae8:	e0f8      	b.n	8000cdc <__aeabi_dmul+0x220>
 8000aea:	4651      	mov	r1, sl
 8000aec:	0f42      	lsrs	r2, r0, #29
 8000aee:	00c9      	lsls	r1, r1, #3
 8000af0:	430a      	orrs	r2, r1
 8000af2:	2180      	movs	r1, #128	@ 0x80
 8000af4:	0409      	lsls	r1, r1, #16
 8000af6:	4311      	orrs	r1, r2
 8000af8:	00c2      	lsls	r2, r0, #3
 8000afa:	4691      	mov	r9, r2
 8000afc:	4ab5      	ldr	r2, [pc, #724]	@ (8000dd4 <__aeabi_dmul+0x318>)
 8000afe:	468a      	mov	sl, r1
 8000b00:	189d      	adds	r5, r3, r2
 8000b02:	2300      	movs	r3, #0
 8000b04:	4698      	mov	r8, r3
 8000b06:	9302      	str	r3, [sp, #8]
 8000b08:	033c      	lsls	r4, r7, #12
 8000b0a:	007b      	lsls	r3, r7, #1
 8000b0c:	0ffa      	lsrs	r2, r7, #31
 8000b0e:	0030      	movs	r0, r6
 8000b10:	0b24      	lsrs	r4, r4, #12
 8000b12:	0d5b      	lsrs	r3, r3, #21
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dmul+0x5e>
 8000b18:	e096      	b.n	8000c48 <__aeabi_dmul+0x18c>
 8000b1a:	4aad      	ldr	r2, [pc, #692]	@ (8000dd0 <__aeabi_dmul+0x314>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d031      	beq.n	8000b84 <__aeabi_dmul+0xc8>
 8000b20:	0f72      	lsrs	r2, r6, #29
 8000b22:	00e4      	lsls	r4, r4, #3
 8000b24:	4322      	orrs	r2, r4
 8000b26:	2480      	movs	r4, #128	@ 0x80
 8000b28:	0424      	lsls	r4, r4, #16
 8000b2a:	4314      	orrs	r4, r2
 8000b2c:	4aa9      	ldr	r2, [pc, #676]	@ (8000dd4 <__aeabi_dmul+0x318>)
 8000b2e:	00f0      	lsls	r0, r6, #3
 8000b30:	4694      	mov	ip, r2
 8000b32:	4463      	add	r3, ip
 8000b34:	195b      	adds	r3, r3, r5
 8000b36:	1c5a      	adds	r2, r3, #1
 8000b38:	9201      	str	r2, [sp, #4]
 8000b3a:	4642      	mov	r2, r8
 8000b3c:	2600      	movs	r6, #0
 8000b3e:	2a0a      	cmp	r2, #10
 8000b40:	dc42      	bgt.n	8000bc8 <__aeabi_dmul+0x10c>
 8000b42:	465a      	mov	r2, fp
 8000b44:	9900      	ldr	r1, [sp, #0]
 8000b46:	404a      	eors	r2, r1
 8000b48:	4693      	mov	fp, r2
 8000b4a:	4642      	mov	r2, r8
 8000b4c:	2a02      	cmp	r2, #2
 8000b4e:	dc32      	bgt.n	8000bb6 <__aeabi_dmul+0xfa>
 8000b50:	3a01      	subs	r2, #1
 8000b52:	2a01      	cmp	r2, #1
 8000b54:	d900      	bls.n	8000b58 <__aeabi_dmul+0x9c>
 8000b56:	e149      	b.n	8000dec <__aeabi_dmul+0x330>
 8000b58:	2e02      	cmp	r6, #2
 8000b5a:	d100      	bne.n	8000b5e <__aeabi_dmul+0xa2>
 8000b5c:	e0ca      	b.n	8000cf4 <__aeabi_dmul+0x238>
 8000b5e:	2e01      	cmp	r6, #1
 8000b60:	d13d      	bne.n	8000bde <__aeabi_dmul+0x122>
 8000b62:	2300      	movs	r3, #0
 8000b64:	2400      	movs	r4, #0
 8000b66:	2200      	movs	r2, #0
 8000b68:	0010      	movs	r0, r2
 8000b6a:	465a      	mov	r2, fp
 8000b6c:	051b      	lsls	r3, r3, #20
 8000b6e:	4323      	orrs	r3, r4
 8000b70:	07d2      	lsls	r2, r2, #31
 8000b72:	4313      	orrs	r3, r2
 8000b74:	0019      	movs	r1, r3
 8000b76:	b007      	add	sp, #28
 8000b78:	bcf0      	pop	{r4, r5, r6, r7}
 8000b7a:	46bb      	mov	fp, r7
 8000b7c:	46b2      	mov	sl, r6
 8000b7e:	46a9      	mov	r9, r5
 8000b80:	46a0      	mov	r8, r4
 8000b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b84:	4b92      	ldr	r3, [pc, #584]	@ (8000dd0 <__aeabi_dmul+0x314>)
 8000b86:	4326      	orrs	r6, r4
 8000b88:	18eb      	adds	r3, r5, r3
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dmul+0xd4>
 8000b8e:	e0bb      	b.n	8000d08 <__aeabi_dmul+0x24c>
 8000b90:	2203      	movs	r2, #3
 8000b92:	4641      	mov	r1, r8
 8000b94:	4311      	orrs	r1, r2
 8000b96:	465a      	mov	r2, fp
 8000b98:	4688      	mov	r8, r1
 8000b9a:	9900      	ldr	r1, [sp, #0]
 8000b9c:	404a      	eors	r2, r1
 8000b9e:	2180      	movs	r1, #128	@ 0x80
 8000ba0:	0109      	lsls	r1, r1, #4
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	0029      	movs	r1, r5
 8000ba6:	4461      	add	r1, ip
 8000ba8:	9101      	str	r1, [sp, #4]
 8000baa:	4641      	mov	r1, r8
 8000bac:	290a      	cmp	r1, #10
 8000bae:	dd00      	ble.n	8000bb2 <__aeabi_dmul+0xf6>
 8000bb0:	e233      	b.n	800101a <__aeabi_dmul+0x55e>
 8000bb2:	4693      	mov	fp, r2
 8000bb4:	2603      	movs	r6, #3
 8000bb6:	4642      	mov	r2, r8
 8000bb8:	2701      	movs	r7, #1
 8000bba:	4097      	lsls	r7, r2
 8000bbc:	21a6      	movs	r1, #166	@ 0xa6
 8000bbe:	003a      	movs	r2, r7
 8000bc0:	00c9      	lsls	r1, r1, #3
 8000bc2:	400a      	ands	r2, r1
 8000bc4:	420f      	tst	r7, r1
 8000bc6:	d031      	beq.n	8000c2c <__aeabi_dmul+0x170>
 8000bc8:	9e02      	ldr	r6, [sp, #8]
 8000bca:	2e02      	cmp	r6, #2
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dmul+0x114>
 8000bce:	e235      	b.n	800103c <__aeabi_dmul+0x580>
 8000bd0:	2e03      	cmp	r6, #3
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_dmul+0x11a>
 8000bd4:	e1d2      	b.n	8000f7c <__aeabi_dmul+0x4c0>
 8000bd6:	4654      	mov	r4, sl
 8000bd8:	4648      	mov	r0, r9
 8000bda:	2e01      	cmp	r6, #1
 8000bdc:	d0c1      	beq.n	8000b62 <__aeabi_dmul+0xa6>
 8000bde:	9a01      	ldr	r2, [sp, #4]
 8000be0:	4b7d      	ldr	r3, [pc, #500]	@ (8000dd8 <__aeabi_dmul+0x31c>)
 8000be2:	4694      	mov	ip, r2
 8000be4:	4463      	add	r3, ip
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	dc00      	bgt.n	8000bec <__aeabi_dmul+0x130>
 8000bea:	e0c0      	b.n	8000d6e <__aeabi_dmul+0x2b2>
 8000bec:	0742      	lsls	r2, r0, #29
 8000bee:	d009      	beq.n	8000c04 <__aeabi_dmul+0x148>
 8000bf0:	220f      	movs	r2, #15
 8000bf2:	4002      	ands	r2, r0
 8000bf4:	2a04      	cmp	r2, #4
 8000bf6:	d005      	beq.n	8000c04 <__aeabi_dmul+0x148>
 8000bf8:	1d02      	adds	r2, r0, #4
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	4180      	sbcs	r0, r0
 8000bfe:	4240      	negs	r0, r0
 8000c00:	1824      	adds	r4, r4, r0
 8000c02:	0010      	movs	r0, r2
 8000c04:	01e2      	lsls	r2, r4, #7
 8000c06:	d506      	bpl.n	8000c16 <__aeabi_dmul+0x15a>
 8000c08:	4b74      	ldr	r3, [pc, #464]	@ (8000ddc <__aeabi_dmul+0x320>)
 8000c0a:	9a01      	ldr	r2, [sp, #4]
 8000c0c:	401c      	ands	r4, r3
 8000c0e:	2380      	movs	r3, #128	@ 0x80
 8000c10:	4694      	mov	ip, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	4463      	add	r3, ip
 8000c16:	4a72      	ldr	r2, [pc, #456]	@ (8000de0 <__aeabi_dmul+0x324>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	dc6b      	bgt.n	8000cf4 <__aeabi_dmul+0x238>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	08c0      	lsrs	r0, r0, #3
 8000c20:	0264      	lsls	r4, r4, #9
 8000c22:	055b      	lsls	r3, r3, #21
 8000c24:	4302      	orrs	r2, r0
 8000c26:	0b24      	lsrs	r4, r4, #12
 8000c28:	0d5b      	lsrs	r3, r3, #21
 8000c2a:	e79d      	b.n	8000b68 <__aeabi_dmul+0xac>
 8000c2c:	2190      	movs	r1, #144	@ 0x90
 8000c2e:	0089      	lsls	r1, r1, #2
 8000c30:	420f      	tst	r7, r1
 8000c32:	d163      	bne.n	8000cfc <__aeabi_dmul+0x240>
 8000c34:	2288      	movs	r2, #136	@ 0x88
 8000c36:	423a      	tst	r2, r7
 8000c38:	d100      	bne.n	8000c3c <__aeabi_dmul+0x180>
 8000c3a:	e0d7      	b.n	8000dec <__aeabi_dmul+0x330>
 8000c3c:	9b00      	ldr	r3, [sp, #0]
 8000c3e:	46a2      	mov	sl, r4
 8000c40:	469b      	mov	fp, r3
 8000c42:	4681      	mov	r9, r0
 8000c44:	9602      	str	r6, [sp, #8]
 8000c46:	e7bf      	b.n	8000bc8 <__aeabi_dmul+0x10c>
 8000c48:	0023      	movs	r3, r4
 8000c4a:	4333      	orrs	r3, r6
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_dmul+0x194>
 8000c4e:	e07f      	b.n	8000d50 <__aeabi_dmul+0x294>
 8000c50:	2c00      	cmp	r4, #0
 8000c52:	d100      	bne.n	8000c56 <__aeabi_dmul+0x19a>
 8000c54:	e1ad      	b.n	8000fb2 <__aeabi_dmul+0x4f6>
 8000c56:	0020      	movs	r0, r4
 8000c58:	f000 fa62 	bl	8001120 <__clzsi2>
 8000c5c:	0002      	movs	r2, r0
 8000c5e:	0003      	movs	r3, r0
 8000c60:	3a0b      	subs	r2, #11
 8000c62:	201d      	movs	r0, #29
 8000c64:	0019      	movs	r1, r3
 8000c66:	1a82      	subs	r2, r0, r2
 8000c68:	0030      	movs	r0, r6
 8000c6a:	3908      	subs	r1, #8
 8000c6c:	40d0      	lsrs	r0, r2
 8000c6e:	408c      	lsls	r4, r1
 8000c70:	4304      	orrs	r4, r0
 8000c72:	0030      	movs	r0, r6
 8000c74:	4088      	lsls	r0, r1
 8000c76:	4a5b      	ldr	r2, [pc, #364]	@ (8000de4 <__aeabi_dmul+0x328>)
 8000c78:	1aeb      	subs	r3, r5, r3
 8000c7a:	4694      	mov	ip, r2
 8000c7c:	4463      	add	r3, ip
 8000c7e:	1c5a      	adds	r2, r3, #1
 8000c80:	9201      	str	r2, [sp, #4]
 8000c82:	4642      	mov	r2, r8
 8000c84:	2600      	movs	r6, #0
 8000c86:	2a0a      	cmp	r2, #10
 8000c88:	dc00      	bgt.n	8000c8c <__aeabi_dmul+0x1d0>
 8000c8a:	e75a      	b.n	8000b42 <__aeabi_dmul+0x86>
 8000c8c:	e79c      	b.n	8000bc8 <__aeabi_dmul+0x10c>
 8000c8e:	4653      	mov	r3, sl
 8000c90:	4303      	orrs	r3, r0
 8000c92:	4699      	mov	r9, r3
 8000c94:	d054      	beq.n	8000d40 <__aeabi_dmul+0x284>
 8000c96:	4653      	mov	r3, sl
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dmul+0x1e2>
 8000c9c:	e177      	b.n	8000f8e <__aeabi_dmul+0x4d2>
 8000c9e:	4650      	mov	r0, sl
 8000ca0:	f000 fa3e 	bl	8001120 <__clzsi2>
 8000ca4:	230b      	movs	r3, #11
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	469c      	mov	ip, r3
 8000caa:	0002      	movs	r2, r0
 8000cac:	4484      	add	ip, r0
 8000cae:	0011      	movs	r1, r2
 8000cb0:	4650      	mov	r0, sl
 8000cb2:	3908      	subs	r1, #8
 8000cb4:	4088      	lsls	r0, r1
 8000cb6:	231d      	movs	r3, #29
 8000cb8:	4680      	mov	r8, r0
 8000cba:	4660      	mov	r0, ip
 8000cbc:	1a1b      	subs	r3, r3, r0
 8000cbe:	0020      	movs	r0, r4
 8000cc0:	40d8      	lsrs	r0, r3
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	4640      	mov	r0, r8
 8000cc6:	4303      	orrs	r3, r0
 8000cc8:	469a      	mov	sl, r3
 8000cca:	0023      	movs	r3, r4
 8000ccc:	408b      	lsls	r3, r1
 8000cce:	4699      	mov	r9, r3
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	4d44      	ldr	r5, [pc, #272]	@ (8000de4 <__aeabi_dmul+0x328>)
 8000cd4:	4698      	mov	r8, r3
 8000cd6:	1aad      	subs	r5, r5, r2
 8000cd8:	9302      	str	r3, [sp, #8]
 8000cda:	e715      	b.n	8000b08 <__aeabi_dmul+0x4c>
 8000cdc:	4652      	mov	r2, sl
 8000cde:	4302      	orrs	r2, r0
 8000ce0:	4691      	mov	r9, r2
 8000ce2:	d126      	bne.n	8000d32 <__aeabi_dmul+0x276>
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	001d      	movs	r5, r3
 8000ce8:	2302      	movs	r3, #2
 8000cea:	4692      	mov	sl, r2
 8000cec:	3208      	adds	r2, #8
 8000cee:	4690      	mov	r8, r2
 8000cf0:	9302      	str	r3, [sp, #8]
 8000cf2:	e709      	b.n	8000b08 <__aeabi_dmul+0x4c>
 8000cf4:	2400      	movs	r4, #0
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	4b35      	ldr	r3, [pc, #212]	@ (8000dd0 <__aeabi_dmul+0x314>)
 8000cfa:	e735      	b.n	8000b68 <__aeabi_dmul+0xac>
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	2480      	movs	r4, #128	@ 0x80
 8000d00:	469b      	mov	fp, r3
 8000d02:	0324      	lsls	r4, r4, #12
 8000d04:	4b32      	ldr	r3, [pc, #200]	@ (8000dd0 <__aeabi_dmul+0x314>)
 8000d06:	e72f      	b.n	8000b68 <__aeabi_dmul+0xac>
 8000d08:	2202      	movs	r2, #2
 8000d0a:	4641      	mov	r1, r8
 8000d0c:	4311      	orrs	r1, r2
 8000d0e:	2280      	movs	r2, #128	@ 0x80
 8000d10:	0112      	lsls	r2, r2, #4
 8000d12:	4694      	mov	ip, r2
 8000d14:	002a      	movs	r2, r5
 8000d16:	4462      	add	r2, ip
 8000d18:	4688      	mov	r8, r1
 8000d1a:	9201      	str	r2, [sp, #4]
 8000d1c:	290a      	cmp	r1, #10
 8000d1e:	dd00      	ble.n	8000d22 <__aeabi_dmul+0x266>
 8000d20:	e752      	b.n	8000bc8 <__aeabi_dmul+0x10c>
 8000d22:	465a      	mov	r2, fp
 8000d24:	2000      	movs	r0, #0
 8000d26:	9900      	ldr	r1, [sp, #0]
 8000d28:	0004      	movs	r4, r0
 8000d2a:	404a      	eors	r2, r1
 8000d2c:	4693      	mov	fp, r2
 8000d2e:	2602      	movs	r6, #2
 8000d30:	e70b      	b.n	8000b4a <__aeabi_dmul+0x8e>
 8000d32:	220c      	movs	r2, #12
 8000d34:	001d      	movs	r5, r3
 8000d36:	2303      	movs	r3, #3
 8000d38:	4681      	mov	r9, r0
 8000d3a:	4690      	mov	r8, r2
 8000d3c:	9302      	str	r3, [sp, #8]
 8000d3e:	e6e3      	b.n	8000b08 <__aeabi_dmul+0x4c>
 8000d40:	2300      	movs	r3, #0
 8000d42:	469a      	mov	sl, r3
 8000d44:	3304      	adds	r3, #4
 8000d46:	4698      	mov	r8, r3
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	2500      	movs	r5, #0
 8000d4c:	9302      	str	r3, [sp, #8]
 8000d4e:	e6db      	b.n	8000b08 <__aeabi_dmul+0x4c>
 8000d50:	4642      	mov	r2, r8
 8000d52:	3301      	adds	r3, #1
 8000d54:	431a      	orrs	r2, r3
 8000d56:	002b      	movs	r3, r5
 8000d58:	4690      	mov	r8, r2
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	9201      	str	r2, [sp, #4]
 8000d5e:	4642      	mov	r2, r8
 8000d60:	2400      	movs	r4, #0
 8000d62:	2000      	movs	r0, #0
 8000d64:	2601      	movs	r6, #1
 8000d66:	2a0a      	cmp	r2, #10
 8000d68:	dc00      	bgt.n	8000d6c <__aeabi_dmul+0x2b0>
 8000d6a:	e6ea      	b.n	8000b42 <__aeabi_dmul+0x86>
 8000d6c:	e72c      	b.n	8000bc8 <__aeabi_dmul+0x10c>
 8000d6e:	2201      	movs	r2, #1
 8000d70:	1ad2      	subs	r2, r2, r3
 8000d72:	2a38      	cmp	r2, #56	@ 0x38
 8000d74:	dd00      	ble.n	8000d78 <__aeabi_dmul+0x2bc>
 8000d76:	e6f4      	b.n	8000b62 <__aeabi_dmul+0xa6>
 8000d78:	2a1f      	cmp	r2, #31
 8000d7a:	dc00      	bgt.n	8000d7e <__aeabi_dmul+0x2c2>
 8000d7c:	e12a      	b.n	8000fd4 <__aeabi_dmul+0x518>
 8000d7e:	211f      	movs	r1, #31
 8000d80:	4249      	negs	r1, r1
 8000d82:	1acb      	subs	r3, r1, r3
 8000d84:	0021      	movs	r1, r4
 8000d86:	40d9      	lsrs	r1, r3
 8000d88:	000b      	movs	r3, r1
 8000d8a:	2a20      	cmp	r2, #32
 8000d8c:	d005      	beq.n	8000d9a <__aeabi_dmul+0x2de>
 8000d8e:	4a16      	ldr	r2, [pc, #88]	@ (8000de8 <__aeabi_dmul+0x32c>)
 8000d90:	9d01      	ldr	r5, [sp, #4]
 8000d92:	4694      	mov	ip, r2
 8000d94:	4465      	add	r5, ip
 8000d96:	40ac      	lsls	r4, r5
 8000d98:	4320      	orrs	r0, r4
 8000d9a:	1e42      	subs	r2, r0, #1
 8000d9c:	4190      	sbcs	r0, r2
 8000d9e:	4318      	orrs	r0, r3
 8000da0:	2307      	movs	r3, #7
 8000da2:	0019      	movs	r1, r3
 8000da4:	2400      	movs	r4, #0
 8000da6:	4001      	ands	r1, r0
 8000da8:	4203      	tst	r3, r0
 8000daa:	d00c      	beq.n	8000dc6 <__aeabi_dmul+0x30a>
 8000dac:	230f      	movs	r3, #15
 8000dae:	4003      	ands	r3, r0
 8000db0:	2b04      	cmp	r3, #4
 8000db2:	d100      	bne.n	8000db6 <__aeabi_dmul+0x2fa>
 8000db4:	e140      	b.n	8001038 <__aeabi_dmul+0x57c>
 8000db6:	1d03      	adds	r3, r0, #4
 8000db8:	4283      	cmp	r3, r0
 8000dba:	41a4      	sbcs	r4, r4
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	4264      	negs	r4, r4
 8000dc0:	0761      	lsls	r1, r4, #29
 8000dc2:	0264      	lsls	r4, r4, #9
 8000dc4:	0b24      	lsrs	r4, r4, #12
 8000dc6:	08c2      	lsrs	r2, r0, #3
 8000dc8:	2300      	movs	r3, #0
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	e6cc      	b.n	8000b68 <__aeabi_dmul+0xac>
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	000007ff 	.word	0x000007ff
 8000dd4:	fffffc01 	.word	0xfffffc01
 8000dd8:	000003ff 	.word	0x000003ff
 8000ddc:	feffffff 	.word	0xfeffffff
 8000de0:	000007fe 	.word	0x000007fe
 8000de4:	fffffc0d 	.word	0xfffffc0d
 8000de8:	0000043e 	.word	0x0000043e
 8000dec:	4649      	mov	r1, r9
 8000dee:	464a      	mov	r2, r9
 8000df0:	0409      	lsls	r1, r1, #16
 8000df2:	0c09      	lsrs	r1, r1, #16
 8000df4:	000d      	movs	r5, r1
 8000df6:	0c16      	lsrs	r6, r2, #16
 8000df8:	0c02      	lsrs	r2, r0, #16
 8000dfa:	0400      	lsls	r0, r0, #16
 8000dfc:	0c00      	lsrs	r0, r0, #16
 8000dfe:	4345      	muls	r5, r0
 8000e00:	46ac      	mov	ip, r5
 8000e02:	0005      	movs	r5, r0
 8000e04:	4375      	muls	r5, r6
 8000e06:	46a8      	mov	r8, r5
 8000e08:	0015      	movs	r5, r2
 8000e0a:	000f      	movs	r7, r1
 8000e0c:	4375      	muls	r5, r6
 8000e0e:	9200      	str	r2, [sp, #0]
 8000e10:	9502      	str	r5, [sp, #8]
 8000e12:	002a      	movs	r2, r5
 8000e14:	9d00      	ldr	r5, [sp, #0]
 8000e16:	436f      	muls	r7, r5
 8000e18:	4665      	mov	r5, ip
 8000e1a:	0c2d      	lsrs	r5, r5, #16
 8000e1c:	46a9      	mov	r9, r5
 8000e1e:	4447      	add	r7, r8
 8000e20:	444f      	add	r7, r9
 8000e22:	45b8      	cmp	r8, r7
 8000e24:	d905      	bls.n	8000e32 <__aeabi_dmul+0x376>
 8000e26:	0015      	movs	r5, r2
 8000e28:	2280      	movs	r2, #128	@ 0x80
 8000e2a:	0252      	lsls	r2, r2, #9
 8000e2c:	4690      	mov	r8, r2
 8000e2e:	4445      	add	r5, r8
 8000e30:	9502      	str	r5, [sp, #8]
 8000e32:	0c3d      	lsrs	r5, r7, #16
 8000e34:	9503      	str	r5, [sp, #12]
 8000e36:	4665      	mov	r5, ip
 8000e38:	042d      	lsls	r5, r5, #16
 8000e3a:	043f      	lsls	r7, r7, #16
 8000e3c:	0c2d      	lsrs	r5, r5, #16
 8000e3e:	46ac      	mov	ip, r5
 8000e40:	003d      	movs	r5, r7
 8000e42:	4465      	add	r5, ip
 8000e44:	9504      	str	r5, [sp, #16]
 8000e46:	0c25      	lsrs	r5, r4, #16
 8000e48:	0424      	lsls	r4, r4, #16
 8000e4a:	0c24      	lsrs	r4, r4, #16
 8000e4c:	46ac      	mov	ip, r5
 8000e4e:	0025      	movs	r5, r4
 8000e50:	4375      	muls	r5, r6
 8000e52:	46a8      	mov	r8, r5
 8000e54:	4665      	mov	r5, ip
 8000e56:	000f      	movs	r7, r1
 8000e58:	4369      	muls	r1, r5
 8000e5a:	4441      	add	r1, r8
 8000e5c:	4689      	mov	r9, r1
 8000e5e:	4367      	muls	r7, r4
 8000e60:	0c39      	lsrs	r1, r7, #16
 8000e62:	4449      	add	r1, r9
 8000e64:	436e      	muls	r6, r5
 8000e66:	4588      	cmp	r8, r1
 8000e68:	d903      	bls.n	8000e72 <__aeabi_dmul+0x3b6>
 8000e6a:	2280      	movs	r2, #128	@ 0x80
 8000e6c:	0252      	lsls	r2, r2, #9
 8000e6e:	4690      	mov	r8, r2
 8000e70:	4446      	add	r6, r8
 8000e72:	0c0d      	lsrs	r5, r1, #16
 8000e74:	46a8      	mov	r8, r5
 8000e76:	0035      	movs	r5, r6
 8000e78:	4445      	add	r5, r8
 8000e7a:	9505      	str	r5, [sp, #20]
 8000e7c:	9d03      	ldr	r5, [sp, #12]
 8000e7e:	043f      	lsls	r7, r7, #16
 8000e80:	46a8      	mov	r8, r5
 8000e82:	0c3f      	lsrs	r7, r7, #16
 8000e84:	0409      	lsls	r1, r1, #16
 8000e86:	19c9      	adds	r1, r1, r7
 8000e88:	4488      	add	r8, r1
 8000e8a:	4645      	mov	r5, r8
 8000e8c:	9503      	str	r5, [sp, #12]
 8000e8e:	4655      	mov	r5, sl
 8000e90:	042e      	lsls	r6, r5, #16
 8000e92:	0c36      	lsrs	r6, r6, #16
 8000e94:	0c2f      	lsrs	r7, r5, #16
 8000e96:	0035      	movs	r5, r6
 8000e98:	4345      	muls	r5, r0
 8000e9a:	4378      	muls	r0, r7
 8000e9c:	4681      	mov	r9, r0
 8000e9e:	0038      	movs	r0, r7
 8000ea0:	46a8      	mov	r8, r5
 8000ea2:	0c2d      	lsrs	r5, r5, #16
 8000ea4:	46aa      	mov	sl, r5
 8000ea6:	9a00      	ldr	r2, [sp, #0]
 8000ea8:	4350      	muls	r0, r2
 8000eaa:	4372      	muls	r2, r6
 8000eac:	444a      	add	r2, r9
 8000eae:	4452      	add	r2, sl
 8000eb0:	4591      	cmp	r9, r2
 8000eb2:	d903      	bls.n	8000ebc <__aeabi_dmul+0x400>
 8000eb4:	2580      	movs	r5, #128	@ 0x80
 8000eb6:	026d      	lsls	r5, r5, #9
 8000eb8:	46a9      	mov	r9, r5
 8000eba:	4448      	add	r0, r9
 8000ebc:	0c15      	lsrs	r5, r2, #16
 8000ebe:	46a9      	mov	r9, r5
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	042d      	lsls	r5, r5, #16
 8000ec4:	0c2d      	lsrs	r5, r5, #16
 8000ec6:	46a8      	mov	r8, r5
 8000ec8:	4665      	mov	r5, ip
 8000eca:	437d      	muls	r5, r7
 8000ecc:	0412      	lsls	r2, r2, #16
 8000ece:	4448      	add	r0, r9
 8000ed0:	4490      	add	r8, r2
 8000ed2:	46a9      	mov	r9, r5
 8000ed4:	0032      	movs	r2, r6
 8000ed6:	4665      	mov	r5, ip
 8000ed8:	4362      	muls	r2, r4
 8000eda:	436e      	muls	r6, r5
 8000edc:	437c      	muls	r4, r7
 8000ede:	0c17      	lsrs	r7, r2, #16
 8000ee0:	1936      	adds	r6, r6, r4
 8000ee2:	19bf      	adds	r7, r7, r6
 8000ee4:	42bc      	cmp	r4, r7
 8000ee6:	d903      	bls.n	8000ef0 <__aeabi_dmul+0x434>
 8000ee8:	2480      	movs	r4, #128	@ 0x80
 8000eea:	0264      	lsls	r4, r4, #9
 8000eec:	46a4      	mov	ip, r4
 8000eee:	44e1      	add	r9, ip
 8000ef0:	9c02      	ldr	r4, [sp, #8]
 8000ef2:	9e03      	ldr	r6, [sp, #12]
 8000ef4:	46a4      	mov	ip, r4
 8000ef6:	9d05      	ldr	r5, [sp, #20]
 8000ef8:	4466      	add	r6, ip
 8000efa:	428e      	cmp	r6, r1
 8000efc:	4189      	sbcs	r1, r1
 8000efe:	46ac      	mov	ip, r5
 8000f00:	0412      	lsls	r2, r2, #16
 8000f02:	043c      	lsls	r4, r7, #16
 8000f04:	0c12      	lsrs	r2, r2, #16
 8000f06:	18a2      	adds	r2, r4, r2
 8000f08:	4462      	add	r2, ip
 8000f0a:	4249      	negs	r1, r1
 8000f0c:	1854      	adds	r4, r2, r1
 8000f0e:	4446      	add	r6, r8
 8000f10:	46a4      	mov	ip, r4
 8000f12:	4546      	cmp	r6, r8
 8000f14:	41a4      	sbcs	r4, r4
 8000f16:	4682      	mov	sl, r0
 8000f18:	4264      	negs	r4, r4
 8000f1a:	46a0      	mov	r8, r4
 8000f1c:	42aa      	cmp	r2, r5
 8000f1e:	4192      	sbcs	r2, r2
 8000f20:	458c      	cmp	ip, r1
 8000f22:	4189      	sbcs	r1, r1
 8000f24:	44e2      	add	sl, ip
 8000f26:	44d0      	add	r8, sl
 8000f28:	4249      	negs	r1, r1
 8000f2a:	4252      	negs	r2, r2
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	45a0      	cmp	r8, r4
 8000f30:	41a4      	sbcs	r4, r4
 8000f32:	4582      	cmp	sl, r0
 8000f34:	4189      	sbcs	r1, r1
 8000f36:	4264      	negs	r4, r4
 8000f38:	4249      	negs	r1, r1
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	4641      	mov	r1, r8
 8000f3e:	0c3f      	lsrs	r7, r7, #16
 8000f40:	19d2      	adds	r2, r2, r7
 8000f42:	1912      	adds	r2, r2, r4
 8000f44:	0dcc      	lsrs	r4, r1, #23
 8000f46:	9904      	ldr	r1, [sp, #16]
 8000f48:	0270      	lsls	r0, r6, #9
 8000f4a:	4308      	orrs	r0, r1
 8000f4c:	1e41      	subs	r1, r0, #1
 8000f4e:	4188      	sbcs	r0, r1
 8000f50:	4641      	mov	r1, r8
 8000f52:	444a      	add	r2, r9
 8000f54:	0df6      	lsrs	r6, r6, #23
 8000f56:	0252      	lsls	r2, r2, #9
 8000f58:	4330      	orrs	r0, r6
 8000f5a:	0249      	lsls	r1, r1, #9
 8000f5c:	4314      	orrs	r4, r2
 8000f5e:	4308      	orrs	r0, r1
 8000f60:	01d2      	lsls	r2, r2, #7
 8000f62:	d535      	bpl.n	8000fd0 <__aeabi_dmul+0x514>
 8000f64:	2201      	movs	r2, #1
 8000f66:	0843      	lsrs	r3, r0, #1
 8000f68:	4002      	ands	r2, r0
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	07e0      	lsls	r0, r4, #31
 8000f6e:	4318      	orrs	r0, r3
 8000f70:	0864      	lsrs	r4, r4, #1
 8000f72:	e634      	b.n	8000bde <__aeabi_dmul+0x122>
 8000f74:	9b00      	ldr	r3, [sp, #0]
 8000f76:	46a2      	mov	sl, r4
 8000f78:	469b      	mov	fp, r3
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	2480      	movs	r4, #128	@ 0x80
 8000f7e:	4653      	mov	r3, sl
 8000f80:	0324      	lsls	r4, r4, #12
 8000f82:	431c      	orrs	r4, r3
 8000f84:	0324      	lsls	r4, r4, #12
 8000f86:	464a      	mov	r2, r9
 8000f88:	4b2e      	ldr	r3, [pc, #184]	@ (8001044 <__aeabi_dmul+0x588>)
 8000f8a:	0b24      	lsrs	r4, r4, #12
 8000f8c:	e5ec      	b.n	8000b68 <__aeabi_dmul+0xac>
 8000f8e:	f000 f8c7 	bl	8001120 <__clzsi2>
 8000f92:	2315      	movs	r3, #21
 8000f94:	469c      	mov	ip, r3
 8000f96:	4484      	add	ip, r0
 8000f98:	0002      	movs	r2, r0
 8000f9a:	4663      	mov	r3, ip
 8000f9c:	3220      	adds	r2, #32
 8000f9e:	2b1c      	cmp	r3, #28
 8000fa0:	dc00      	bgt.n	8000fa4 <__aeabi_dmul+0x4e8>
 8000fa2:	e684      	b.n	8000cae <__aeabi_dmul+0x1f2>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	4699      	mov	r9, r3
 8000fa8:	0023      	movs	r3, r4
 8000faa:	3808      	subs	r0, #8
 8000fac:	4083      	lsls	r3, r0
 8000fae:	469a      	mov	sl, r3
 8000fb0:	e68e      	b.n	8000cd0 <__aeabi_dmul+0x214>
 8000fb2:	f000 f8b5 	bl	8001120 <__clzsi2>
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	0003      	movs	r3, r0
 8000fba:	3215      	adds	r2, #21
 8000fbc:	3320      	adds	r3, #32
 8000fbe:	2a1c      	cmp	r2, #28
 8000fc0:	dc00      	bgt.n	8000fc4 <__aeabi_dmul+0x508>
 8000fc2:	e64e      	b.n	8000c62 <__aeabi_dmul+0x1a6>
 8000fc4:	0002      	movs	r2, r0
 8000fc6:	0034      	movs	r4, r6
 8000fc8:	3a08      	subs	r2, #8
 8000fca:	2000      	movs	r0, #0
 8000fcc:	4094      	lsls	r4, r2
 8000fce:	e652      	b.n	8000c76 <__aeabi_dmul+0x1ba>
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	e604      	b.n	8000bde <__aeabi_dmul+0x122>
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <__aeabi_dmul+0x58c>)
 8000fd6:	0021      	movs	r1, r4
 8000fd8:	469c      	mov	ip, r3
 8000fda:	0003      	movs	r3, r0
 8000fdc:	9d01      	ldr	r5, [sp, #4]
 8000fde:	40d3      	lsrs	r3, r2
 8000fe0:	4465      	add	r5, ip
 8000fe2:	40a9      	lsls	r1, r5
 8000fe4:	4319      	orrs	r1, r3
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	40ab      	lsls	r3, r5
 8000fea:	1e58      	subs	r0, r3, #1
 8000fec:	4183      	sbcs	r3, r0
 8000fee:	4319      	orrs	r1, r3
 8000ff0:	0008      	movs	r0, r1
 8000ff2:	40d4      	lsrs	r4, r2
 8000ff4:	074b      	lsls	r3, r1, #29
 8000ff6:	d009      	beq.n	800100c <__aeabi_dmul+0x550>
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	400b      	ands	r3, r1
 8000ffc:	2b04      	cmp	r3, #4
 8000ffe:	d005      	beq.n	800100c <__aeabi_dmul+0x550>
 8001000:	1d0b      	adds	r3, r1, #4
 8001002:	428b      	cmp	r3, r1
 8001004:	4180      	sbcs	r0, r0
 8001006:	4240      	negs	r0, r0
 8001008:	1824      	adds	r4, r4, r0
 800100a:	0018      	movs	r0, r3
 800100c:	0223      	lsls	r3, r4, #8
 800100e:	d400      	bmi.n	8001012 <__aeabi_dmul+0x556>
 8001010:	e6d6      	b.n	8000dc0 <__aeabi_dmul+0x304>
 8001012:	2301      	movs	r3, #1
 8001014:	2400      	movs	r4, #0
 8001016:	2200      	movs	r2, #0
 8001018:	e5a6      	b.n	8000b68 <__aeabi_dmul+0xac>
 800101a:	290f      	cmp	r1, #15
 800101c:	d1aa      	bne.n	8000f74 <__aeabi_dmul+0x4b8>
 800101e:	2380      	movs	r3, #128	@ 0x80
 8001020:	4652      	mov	r2, sl
 8001022:	031b      	lsls	r3, r3, #12
 8001024:	421a      	tst	r2, r3
 8001026:	d0a9      	beq.n	8000f7c <__aeabi_dmul+0x4c0>
 8001028:	421c      	tst	r4, r3
 800102a:	d1a7      	bne.n	8000f7c <__aeabi_dmul+0x4c0>
 800102c:	431c      	orrs	r4, r3
 800102e:	9b00      	ldr	r3, [sp, #0]
 8001030:	0002      	movs	r2, r0
 8001032:	469b      	mov	fp, r3
 8001034:	4b03      	ldr	r3, [pc, #12]	@ (8001044 <__aeabi_dmul+0x588>)
 8001036:	e597      	b.n	8000b68 <__aeabi_dmul+0xac>
 8001038:	2400      	movs	r4, #0
 800103a:	e6c1      	b.n	8000dc0 <__aeabi_dmul+0x304>
 800103c:	2400      	movs	r4, #0
 800103e:	4b01      	ldr	r3, [pc, #4]	@ (8001044 <__aeabi_dmul+0x588>)
 8001040:	0022      	movs	r2, r4
 8001042:	e591      	b.n	8000b68 <__aeabi_dmul+0xac>
 8001044:	000007ff 	.word	0x000007ff
 8001048:	0000041e 	.word	0x0000041e

0800104c <__aeabi_d2iz>:
 800104c:	000b      	movs	r3, r1
 800104e:	0002      	movs	r2, r0
 8001050:	b570      	push	{r4, r5, r6, lr}
 8001052:	4d16      	ldr	r5, [pc, #88]	@ (80010ac <__aeabi_d2iz+0x60>)
 8001054:	030c      	lsls	r4, r1, #12
 8001056:	b082      	sub	sp, #8
 8001058:	0049      	lsls	r1, r1, #1
 800105a:	2000      	movs	r0, #0
 800105c:	9200      	str	r2, [sp, #0]
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	0b24      	lsrs	r4, r4, #12
 8001062:	0d49      	lsrs	r1, r1, #21
 8001064:	0fde      	lsrs	r6, r3, #31
 8001066:	42a9      	cmp	r1, r5
 8001068:	dd04      	ble.n	8001074 <__aeabi_d2iz+0x28>
 800106a:	4811      	ldr	r0, [pc, #68]	@ (80010b0 <__aeabi_d2iz+0x64>)
 800106c:	4281      	cmp	r1, r0
 800106e:	dd03      	ble.n	8001078 <__aeabi_d2iz+0x2c>
 8001070:	4b10      	ldr	r3, [pc, #64]	@ (80010b4 <__aeabi_d2iz+0x68>)
 8001072:	18f0      	adds	r0, r6, r3
 8001074:	b002      	add	sp, #8
 8001076:	bd70      	pop	{r4, r5, r6, pc}
 8001078:	2080      	movs	r0, #128	@ 0x80
 800107a:	0340      	lsls	r0, r0, #13
 800107c:	4320      	orrs	r0, r4
 800107e:	4c0e      	ldr	r4, [pc, #56]	@ (80010b8 <__aeabi_d2iz+0x6c>)
 8001080:	1a64      	subs	r4, r4, r1
 8001082:	2c1f      	cmp	r4, #31
 8001084:	dd08      	ble.n	8001098 <__aeabi_d2iz+0x4c>
 8001086:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <__aeabi_d2iz+0x70>)
 8001088:	1a5b      	subs	r3, r3, r1
 800108a:	40d8      	lsrs	r0, r3
 800108c:	0003      	movs	r3, r0
 800108e:	4258      	negs	r0, r3
 8001090:	2e00      	cmp	r6, #0
 8001092:	d1ef      	bne.n	8001074 <__aeabi_d2iz+0x28>
 8001094:	0018      	movs	r0, r3
 8001096:	e7ed      	b.n	8001074 <__aeabi_d2iz+0x28>
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <__aeabi_d2iz+0x74>)
 800109a:	9a00      	ldr	r2, [sp, #0]
 800109c:	469c      	mov	ip, r3
 800109e:	0003      	movs	r3, r0
 80010a0:	4461      	add	r1, ip
 80010a2:	408b      	lsls	r3, r1
 80010a4:	40e2      	lsrs	r2, r4
 80010a6:	4313      	orrs	r3, r2
 80010a8:	e7f1      	b.n	800108e <__aeabi_d2iz+0x42>
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	000003fe 	.word	0x000003fe
 80010b0:	0000041d 	.word	0x0000041d
 80010b4:	7fffffff 	.word	0x7fffffff
 80010b8:	00000433 	.word	0x00000433
 80010bc:	00000413 	.word	0x00000413
 80010c0:	fffffbed 	.word	0xfffffbed

080010c4 <__aeabi_i2d>:
 80010c4:	b570      	push	{r4, r5, r6, lr}
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d016      	beq.n	80010f8 <__aeabi_i2d+0x34>
 80010ca:	17c3      	asrs	r3, r0, #31
 80010cc:	18c5      	adds	r5, r0, r3
 80010ce:	405d      	eors	r5, r3
 80010d0:	0fc4      	lsrs	r4, r0, #31
 80010d2:	0028      	movs	r0, r5
 80010d4:	f000 f824 	bl	8001120 <__clzsi2>
 80010d8:	4b10      	ldr	r3, [pc, #64]	@ (800111c <__aeabi_i2d+0x58>)
 80010da:	1a1b      	subs	r3, r3, r0
 80010dc:	055b      	lsls	r3, r3, #21
 80010de:	0d5b      	lsrs	r3, r3, #21
 80010e0:	280a      	cmp	r0, #10
 80010e2:	dc14      	bgt.n	800110e <__aeabi_i2d+0x4a>
 80010e4:	0002      	movs	r2, r0
 80010e6:	002e      	movs	r6, r5
 80010e8:	3215      	adds	r2, #21
 80010ea:	4096      	lsls	r6, r2
 80010ec:	220b      	movs	r2, #11
 80010ee:	1a12      	subs	r2, r2, r0
 80010f0:	40d5      	lsrs	r5, r2
 80010f2:	032d      	lsls	r5, r5, #12
 80010f4:	0b2d      	lsrs	r5, r5, #12
 80010f6:	e003      	b.n	8001100 <__aeabi_i2d+0x3c>
 80010f8:	2400      	movs	r4, #0
 80010fa:	2300      	movs	r3, #0
 80010fc:	2500      	movs	r5, #0
 80010fe:	2600      	movs	r6, #0
 8001100:	051b      	lsls	r3, r3, #20
 8001102:	432b      	orrs	r3, r5
 8001104:	07e4      	lsls	r4, r4, #31
 8001106:	4323      	orrs	r3, r4
 8001108:	0030      	movs	r0, r6
 800110a:	0019      	movs	r1, r3
 800110c:	bd70      	pop	{r4, r5, r6, pc}
 800110e:	380b      	subs	r0, #11
 8001110:	4085      	lsls	r5, r0
 8001112:	032d      	lsls	r5, r5, #12
 8001114:	2600      	movs	r6, #0
 8001116:	0b2d      	lsrs	r5, r5, #12
 8001118:	e7f2      	b.n	8001100 <__aeabi_i2d+0x3c>
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	0000041e 	.word	0x0000041e

08001120 <__clzsi2>:
 8001120:	211c      	movs	r1, #28
 8001122:	2301      	movs	r3, #1
 8001124:	041b      	lsls	r3, r3, #16
 8001126:	4298      	cmp	r0, r3
 8001128:	d301      	bcc.n	800112e <__clzsi2+0xe>
 800112a:	0c00      	lsrs	r0, r0, #16
 800112c:	3910      	subs	r1, #16
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	4298      	cmp	r0, r3
 8001132:	d301      	bcc.n	8001138 <__clzsi2+0x18>
 8001134:	0a00      	lsrs	r0, r0, #8
 8001136:	3908      	subs	r1, #8
 8001138:	091b      	lsrs	r3, r3, #4
 800113a:	4298      	cmp	r0, r3
 800113c:	d301      	bcc.n	8001142 <__clzsi2+0x22>
 800113e:	0900      	lsrs	r0, r0, #4
 8001140:	3904      	subs	r1, #4
 8001142:	a202      	add	r2, pc, #8	@ (adr r2, 800114c <__clzsi2+0x2c>)
 8001144:	5c10      	ldrb	r0, [r2, r0]
 8001146:	1840      	adds	r0, r0, r1
 8001148:	4770      	bx	lr
 800114a:	46c0      	nop			@ (mov r8, r8)
 800114c:	02020304 	.word	0x02020304
 8001150:	01010101 	.word	0x01010101
	...

0800115c <readCounter>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint64_t readCounter()
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  return (counter*65535) + TIM3->CNT;
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <readCounter+0x28>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	0013      	movs	r3, r2
 8001166:	041b      	lsls	r3, r3, #16
 8001168:	1a9a      	subs	r2, r3, r2
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <readCounter+0x2c>)
 800116c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800116e:	18d3      	adds	r3, r2, r3
 8001170:	0018      	movs	r0, r3
 8001172:	2300      	movs	r3, #0
 8001174:	0019      	movs	r1, r3
 8001176:	0002      	movs	r2, r0
 8001178:	000b      	movs	r3, r1
}
 800117a:	0010      	movs	r0, r2
 800117c:	0019      	movs	r1, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	20000178 	.word	0x20000178
 8001188:	40000400 	.word	0x40000400

0800118c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
    if (htim == &htim3){
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001198:	429a      	cmp	r2, r3
 800119a:	d104      	bne.n	80011a6 <HAL_TIM_PeriodElapsedCallback+0x1a>
        counter++;
 800119c:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	4b04      	ldr	r3, [pc, #16]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80011a4:	601a      	str	r2, [r3, #0]
    }
}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	46bd      	mov	sp, r7
 80011aa:	b002      	add	sp, #8
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	20000080 	.word	0x20000080
 80011b4:	20000178 	.word	0x20000178

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ba:	b089      	sub	sp, #36	@ 0x24
 80011bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011be:	f000 fc90 	bl	8001ae2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c2:	f000 f9d9 	bl	8001578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c6:	f000 fae5 	bl	8001794 <MX_GPIO_Init>
  MX_TIM3_Init();
 80011ca:	f000 fa59 	bl	8001680 <MX_TIM3_Init>
  MX_I2C1_Init();
 80011ce:	f000 fa17 	bl	8001600 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80011d2:	f000 faab 	bl	800172c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80011d6:	4bd0      	ldr	r3, [pc, #832]	@ (8001518 <main+0x360>)
 80011d8:	0018      	movs	r0, r3
 80011da:	f002 fa7b 	bl	80036d4 <HAL_TIM_Base_Start_IT>

  uint16_t AS5600_ADDR = 0x36 << 1;
 80011de:	210e      	movs	r1, #14
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	226c      	movs	r2, #108	@ 0x6c
 80011e4:	801a      	strh	r2, [r3, #0]
  uint8_t ANGLE_ADDR = 0x0E;
 80011e6:	200d      	movs	r0, #13
 80011e8:	183b      	adds	r3, r7, r0
 80011ea:	220e      	movs	r2, #14
 80011ec:	701a      	strb	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR, &ANGLE_ADDR, 1, 10);
 80011ee:	183a      	adds	r2, r7, r0
 80011f0:	000e      	movs	r6, r1
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	8819      	ldrh	r1, [r3, #0]
 80011f6:	48c9      	ldr	r0, [pc, #804]	@ (800151c <main+0x364>)
 80011f8:	230a      	movs	r3, #10
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2301      	movs	r3, #1
 80011fe:	f001 f813 	bl	8002228 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, AS5600_ADDR, rxBuf, 2, 10);
 8001202:	4ac7      	ldr	r2, [pc, #796]	@ (8001520 <main+0x368>)
 8001204:	19bb      	adds	r3, r7, r6
 8001206:	8819      	ldrh	r1, [r3, #0]
 8001208:	48c4      	ldr	r0, [pc, #784]	@ (800151c <main+0x364>)
 800120a:	230a      	movs	r3, #10
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2302      	movs	r3, #2
 8001210:	f001 f934 	bl	800247c <HAL_I2C_Master_Receive>

  uint32_t d_pcounter, Ltika_pcounter;
  d_pcounter = Ltika_pcounter = readCounter();
 8001214:	f7ff ffa2 	bl	800115c <readCounter>
 8001218:	0002      	movs	r2, r0
 800121a:	000b      	movs	r3, r1
 800121c:	0013      	movs	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	617b      	str	r3, [r7, #20]

  pAngle = rxBuf[0]*256 + rxBuf[1];
 8001224:	4bbe      	ldr	r3, [pc, #760]	@ (8001520 <main+0x368>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	b29b      	uxth	r3, r3
 800122c:	4abc      	ldr	r2, [pc, #752]	@ (8001520 <main+0x368>)
 800122e:	7852      	ldrb	r2, [r2, #1]
 8001230:	189b      	adds	r3, r3, r2
 8001232:	b29a      	uxth	r2, r3
 8001234:	4bbb      	ldr	r3, [pc, #748]	@ (8001524 <main+0x36c>)
 8001236:	801a      	strh	r2, [r3, #0]
  ptotalAng = pAngle;
 8001238:	4bba      	ldr	r3, [pc, #744]	@ (8001524 <main+0x36c>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	001a      	movs	r2, r3
 800123e:	4bba      	ldr	r3, [pc, #744]	@ (8001528 <main+0x370>)
 8001240:	601a      	str	r2, [r3, #0]

  while (1)
  {
	u_counter = readCounter();
 8001242:	f7ff ff8b 	bl	800115c <readCounter>
 8001246:	0002      	movs	r2, r0
 8001248:	000b      	movs	r3, r1
 800124a:	49b8      	ldr	r1, [pc, #736]	@ (800152c <main+0x374>)
 800124c:	600a      	str	r2, [r1, #0]
 800124e:	604b      	str	r3, [r1, #4]

	HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR, &ANGLE_ADDR, 1, 10);
 8001250:	230d      	movs	r3, #13
 8001252:	18fa      	adds	r2, r7, r3
 8001254:	260e      	movs	r6, #14
 8001256:	19bb      	adds	r3, r7, r6
 8001258:	8819      	ldrh	r1, [r3, #0]
 800125a:	48b0      	ldr	r0, [pc, #704]	@ (800151c <main+0x364>)
 800125c:	230a      	movs	r3, #10
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2301      	movs	r3, #1
 8001262:	f000 ffe1 	bl	8002228 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, AS5600_ADDR, rxBuf, 2, 10);
 8001266:	4aae      	ldr	r2, [pc, #696]	@ (8001520 <main+0x368>)
 8001268:	19bb      	adds	r3, r7, r6
 800126a:	8819      	ldrh	r1, [r3, #0]
 800126c:	48ab      	ldr	r0, [pc, #684]	@ (800151c <main+0x364>)
 800126e:	230a      	movs	r3, #10
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	2302      	movs	r3, #2
 8001274:	f001 f902 	bl	800247c <HAL_I2C_Master_Receive>

	dtime = readCounter() - d_pcounter;
 8001278:	f7ff ff70 	bl	800115c <readCounter>
 800127c:	0002      	movs	r2, r0
 800127e:	000b      	movs	r3, r1
 8001280:	b292      	uxth	r2, r2
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	b29b      	uxth	r3, r3
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	b29a      	uxth	r2, r3
 800128a:	4ba9      	ldr	r3, [pc, #676]	@ (8001530 <main+0x378>)
 800128c:	801a      	strh	r2, [r3, #0]
	d_pcounter = d_pcounter + dtime;
 800128e:	4ba8      	ldr	r3, [pc, #672]	@ (8001530 <main+0x378>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	001a      	movs	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	189b      	adds	r3, r3, r2
 8001298:	617b      	str	r3, [r7, #20]

	Angle = rxBuf[0]*256 + rxBuf[1];
 800129a:	4ba1      	ldr	r3, [pc, #644]	@ (8001520 <main+0x368>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	4a9f      	ldr	r2, [pc, #636]	@ (8001520 <main+0x368>)
 80012a4:	7852      	ldrb	r2, [r2, #1]
 80012a6:	189b      	adds	r3, r3, r2
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	4ba2      	ldr	r3, [pc, #648]	@ (8001534 <main+0x37c>)
 80012ac:	801a      	strh	r2, [r3, #0]

	if(Angle-pAngle>0 && abs(Angle-pAngle)<3000){
 80012ae:	4ba1      	ldr	r3, [pc, #644]	@ (8001534 <main+0x37c>)
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	001a      	movs	r2, r3
 80012b4:	4b9b      	ldr	r3, [pc, #620]	@ (8001524 <main+0x36c>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	dd1d      	ble.n	80012fa <main+0x142>
 80012be:	4b9d      	ldr	r3, [pc, #628]	@ (8001534 <main+0x37c>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	001a      	movs	r2, r3
 80012c4:	4b97      	ldr	r3, [pc, #604]	@ (8001524 <main+0x36c>)
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4a9b      	ldr	r2, [pc, #620]	@ (8001538 <main+0x380>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	db14      	blt.n	80012fa <main+0x142>
 80012d0:	4b98      	ldr	r3, [pc, #608]	@ (8001534 <main+0x37c>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	001a      	movs	r2, r3
 80012d6:	4b93      	ldr	r3, [pc, #588]	@ (8001524 <main+0x36c>)
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	4a97      	ldr	r2, [pc, #604]	@ (800153c <main+0x384>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	dc0b      	bgt.n	80012fa <main+0x142>
		totalAng = ptotalAng + (Angle-pAngle);
 80012e2:	4b94      	ldr	r3, [pc, #592]	@ (8001534 <main+0x37c>)
 80012e4:	881b      	ldrh	r3, [r3, #0]
 80012e6:	001a      	movs	r2, r3
 80012e8:	4b8e      	ldr	r3, [pc, #568]	@ (8001524 <main+0x36c>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	1ad2      	subs	r2, r2, r3
 80012ee:	4b8e      	ldr	r3, [pc, #568]	@ (8001528 <main+0x370>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	18d2      	adds	r2, r2, r3
 80012f4:	4b92      	ldr	r3, [pc, #584]	@ (8001540 <main+0x388>)
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	e06c      	b.n	80013d4 <main+0x21c>
	}else if(Angle-pAngle<0 && abs(Angle-pAngle)<3000){
 80012fa:	4b8e      	ldr	r3, [pc, #568]	@ (8001534 <main+0x37c>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	001a      	movs	r2, r3
 8001300:	4b88      	ldr	r3, [pc, #544]	@ (8001524 <main+0x36c>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	d51d      	bpl.n	8001344 <main+0x18c>
 8001308:	4b8a      	ldr	r3, [pc, #552]	@ (8001534 <main+0x37c>)
 800130a:	881b      	ldrh	r3, [r3, #0]
 800130c:	001a      	movs	r2, r3
 800130e:	4b85      	ldr	r3, [pc, #532]	@ (8001524 <main+0x36c>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	4a88      	ldr	r2, [pc, #544]	@ (8001538 <main+0x380>)
 8001316:	4293      	cmp	r3, r2
 8001318:	db14      	blt.n	8001344 <main+0x18c>
 800131a:	4b86      	ldr	r3, [pc, #536]	@ (8001534 <main+0x37c>)
 800131c:	881b      	ldrh	r3, [r3, #0]
 800131e:	001a      	movs	r2, r3
 8001320:	4b80      	ldr	r3, [pc, #512]	@ (8001524 <main+0x36c>)
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	4a85      	ldr	r2, [pc, #532]	@ (800153c <main+0x384>)
 8001328:	4293      	cmp	r3, r2
 800132a:	dc0b      	bgt.n	8001344 <main+0x18c>
		totalAng = ptotalAng + (Angle-pAngle);
 800132c:	4b81      	ldr	r3, [pc, #516]	@ (8001534 <main+0x37c>)
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	001a      	movs	r2, r3
 8001332:	4b7c      	ldr	r3, [pc, #496]	@ (8001524 <main+0x36c>)
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	1ad2      	subs	r2, r2, r3
 8001338:	4b7b      	ldr	r3, [pc, #492]	@ (8001528 <main+0x370>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	18d2      	adds	r2, r2, r3
 800133e:	4b80      	ldr	r3, [pc, #512]	@ (8001540 <main+0x388>)
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	e047      	b.n	80013d4 <main+0x21c>
	}else if(Angle-pAngle>0 && abs(Angle-pAngle)>3000){
 8001344:	4b7b      	ldr	r3, [pc, #492]	@ (8001534 <main+0x37c>)
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	001a      	movs	r2, r3
 800134a:	4b76      	ldr	r3, [pc, #472]	@ (8001524 <main+0x36c>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	dd19      	ble.n	8001388 <main+0x1d0>
 8001354:	4b77      	ldr	r3, [pc, #476]	@ (8001534 <main+0x37c>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	001a      	movs	r2, r3
 800135a:	4b72      	ldr	r3, [pc, #456]	@ (8001524 <main+0x36c>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	17da      	asrs	r2, r3, #31
 8001362:	189b      	adds	r3, r3, r2
 8001364:	4053      	eors	r3, r2
 8001366:	4a77      	ldr	r2, [pc, #476]	@ (8001544 <main+0x38c>)
 8001368:	4293      	cmp	r3, r2
 800136a:	dd0d      	ble.n	8001388 <main+0x1d0>
		totalAng = ptotalAng - ((4095-Angle)+pAngle);
 800136c:	4b6e      	ldr	r3, [pc, #440]	@ (8001528 <main+0x370>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b70      	ldr	r3, [pc, #448]	@ (8001534 <main+0x37c>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	0019      	movs	r1, r3
 8001376:	4b74      	ldr	r3, [pc, #464]	@ (8001548 <main+0x390>)
 8001378:	1a5b      	subs	r3, r3, r1
 800137a:	496a      	ldr	r1, [pc, #424]	@ (8001524 <main+0x36c>)
 800137c:	8809      	ldrh	r1, [r1, #0]
 800137e:	185b      	adds	r3, r3, r1
 8001380:	1ad2      	subs	r2, r2, r3
 8001382:	4b6f      	ldr	r3, [pc, #444]	@ (8001540 <main+0x388>)
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	e025      	b.n	80013d4 <main+0x21c>
	}else if(Angle-pAngle<0 && abs(Angle-pAngle)>3000){
 8001388:	4b6a      	ldr	r3, [pc, #424]	@ (8001534 <main+0x37c>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	001a      	movs	r2, r3
 800138e:	4b65      	ldr	r3, [pc, #404]	@ (8001524 <main+0x36c>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	d51a      	bpl.n	80013cc <main+0x214>
 8001396:	4b67      	ldr	r3, [pc, #412]	@ (8001534 <main+0x37c>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	001a      	movs	r2, r3
 800139c:	4b61      	ldr	r3, [pc, #388]	@ (8001524 <main+0x36c>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	17da      	asrs	r2, r3, #31
 80013a4:	189b      	adds	r3, r3, r2
 80013a6:	4053      	eors	r3, r2
 80013a8:	4a66      	ldr	r2, [pc, #408]	@ (8001544 <main+0x38c>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	dd0e      	ble.n	80013cc <main+0x214>
		totalAng = ptotalAng + Angle + (4095-pAngle);
 80013ae:	4b61      	ldr	r3, [pc, #388]	@ (8001534 <main+0x37c>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	001a      	movs	r2, r3
 80013b4:	4b5c      	ldr	r3, [pc, #368]	@ (8001528 <main+0x370>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	18d2      	adds	r2, r2, r3
 80013ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001524 <main+0x36c>)
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	0019      	movs	r1, r3
 80013c0:	4b61      	ldr	r3, [pc, #388]	@ (8001548 <main+0x390>)
 80013c2:	1a5b      	subs	r3, r3, r1
 80013c4:	18d2      	adds	r2, r2, r3
 80013c6:	4b5e      	ldr	r3, [pc, #376]	@ (8001540 <main+0x388>)
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	e003      	b.n	80013d4 <main+0x21c>
	}else{
		totalAng = ptotalAng;
 80013cc:	4b56      	ldr	r3, [pc, #344]	@ (8001528 <main+0x370>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001540 <main+0x388>)
 80013d2:	601a      	str	r2, [r3, #0]
	}

	dAngle = totalAng - ptotalAng;
 80013d4:	4b5a      	ldr	r3, [pc, #360]	@ (8001540 <main+0x388>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	b29a      	uxth	r2, r3
 80013da:	4b53      	ldr	r3, [pc, #332]	@ (8001528 <main+0x370>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	4b59      	ldr	r3, [pc, #356]	@ (800154c <main+0x394>)
 80013e8:	801a      	strh	r2, [r3, #0]
    speed = dAngle*78125/ dtime;
 80013ea:	4b58      	ldr	r3, [pc, #352]	@ (800154c <main+0x394>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	5e9b      	ldrsh	r3, [r3, r2]
 80013f0:	0019      	movs	r1, r3
 80013f2:	000a      	movs	r2, r1
 80013f4:	0152      	lsls	r2, r2, #5
 80013f6:	1a52      	subs	r2, r2, r1
 80013f8:	0193      	lsls	r3, r2, #6
 80013fa:	1a9b      	subs	r3, r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	185b      	adds	r3, r3, r1
 8001400:	009a      	lsls	r2, r3, #2
 8001402:	189a      	adds	r2, r3, r2
 8001404:	4b4a      	ldr	r3, [pc, #296]	@ (8001530 <main+0x378>)
 8001406:	881b      	ldrh	r3, [r3, #0]
 8001408:	0019      	movs	r1, r3
 800140a:	0010      	movs	r0, r2
 800140c:	f7fe ff06 	bl	800021c <__divsi3>
 8001410:	0003      	movs	r3, r0
 8001412:	b21a      	sxth	r2, r3
 8001414:	4b4e      	ldr	r3, [pc, #312]	@ (8001550 <main+0x398>)
 8001416:	801a      	strh	r2, [r3, #0]
    speed = (0.8*speed) + (0.2*pspeed);
 8001418:	4b4d      	ldr	r3, [pc, #308]	@ (8001550 <main+0x398>)
 800141a:	2200      	movs	r2, #0
 800141c:	5e9b      	ldrsh	r3, [r3, r2]
 800141e:	0018      	movs	r0, r3
 8001420:	f7ff fe50 	bl	80010c4 <__aeabi_i2d>
 8001424:	4a4b      	ldr	r2, [pc, #300]	@ (8001554 <main+0x39c>)
 8001426:	4b4c      	ldr	r3, [pc, #304]	@ (8001558 <main+0x3a0>)
 8001428:	f7ff fb48 	bl	8000abc <__aeabi_dmul>
 800142c:	0002      	movs	r2, r0
 800142e:	000b      	movs	r3, r1
 8001430:	603a      	str	r2, [r7, #0]
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	4b49      	ldr	r3, [pc, #292]	@ (800155c <main+0x3a4>)
 8001436:	2100      	movs	r1, #0
 8001438:	5e5b      	ldrsh	r3, [r3, r1]
 800143a:	0018      	movs	r0, r3
 800143c:	f7ff fe42 	bl	80010c4 <__aeabi_i2d>
 8001440:	4a44      	ldr	r2, [pc, #272]	@ (8001554 <main+0x39c>)
 8001442:	4b47      	ldr	r3, [pc, #284]	@ (8001560 <main+0x3a8>)
 8001444:	f7ff fb3a 	bl	8000abc <__aeabi_dmul>
 8001448:	0002      	movs	r2, r0
 800144a:	000b      	movs	r3, r1
 800144c:	6838      	ldr	r0, [r7, #0]
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	f7fe ffd0 	bl	80003f4 <__aeabi_dadd>
 8001454:	0002      	movs	r2, r0
 8001456:	000b      	movs	r3, r1
 8001458:	0010      	movs	r0, r2
 800145a:	0019      	movs	r1, r3
 800145c:	f7ff fdf6 	bl	800104c <__aeabi_d2iz>
 8001460:	0003      	movs	r3, r0
 8001462:	b21a      	sxth	r2, r3
 8001464:	4b3a      	ldr	r3, [pc, #232]	@ (8001550 <main+0x398>)
 8001466:	801a      	strh	r2, [r3, #0]

	ptotalAng = totalAng;
 8001468:	4b35      	ldr	r3, [pc, #212]	@ (8001540 <main+0x388>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <main+0x370>)
 800146e:	601a      	str	r2, [r3, #0]
	pAngle = Angle;
 8001470:	4b30      	ldr	r3, [pc, #192]	@ (8001534 <main+0x37c>)
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	4b2b      	ldr	r3, [pc, #172]	@ (8001524 <main+0x36c>)
 8001476:	801a      	strh	r2, [r3, #0]
    pspeed = speed;
 8001478:	4b35      	ldr	r3, [pc, #212]	@ (8001550 <main+0x398>)
 800147a:	2200      	movs	r2, #0
 800147c:	5e9a      	ldrsh	r2, [r3, r2]
 800147e:	4b37      	ldr	r3, [pc, #220]	@ (800155c <main+0x3a4>)
 8001480:	801a      	strh	r2, [r3, #0]

    send_speed = speed + 5000;
 8001482:	4b33      	ldr	r3, [pc, #204]	@ (8001550 <main+0x398>)
 8001484:	2200      	movs	r2, #0
 8001486:	5e9b      	ldrsh	r3, [r3, r2]
 8001488:	b29b      	uxth	r3, r3
 800148a:	4a36      	ldr	r2, [pc, #216]	@ (8001564 <main+0x3ac>)
 800148c:	4694      	mov	ip, r2
 800148e:	4463      	add	r3, ip
 8001490:	b29b      	uxth	r3, r3
 8001492:	b21a      	sxth	r2, r3
 8001494:	4b34      	ldr	r3, [pc, #208]	@ (8001568 <main+0x3b0>)
 8001496:	801a      	strh	r2, [r3, #0]
    speed_array[0] = 250;
 8001498:	4b34      	ldr	r3, [pc, #208]	@ (800156c <main+0x3b4>)
 800149a:	22fa      	movs	r2, #250	@ 0xfa
 800149c:	701a      	strb	r2, [r3, #0]
	speed_array[1] = send_speed % 100;
 800149e:	4b32      	ldr	r3, [pc, #200]	@ (8001568 <main+0x3b0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	5e9b      	ldrsh	r3, [r3, r2]
 80014a4:	2164      	movs	r1, #100	@ 0x64
 80014a6:	0018      	movs	r0, r3
 80014a8:	f7fe ff9e 	bl	80003e8 <__aeabi_idivmod>
 80014ac:	000b      	movs	r3, r1
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b2e      	ldr	r3, [pc, #184]	@ (800156c <main+0x3b4>)
 80014b4:	705a      	strb	r2, [r3, #1]
	speed_array[2] = send_speed / 100;
 80014b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001568 <main+0x3b0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	5e9b      	ldrsh	r3, [r3, r2]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	0018      	movs	r0, r3
 80014c0:	f7fe feac 	bl	800021c <__divsi3>
 80014c4:	0003      	movs	r3, r0
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	4b28      	ldr	r3, [pc, #160]	@ (800156c <main+0x3b4>)
 80014cc:	709a      	strb	r2, [r3, #2]

    HAL_UART_Transmit(&huart2, speed_array, 3, 1);
 80014ce:	4927      	ldr	r1, [pc, #156]	@ (800156c <main+0x3b4>)
 80014d0:	4827      	ldr	r0, [pc, #156]	@ (8001570 <main+0x3b8>)
 80014d2:	2301      	movs	r3, #1
 80014d4:	2203      	movs	r2, #3
 80014d6:	f002 fd2f 	bl	8003f38 <HAL_UART_Transmit>


	if(readCounter() - Ltika_pcounter > 1000000){
 80014da:	f7ff fe3f 	bl	800115c <readCounter>
 80014de:	0002      	movs	r2, r0
 80014e0:	000b      	movs	r3, r1
 80014e2:	6939      	ldr	r1, [r7, #16]
 80014e4:	000c      	movs	r4, r1
 80014e6:	2100      	movs	r1, #0
 80014e8:	000d      	movs	r5, r1
 80014ea:	1b12      	subs	r2, r2, r4
 80014ec:	41ab      	sbcs	r3, r5
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d104      	bne.n	80014fc <main+0x344>
 80014f2:	d000      	beq.n	80014f6 <main+0x33e>
 80014f4:	e6a5      	b.n	8001242 <main+0x8a>
 80014f6:	491f      	ldr	r1, [pc, #124]	@ (8001574 <main+0x3bc>)
 80014f8:	428a      	cmp	r2, r1
 80014fa:	d90b      	bls.n	8001514 <main+0x35c>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80014fc:	23a0      	movs	r3, #160	@ 0xa0
 80014fe:	05db      	lsls	r3, r3, #23
 8001500:	2110      	movs	r1, #16
 8001502:	0018      	movs	r0, r3
 8001504:	f000 fdcf 	bl	80020a6 <HAL_GPIO_TogglePin>
		Ltika_pcounter = readCounter();
 8001508:	f7ff fe28 	bl	800115c <readCounter>
 800150c:	0002      	movs	r2, r0
 800150e:	000b      	movs	r3, r1
 8001510:	0013      	movs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
	u_counter = readCounter();
 8001514:	e695      	b.n	8001242 <main+0x8a>
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	20000080 	.word	0x20000080
 800151c:	2000002c 	.word	0x2000002c
 8001520:	20000160 	.word	0x20000160
 8001524:	20000172 	.word	0x20000172
 8001528:	2000016c 	.word	0x2000016c
 800152c:	20000180 	.word	0x20000180
 8001530:	20000188 	.word	0x20000188
 8001534:	20000170 	.word	0x20000170
 8001538:	fffff449 	.word	0xfffff449
 800153c:	00000bb7 	.word	0x00000bb7
 8001540:	20000168 	.word	0x20000168
 8001544:	00000bb8 	.word	0x00000bb8
 8001548:	00000fff 	.word	0x00000fff
 800154c:	20000174 	.word	0x20000174
 8001550:	2000018a 	.word	0x2000018a
 8001554:	9999999a 	.word	0x9999999a
 8001558:	3fe99999 	.word	0x3fe99999
 800155c:	2000018c 	.word	0x2000018c
 8001560:	3fc99999 	.word	0x3fc99999
 8001564:	00001388 	.word	0x00001388
 8001568:	2000018e 	.word	0x2000018e
 800156c:	20000164 	.word	0x20000164
 8001570:	200000cc 	.word	0x200000cc
 8001574:	000f4240 	.word	0x000f4240

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b08d      	sub	sp, #52	@ 0x34
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	2414      	movs	r4, #20
 8001580:	193b      	adds	r3, r7, r4
 8001582:	0018      	movs	r0, r3
 8001584:	231c      	movs	r3, #28
 8001586:	001a      	movs	r2, r3
 8001588:	2100      	movs	r1, #0
 800158a:	f003 f92b 	bl	80047e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158e:	003b      	movs	r3, r7
 8001590:	0018      	movs	r0, r3
 8001592:	2314      	movs	r3, #20
 8001594:	001a      	movs	r2, r3
 8001596:	2100      	movs	r1, #0
 8001598:	f003 f924 	bl	80047e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800159c:	193b      	adds	r3, r7, r4
 800159e:	2202      	movs	r2, #2
 80015a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a2:	193b      	adds	r3, r7, r4
 80015a4:	2280      	movs	r2, #128	@ 0x80
 80015a6:	0052      	lsls	r2, r2, #1
 80015a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80015aa:	193b      	adds	r3, r7, r4
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b0:	193b      	adds	r3, r7, r4
 80015b2:	2240      	movs	r2, #64	@ 0x40
 80015b4:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b6:	193b      	adds	r3, r7, r4
 80015b8:	0018      	movs	r0, r3
 80015ba:	f001 fbd3 	bl	8002d64 <HAL_RCC_OscConfig>
 80015be:	1e03      	subs	r3, r0, #0
 80015c0:	d001      	beq.n	80015c6 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80015c2:	f000 f937 	bl	8001834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c6:	003b      	movs	r3, r7
 80015c8:	2207      	movs	r2, #7
 80015ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015cc:	003b      	movs	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015d2:	003b      	movs	r3, r7
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80015d8:	003b      	movs	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80015de:	003b      	movs	r3, r7
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80015e4:	003b      	movs	r3, r7
 80015e6:	2101      	movs	r1, #1
 80015e8:	0018      	movs	r0, r3
 80015ea:	f001 fd9f 	bl	800312c <HAL_RCC_ClockConfig>
 80015ee:	1e03      	subs	r3, r0, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80015f2:	f000 f91f 	bl	8001834 <Error_Handler>
  }
}
 80015f6:	46c0      	nop			@ (mov r8, r8)
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b00d      	add	sp, #52	@ 0x34
 80015fc:	bd90      	pop	{r4, r7, pc}
	...

08001600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001604:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001606:	4a1c      	ldr	r2, [pc, #112]	@ (8001678 <MX_I2C1_Init+0x78>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0090194B;
 800160a:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <MX_I2C1_Init+0x74>)
 800160c:	4a1b      	ldr	r2, [pc, #108]	@ (800167c <MX_I2C1_Init+0x7c>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001610:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001616:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001618:	2201      	movs	r2, #1
 800161a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800161c:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <MX_I2C1_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001622:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_I2C1_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_I2C1_Init+0x74>)
 8001636:	2200      	movs	r2, #0
 8001638:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_I2C1_Init+0x74>)
 800163c:	0018      	movs	r0, r3
 800163e:	f000 fd4d 	bl	80020dc <HAL_I2C_Init>
 8001642:	1e03      	subs	r3, r0, #0
 8001644:	d001      	beq.n	800164a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001646:	f000 f8f5 	bl	8001834 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800164a:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <MX_I2C1_Init+0x74>)
 800164c:	2100      	movs	r1, #0
 800164e:	0018      	movs	r0, r3
 8001650:	f001 faf0 	bl	8002c34 <HAL_I2CEx_ConfigAnalogFilter>
 8001654:	1e03      	subs	r3, r0, #0
 8001656:	d001      	beq.n	800165c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001658:	f000 f8ec 	bl	8001834 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800165c:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <MX_I2C1_Init+0x74>)
 800165e:	2100      	movs	r1, #0
 8001660:	0018      	movs	r0, r3
 8001662:	f001 fb33 	bl	8002ccc <HAL_I2CEx_ConfigDigitalFilter>
 8001666:	1e03      	subs	r3, r0, #0
 8001668:	d001      	beq.n	800166e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800166a:	f000 f8e3 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800166e:	46c0      	nop			@ (mov r8, r8)
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000002c 	.word	0x2000002c
 8001678:	40005400 	.word	0x40005400
 800167c:	0090194b 	.word	0x0090194b

08001680 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001686:	2310      	movs	r3, #16
 8001688:	18fb      	adds	r3, r7, r3
 800168a:	0018      	movs	r0, r3
 800168c:	2310      	movs	r3, #16
 800168e:	001a      	movs	r2, r3
 8001690:	2100      	movs	r1, #0
 8001692:	f003 f8a7 	bl	80047e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	0018      	movs	r0, r3
 800169a:	230c      	movs	r3, #12
 800169c:	001a      	movs	r2, r3
 800169e:	2100      	movs	r1, #0
 80016a0:	f003 f8a0 	bl	80047e4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001724 <MX_TIM3_Init+0xa4>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 80016aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016ac:	222f      	movs	r2, #47	@ 0x2f
 80016ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001728 <MX_TIM3_Init+0xa8>)
 80016ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016bc:	4b18      	ldr	r3, [pc, #96]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016c8:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f001 ffaa 	bl	8003624 <HAL_TIM_Base_Init>
 80016d0:	1e03      	subs	r3, r0, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80016d4:	f000 f8ae 	bl	8001834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d8:	2110      	movs	r1, #16
 80016da:	187b      	adds	r3, r7, r1
 80016dc:	2280      	movs	r2, #128	@ 0x80
 80016de:	0152      	lsls	r2, r2, #5
 80016e0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016e2:	187a      	adds	r2, r7, r1
 80016e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001720 <MX_TIM3_Init+0xa0>)
 80016e6:	0011      	movs	r1, r2
 80016e8:	0018      	movs	r0, r3
 80016ea:	f002 f949 	bl	8003980 <HAL_TIM_ConfigClockSource>
 80016ee:	1e03      	subs	r3, r0, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80016f2:	f000 f89f 	bl	8001834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001702:	1d3a      	adds	r2, r7, #4
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <MX_TIM3_Init+0xa0>)
 8001706:	0011      	movs	r1, r2
 8001708:	0018      	movs	r0, r3
 800170a:	f002 fb45 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 800170e:	1e03      	subs	r3, r0, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001712:	f000 f88f 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	46bd      	mov	sp, r7
 800171a:	b008      	add	sp, #32
 800171c:	bd80      	pop	{r7, pc}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	20000080 	.word	0x20000080
 8001724:	40000400 	.word	0x40000400
 8001728:	0000ffff 	.word	0x0000ffff

0800172c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001730:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001732:	4a16      	ldr	r2, [pc, #88]	@ (800178c <MX_USART2_UART_Init+0x60>)
 8001734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 500000;
 8001736:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001738:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <MX_USART2_UART_Init+0x64>)
 800173a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800173c:	4b12      	ldr	r3, [pc, #72]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001744:	2200      	movs	r2, #0
 8001746:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001748:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 800174a:	2200      	movs	r2, #0
 800174c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001750:	220c      	movs	r2, #12
 8001752:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001756:	2200      	movs	r2, #0
 8001758:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 800175c:	2200      	movs	r2, #0
 800175e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001760:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001762:	2200      	movs	r2, #0
 8001764:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001766:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001768:	2200      	movs	r2, #0
 800176a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800176c:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 800176e:	2200      	movs	r2, #0
 8001770:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001772:	4b05      	ldr	r3, [pc, #20]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001774:	0018      	movs	r0, r3
 8001776:	f002 fb89 	bl	8003e8c <HAL_UART_Init>
 800177a:	1e03      	subs	r3, r0, #0
 800177c:	d001      	beq.n	8001782 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800177e:	f000 f859 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	200000cc 	.word	0x200000cc
 800178c:	40004400 	.word	0x40004400
 8001790:	0007a120 	.word	0x0007a120

08001794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b089      	sub	sp, #36	@ 0x24
 8001798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	240c      	movs	r4, #12
 800179c:	193b      	adds	r3, r7, r4
 800179e:	0018      	movs	r0, r3
 80017a0:	2314      	movs	r3, #20
 80017a2:	001a      	movs	r2, r3
 80017a4:	2100      	movs	r1, #0
 80017a6:	f003 f81d 	bl	80047e4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017ae:	4b20      	ldr	r3, [pc, #128]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017b0:	2102      	movs	r1, #2
 80017b2:	430a      	orrs	r2, r1
 80017b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80017b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ba:	2202      	movs	r2, #2
 80017bc:	4013      	ands	r3, r2
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017c8:	2104      	movs	r1, #4
 80017ca:	430a      	orrs	r2, r1
 80017cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ce:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d2:	2204      	movs	r2, #4
 80017d4:	4013      	ands	r3, r2
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017de:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017e0:	2101      	movs	r1, #1
 80017e2:	430a      	orrs	r2, r1
 80017e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80017e6:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <MX_GPIO_Init+0x9c>)
 80017e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ea:	2201      	movs	r2, #1
 80017ec:	4013      	ands	r3, r2
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80017f2:	23a0      	movs	r3, #160	@ 0xa0
 80017f4:	05db      	lsls	r3, r3, #23
 80017f6:	2200      	movs	r2, #0
 80017f8:	2110      	movs	r1, #16
 80017fa:	0018      	movs	r0, r3
 80017fc:	f000 fc36 	bl	800206c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001800:	0021      	movs	r1, r4
 8001802:	187b      	adds	r3, r7, r1
 8001804:	2210      	movs	r2, #16
 8001806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	187b      	adds	r3, r7, r1
 800180a:	2201      	movs	r2, #1
 800180c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	187b      	adds	r3, r7, r1
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001814:	187b      	adds	r3, r7, r1
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800181a:	187a      	adds	r2, r7, r1
 800181c:	23a0      	movs	r3, #160	@ 0xa0
 800181e:	05db      	lsls	r3, r3, #23
 8001820:	0011      	movs	r1, r2
 8001822:	0018      	movs	r0, r3
 8001824:	f000 fab8 	bl	8001d98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001828:	46c0      	nop			@ (mov r8, r8)
 800182a:	46bd      	mov	sp, r7
 800182c:	b009      	add	sp, #36	@ 0x24
 800182e:	bd90      	pop	{r4, r7, pc}
 8001830:	40021000 	.word	0x40021000

08001834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001838:	b672      	cpsid	i
}
 800183a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800183c:	46c0      	nop			@ (mov r8, r8)
 800183e:	e7fd      	b.n	800183c <Error_Handler+0x8>

08001840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001846:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <HAL_MspInit+0x44>)
 8001848:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <HAL_MspInit+0x44>)
 800184c:	2101      	movs	r1, #1
 800184e:	430a      	orrs	r2, r1
 8001850:	641a      	str	r2, [r3, #64]	@ 0x40
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <HAL_MspInit+0x44>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	2201      	movs	r2, #1
 8001858:	4013      	ands	r3, r2
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_MspInit+0x44>)
 8001860:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <HAL_MspInit+0x44>)
 8001864:	2180      	movs	r1, #128	@ 0x80
 8001866:	0549      	lsls	r1, r1, #21
 8001868:	430a      	orrs	r2, r1
 800186a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <HAL_MspInit+0x44>)
 800186e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	055b      	lsls	r3, r3, #21
 8001874:	4013      	ands	r3, r2
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800187a:	46c0      	nop			@ (mov r8, r8)
 800187c:	46bd      	mov	sp, r7
 800187e:	b002      	add	sp, #8
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	40021000 	.word	0x40021000

08001888 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b091      	sub	sp, #68	@ 0x44
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	232c      	movs	r3, #44	@ 0x2c
 8001892:	18fb      	adds	r3, r7, r3
 8001894:	0018      	movs	r0, r3
 8001896:	2314      	movs	r3, #20
 8001898:	001a      	movs	r2, r3
 800189a:	2100      	movs	r1, #0
 800189c:	f002 ffa2 	bl	80047e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a0:	2410      	movs	r4, #16
 80018a2:	193b      	adds	r3, r7, r4
 80018a4:	0018      	movs	r0, r3
 80018a6:	231c      	movs	r3, #28
 80018a8:	001a      	movs	r2, r3
 80018aa:	2100      	movs	r1, #0
 80018ac:	f002 ff9a 	bl	80047e4 <memset>
  if(hi2c->Instance==I2C1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a22      	ldr	r2, [pc, #136]	@ (8001940 <HAL_I2C_MspInit+0xb8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d13d      	bne.n	8001936 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	2202      	movs	r2, #2
 80018be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018c0:	193b      	adds	r3, r7, r4
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c6:	193b      	adds	r3, r7, r4
 80018c8:	0018      	movs	r0, r3
 80018ca:	f001 fdbf 	bl	800344c <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	1e03      	subs	r3, r0, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80018d2:	f7ff ffaf 	bl	8001834 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 80018d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 80018dc:	2102      	movs	r1, #2
 80018de:	430a      	orrs	r2, r1
 80018e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80018e2:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 80018e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e6:	2202      	movs	r2, #2
 80018e8:	4013      	ands	r3, r2
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80018ee:	212c      	movs	r1, #44	@ 0x2c
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	22c0      	movs	r2, #192	@ 0xc0
 80018f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	2212      	movs	r2, #18
 80018fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	187b      	adds	r3, r7, r1
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	187b      	adds	r3, r7, r1
 8001904:	2200      	movs	r2, #0
 8001906:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001908:	187b      	adds	r3, r7, r1
 800190a:	2206      	movs	r2, #6
 800190c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190e:	187b      	adds	r3, r7, r1
 8001910:	4a0d      	ldr	r2, [pc, #52]	@ (8001948 <HAL_I2C_MspInit+0xc0>)
 8001912:	0019      	movs	r1, r3
 8001914:	0010      	movs	r0, r2
 8001916:	f000 fa3f 	bl	8001d98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800191a:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 800191c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 8001920:	2180      	movs	r1, #128	@ 0x80
 8001922:	0389      	lsls	r1, r1, #14
 8001924:	430a      	orrs	r2, r1
 8001926:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_I2C_MspInit+0xbc>)
 800192a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	039b      	lsls	r3, r3, #14
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001936:	46c0      	nop			@ (mov r8, r8)
 8001938:	46bd      	mov	sp, r7
 800193a:	b011      	add	sp, #68	@ 0x44
 800193c:	bd90      	pop	{r4, r7, pc}
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	40005400 	.word	0x40005400
 8001944:	40021000 	.word	0x40021000
 8001948:	50000400 	.word	0x50000400

0800194c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <HAL_TIM_Base_MspInit+0x44>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d113      	bne.n	8001986 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800195e:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <HAL_TIM_Base_MspInit+0x48>)
 8001960:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001962:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <HAL_TIM_Base_MspInit+0x48>)
 8001964:	2102      	movs	r1, #2
 8001966:	430a      	orrs	r2, r1
 8001968:	63da      	str	r2, [r3, #60]	@ 0x3c
 800196a:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_TIM_Base_MspInit+0x48>)
 800196c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800196e:	2202      	movs	r2, #2
 8001970:	4013      	ands	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001976:	2200      	movs	r2, #0
 8001978:	2100      	movs	r1, #0
 800197a:	2010      	movs	r0, #16
 800197c:	f000 f9da 	bl	8001d34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001980:	2010      	movs	r0, #16
 8001982:	f000 f9ec 	bl	8001d5e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001986:	46c0      	nop			@ (mov r8, r8)
 8001988:	46bd      	mov	sp, r7
 800198a:	b004      	add	sp, #16
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			@ (mov r8, r8)
 8001990:	40000400 	.word	0x40000400
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b08b      	sub	sp, #44	@ 0x2c
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	2414      	movs	r4, #20
 80019a2:	193b      	adds	r3, r7, r4
 80019a4:	0018      	movs	r0, r3
 80019a6:	2314      	movs	r3, #20
 80019a8:	001a      	movs	r2, r3
 80019aa:	2100      	movs	r1, #0
 80019ac:	f002 ff1a 	bl	80047e4 <memset>
  if(huart->Instance==USART2)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a24 <HAL_UART_MspInit+0x8c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d130      	bne.n	8001a1c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019c0:	2180      	movs	r1, #128	@ 0x80
 80019c2:	0289      	lsls	r1, r1, #10
 80019c4:	430a      	orrs	r2, r1
 80019c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80019c8:	4b17      	ldr	r3, [pc, #92]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80019cc:	2380      	movs	r3, #128	@ 0x80
 80019ce:	029b      	lsls	r3, r3, #10
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019da:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019dc:	2101      	movs	r1, #1
 80019de:	430a      	orrs	r2, r1
 80019e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <HAL_UART_MspInit+0x90>)
 80019e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e6:	2201      	movs	r2, #1
 80019e8:	4013      	ands	r3, r2
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ee:	0021      	movs	r1, r4
 80019f0:	187b      	adds	r3, r7, r1
 80019f2:	220c      	movs	r2, #12
 80019f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	187b      	adds	r3, r7, r1
 80019f8:	2202      	movs	r2, #2
 80019fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	187b      	adds	r3, r7, r1
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a02:	187b      	adds	r3, r7, r1
 8001a04:	2200      	movs	r2, #0
 8001a06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001a08:	187b      	adds	r3, r7, r1
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	187a      	adds	r2, r7, r1
 8001a10:	23a0      	movs	r3, #160	@ 0xa0
 8001a12:	05db      	lsls	r3, r3, #23
 8001a14:	0011      	movs	r1, r2
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 f9be 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a1c:	46c0      	nop			@ (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b00b      	add	sp, #44	@ 0x2c
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	40004400 	.word	0x40004400
 8001a28:	40021000 	.word	0x40021000

08001a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a30:	46c0      	nop			@ (mov r8, r8)
 8001a32:	e7fd      	b.n	8001a30 <NMI_Handler+0x4>

08001a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a38:	46c0      	nop			@ (mov r8, r8)
 8001a3a:	e7fd      	b.n	8001a38 <HardFault_Handler+0x4>

08001a3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a40:	46c0      	nop			@ (mov r8, r8)
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a54:	f000 f8a6 	bl	8001ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a58:	46c0      	nop			@ (mov r8, r8)
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a64:	4b03      	ldr	r3, [pc, #12]	@ (8001a74 <TIM3_IRQHandler+0x14>)
 8001a66:	0018      	movs	r0, r3
 8001a68:	f001 fe82 	bl	8003770 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a6c:	46c0      	nop			@ (mov r8, r8)
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	20000080 	.word	0x20000080

08001a78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a7c:	4b03      	ldr	r3, [pc, #12]	@ (8001a8c <SystemInit+0x14>)
 8001a7e:	2280      	movs	r2, #128	@ 0x80
 8001a80:	0512      	lsls	r2, r2, #20
 8001a82:	609a      	str	r2, [r3, #8]
#endif
}
 8001a84:	46c0      	nop			@ (mov r8, r8)
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	46c0      	nop			@ (mov r8, r8)
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a90:	480d      	ldr	r0, [pc, #52]	@ (8001ac8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a92:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a94:	f7ff fff0 	bl	8001a78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001a98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001a9a:	e003      	b.n	8001aa4 <LoopCopyDataInit>

08001a9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001a9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001aa0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001aa2:	3104      	adds	r1, #4

08001aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001aa4:	480a      	ldr	r0, [pc, #40]	@ (8001ad0 <LoopForever+0xa>)
  ldr r3, =_edata
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <LoopForever+0xe>)
  adds r2, r0, r1
 8001aa8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001aaa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001aac:	d3f6      	bcc.n	8001a9c <CopyDataInit>
  ldr r2, =_sbss
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <LoopForever+0x12>)
  b LoopFillZerobss
 8001ab0:	e002      	b.n	8001ab8 <LoopFillZerobss>

08001ab2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  str  r3, [r2]
 8001ab4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab6:	3204      	adds	r2, #4

08001ab8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001ab8:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <LoopForever+0x16>)
  cmp r2, r3
 8001aba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001abc:	d3f9      	bcc.n	8001ab2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001abe:	f002 fe99 	bl	80047f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ac2:	f7ff fb79 	bl	80011b8 <main>

08001ac6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ac6:	e7fe      	b.n	8001ac6 <LoopForever>
  ldr   r0, =_estack
 8001ac8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8001acc:	080048d4 	.word	0x080048d4
  ldr r0, =_sdata
 8001ad0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ad4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001ad8:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8001adc:	20000194 	.word	0x20000194

08001ae0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ae0:	e7fe      	b.n	8001ae0 <ADC1_IRQHandler>

08001ae2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ae8:	1dfb      	adds	r3, r7, #7
 8001aea:	2200      	movs	r2, #0
 8001aec:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aee:	2003      	movs	r0, #3
 8001af0:	f000 f80e 	bl	8001b10 <HAL_InitTick>
 8001af4:	1e03      	subs	r3, r0, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001af8:	1dfb      	adds	r3, r7, #7
 8001afa:	2201      	movs	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
 8001afe:	e001      	b.n	8001b04 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b00:	f7ff fe9e 	bl	8001840 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b04:	1dfb      	adds	r3, r7, #7
 8001b06:	781b      	ldrb	r3, [r3, #0]
}
 8001b08:	0018      	movs	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b002      	add	sp, #8
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b18:	230f      	movs	r3, #15
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001b20:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <HAL_InitTick+0x88>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d02b      	beq.n	8001b80 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <HAL_InitTick+0x8c>)
 8001b2a:	681c      	ldr	r4, [r3, #0]
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <HAL_InitTick+0x88>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	0019      	movs	r1, r3
 8001b32:	23fa      	movs	r3, #250	@ 0xfa
 8001b34:	0098      	lsls	r0, r3, #2
 8001b36:	f7fe fae7 	bl	8000108 <__udivsi3>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	0019      	movs	r1, r3
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f7fe fae2 	bl	8000108 <__udivsi3>
 8001b44:	0003      	movs	r3, r0
 8001b46:	0018      	movs	r0, r3
 8001b48:	f000 f919 	bl	8001d7e <HAL_SYSTICK_Config>
 8001b4c:	1e03      	subs	r3, r0, #0
 8001b4e:	d112      	bne.n	8001b76 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b03      	cmp	r3, #3
 8001b54:	d80a      	bhi.n	8001b6c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	425b      	negs	r3, r3
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f000 f8e8 	bl	8001d34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <HAL_InitTick+0x90>)
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	e00d      	b.n	8001b88 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b6c:	230f      	movs	r3, #15
 8001b6e:	18fb      	adds	r3, r7, r3
 8001b70:	2201      	movs	r2, #1
 8001b72:	701a      	strb	r2, [r3, #0]
 8001b74:	e008      	b.n	8001b88 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b76:	230f      	movs	r3, #15
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	701a      	strb	r2, [r3, #0]
 8001b7e:	e003      	b.n	8001b88 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b80:	230f      	movs	r3, #15
 8001b82:	18fb      	adds	r3, r7, r3
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b88:	230f      	movs	r3, #15
 8001b8a:	18fb      	adds	r3, r7, r3
 8001b8c:	781b      	ldrb	r3, [r3, #0]
}
 8001b8e:	0018      	movs	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	b005      	add	sp, #20
 8001b94:	bd90      	pop	{r4, r7, pc}
 8001b96:	46c0      	nop			@ (mov r8, r8)
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_IncTick+0x1c>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	001a      	movs	r2, r3
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	18d2      	adds	r2, r2, r3
 8001bb4:	4b03      	ldr	r3, [pc, #12]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001bb6:	601a      	str	r2, [r3, #0]
}
 8001bb8:	46c0      	nop			@ (mov r8, r8)
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	46c0      	nop			@ (mov r8, r8)
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	20000190 	.word	0x20000190

08001bc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;
 8001bcc:	4b02      	ldr	r3, [pc, #8]	@ (8001bd8 <HAL_GetTick+0x10>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	46c0      	nop			@ (mov r8, r8)
 8001bd8:	20000190 	.word	0x20000190

08001bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	0002      	movs	r2, r0
 8001be4:	1dfb      	adds	r3, r7, #7
 8001be6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bee:	d809      	bhi.n	8001c04 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf0:	1dfb      	adds	r3, r7, #7
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	001a      	movs	r2, r3
 8001bf6:	231f      	movs	r3, #31
 8001bf8:	401a      	ands	r2, r3
 8001bfa:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <__NVIC_EnableIRQ+0x30>)
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	4091      	lsls	r1, r2
 8001c00:	000a      	movs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001c04:	46c0      	nop			@ (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	e000e100 	.word	0xe000e100

08001c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	0002      	movs	r2, r0
 8001c18:	6039      	str	r1, [r7, #0]
 8001c1a:	1dfb      	adds	r3, r7, #7
 8001c1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c1e:	1dfb      	adds	r3, r7, #7
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c24:	d828      	bhi.n	8001c78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c26:	4a2f      	ldr	r2, [pc, #188]	@ (8001ce4 <__NVIC_SetPriority+0xd4>)
 8001c28:	1dfb      	adds	r3, r7, #7
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	33c0      	adds	r3, #192	@ 0xc0
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	589b      	ldr	r3, [r3, r2]
 8001c36:	1dfa      	adds	r2, r7, #7
 8001c38:	7812      	ldrb	r2, [r2, #0]
 8001c3a:	0011      	movs	r1, r2
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	400a      	ands	r2, r1
 8001c40:	00d2      	lsls	r2, r2, #3
 8001c42:	21ff      	movs	r1, #255	@ 0xff
 8001c44:	4091      	lsls	r1, r2
 8001c46:	000a      	movs	r2, r1
 8001c48:	43d2      	mvns	r2, r2
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	019b      	lsls	r3, r3, #6
 8001c52:	22ff      	movs	r2, #255	@ 0xff
 8001c54:	401a      	ands	r2, r3
 8001c56:	1dfb      	adds	r3, r7, #7
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	4003      	ands	r3, r0
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c64:	481f      	ldr	r0, [pc, #124]	@ (8001ce4 <__NVIC_SetPriority+0xd4>)
 8001c66:	1dfb      	adds	r3, r7, #7
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	089b      	lsrs	r3, r3, #2
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	33c0      	adds	r3, #192	@ 0xc0
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c76:	e031      	b.n	8001cdc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <__NVIC_SetPriority+0xd8>)
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	0019      	movs	r1, r3
 8001c80:	230f      	movs	r3, #15
 8001c82:	400b      	ands	r3, r1
 8001c84:	3b08      	subs	r3, #8
 8001c86:	089b      	lsrs	r3, r3, #2
 8001c88:	3306      	adds	r3, #6
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	18d3      	adds	r3, r2, r3
 8001c8e:	3304      	adds	r3, #4
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	1dfa      	adds	r2, r7, #7
 8001c94:	7812      	ldrb	r2, [r2, #0]
 8001c96:	0011      	movs	r1, r2
 8001c98:	2203      	movs	r2, #3
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	00d2      	lsls	r2, r2, #3
 8001c9e:	21ff      	movs	r1, #255	@ 0xff
 8001ca0:	4091      	lsls	r1, r2
 8001ca2:	000a      	movs	r2, r1
 8001ca4:	43d2      	mvns	r2, r2
 8001ca6:	401a      	ands	r2, r3
 8001ca8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	019b      	lsls	r3, r3, #6
 8001cae:	22ff      	movs	r2, #255	@ 0xff
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	1dfb      	adds	r3, r7, #7
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	2303      	movs	r3, #3
 8001cba:	4003      	ands	r3, r0
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc0:	4809      	ldr	r0, [pc, #36]	@ (8001ce8 <__NVIC_SetPriority+0xd8>)
 8001cc2:	1dfb      	adds	r3, r7, #7
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	001c      	movs	r4, r3
 8001cc8:	230f      	movs	r3, #15
 8001cca:	4023      	ands	r3, r4
 8001ccc:	3b08      	subs	r3, #8
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	3306      	adds	r3, #6
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	18c3      	adds	r3, r0, r3
 8001cd8:	3304      	adds	r3, #4
 8001cda:	601a      	str	r2, [r3, #0]
}
 8001cdc:	46c0      	nop			@ (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	b003      	add	sp, #12
 8001ce2:	bd90      	pop	{r4, r7, pc}
 8001ce4:	e000e100 	.word	0xe000e100
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	1e5a      	subs	r2, r3, #1
 8001cf8:	2380      	movs	r3, #128	@ 0x80
 8001cfa:	045b      	lsls	r3, r3, #17
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d301      	bcc.n	8001d04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d00:	2301      	movs	r3, #1
 8001d02:	e010      	b.n	8001d26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d04:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <SysTick_Config+0x44>)
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	3a01      	subs	r2, #1
 8001d0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	425b      	negs	r3, r3
 8001d10:	2103      	movs	r1, #3
 8001d12:	0018      	movs	r0, r3
 8001d14:	f7ff ff7c 	bl	8001c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <SysTick_Config+0x44>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <SysTick_Config+0x44>)
 8001d20:	2207      	movs	r2, #7
 8001d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	0018      	movs	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b002      	add	sp, #8
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	e000e010 	.word	0xe000e010

08001d34 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
 8001d3e:	210f      	movs	r1, #15
 8001d40:	187b      	adds	r3, r7, r1
 8001d42:	1c02      	adds	r2, r0, #0
 8001d44:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	187b      	adds	r3, r7, r1
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	0018      	movs	r0, r3
 8001d52:	f7ff ff5d 	bl	8001c10 <__NVIC_SetPriority>
}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b004      	add	sp, #16
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	0002      	movs	r2, r0
 8001d66:	1dfb      	adds	r3, r7, #7
 8001d68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d6a:	1dfb      	adds	r3, r7, #7
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	b25b      	sxtb	r3, r3
 8001d70:	0018      	movs	r0, r3
 8001d72:	f7ff ff33 	bl	8001bdc <__NVIC_EnableIRQ>
}
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	0018      	movs	r0, r3
 8001d8a:	f7ff ffaf 	bl	8001cec <SysTick_Config>
 8001d8e:	0003      	movs	r3, r0
}
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001da6:	e14d      	b.n	8002044 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2101      	movs	r1, #1
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	4091      	lsls	r1, r2
 8001db2:	000a      	movs	r2, r1
 8001db4:	4013      	ands	r3, r2
 8001db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d100      	bne.n	8001dc0 <HAL_GPIO_Init+0x28>
 8001dbe:	e13e      	b.n	800203e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_Init+0x38>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b12      	cmp	r3, #18
 8001dce:	d125      	bne.n	8001e1c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	08da      	lsrs	r2, r3, #3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3208      	adds	r2, #8
 8001dd8:	0092      	lsls	r2, r2, #2
 8001dda:	58d3      	ldr	r3, [r2, r3]
 8001ddc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2207      	movs	r2, #7
 8001de2:	4013      	ands	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	220f      	movs	r2, #15
 8001de8:	409a      	lsls	r2, r3
 8001dea:	0013      	movs	r3, r2
 8001dec:	43da      	mvns	r2, r3
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	4013      	ands	r3, r2
 8001df2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	220f      	movs	r2, #15
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	2107      	movs	r1, #7
 8001e00:	400b      	ands	r3, r1
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	409a      	lsls	r2, r3
 8001e06:	0013      	movs	r3, r2
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	08da      	lsrs	r2, r3, #3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3208      	adds	r2, #8
 8001e16:	0092      	lsls	r2, r2, #2
 8001e18:	6979      	ldr	r1, [r7, #20]
 8001e1a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	409a      	lsls	r2, r3
 8001e2a:	0013      	movs	r3, r2
 8001e2c:	43da      	mvns	r2, r3
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	4013      	ands	r3, r2
 8001e32:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2203      	movs	r2, #3
 8001e3a:	401a      	ands	r2, r3
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	409a      	lsls	r2, r3
 8001e42:	0013      	movs	r3, r2
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d00b      	beq.n	8001e70 <HAL_GPIO_Init+0xd8>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d007      	beq.n	8001e70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e64:	2b11      	cmp	r3, #17
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b12      	cmp	r3, #18
 8001e6e:	d130      	bne.n	8001ed2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	409a      	lsls	r2, r3
 8001e7e:	0013      	movs	r3, r2
 8001e80:	43da      	mvns	r2, r3
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	4013      	ands	r3, r2
 8001e86:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68da      	ldr	r2, [r3, #12]
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	409a      	lsls	r2, r3
 8001e92:	0013      	movs	r3, r2
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	0013      	movs	r3, r2
 8001eae:	43da      	mvns	r2, r3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	091b      	lsrs	r3, r3, #4
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	0013      	movs	r3, r2
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d017      	beq.n	8001f0a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	0013      	movs	r3, r2
 8001eea:	43da      	mvns	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	409a      	lsls	r2, r3
 8001efc:	0013      	movs	r3, r2
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	055b      	lsls	r3, r3, #21
 8001f12:	4013      	ands	r3, r2
 8001f14:	d100      	bne.n	8001f18 <HAL_GPIO_Init+0x180>
 8001f16:	e092      	b.n	800203e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001f18:	4a50      	ldr	r2, [pc, #320]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	089b      	lsrs	r3, r3, #2
 8001f1e:	3318      	adds	r3, #24
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	589b      	ldr	r3, [r3, r2]
 8001f24:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	2203      	movs	r2, #3
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	220f      	movs	r2, #15
 8001f30:	409a      	lsls	r2, r3
 8001f32:	0013      	movs	r3, r2
 8001f34:	43da      	mvns	r2, r3
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	23a0      	movs	r3, #160	@ 0xa0
 8001f40:	05db      	lsls	r3, r3, #23
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d013      	beq.n	8001f6e <HAL_GPIO_Init+0x1d6>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a45      	ldr	r2, [pc, #276]	@ (8002060 <HAL_GPIO_Init+0x2c8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d00d      	beq.n	8001f6a <HAL_GPIO_Init+0x1d2>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a44      	ldr	r2, [pc, #272]	@ (8002064 <HAL_GPIO_Init+0x2cc>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d007      	beq.n	8001f66 <HAL_GPIO_Init+0x1ce>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a43      	ldr	r2, [pc, #268]	@ (8002068 <HAL_GPIO_Init+0x2d0>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d101      	bne.n	8001f62 <HAL_GPIO_Init+0x1ca>
 8001f5e:	2305      	movs	r3, #5
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x1d8>
 8001f62:	2306      	movs	r3, #6
 8001f64:	e004      	b.n	8001f70 <HAL_GPIO_Init+0x1d8>
 8001f66:	2302      	movs	r3, #2
 8001f68:	e002      	b.n	8001f70 <HAL_GPIO_Init+0x1d8>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <HAL_GPIO_Init+0x1d8>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	2103      	movs	r1, #3
 8001f74:	400a      	ands	r2, r1
 8001f76:	00d2      	lsls	r2, r2, #3
 8001f78:	4093      	lsls	r3, r2
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001f80:	4936      	ldr	r1, [pc, #216]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	3318      	adds	r3, #24
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001f8e:	4a33      	ldr	r2, [pc, #204]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001f90:	2380      	movs	r3, #128	@ 0x80
 8001f92:	58d3      	ldr	r3, [r2, r3]
 8001f94:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	43da      	mvns	r2, r3
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	025b      	lsls	r3, r3, #9
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d003      	beq.n	8001fb4 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001fb4:	4929      	ldr	r1, [pc, #164]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001fb6:	2280      	movs	r2, #128	@ 0x80
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001fbc:	4a27      	ldr	r2, [pc, #156]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001fbe:	2384      	movs	r3, #132	@ 0x84
 8001fc0:	58d3      	ldr	r3, [r2, r3]
 8001fc2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	43da      	mvns	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	2380      	movs	r3, #128	@ 0x80
 8001fd4:	029b      	lsls	r3, r3, #10
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001fe2:	491e      	ldr	r1, [pc, #120]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001fe4:	2284      	movs	r2, #132	@ 0x84
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	43da      	mvns	r2, r3
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	2380      	movs	r3, #128	@ 0x80
 8002000:	035b      	lsls	r3, r3, #13
 8002002:	4013      	ands	r3, r2
 8002004:	d003      	beq.n	800200e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800200e:	4b13      	ldr	r3, [pc, #76]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002014:	4b11      	ldr	r3, [pc, #68]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	43da      	mvns	r2, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	4013      	ands	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	2380      	movs	r3, #128	@ 0x80
 800202a:	039b      	lsls	r3, r3, #14
 800202c:	4013      	ands	r3, r2
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4313      	orrs	r3, r2
 8002036:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002038:	4b08      	ldr	r3, [pc, #32]	@ (800205c <HAL_GPIO_Init+0x2c4>)
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	3301      	adds	r3, #1
 8002042:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	40da      	lsrs	r2, r3
 800204c:	1e13      	subs	r3, r2, #0
 800204e:	d000      	beq.n	8002052 <HAL_GPIO_Init+0x2ba>
 8002050:	e6aa      	b.n	8001da8 <HAL_GPIO_Init+0x10>
  }
}
 8002052:	46c0      	nop			@ (mov r8, r8)
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b006      	add	sp, #24
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40021800 	.word	0x40021800
 8002060:	50000400 	.word	0x50000400
 8002064:	50000800 	.word	0x50000800
 8002068:	50001400 	.word	0x50001400

0800206c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	0008      	movs	r0, r1
 8002076:	0011      	movs	r1, r2
 8002078:	1cbb      	adds	r3, r7, #2
 800207a:	1c02      	adds	r2, r0, #0
 800207c:	801a      	strh	r2, [r3, #0]
 800207e:	1c7b      	adds	r3, r7, #1
 8002080:	1c0a      	adds	r2, r1, #0
 8002082:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002084:	1c7b      	adds	r3, r7, #1
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d004      	beq.n	8002096 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800208c:	1cbb      	adds	r3, r7, #2
 800208e:	881a      	ldrh	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002094:	e003      	b.n	800209e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002096:	1cbb      	adds	r3, r7, #2
 8002098:	881a      	ldrh	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	000a      	movs	r2, r1
 80020b0:	1cbb      	adds	r3, r7, #2
 80020b2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020ba:	1cbb      	adds	r3, r7, #2
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	041a      	lsls	r2, r3, #16
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	43db      	mvns	r3, r3
 80020c8:	1cb9      	adds	r1, r7, #2
 80020ca:	8809      	ldrh	r1, [r1, #0]
 80020cc:	400b      	ands	r3, r1
 80020ce:	431a      	orrs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	619a      	str	r2, [r3, #24]
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b004      	add	sp, #16
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e08f      	b.n	800220e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2241      	movs	r2, #65	@ 0x41
 80020f2:	5c9b      	ldrb	r3, [r3, r2]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d107      	bne.n	800210a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2240      	movs	r2, #64	@ 0x40
 80020fe:	2100      	movs	r1, #0
 8002100:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	0018      	movs	r0, r3
 8002106:	f7ff fbbf 	bl	8001888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2241      	movs	r2, #65	@ 0x41
 800210e:	2124      	movs	r1, #36	@ 0x24
 8002110:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2101      	movs	r1, #1
 800211e:	438a      	bics	r2, r1
 8002120:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	493b      	ldr	r1, [pc, #236]	@ (8002218 <HAL_I2C_Init+0x13c>)
 800212c:	400a      	ands	r2, r1
 800212e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4938      	ldr	r1, [pc, #224]	@ (800221c <HAL_I2C_Init+0x140>)
 800213c:	400a      	ands	r2, r1
 800213e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d108      	bne.n	800215a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2180      	movs	r1, #128	@ 0x80
 8002152:	0209      	lsls	r1, r1, #8
 8002154:	430a      	orrs	r2, r1
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	e007      	b.n	800216a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2184      	movs	r1, #132	@ 0x84
 8002164:	0209      	lsls	r1, r1, #8
 8002166:	430a      	orrs	r2, r1
 8002168:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b02      	cmp	r3, #2
 8002170:	d109      	bne.n	8002186 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2180      	movs	r1, #128	@ 0x80
 800217e:	0109      	lsls	r1, r1, #4
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	e007      	b.n	8002196 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4923      	ldr	r1, [pc, #140]	@ (8002220 <HAL_I2C_Init+0x144>)
 8002192:	400a      	ands	r2, r1
 8002194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4920      	ldr	r1, [pc, #128]	@ (8002224 <HAL_I2C_Init+0x148>)
 80021a2:	430a      	orrs	r2, r1
 80021a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	491a      	ldr	r1, [pc, #104]	@ (800221c <HAL_I2C_Init+0x140>)
 80021b2:	400a      	ands	r2, r1
 80021b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691a      	ldr	r2, [r3, #16]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	431a      	orrs	r2, r3
 80021c0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69d9      	ldr	r1, [r3, #28]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1a      	ldr	r2, [r3, #32]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2101      	movs	r1, #1
 80021ec:	430a      	orrs	r2, r1
 80021ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2241      	movs	r2, #65	@ 0x41
 80021fa:	2120      	movs	r1, #32
 80021fc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2242      	movs	r2, #66	@ 0x42
 8002208:	2100      	movs	r1, #0
 800220a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	0018      	movs	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	b002      	add	sp, #8
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	f0ffffff 	.word	0xf0ffffff
 800221c:	ffff7fff 	.word	0xffff7fff
 8002220:	fffff7ff 	.word	0xfffff7ff
 8002224:	02008000 	.word	0x02008000

08002228 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b089      	sub	sp, #36	@ 0x24
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	0008      	movs	r0, r1
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	0019      	movs	r1, r3
 8002236:	230a      	movs	r3, #10
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	1c02      	adds	r2, r0, #0
 800223c:	801a      	strh	r2, [r3, #0]
 800223e:	2308      	movs	r3, #8
 8002240:	18fb      	adds	r3, r7, r3
 8002242:	1c0a      	adds	r2, r1, #0
 8002244:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2241      	movs	r2, #65	@ 0x41
 800224a:	5c9b      	ldrb	r3, [r3, r2]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b20      	cmp	r3, #32
 8002250:	d000      	beq.n	8002254 <HAL_I2C_Master_Transmit+0x2c>
 8002252:	e10a      	b.n	800246a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2240      	movs	r2, #64	@ 0x40
 8002258:	5c9b      	ldrb	r3, [r3, r2]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d101      	bne.n	8002262 <HAL_I2C_Master_Transmit+0x3a>
 800225e:	2302      	movs	r3, #2
 8002260:	e104      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2240      	movs	r2, #64	@ 0x40
 8002266:	2101      	movs	r1, #1
 8002268:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800226a:	f7ff fcad 	bl	8001bc8 <HAL_GetTick>
 800226e:	0003      	movs	r3, r0
 8002270:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002272:	2380      	movs	r3, #128	@ 0x80
 8002274:	0219      	lsls	r1, r3, #8
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	2319      	movs	r3, #25
 800227e:	2201      	movs	r2, #1
 8002280:	f000 fa26 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8002284:	1e03      	subs	r3, r0, #0
 8002286:	d001      	beq.n	800228c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0ef      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2241      	movs	r2, #65	@ 0x41
 8002290:	2121      	movs	r1, #33	@ 0x21
 8002292:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2242      	movs	r2, #66	@ 0x42
 8002298:	2110      	movs	r1, #16
 800229a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2200      	movs	r2, #0
 80022a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2208      	movs	r2, #8
 80022ac:	18ba      	adds	r2, r7, r2
 80022ae:	8812      	ldrh	r2, [r2, #0]
 80022b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	2bff      	cmp	r3, #255	@ 0xff
 80022c0:	d906      	bls.n	80022d0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	22ff      	movs	r2, #255	@ 0xff
 80022c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	045b      	lsls	r3, r3, #17
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e007      	b.n	80022e0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80022da:	2380      	movs	r3, #128	@ 0x80
 80022dc:	049b      	lsls	r3, r3, #18
 80022de:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d027      	beq.n	8002338 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800231c:	b2db      	uxtb	r3, r3
 800231e:	3301      	adds	r3, #1
 8002320:	b2da      	uxtb	r2, r3
 8002322:	697c      	ldr	r4, [r7, #20]
 8002324:	230a      	movs	r3, #10
 8002326:	18fb      	adds	r3, r7, r3
 8002328:	8819      	ldrh	r1, [r3, #0]
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	4b51      	ldr	r3, [pc, #324]	@ (8002474 <HAL_I2C_Master_Transmit+0x24c>)
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	0023      	movs	r3, r4
 8002332:	f000 fc45 	bl	8002bc0 <I2C_TransferConfig>
 8002336:	e06f      	b.n	8002418 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800233c:	b2da      	uxtb	r2, r3
 800233e:	697c      	ldr	r4, [r7, #20]
 8002340:	230a      	movs	r3, #10
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	8819      	ldrh	r1, [r3, #0]
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	4b4a      	ldr	r3, [pc, #296]	@ (8002474 <HAL_I2C_Master_Transmit+0x24c>)
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	0023      	movs	r3, r4
 800234e:	f000 fc37 	bl	8002bc0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002352:	e061      	b.n	8002418 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	0018      	movs	r0, r3
 800235c:	f000 fa10 	bl	8002780 <I2C_WaitOnTXISFlagUntilTimeout>
 8002360:	1e03      	subs	r3, r0, #0
 8002362:	d001      	beq.n	8002368 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e081      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236c:	781a      	ldrb	r2, [r3, #0]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002382:	b29b      	uxth	r3, r3
 8002384:	3b01      	subs	r3, #1
 8002386:	b29a      	uxth	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002390:	3b01      	subs	r3, #1
 8002392:	b29a      	uxth	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800239c:	b29b      	uxth	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d03a      	beq.n	8002418 <HAL_I2C_Master_Transmit+0x1f0>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d136      	bne.n	8002418 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	0013      	movs	r3, r2
 80023b4:	2200      	movs	r2, #0
 80023b6:	2180      	movs	r1, #128	@ 0x80
 80023b8:	f000 f98a 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 80023bc:	1e03      	subs	r3, r0, #0
 80023be:	d001      	beq.n	80023c4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e053      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	2bff      	cmp	r3, #255	@ 0xff
 80023cc:	d911      	bls.n	80023f2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	22ff      	movs	r2, #255	@ 0xff
 80023d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	2380      	movs	r3, #128	@ 0x80
 80023dc:	045c      	lsls	r4, r3, #17
 80023de:	230a      	movs	r3, #10
 80023e0:	18fb      	adds	r3, r7, r3
 80023e2:	8819      	ldrh	r1, [r3, #0]
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	2300      	movs	r3, #0
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	0023      	movs	r3, r4
 80023ec:	f000 fbe8 	bl	8002bc0 <I2C_TransferConfig>
 80023f0:	e012      	b.n	8002418 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002400:	b2da      	uxtb	r2, r3
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	049c      	lsls	r4, r3, #18
 8002406:	230a      	movs	r3, #10
 8002408:	18fb      	adds	r3, r7, r3
 800240a:	8819      	ldrh	r1, [r3, #0]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	2300      	movs	r3, #0
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	0023      	movs	r3, r4
 8002414:	f000 fbd4 	bl	8002bc0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d198      	bne.n	8002354 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	0018      	movs	r0, r3
 800242a:	f000 f9ef 	bl	800280c <I2C_WaitOnSTOPFlagUntilTimeout>
 800242e:	1e03      	subs	r3, r0, #0
 8002430:	d001      	beq.n	8002436 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e01a      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2220      	movs	r2, #32
 800243c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	490b      	ldr	r1, [pc, #44]	@ (8002478 <HAL_I2C_Master_Transmit+0x250>)
 800244a:	400a      	ands	r2, r1
 800244c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2241      	movs	r2, #65	@ 0x41
 8002452:	2120      	movs	r1, #32
 8002454:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2242      	movs	r2, #66	@ 0x42
 800245a:	2100      	movs	r1, #0
 800245c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2240      	movs	r2, #64	@ 0x40
 8002462:	2100      	movs	r1, #0
 8002464:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800246a:	2302      	movs	r3, #2
  }
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	b007      	add	sp, #28
 8002472:	bd90      	pop	{r4, r7, pc}
 8002474:	80002000 	.word	0x80002000
 8002478:	fe00e800 	.word	0xfe00e800

0800247c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b089      	sub	sp, #36	@ 0x24
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	0008      	movs	r0, r1
 8002486:	607a      	str	r2, [r7, #4]
 8002488:	0019      	movs	r1, r3
 800248a:	230a      	movs	r3, #10
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	1c02      	adds	r2, r0, #0
 8002490:	801a      	strh	r2, [r3, #0]
 8002492:	2308      	movs	r3, #8
 8002494:	18fb      	adds	r3, r7, r3
 8002496:	1c0a      	adds	r2, r1, #0
 8002498:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2241      	movs	r2, #65	@ 0x41
 800249e:	5c9b      	ldrb	r3, [r3, r2]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b20      	cmp	r3, #32
 80024a4:	d000      	beq.n	80024a8 <HAL_I2C_Master_Receive+0x2c>
 80024a6:	e0e8      	b.n	800267a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2240      	movs	r2, #64	@ 0x40
 80024ac:	5c9b      	ldrb	r3, [r3, r2]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_I2C_Master_Receive+0x3a>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e0e2      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2240      	movs	r2, #64	@ 0x40
 80024ba:	2101      	movs	r1, #1
 80024bc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024be:	f7ff fb83 	bl	8001bc8 <HAL_GetTick>
 80024c2:	0003      	movs	r3, r0
 80024c4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024c6:	2380      	movs	r3, #128	@ 0x80
 80024c8:	0219      	lsls	r1, r3, #8
 80024ca:	68f8      	ldr	r0, [r7, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	2319      	movs	r3, #25
 80024d2:	2201      	movs	r2, #1
 80024d4:	f000 f8fc 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 80024d8:	1e03      	subs	r3, r0, #0
 80024da:	d001      	beq.n	80024e0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0cd      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2241      	movs	r2, #65	@ 0x41
 80024e4:	2122      	movs	r1, #34	@ 0x22
 80024e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2242      	movs	r2, #66	@ 0x42
 80024ec:	2110      	movs	r1, #16
 80024ee:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2208      	movs	r2, #8
 8002500:	18ba      	adds	r2, r7, r2
 8002502:	8812      	ldrh	r2, [r2, #0]
 8002504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002510:	b29b      	uxth	r3, r3
 8002512:	2bff      	cmp	r3, #255	@ 0xff
 8002514:	d911      	bls.n	800253a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	22ff      	movs	r2, #255	@ 0xff
 800251a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002520:	b2da      	uxtb	r2, r3
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	045c      	lsls	r4, r3, #17
 8002526:	230a      	movs	r3, #10
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	8819      	ldrh	r1, [r3, #0]
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	4b55      	ldr	r3, [pc, #340]	@ (8002684 <HAL_I2C_Master_Receive+0x208>)
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	0023      	movs	r3, r4
 8002534:	f000 fb44 	bl	8002bc0 <I2C_TransferConfig>
 8002538:	e076      	b.n	8002628 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253e:	b29a      	uxth	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002548:	b2da      	uxtb	r2, r3
 800254a:	2380      	movs	r3, #128	@ 0x80
 800254c:	049c      	lsls	r4, r3, #18
 800254e:	230a      	movs	r3, #10
 8002550:	18fb      	adds	r3, r7, r3
 8002552:	8819      	ldrh	r1, [r3, #0]
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	4b4b      	ldr	r3, [pc, #300]	@ (8002684 <HAL_I2C_Master_Receive+0x208>)
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	0023      	movs	r3, r4
 800255c:	f000 fb30 	bl	8002bc0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002560:	e062      	b.n	8002628 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	0018      	movs	r0, r3
 800256a:	f000 f993 	bl	8002894 <I2C_WaitOnRXNEFlagUntilTimeout>
 800256e:	1e03      	subs	r3, r0, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e082      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002588:	1c5a      	adds	r2, r3, #1
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002592:	3b01      	subs	r3, #1
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800259e:	b29b      	uxth	r3, r3
 80025a0:	3b01      	subs	r3, #1
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d03a      	beq.n	8002628 <HAL_I2C_Master_Receive+0x1ac>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d136      	bne.n	8002628 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	0013      	movs	r3, r2
 80025c4:	2200      	movs	r2, #0
 80025c6:	2180      	movs	r1, #128	@ 0x80
 80025c8:	f000 f882 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 80025cc:	1e03      	subs	r3, r0, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e053      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2bff      	cmp	r3, #255	@ 0xff
 80025dc:	d911      	bls.n	8002602 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	22ff      	movs	r2, #255	@ 0xff
 80025e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	2380      	movs	r3, #128	@ 0x80
 80025ec:	045c      	lsls	r4, r3, #17
 80025ee:	230a      	movs	r3, #10
 80025f0:	18fb      	adds	r3, r7, r3
 80025f2:	8819      	ldrh	r1, [r3, #0]
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	2300      	movs	r3, #0
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	0023      	movs	r3, r4
 80025fc:	f000 fae0 	bl	8002bc0 <I2C_TransferConfig>
 8002600:	e012      	b.n	8002628 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002606:	b29a      	uxth	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002610:	b2da      	uxtb	r2, r3
 8002612:	2380      	movs	r3, #128	@ 0x80
 8002614:	049c      	lsls	r4, r3, #18
 8002616:	230a      	movs	r3, #10
 8002618:	18fb      	adds	r3, r7, r3
 800261a:	8819      	ldrh	r1, [r3, #0]
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	2300      	movs	r3, #0
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	0023      	movs	r3, r4
 8002624:	f000 facc 	bl	8002bc0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800262c:	b29b      	uxth	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d197      	bne.n	8002562 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	0018      	movs	r0, r3
 800263a:	f000 f8e7 	bl	800280c <I2C_WaitOnSTOPFlagUntilTimeout>
 800263e:	1e03      	subs	r3, r0, #0
 8002640:	d001      	beq.n	8002646 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e01a      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2220      	movs	r2, #32
 800264c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	490b      	ldr	r1, [pc, #44]	@ (8002688 <HAL_I2C_Master_Receive+0x20c>)
 800265a:	400a      	ands	r2, r1
 800265c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2241      	movs	r2, #65	@ 0x41
 8002662:	2120      	movs	r1, #32
 8002664:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2242      	movs	r2, #66	@ 0x42
 800266a:	2100      	movs	r1, #0
 800266c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2240      	movs	r2, #64	@ 0x40
 8002672:	2100      	movs	r1, #0
 8002674:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	e000      	b.n	800267c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800267a:	2302      	movs	r3, #2
  }
}
 800267c:	0018      	movs	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	b007      	add	sp, #28
 8002682:	bd90      	pop	{r4, r7, pc}
 8002684:	80002400 	.word	0x80002400
 8002688:	fe00e800 	.word	0xfe00e800

0800268c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	2202      	movs	r2, #2
 800269c:	4013      	ands	r3, r2
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d103      	bne.n	80026aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2200      	movs	r2, #0
 80026a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	2201      	movs	r2, #1
 80026b2:	4013      	ands	r3, r2
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d007      	beq.n	80026c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699a      	ldr	r2, [r3, #24]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2101      	movs	r1, #1
 80026c4:	430a      	orrs	r2, r1
 80026c6:	619a      	str	r2, [r3, #24]
  }
}
 80026c8:	46c0      	nop			@ (mov r8, r8)
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b002      	add	sp, #8
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	1dfb      	adds	r3, r7, #7
 80026de:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026e0:	e03a      	b.n	8002758 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	6839      	ldr	r1, [r7, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f000 f971 	bl	80029d0 <I2C_IsErrorOccurred>
 80026ee:	1e03      	subs	r3, r0, #0
 80026f0:	d001      	beq.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e040      	b.n	8002778 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	3301      	adds	r3, #1
 80026fa:	d02d      	beq.n	8002758 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026fc:	f7ff fa64 	bl	8001bc8 <HAL_GetTick>
 8002700:	0002      	movs	r2, r0
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	429a      	cmp	r2, r3
 800270a:	d302      	bcc.n	8002712 <I2C_WaitOnFlagUntilTimeout+0x42>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d122      	bne.n	8002758 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	4013      	ands	r3, r2
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	425a      	negs	r2, r3
 8002722:	4153      	adcs	r3, r2
 8002724:	b2db      	uxtb	r3, r3
 8002726:	001a      	movs	r2, r3
 8002728:	1dfb      	adds	r3, r7, #7
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d113      	bne.n	8002758 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002734:	2220      	movs	r2, #32
 8002736:	431a      	orrs	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2241      	movs	r2, #65	@ 0x41
 8002740:	2120      	movs	r1, #32
 8002742:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2242      	movs	r2, #66	@ 0x42
 8002748:	2100      	movs	r1, #0
 800274a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	@ 0x40
 8002750:	2100      	movs	r1, #0
 8002752:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e00f      	b.n	8002778 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	4013      	ands	r3, r2
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	425a      	negs	r2, r3
 8002768:	4153      	adcs	r3, r2
 800276a:	b2db      	uxtb	r3, r3
 800276c:	001a      	movs	r2, r3
 800276e:	1dfb      	adds	r3, r7, #7
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d0b5      	beq.n	80026e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	0018      	movs	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	b004      	add	sp, #16
 800277e:	bd80      	pop	{r7, pc}

08002780 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800278c:	e032      	b.n	80027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	68b9      	ldr	r1, [r7, #8]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	0018      	movs	r0, r3
 8002796:	f000 f91b 	bl	80029d0 <I2C_IsErrorOccurred>
 800279a:	1e03      	subs	r3, r0, #0
 800279c:	d001      	beq.n	80027a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e030      	b.n	8002804 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	3301      	adds	r3, #1
 80027a6:	d025      	beq.n	80027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a8:	f7ff fa0e 	bl	8001bc8 <HAL_GetTick>
 80027ac:	0002      	movs	r2, r0
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d302      	bcc.n	80027be <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d11a      	bne.n	80027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	2202      	movs	r2, #2
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d013      	beq.n	80027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d0:	2220      	movs	r2, #32
 80027d2:	431a      	orrs	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2241      	movs	r2, #65	@ 0x41
 80027dc:	2120      	movs	r1, #32
 80027de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2242      	movs	r2, #66	@ 0x42
 80027e4:	2100      	movs	r1, #0
 80027e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2240      	movs	r2, #64	@ 0x40
 80027ec:	2100      	movs	r1, #0
 80027ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e007      	b.n	8002804 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	2202      	movs	r2, #2
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d1c5      	bne.n	800278e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	0018      	movs	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	b004      	add	sp, #16
 800280a:	bd80      	pop	{r7, pc}

0800280c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002818:	e02f      	b.n	800287a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	0018      	movs	r0, r3
 8002822:	f000 f8d5 	bl	80029d0 <I2C_IsErrorOccurred>
 8002826:	1e03      	subs	r3, r0, #0
 8002828:	d001      	beq.n	800282e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e02d      	b.n	800288a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800282e:	f7ff f9cb 	bl	8001bc8 <HAL_GetTick>
 8002832:	0002      	movs	r2, r0
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	429a      	cmp	r2, r3
 800283c:	d302      	bcc.n	8002844 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d11a      	bne.n	800287a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	2220      	movs	r2, #32
 800284c:	4013      	ands	r3, r2
 800284e:	2b20      	cmp	r3, #32
 8002850:	d013      	beq.n	800287a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	2220      	movs	r2, #32
 8002858:	431a      	orrs	r2, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2241      	movs	r2, #65	@ 0x41
 8002862:	2120      	movs	r1, #32
 8002864:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2242      	movs	r2, #66	@ 0x42
 800286a:	2100      	movs	r1, #0
 800286c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2240      	movs	r2, #64	@ 0x40
 8002872:	2100      	movs	r1, #0
 8002874:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e007      	b.n	800288a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	2220      	movs	r2, #32
 8002882:	4013      	ands	r3, r2
 8002884:	2b20      	cmp	r3, #32
 8002886:	d1c8      	bne.n	800281a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028a0:	2317      	movs	r3, #23
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80028a8:	e07b      	b.n	80029a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	68b9      	ldr	r1, [r7, #8]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f000 f88d 	bl	80029d0 <I2C_IsErrorOccurred>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d003      	beq.n	80028c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80028ba:	2317      	movs	r3, #23
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2201      	movs	r2, #1
 80028c0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	2220      	movs	r2, #32
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d140      	bne.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80028d0:	2117      	movs	r1, #23
 80028d2:	187b      	adds	r3, r7, r1
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d13b      	bne.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	2204      	movs	r2, #4
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d106      	bne.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80028f0:	187b      	adds	r3, r7, r1
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	2210      	movs	r2, #16
 80028fe:	4013      	ands	r3, r2
 8002900:	2b10      	cmp	r3, #16
 8002902:	d123      	bne.n	800294c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2210      	movs	r2, #16
 800290a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2204      	movs	r2, #4
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2220      	movs	r2, #32
 8002918:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4929      	ldr	r1, [pc, #164]	@ (80029cc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002926:	400a      	ands	r2, r1
 8002928:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2241      	movs	r2, #65	@ 0x41
 800292e:	2120      	movs	r1, #32
 8002930:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2242      	movs	r2, #66	@ 0x42
 8002936:	2100      	movs	r1, #0
 8002938:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2240      	movs	r2, #64	@ 0x40
 800293e:	2100      	movs	r1, #0
 8002940:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002942:	2317      	movs	r3, #23
 8002944:	18fb      	adds	r3, r7, r3
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
 800294a:	e002      	b.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002952:	f7ff f939 	bl	8001bc8 <HAL_GetTick>
 8002956:	0002      	movs	r2, r0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	429a      	cmp	r2, r3
 8002960:	d302      	bcc.n	8002968 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d11c      	bne.n	80029a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002968:	2017      	movs	r0, #23
 800296a:	183b      	adds	r3, r7, r0
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d117      	bne.n	80029a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	2204      	movs	r2, #4
 800297a:	4013      	ands	r3, r2
 800297c:	2b04      	cmp	r3, #4
 800297e:	d010      	beq.n	80029a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	2220      	movs	r2, #32
 8002986:	431a      	orrs	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2241      	movs	r2, #65	@ 0x41
 8002990:	2120      	movs	r1, #32
 8002992:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2240      	movs	r2, #64	@ 0x40
 8002998:	2100      	movs	r1, #0
 800299a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800299c:	183b      	adds	r3, r7, r0
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	2204      	movs	r2, #4
 80029aa:	4013      	ands	r3, r2
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d005      	beq.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80029b0:	2317      	movs	r3, #23
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d100      	bne.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80029ba:	e776      	b.n	80028aa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80029bc:	2317      	movs	r3, #23
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	781b      	ldrb	r3, [r3, #0]
}
 80029c2:	0018      	movs	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b006      	add	sp, #24
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	fe00e800 	.word	0xfe00e800

080029d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	@ 0x28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029dc:	2327      	movs	r3, #39	@ 0x27
 80029de:	18fb      	adds	r3, r7, r3
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	2210      	movs	r2, #16
 80029f8:	4013      	ands	r3, r2
 80029fa:	d100      	bne.n	80029fe <I2C_IsErrorOccurred+0x2e>
 80029fc:	e079      	b.n	8002af2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2210      	movs	r2, #16
 8002a04:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a06:	e057      	b.n	8002ab8 <I2C_IsErrorOccurred+0xe8>
 8002a08:	2227      	movs	r2, #39	@ 0x27
 8002a0a:	18bb      	adds	r3, r7, r2
 8002a0c:	18ba      	adds	r2, r7, r2
 8002a0e:	7812      	ldrb	r2, [r2, #0]
 8002a10:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	3301      	adds	r3, #1
 8002a16:	d04f      	beq.n	8002ab8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a18:	f7ff f8d6 	bl	8001bc8 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d302      	bcc.n	8002a2e <I2C_IsErrorOccurred+0x5e>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d144      	bne.n	8002ab8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	2380      	movs	r3, #128	@ 0x80
 8002a36:	01db      	lsls	r3, r3, #7
 8002a38:	4013      	ands	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a3c:	2013      	movs	r0, #19
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	2142      	movs	r1, #66	@ 0x42
 8002a44:	5c52      	ldrb	r2, [r2, r1]
 8002a46:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	699a      	ldr	r2, [r3, #24]
 8002a4e:	2380      	movs	r3, #128	@ 0x80
 8002a50:	021b      	lsls	r3, r3, #8
 8002a52:	401a      	ands	r2, r3
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d126      	bne.n	8002aaa <I2C_IsErrorOccurred+0xda>
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	01db      	lsls	r3, r3, #7
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d021      	beq.n	8002aaa <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002a66:	183b      	adds	r3, r7, r0
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b20      	cmp	r3, #32
 8002a6c:	d01d      	beq.n	8002aaa <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2180      	movs	r1, #128	@ 0x80
 8002a7a:	01c9      	lsls	r1, r1, #7
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a80:	f7ff f8a2 	bl	8001bc8 <HAL_GetTick>
 8002a84:	0003      	movs	r3, r0
 8002a86:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a88:	e00f      	b.n	8002aaa <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a8a:	f7ff f89d 	bl	8001bc8 <HAL_GetTick>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b19      	cmp	r3, #25
 8002a96:	d908      	bls.n	8002aaa <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002aa0:	2327      	movs	r3, #39	@ 0x27
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	701a      	strb	r2, [r3, #0]

              break;
 8002aa8:	e006      	b.n	8002ab8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b20      	cmp	r3, #32
 8002ab6:	d1e8      	bne.n	8002a8a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2b20      	cmp	r3, #32
 8002ac4:	d004      	beq.n	8002ad0 <I2C_IsErrorOccurred+0x100>
 8002ac6:	2327      	movs	r3, #39	@ 0x27
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d09b      	beq.n	8002a08 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ad0:	2327      	movs	r3, #39	@ 0x27
 8002ad2:	18fb      	adds	r3, r7, r3
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d103      	bne.n	8002ae2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ae2:	6a3b      	ldr	r3, [r7, #32]
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002aea:	2327      	movs	r3, #39	@ 0x27
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	2201      	movs	r2, #1
 8002af0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4013      	ands	r3, r2
 8002b02:	d00c      	beq.n	8002b1e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b04:	6a3b      	ldr	r3, [r7, #32]
 8002b06:	2201      	movs	r2, #1
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2280      	movs	r2, #128	@ 0x80
 8002b12:	0052      	lsls	r2, r2, #1
 8002b14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b16:	2327      	movs	r3, #39	@ 0x27
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	2380      	movs	r3, #128	@ 0x80
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4013      	ands	r3, r2
 8002b26:	d00c      	beq.n	8002b42 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	2208      	movs	r2, #8
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2280      	movs	r2, #128	@ 0x80
 8002b36:	00d2      	lsls	r2, r2, #3
 8002b38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b3a:	2327      	movs	r3, #39	@ 0x27
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2201      	movs	r2, #1
 8002b40:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	2380      	movs	r3, #128	@ 0x80
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d00c      	beq.n	8002b66 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b4c:	6a3b      	ldr	r3, [r7, #32]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	4313      	orrs	r3, r2
 8002b52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2280      	movs	r2, #128	@ 0x80
 8002b5a:	0092      	lsls	r2, r2, #2
 8002b5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b5e:	2327      	movs	r3, #39	@ 0x27
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002b66:	2327      	movs	r3, #39	@ 0x27
 8002b68:	18fb      	adds	r3, r7, r3
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d01d      	beq.n	8002bac <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	0018      	movs	r0, r3
 8002b74:	f7ff fd8a 	bl	800268c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	490e      	ldr	r1, [pc, #56]	@ (8002bbc <I2C_IsErrorOccurred+0x1ec>)
 8002b84:	400a      	ands	r2, r1
 8002b86:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2241      	movs	r2, #65	@ 0x41
 8002b98:	2120      	movs	r1, #32
 8002b9a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2242      	movs	r2, #66	@ 0x42
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2240      	movs	r2, #64	@ 0x40
 8002ba8:	2100      	movs	r1, #0
 8002baa:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002bac:	2327      	movs	r3, #39	@ 0x27
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	781b      	ldrb	r3, [r3, #0]
}
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b00a      	add	sp, #40	@ 0x28
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	fe00e800 	.word	0xfe00e800

08002bc0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	0008      	movs	r0, r1
 8002bca:	0011      	movs	r1, r2
 8002bcc:	607b      	str	r3, [r7, #4]
 8002bce:	240a      	movs	r4, #10
 8002bd0:	193b      	adds	r3, r7, r4
 8002bd2:	1c02      	adds	r2, r0, #0
 8002bd4:	801a      	strh	r2, [r3, #0]
 8002bd6:	2009      	movs	r0, #9
 8002bd8:	183b      	adds	r3, r7, r0
 8002bda:	1c0a      	adds	r2, r1, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bde:	193b      	adds	r3, r7, r4
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	059b      	lsls	r3, r3, #22
 8002be4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002be6:	183b      	adds	r3, r7, r0
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	0419      	lsls	r1, r3, #16
 8002bec:	23ff      	movs	r3, #255	@ 0xff
 8002bee:	041b      	lsls	r3, r3, #16
 8002bf0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	085b      	lsrs	r3, r3, #1
 8002c00:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c0a:	0d51      	lsrs	r1, r2, #21
 8002c0c:	2280      	movs	r2, #128	@ 0x80
 8002c0e:	00d2      	lsls	r2, r2, #3
 8002c10:	400a      	ands	r2, r1
 8002c12:	4907      	ldr	r1, [pc, #28]	@ (8002c30 <I2C_TransferConfig+0x70>)
 8002c14:	430a      	orrs	r2, r1
 8002c16:	43d2      	mvns	r2, r2
 8002c18:	401a      	ands	r2, r3
 8002c1a:	0011      	movs	r1, r2
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b007      	add	sp, #28
 8002c2c:	bd90      	pop	{r4, r7, pc}
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	03ff63ff 	.word	0x03ff63ff

08002c34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2241      	movs	r2, #65	@ 0x41
 8002c42:	5c9b      	ldrb	r3, [r3, r2]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	d138      	bne.n	8002cbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2240      	movs	r2, #64	@ 0x40
 8002c4e:	5c9b      	ldrb	r3, [r3, r2]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e032      	b.n	8002cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2240      	movs	r2, #64	@ 0x40
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2241      	movs	r2, #65	@ 0x41
 8002c64:	2124      	movs	r1, #36	@ 0x24
 8002c66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2101      	movs	r1, #1
 8002c74:	438a      	bics	r2, r1
 8002c76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4911      	ldr	r1, [pc, #68]	@ (8002cc8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002c84:	400a      	ands	r2, r1
 8002c86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6819      	ldr	r1, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2241      	movs	r2, #65	@ 0x41
 8002cac:	2120      	movs	r1, #32
 8002cae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2240      	movs	r2, #64	@ 0x40
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e000      	b.n	8002cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002cbc:	2302      	movs	r3, #2
  }
}
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b002      	add	sp, #8
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			@ (mov r8, r8)
 8002cc8:	ffffefff 	.word	0xffffefff

08002ccc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2241      	movs	r2, #65	@ 0x41
 8002cda:	5c9b      	ldrb	r3, [r3, r2]
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b20      	cmp	r3, #32
 8002ce0:	d139      	bne.n	8002d56 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2240      	movs	r2, #64	@ 0x40
 8002ce6:	5c9b      	ldrb	r3, [r3, r2]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d101      	bne.n	8002cf0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cec:	2302      	movs	r3, #2
 8002cee:	e033      	b.n	8002d58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2240      	movs	r2, #64	@ 0x40
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2241      	movs	r2, #65	@ 0x41
 8002cfc:	2124      	movs	r1, #36	@ 0x24
 8002cfe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	438a      	bics	r2, r1
 8002d0e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a11      	ldr	r2, [pc, #68]	@ (8002d60 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2241      	movs	r2, #65	@ 0x41
 8002d46:	2120      	movs	r1, #32
 8002d48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2240      	movs	r2, #64	@ 0x40
 8002d4e:	2100      	movs	r1, #0
 8002d50:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	e000      	b.n	8002d58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d56:	2302      	movs	r3, #2
  }
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b004      	add	sp, #16
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	fffff0ff 	.word	0xfffff0ff

08002d64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e1d0      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d100      	bne.n	8002d82 <HAL_RCC_OscConfig+0x1e>
 8002d80:	e069      	b.n	8002e56 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d82:	4bc8      	ldr	r3, [pc, #800]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	2238      	movs	r2, #56	@ 0x38
 8002d88:	4013      	ands	r3, r2
 8002d8a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d105      	bne.n	8002d9e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d15d      	bne.n	8002e56 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e1bc      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	2380      	movs	r3, #128	@ 0x80
 8002da4:	025b      	lsls	r3, r3, #9
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_OscConfig+0x56>
 8002daa:	4bbe      	ldr	r3, [pc, #760]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4bbd      	ldr	r3, [pc, #756]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002db0:	2180      	movs	r1, #128	@ 0x80
 8002db2:	0249      	lsls	r1, r1, #9
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	e020      	b.n	8002dfc <HAL_RCC_OscConfig+0x98>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	23a0      	movs	r3, #160	@ 0xa0
 8002dc0:	02db      	lsls	r3, r3, #11
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d10e      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80>
 8002dc6:	4bb7      	ldr	r3, [pc, #732]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	4bb6      	ldr	r3, [pc, #728]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dcc:	2180      	movs	r1, #128	@ 0x80
 8002dce:	02c9      	lsls	r1, r1, #11
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	4bb3      	ldr	r3, [pc, #716]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4bb2      	ldr	r3, [pc, #712]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dda:	2180      	movs	r1, #128	@ 0x80
 8002ddc:	0249      	lsls	r1, r1, #9
 8002dde:	430a      	orrs	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e00b      	b.n	8002dfc <HAL_RCC_OscConfig+0x98>
 8002de4:	4baf      	ldr	r3, [pc, #700]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4bae      	ldr	r3, [pc, #696]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002dea:	49af      	ldr	r1, [pc, #700]	@ (80030a8 <HAL_RCC_OscConfig+0x344>)
 8002dec:	400a      	ands	r2, r1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	4bac      	ldr	r3, [pc, #688]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	4bab      	ldr	r3, [pc, #684]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002df6:	49ad      	ldr	r1, [pc, #692]	@ (80030ac <HAL_RCC_OscConfig+0x348>)
 8002df8:	400a      	ands	r2, r1
 8002dfa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d014      	beq.n	8002e2e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7fe fee0 	bl	8001bc8 <HAL_GetTick>
 8002e08:	0003      	movs	r3, r0
 8002e0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002e0e:	f7fe fedb 	bl	8001bc8 <HAL_GetTick>
 8002e12:	0002      	movs	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b64      	cmp	r3, #100	@ 0x64
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e17b      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e20:	4ba0      	ldr	r3, [pc, #640]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	2380      	movs	r3, #128	@ 0x80
 8002e26:	029b      	lsls	r3, r3, #10
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0xaa>
 8002e2c:	e013      	b.n	8002e56 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fecb 	bl	8001bc8 <HAL_GetTick>
 8002e32:	0003      	movs	r3, r0
 8002e34:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002e38:	f7fe fec6 	bl	8001bc8 <HAL_GetTick>
 8002e3c:	0002      	movs	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	@ 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e166      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e4a:	4b96      	ldr	r3, [pc, #600]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	2380      	movs	r3, #128	@ 0x80
 8002e50:	029b      	lsls	r3, r3, #10
 8002e52:	4013      	ands	r3, r2
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d100      	bne.n	8002e62 <HAL_RCC_OscConfig+0xfe>
 8002e60:	e086      	b.n	8002f70 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e62:	4b90      	ldr	r3, [pc, #576]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2238      	movs	r2, #56	@ 0x38
 8002e68:	4013      	ands	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d12f      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e14c      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7e:	4b89      	ldr	r3, [pc, #548]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	4a8b      	ldr	r2, [pc, #556]	@ (80030b0 <HAL_RCC_OscConfig+0x34c>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	0019      	movs	r1, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	021a      	lsls	r2, r3, #8
 8002e8e:	4b85      	ldr	r3, [pc, #532]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e90:	430a      	orrs	r2, r1
 8002e92:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d112      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e9a:	4b82      	ldr	r3, [pc, #520]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a85      	ldr	r2, [pc, #532]	@ (80030b4 <HAL_RCC_OscConfig+0x350>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	0019      	movs	r1, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691a      	ldr	r2, [r3, #16]
 8002ea8:	4b7e      	ldr	r3, [pc, #504]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002eae:	4b7d      	ldr	r3, [pc, #500]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	0adb      	lsrs	r3, r3, #11
 8002eb4:	2207      	movs	r2, #7
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	4a7f      	ldr	r2, [pc, #508]	@ (80030b8 <HAL_RCC_OscConfig+0x354>)
 8002eba:	40da      	lsrs	r2, r3
 8002ebc:	4b7f      	ldr	r3, [pc, #508]	@ (80030bc <HAL_RCC_OscConfig+0x358>)
 8002ebe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ec0:	4b7f      	ldr	r3, [pc, #508]	@ (80030c0 <HAL_RCC_OscConfig+0x35c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f7fe fe23 	bl	8001b10 <HAL_InitTick>
 8002eca:	1e03      	subs	r3, r0, #0
 8002ecc:	d050      	beq.n	8002f70 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e122      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d030      	beq.n	8002f3c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002eda:	4b72      	ldr	r3, [pc, #456]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a75      	ldr	r2, [pc, #468]	@ (80030b4 <HAL_RCC_OscConfig+0x350>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691a      	ldr	r2, [r3, #16]
 8002ee8:	4b6e      	ldr	r3, [pc, #440]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002eea:	430a      	orrs	r2, r1
 8002eec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002eee:	4b6d      	ldr	r3, [pc, #436]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	4b6c      	ldr	r3, [pc, #432]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002ef4:	2180      	movs	r1, #128	@ 0x80
 8002ef6:	0049      	lsls	r1, r1, #1
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efc:	f7fe fe64 	bl	8001bc8 <HAL_GetTick>
 8002f00:	0003      	movs	r3, r0
 8002f02:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002f06:	f7fe fe5f 	bl	8001bc8 <HAL_GetTick>
 8002f0a:	0002      	movs	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e0ff      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f18:	4b62      	ldr	r3, [pc, #392]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	2380      	movs	r3, #128	@ 0x80
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	4013      	ands	r3, r2
 8002f22:	d0f0      	beq.n	8002f06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f24:	4b5f      	ldr	r3, [pc, #380]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a61      	ldr	r2, [pc, #388]	@ (80030b0 <HAL_RCC_OscConfig+0x34c>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	021a      	lsls	r2, r3, #8
 8002f34:	4b5b      	ldr	r3, [pc, #364]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	e019      	b.n	8002f70 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002f3c:	4b59      	ldr	r3, [pc, #356]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b58      	ldr	r3, [pc, #352]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f42:	4960      	ldr	r1, [pc, #384]	@ (80030c4 <HAL_RCC_OscConfig+0x360>)
 8002f44:	400a      	ands	r2, r1
 8002f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe fe3e 	bl	8001bc8 <HAL_GetTick>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002f52:	f7fe fe39 	bl	8001bc8 <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e0d9      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f64:	4b4f      	ldr	r3, [pc, #316]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	2380      	movs	r3, #128	@ 0x80
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d1f0      	bne.n	8002f52 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2208      	movs	r2, #8
 8002f76:	4013      	ands	r3, r2
 8002f78:	d042      	beq.n	8003000 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2238      	movs	r2, #56	@ 0x38
 8002f80:	4013      	ands	r3, r2
 8002f82:	2b18      	cmp	r3, #24
 8002f84:	d105      	bne.n	8002f92 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d138      	bne.n	8003000 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e0c2      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d019      	beq.n	8002fce <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002f9a:	4b42      	ldr	r3, [pc, #264]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002f9c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f9e:	4b41      	ldr	r3, [pc, #260]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fe0f 	bl	8001bc8 <HAL_GetTick>
 8002faa:	0003      	movs	r3, r0
 8002fac:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002fb0:	f7fe fe0a 	bl	8001bc8 <HAL_GetTick>
 8002fb4:	0002      	movs	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e0aa      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002fc2:	4b38      	ldr	r3, [pc, #224]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d0f1      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x24c>
 8002fcc:	e018      	b.n	8003000 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002fce:	4b35      	ldr	r3, [pc, #212]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002fd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fd2:	4b34      	ldr	r3, [pc, #208]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	438a      	bics	r2, r1
 8002fd8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fda:	f7fe fdf5 	bl	8001bc8 <HAL_GetTick>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002fe4:	f7fe fdf0 	bl	8001bc8 <HAL_GetTick>
 8002fe8:	0002      	movs	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e090      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8002ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d1f1      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2204      	movs	r2, #4
 8003006:	4013      	ands	r3, r2
 8003008:	d100      	bne.n	800300c <HAL_RCC_OscConfig+0x2a8>
 800300a:	e084      	b.n	8003116 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800300c:	230f      	movs	r3, #15
 800300e:	18fb      	adds	r3, r7, r3
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003014:	4b23      	ldr	r3, [pc, #140]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2238      	movs	r2, #56	@ 0x38
 800301a:	4013      	ands	r3, r2
 800301c:	2b20      	cmp	r3, #32
 800301e:	d106      	bne.n	800302e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d000      	beq.n	800302a <HAL_RCC_OscConfig+0x2c6>
 8003028:	e075      	b.n	8003116 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e074      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d106      	bne.n	8003044 <HAL_RCC_OscConfig+0x2e0>
 8003036:	4b1b      	ldr	r3, [pc, #108]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003038:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800303a:	4b1a      	ldr	r3, [pc, #104]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 800303c:	2101      	movs	r1, #1
 800303e:	430a      	orrs	r2, r1
 8003040:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003042:	e01c      	b.n	800307e <HAL_RCC_OscConfig+0x31a>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2b05      	cmp	r3, #5
 800304a:	d10c      	bne.n	8003066 <HAL_RCC_OscConfig+0x302>
 800304c:	4b15      	ldr	r3, [pc, #84]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 800304e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003050:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003052:	2104      	movs	r1, #4
 8003054:	430a      	orrs	r2, r1
 8003056:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003058:	4b12      	ldr	r3, [pc, #72]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 800305a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800305c:	4b11      	ldr	r3, [pc, #68]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 800305e:	2101      	movs	r1, #1
 8003060:	430a      	orrs	r2, r1
 8003062:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003064:	e00b      	b.n	800307e <HAL_RCC_OscConfig+0x31a>
 8003066:	4b0f      	ldr	r3, [pc, #60]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003068:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800306a:	4b0e      	ldr	r3, [pc, #56]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 800306c:	2101      	movs	r1, #1
 800306e:	438a      	bics	r2, r1
 8003070:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003072:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003074:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003076:	4b0b      	ldr	r3, [pc, #44]	@ (80030a4 <HAL_RCC_OscConfig+0x340>)
 8003078:	2104      	movs	r1, #4
 800307a:	438a      	bics	r2, r1
 800307c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d028      	beq.n	80030d8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003086:	f7fe fd9f 	bl	8001bc8 <HAL_GetTick>
 800308a:	0003      	movs	r3, r0
 800308c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800308e:	e01d      	b.n	80030cc <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003090:	f7fe fd9a 	bl	8001bc8 <HAL_GetTick>
 8003094:	0002      	movs	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	4a0b      	ldr	r2, [pc, #44]	@ (80030c8 <HAL_RCC_OscConfig+0x364>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d915      	bls.n	80030cc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e039      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	fffeffff 	.word	0xfffeffff
 80030ac:	fffbffff 	.word	0xfffbffff
 80030b0:	ffff80ff 	.word	0xffff80ff
 80030b4:	ffffc7ff 	.word	0xffffc7ff
 80030b8:	02dc6c00 	.word	0x02dc6c00
 80030bc:	20000000 	.word	0x20000000
 80030c0:	20000004 	.word	0x20000004
 80030c4:	fffffeff 	.word	0xfffffeff
 80030c8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80030cc:	4b14      	ldr	r3, [pc, #80]	@ (8003120 <HAL_RCC_OscConfig+0x3bc>)
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	2202      	movs	r2, #2
 80030d2:	4013      	ands	r3, r2
 80030d4:	d0dc      	beq.n	8003090 <HAL_RCC_OscConfig+0x32c>
 80030d6:	e013      	b.n	8003100 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d8:	f7fe fd76 	bl	8001bc8 <HAL_GetTick>
 80030dc:	0003      	movs	r3, r0
 80030de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80030e0:	e009      	b.n	80030f6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e2:	f7fe fd71 	bl	8001bc8 <HAL_GetTick>
 80030e6:	0002      	movs	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003124 <HAL_RCC_OscConfig+0x3c0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e010      	b.n	8003118 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80030f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <HAL_RCC_OscConfig+0x3bc>)
 80030f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fa:	2202      	movs	r2, #2
 80030fc:	4013      	ands	r3, r2
 80030fe:	d1f0      	bne.n	80030e2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003100:	230f      	movs	r3, #15
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d105      	bne.n	8003116 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800310a:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <HAL_RCC_OscConfig+0x3bc>)
 800310c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800310e:	4b04      	ldr	r3, [pc, #16]	@ (8003120 <HAL_RCC_OscConfig+0x3bc>)
 8003110:	4905      	ldr	r1, [pc, #20]	@ (8003128 <HAL_RCC_OscConfig+0x3c4>)
 8003112:	400a      	ands	r2, r1
 8003114:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	0018      	movs	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	b006      	add	sp, #24
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40021000 	.word	0x40021000
 8003124:	00001388 	.word	0x00001388
 8003128:	efffffff 	.word	0xefffffff

0800312c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0e9      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003140:	4b76      	ldr	r3, [pc, #472]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2207      	movs	r2, #7
 8003146:	4013      	ands	r3, r2
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d91e      	bls.n	800318c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314e:	4b73      	ldr	r3, [pc, #460]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2207      	movs	r2, #7
 8003154:	4393      	bics	r3, r2
 8003156:	0019      	movs	r1, r3
 8003158:	4b70      	ldr	r3, [pc, #448]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003160:	f7fe fd32 	bl	8001bc8 <HAL_GetTick>
 8003164:	0003      	movs	r3, r0
 8003166:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003168:	e009      	b.n	800317e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800316a:	f7fe fd2d 	bl	8001bc8 <HAL_GetTick>
 800316e:	0002      	movs	r2, r0
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	4a6a      	ldr	r2, [pc, #424]	@ (8003320 <HAL_RCC_ClockConfig+0x1f4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e0ca      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800317e:	4b67      	ldr	r3, [pc, #412]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2207      	movs	r2, #7
 8003184:	4013      	ands	r3, r2
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d1ee      	bne.n	800316a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2202      	movs	r2, #2
 8003192:	4013      	ands	r3, r2
 8003194:	d017      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2204      	movs	r2, #4
 800319c:	4013      	ands	r3, r2
 800319e:	d008      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80031a0:	4b60      	ldr	r3, [pc, #384]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a60      	ldr	r2, [pc, #384]	@ (8003328 <HAL_RCC_ClockConfig+0x1fc>)
 80031a6:	401a      	ands	r2, r3
 80031a8:	4b5e      	ldr	r3, [pc, #376]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031aa:	21b0      	movs	r1, #176	@ 0xb0
 80031ac:	0109      	lsls	r1, r1, #4
 80031ae:	430a      	orrs	r2, r1
 80031b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	4a5d      	ldr	r2, [pc, #372]	@ (800332c <HAL_RCC_ClockConfig+0x200>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	0019      	movs	r1, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68da      	ldr	r2, [r3, #12]
 80031c0:	4b58      	ldr	r3, [pc, #352]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031c2:	430a      	orrs	r2, r1
 80031c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2201      	movs	r2, #1
 80031cc:	4013      	ands	r3, r2
 80031ce:	d055      	beq.n	800327c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80031d0:	4b54      	ldr	r3, [pc, #336]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	221c      	movs	r2, #28
 80031d6:	4393      	bics	r3, r2
 80031d8:	0019      	movs	r1, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	4b51      	ldr	r3, [pc, #324]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031e0:	430a      	orrs	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d107      	bne.n	80031fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ec:	4b4d      	ldr	r3, [pc, #308]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	2380      	movs	r3, #128	@ 0x80
 80031f2:	029b      	lsls	r3, r3, #10
 80031f4:	4013      	ands	r3, r2
 80031f6:	d11f      	bne.n	8003238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e08b      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d107      	bne.n	8003214 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003204:	4b47      	ldr	r3, [pc, #284]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	2380      	movs	r3, #128	@ 0x80
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	4013      	ands	r3, r2
 800320e:	d113      	bne.n	8003238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e07f      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b03      	cmp	r3, #3
 800321a:	d106      	bne.n	800322a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800321c:	4b41      	ldr	r3, [pc, #260]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 800321e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003220:	2202      	movs	r2, #2
 8003222:	4013      	ands	r3, r2
 8003224:	d108      	bne.n	8003238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e074      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800322a:	4b3e      	ldr	r3, [pc, #248]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 800322c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322e:	2202      	movs	r2, #2
 8003230:	4013      	ands	r3, r2
 8003232:	d101      	bne.n	8003238 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e06d      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003238:	4b3a      	ldr	r3, [pc, #232]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	2207      	movs	r2, #7
 800323e:	4393      	bics	r3, r2
 8003240:	0019      	movs	r1, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4b37      	ldr	r3, [pc, #220]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 8003248:	430a      	orrs	r2, r1
 800324a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324c:	f7fe fcbc 	bl	8001bc8 <HAL_GetTick>
 8003250:	0003      	movs	r3, r0
 8003252:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003254:	e009      	b.n	800326a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003256:	f7fe fcb7 	bl	8001bc8 <HAL_GetTick>
 800325a:	0002      	movs	r2, r0
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	4a2f      	ldr	r2, [pc, #188]	@ (8003320 <HAL_RCC_ClockConfig+0x1f4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d901      	bls.n	800326a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e054      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2238      	movs	r2, #56	@ 0x38
 8003270:	401a      	ands	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	429a      	cmp	r2, r3
 800327a:	d1ec      	bne.n	8003256 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800327c:	4b27      	ldr	r3, [pc, #156]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2207      	movs	r2, #7
 8003282:	4013      	ands	r3, r2
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d21e      	bcs.n	80032c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328a:	4b24      	ldr	r3, [pc, #144]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2207      	movs	r2, #7
 8003290:	4393      	bics	r3, r2
 8003292:	0019      	movs	r1, r3
 8003294:	4b21      	ldr	r3, [pc, #132]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800329c:	f7fe fc94 	bl	8001bc8 <HAL_GetTick>
 80032a0:	0003      	movs	r3, r0
 80032a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032a4:	e009      	b.n	80032ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80032a6:	f7fe fc8f 	bl	8001bc8 <HAL_GetTick>
 80032aa:	0002      	movs	r2, r0
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003320 <HAL_RCC_ClockConfig+0x1f4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e02c      	b.n	8003314 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032ba:	4b18      	ldr	r3, [pc, #96]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2207      	movs	r2, #7
 80032c0:	4013      	ands	r3, r2
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d1ee      	bne.n	80032a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2204      	movs	r2, #4
 80032ce:	4013      	ands	r3, r2
 80032d0:	d009      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80032d2:	4b14      	ldr	r3, [pc, #80]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	4a16      	ldr	r2, [pc, #88]	@ (8003330 <HAL_RCC_ClockConfig+0x204>)
 80032d8:	4013      	ands	r3, r2
 80032da:	0019      	movs	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	4b10      	ldr	r3, [pc, #64]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80032e2:	430a      	orrs	r2, r1
 80032e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80032e6:	f000 f82b 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 80032ea:	0001      	movs	r1, r0
 80032ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80032ee:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032f0:	0a1b      	lsrs	r3, r3, #8
 80032f2:	220f      	movs	r2, #15
 80032f4:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80032f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <HAL_RCC_ClockConfig+0x208>)
 80032f8:	0092      	lsls	r2, r2, #2
 80032fa:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032fc:	221f      	movs	r2, #31
 80032fe:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003300:	000a      	movs	r2, r1
 8003302:	40da      	lsrs	r2, r3
 8003304:	4b0c      	ldr	r3, [pc, #48]	@ (8003338 <HAL_RCC_ClockConfig+0x20c>)
 8003306:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003308:	4b0c      	ldr	r3, [pc, #48]	@ (800333c <HAL_RCC_ClockConfig+0x210>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	0018      	movs	r0, r3
 800330e:	f7fe fbff 	bl	8001b10 <HAL_InitTick>
 8003312:	0003      	movs	r3, r0
}
 8003314:	0018      	movs	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	b004      	add	sp, #16
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40022000 	.word	0x40022000
 8003320:	00001388 	.word	0x00001388
 8003324:	40021000 	.word	0x40021000
 8003328:	ffff84ff 	.word	0xffff84ff
 800332c:	fffff0ff 	.word	0xfffff0ff
 8003330:	ffff8fff 	.word	0xffff8fff
 8003334:	08004854 	.word	0x08004854
 8003338:	20000000 	.word	0x20000000
 800333c:	20000004 	.word	0x20000004

08003340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8003346:	4b23      	ldr	r3, [pc, #140]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	2207      	movs	r2, #7
 800334e:	4013      	ands	r3, r2
 8003350:	3301      	adds	r3, #1
 8003352:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003354:	4b1f      	ldr	r3, [pc, #124]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	2238      	movs	r2, #56	@ 0x38
 800335a:	4013      	ands	r3, r2
 800335c:	d10f      	bne.n	800337e <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800335e:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	0adb      	lsrs	r3, r3, #11
 8003364:	2207      	movs	r2, #7
 8003366:	4013      	ands	r3, r2
 8003368:	2201      	movs	r2, #1
 800336a:	409a      	lsls	r2, r3
 800336c:	0013      	movs	r3, r2
 800336e:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	4819      	ldr	r0, [pc, #100]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003374:	f7fc fec8 	bl	8000108 <__udivsi3>
 8003378:	0003      	movs	r3, r0
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	e01e      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800337e:	4b15      	ldr	r3, [pc, #84]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2238      	movs	r2, #56	@ 0x38
 8003384:	4013      	ands	r3, r2
 8003386:	2b08      	cmp	r3, #8
 8003388:	d102      	bne.n	8003390 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800338a:	4b14      	ldr	r3, [pc, #80]	@ (80033dc <HAL_RCC_GetSysClockFreq+0x9c>)
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	e015      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003390:	4b10      	ldr	r3, [pc, #64]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2238      	movs	r2, #56	@ 0x38
 8003396:	4013      	ands	r3, r2
 8003398:	2b20      	cmp	r3, #32
 800339a:	d103      	bne.n	80033a4 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800339c:	2380      	movs	r3, #128	@ 0x80
 800339e:	021b      	lsls	r3, r3, #8
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	e00b      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80033a4:	4b0b      	ldr	r3, [pc, #44]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x94>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2238      	movs	r2, #56	@ 0x38
 80033aa:	4013      	ands	r3, r2
 80033ac:	2b18      	cmp	r3, #24
 80033ae:	d103      	bne.n	80033b8 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80033b0:	23fa      	movs	r3, #250	@ 0xfa
 80033b2:	01db      	lsls	r3, r3, #7
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	e001      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7fc fea2 	bl	8000108 <__udivsi3>
 80033c4:	0003      	movs	r3, r0
 80033c6:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80033c8:	68fb      	ldr	r3, [r7, #12]
}
 80033ca:	0018      	movs	r0, r3
 80033cc:	46bd      	mov	sp, r7
 80033ce:	b004      	add	sp, #16
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	46c0      	nop			@ (mov r8, r8)
 80033d4:	40021000 	.word	0x40021000
 80033d8:	02dc6c00 	.word	0x02dc6c00
 80033dc:	00f42400 	.word	0x00f42400

080033e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033e4:	f7ff ffac 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 80033e8:	0001      	movs	r1, r0
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <HAL_RCC_GetHCLKFreq+0x30>)
 80033ec:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033ee:	0a1b      	lsrs	r3, r3, #8
 80033f0:	220f      	movs	r2, #15
 80033f2:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033f4:	4b07      	ldr	r3, [pc, #28]	@ (8003414 <HAL_RCC_GetHCLKFreq+0x34>)
 80033f6:	0092      	lsls	r2, r2, #2
 80033f8:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033fa:	221f      	movs	r2, #31
 80033fc:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033fe:	000a      	movs	r2, r1
 8003400:	40da      	lsrs	r2, r3
 8003402:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <HAL_RCC_GetHCLKFreq+0x38>)
 8003404:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8003406:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <HAL_RCC_GetHCLKFreq+0x38>)
 8003408:	681b      	ldr	r3, [r3, #0]
}
 800340a:	0018      	movs	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40021000 	.word	0x40021000
 8003414:	08004854 	.word	0x08004854
 8003418:	20000000 	.word	0x20000000

0800341c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8003420:	f7ff ffde 	bl	80033e0 <HAL_RCC_GetHCLKFreq>
 8003424:	0001      	movs	r1, r0
 8003426:	4b07      	ldr	r3, [pc, #28]	@ (8003444 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	0b1b      	lsrs	r3, r3, #12
 800342c:	2207      	movs	r2, #7
 800342e:	401a      	ands	r2, r3
 8003430:	4b05      	ldr	r3, [pc, #20]	@ (8003448 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8003432:	0092      	lsls	r2, r2, #2
 8003434:	58d3      	ldr	r3, [r2, r3]
 8003436:	221f      	movs	r2, #31
 8003438:	4013      	ands	r3, r2
 800343a:	40d9      	lsrs	r1, r3
 800343c:	000b      	movs	r3, r1
}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40021000 	.word	0x40021000
 8003448:	08004894 	.word	0x08004894

0800344c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003454:	2313      	movs	r3, #19
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800345c:	2312      	movs	r3, #18
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2240      	movs	r2, #64	@ 0x40
 800346a:	4013      	ands	r3, r2
 800346c:	d100      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x24>
 800346e:	e079      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003470:	2011      	movs	r0, #17
 8003472:	183b      	adds	r3, r7, r0
 8003474:	2200      	movs	r2, #0
 8003476:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003478:	4b63      	ldr	r3, [pc, #396]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800347a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800347c:	2380      	movs	r3, #128	@ 0x80
 800347e:	055b      	lsls	r3, r3, #21
 8003480:	4013      	ands	r3, r2
 8003482:	d110      	bne.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003484:	4b60      	ldr	r3, [pc, #384]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003486:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003488:	4b5f      	ldr	r3, [pc, #380]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800348a:	2180      	movs	r1, #128	@ 0x80
 800348c:	0549      	lsls	r1, r1, #21
 800348e:	430a      	orrs	r2, r1
 8003490:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003492:	4b5d      	ldr	r3, [pc, #372]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003494:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003496:	2380      	movs	r3, #128	@ 0x80
 8003498:	055b      	lsls	r3, r3, #21
 800349a:	4013      	ands	r3, r2
 800349c:	60bb      	str	r3, [r7, #8]
 800349e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034a0:	183b      	adds	r3, r7, r0
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80034a6:	4b58      	ldr	r3, [pc, #352]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034aa:	23c0      	movs	r3, #192	@ 0xc0
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d019      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d014      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80034c2:	4b51      	ldr	r3, [pc, #324]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c6:	4a51      	ldr	r2, [pc, #324]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034cc:	4b4e      	ldr	r3, [pc, #312]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034d2:	2180      	movs	r1, #128	@ 0x80
 80034d4:	0249      	lsls	r1, r1, #9
 80034d6:	430a      	orrs	r2, r1
 80034d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034da:	4b4b      	ldr	r3, [pc, #300]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034de:	4b4a      	ldr	r3, [pc, #296]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034e0:	494b      	ldr	r1, [pc, #300]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80034e2:	400a      	ands	r2, r1
 80034e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80034e6:	4b48      	ldr	r3, [pc, #288]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	2201      	movs	r2, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	d016      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f4:	f7fe fb68 	bl	8001bc8 <HAL_GetTick>
 80034f8:	0003      	movs	r3, r0
 80034fa:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034fc:	e00c      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fe:	f7fe fb63 	bl	8001bc8 <HAL_GetTick>
 8003502:	0002      	movs	r2, r0
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	4a42      	ldr	r2, [pc, #264]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d904      	bls.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800350e:	2313      	movs	r3, #19
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	2203      	movs	r2, #3
 8003514:	701a      	strb	r2, [r3, #0]
          break;
 8003516:	e004      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003518:	4b3b      	ldr	r3, [pc, #236]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	2202      	movs	r2, #2
 800351e:	4013      	ands	r3, r2
 8003520:	d0ed      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8003522:	2313      	movs	r3, #19
 8003524:	18fb      	adds	r3, r7, r3
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10a      	bne.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800352c:	4b36      	ldr	r3, [pc, #216]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800352e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003530:	4a36      	ldr	r2, [pc, #216]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003532:	4013      	ands	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	4b33      	ldr	r3, [pc, #204]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800353c:	430a      	orrs	r2, r1
 800353e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003540:	e005      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003542:	2312      	movs	r3, #18
 8003544:	18fb      	adds	r3, r7, r3
 8003546:	2213      	movs	r2, #19
 8003548:	18ba      	adds	r2, r7, r2
 800354a:	7812      	ldrb	r2, [r2, #0]
 800354c:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800354e:	2311      	movs	r3, #17
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d105      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003558:	4b2b      	ldr	r3, [pc, #172]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800355a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800355c:	4b2a      	ldr	r3, [pc, #168]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800355e:	492e      	ldr	r1, [pc, #184]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003560:	400a      	ands	r2, r1
 8003562:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2201      	movs	r2, #1
 800356a:	4013      	ands	r3, r2
 800356c:	d009      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800356e:	4b26      	ldr	r3, [pc, #152]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003572:	2203      	movs	r2, #3
 8003574:	4393      	bics	r3, r2
 8003576:	0019      	movs	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	4b22      	ldr	r3, [pc, #136]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800357e:	430a      	orrs	r2, r1
 8003580:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2202      	movs	r2, #2
 8003588:	4013      	ands	r3, r2
 800358a:	d009      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800358c:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800358e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003590:	4a22      	ldr	r2, [pc, #136]	@ (800361c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003592:	4013      	ands	r3, r2
 8003594:	0019      	movs	r1, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	4b1b      	ldr	r3, [pc, #108]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800359c:	430a      	orrs	r2, r1
 800359e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2220      	movs	r2, #32
 80035a6:	4013      	ands	r3, r2
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035aa:	4b17      	ldr	r3, [pc, #92]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	0899      	lsrs	r1, r3, #2
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695a      	ldr	r2, [r3, #20]
 80035b6:	4b14      	ldr	r3, [pc, #80]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035b8:	430a      	orrs	r2, r1
 80035ba:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2204      	movs	r2, #4
 80035c2:	4013      	ands	r3, r2
 80035c4:	d009      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80035c6:	4b10      	ldr	r3, [pc, #64]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ca:	4a15      	ldr	r2, [pc, #84]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	0019      	movs	r1, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035d6:	430a      	orrs	r2, r1
 80035d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2280      	movs	r2, #128	@ 0x80
 80035e0:	4013      	ands	r3, r2
 80035e2:	d009      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80035e4:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	22e0      	movs	r2, #224	@ 0xe0
 80035ea:	4393      	bics	r3, r2
 80035ec:	0019      	movs	r1, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035f4:	430a      	orrs	r2, r1
 80035f6:	601a      	str	r2, [r3, #0]
  }
  return status;
 80035f8:	2312      	movs	r3, #18
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	781b      	ldrb	r3, [r3, #0]
}
 80035fe:	0018      	movs	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	b006      	add	sp, #24
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	40021000 	.word	0x40021000
 800360c:	fffffcff 	.word	0xfffffcff
 8003610:	fffeffff 	.word	0xfffeffff
 8003614:	00001388 	.word	0x00001388
 8003618:	efffffff 	.word	0xefffffff
 800361c:	ffffcfff 	.word	0xffffcfff
 8003620:	ffff3fff 	.word	0xffff3fff

08003624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e04a      	b.n	80036cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	223d      	movs	r2, #61	@ 0x3d
 800363a:	5c9b      	ldrb	r3, [r3, r2]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d107      	bne.n	8003652 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	223c      	movs	r2, #60	@ 0x3c
 8003646:	2100      	movs	r1, #0
 8003648:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	0018      	movs	r0, r3
 800364e:	f7fe f97d 	bl	800194c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	223d      	movs	r2, #61	@ 0x3d
 8003656:	2102      	movs	r1, #2
 8003658:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3304      	adds	r3, #4
 8003662:	0019      	movs	r1, r3
 8003664:	0010      	movs	r0, r2
 8003666:	f000 fa81 	bl	8003b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2248      	movs	r2, #72	@ 0x48
 800366e:	2101      	movs	r1, #1
 8003670:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	223e      	movs	r2, #62	@ 0x3e
 8003676:	2101      	movs	r1, #1
 8003678:	5499      	strb	r1, [r3, r2]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	223f      	movs	r2, #63	@ 0x3f
 800367e:	2101      	movs	r1, #1
 8003680:	5499      	strb	r1, [r3, r2]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2240      	movs	r2, #64	@ 0x40
 8003686:	2101      	movs	r1, #1
 8003688:	5499      	strb	r1, [r3, r2]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2241      	movs	r2, #65	@ 0x41
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2242      	movs	r2, #66	@ 0x42
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2243      	movs	r2, #67	@ 0x43
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2244      	movs	r2, #68	@ 0x44
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2245      	movs	r2, #69	@ 0x45
 80036ae:	2101      	movs	r1, #1
 80036b0:	5499      	strb	r1, [r3, r2]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2246      	movs	r2, #70	@ 0x46
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2247      	movs	r2, #71	@ 0x47
 80036be:	2101      	movs	r1, #1
 80036c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	223d      	movs	r2, #61	@ 0x3d
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	0018      	movs	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b002      	add	sp, #8
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	223d      	movs	r2, #61	@ 0x3d
 80036e0:	5c9b      	ldrb	r3, [r3, r2]
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d001      	beq.n	80036ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e037      	b.n	800375c <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	223d      	movs	r2, #61	@ 0x3d
 80036f0:	2102      	movs	r1, #2
 80036f2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2101      	movs	r1, #1
 8003700:	430a      	orrs	r2, r1
 8003702:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a16      	ldr	r2, [pc, #88]	@ (8003764 <HAL_TIM_Base_Start_IT+0x90>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d004      	beq.n	8003718 <HAL_TIM_Base_Start_IT+0x44>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a15      	ldr	r2, [pc, #84]	@ (8003768 <HAL_TIM_Base_Start_IT+0x94>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d116      	bne.n	8003746 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	4a13      	ldr	r2, [pc, #76]	@ (800376c <HAL_TIM_Base_Start_IT+0x98>)
 8003720:	4013      	ands	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b06      	cmp	r3, #6
 8003728:	d016      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x84>
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	2380      	movs	r3, #128	@ 0x80
 800372e:	025b      	lsls	r3, r3, #9
 8003730:	429a      	cmp	r2, r3
 8003732:	d011      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2101      	movs	r1, #1
 8003740:	430a      	orrs	r2, r1
 8003742:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003744:	e008      	b.n	8003758 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2101      	movs	r1, #1
 8003752:	430a      	orrs	r2, r1
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	e000      	b.n	800375a <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003758:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	0018      	movs	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	b004      	add	sp, #16
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40000400 	.word	0x40000400
 800376c:	00010007 	.word	0x00010007

08003770 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2202      	movs	r2, #2
 800378c:	4013      	ands	r3, r2
 800378e:	d021      	beq.n	80037d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2202      	movs	r2, #2
 8003794:	4013      	ands	r3, r2
 8003796:	d01d      	beq.n	80037d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2203      	movs	r2, #3
 800379e:	4252      	negs	r2, r2
 80037a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	2203      	movs	r2, #3
 80037b0:	4013      	ands	r3, r2
 80037b2:	d004      	beq.n	80037be <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	0018      	movs	r0, r3
 80037b8:	f000 f9c0 	bl	8003b3c <HAL_TIM_IC_CaptureCallback>
 80037bc:	e007      	b.n	80037ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 f9b3 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	0018      	movs	r0, r3
 80037ca:	f000 f9bf 	bl	8003b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2204      	movs	r2, #4
 80037d8:	4013      	ands	r3, r2
 80037da:	d022      	beq.n	8003822 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2204      	movs	r2, #4
 80037e0:	4013      	ands	r3, r2
 80037e2:	d01e      	beq.n	8003822 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2205      	movs	r2, #5
 80037ea:	4252      	negs	r2, r2
 80037ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2202      	movs	r2, #2
 80037f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699a      	ldr	r2, [r3, #24]
 80037fa:	23c0      	movs	r3, #192	@ 0xc0
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4013      	ands	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	0018      	movs	r0, r3
 8003806:	f000 f999 	bl	8003b3c <HAL_TIM_IC_CaptureCallback>
 800380a:	e007      	b.n	800381c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	0018      	movs	r0, r3
 8003810:	f000 f98c 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	0018      	movs	r0, r3
 8003818:	f000 f998 	bl	8003b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2208      	movs	r2, #8
 8003826:	4013      	ands	r3, r2
 8003828:	d021      	beq.n	800386e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2208      	movs	r2, #8
 800382e:	4013      	ands	r3, r2
 8003830:	d01d      	beq.n	800386e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2209      	movs	r2, #9
 8003838:	4252      	negs	r2, r2
 800383a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2204      	movs	r2, #4
 8003840:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	2203      	movs	r2, #3
 800384a:	4013      	ands	r3, r2
 800384c:	d004      	beq.n	8003858 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	0018      	movs	r0, r3
 8003852:	f000 f973 	bl	8003b3c <HAL_TIM_IC_CaptureCallback>
 8003856:	e007      	b.n	8003868 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	0018      	movs	r0, r3
 800385c:	f000 f966 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	0018      	movs	r0, r3
 8003864:	f000 f972 	bl	8003b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	2210      	movs	r2, #16
 8003872:	4013      	ands	r3, r2
 8003874:	d022      	beq.n	80038bc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2210      	movs	r2, #16
 800387a:	4013      	ands	r3, r2
 800387c:	d01e      	beq.n	80038bc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2211      	movs	r2, #17
 8003884:	4252      	negs	r2, r2
 8003886:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2208      	movs	r2, #8
 800388c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	69da      	ldr	r2, [r3, #28]
 8003894:	23c0      	movs	r3, #192	@ 0xc0
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4013      	ands	r3, r2
 800389a:	d004      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	0018      	movs	r0, r3
 80038a0:	f000 f94c 	bl	8003b3c <HAL_TIM_IC_CaptureCallback>
 80038a4:	e007      	b.n	80038b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	0018      	movs	r0, r3
 80038aa:	f000 f93f 	bl	8003b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f94b 	bl	8003b4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2201      	movs	r2, #1
 80038c0:	4013      	ands	r3, r2
 80038c2:	d00c      	beq.n	80038de <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	4013      	ands	r3, r2
 80038ca:	d008      	beq.n	80038de <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2202      	movs	r2, #2
 80038d2:	4252      	negs	r2, r2
 80038d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	0018      	movs	r0, r3
 80038da:	f7fd fc57 	bl	800118c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2280      	movs	r2, #128	@ 0x80
 80038e2:	4013      	ands	r3, r2
 80038e4:	d104      	bne.n	80038f0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	2380      	movs	r3, #128	@ 0x80
 80038ea:	019b      	lsls	r3, r3, #6
 80038ec:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80038ee:	d00b      	beq.n	8003908 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2280      	movs	r2, #128	@ 0x80
 80038f4:	4013      	ands	r3, r2
 80038f6:	d007      	beq.n	8003908 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003978 <HAL_TIM_IRQHandler+0x208>)
 80038fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	0018      	movs	r0, r3
 8003904:	f000 fab2 	bl	8003e6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	2380      	movs	r3, #128	@ 0x80
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	4013      	ands	r3, r2
 8003910:	d00b      	beq.n	800392a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2280      	movs	r2, #128	@ 0x80
 8003916:	4013      	ands	r3, r2
 8003918:	d007      	beq.n	800392a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a17      	ldr	r2, [pc, #92]	@ (800397c <HAL_TIM_IRQHandler+0x20c>)
 8003920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	0018      	movs	r0, r3
 8003926:	f000 faa9 	bl	8003e7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2240      	movs	r2, #64	@ 0x40
 800392e:	4013      	ands	r3, r2
 8003930:	d00c      	beq.n	800394c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2240      	movs	r2, #64	@ 0x40
 8003936:	4013      	ands	r3, r2
 8003938:	d008      	beq.n	800394c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2241      	movs	r2, #65	@ 0x41
 8003940:	4252      	negs	r2, r2
 8003942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	0018      	movs	r0, r3
 8003948:	f000 f908 	bl	8003b5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2220      	movs	r2, #32
 8003950:	4013      	ands	r3, r2
 8003952:	d00c      	beq.n	800396e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2220      	movs	r2, #32
 8003958:	4013      	ands	r3, r2
 800395a:	d008      	beq.n	800396e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2221      	movs	r2, #33	@ 0x21
 8003962:	4252      	negs	r2, r2
 8003964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	0018      	movs	r0, r3
 800396a:	f000 fa77 	bl	8003e5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800396e:	46c0      	nop			@ (mov r8, r8)
 8003970:	46bd      	mov	sp, r7
 8003972:	b004      	add	sp, #16
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			@ (mov r8, r8)
 8003978:	ffffdf7f 	.word	0xffffdf7f
 800397c:	fffffeff 	.word	0xfffffeff

08003980 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800398a:	230f      	movs	r3, #15
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	2200      	movs	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	223c      	movs	r2, #60	@ 0x3c
 8003996:	5c9b      	ldrb	r3, [r3, r2]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_TIM_ConfigClockSource+0x20>
 800399c:	2302      	movs	r3, #2
 800399e:	e0bc      	b.n	8003b1a <HAL_TIM_ConfigClockSource+0x19a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	223c      	movs	r2, #60	@ 0x3c
 80039a4:	2101      	movs	r1, #1
 80039a6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	223d      	movs	r2, #61	@ 0x3d
 80039ac:	2102      	movs	r1, #2
 80039ae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	4a5a      	ldr	r2, [pc, #360]	@ (8003b24 <HAL_TIM_ConfigClockSource+0x1a4>)
 80039bc:	4013      	ands	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	4a59      	ldr	r2, [pc, #356]	@ (8003b28 <HAL_TIM_ConfigClockSource+0x1a8>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2280      	movs	r2, #128	@ 0x80
 80039d6:	0192      	lsls	r2, r2, #6
 80039d8:	4293      	cmp	r3, r2
 80039da:	d040      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0xde>
 80039dc:	2280      	movs	r2, #128	@ 0x80
 80039de:	0192      	lsls	r2, r2, #6
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d900      	bls.n	80039e6 <HAL_TIM_ConfigClockSource+0x66>
 80039e4:	e088      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 80039e6:	2280      	movs	r2, #128	@ 0x80
 80039e8:	0152      	lsls	r2, r2, #5
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d100      	bne.n	80039f0 <HAL_TIM_ConfigClockSource+0x70>
 80039ee:	e088      	b.n	8003b02 <HAL_TIM_ConfigClockSource+0x182>
 80039f0:	2280      	movs	r2, #128	@ 0x80
 80039f2:	0152      	lsls	r2, r2, #5
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d900      	bls.n	80039fa <HAL_TIM_ConfigClockSource+0x7a>
 80039f8:	e07e      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 80039fa:	2b70      	cmp	r3, #112	@ 0x70
 80039fc:	d018      	beq.n	8003a30 <HAL_TIM_ConfigClockSource+0xb0>
 80039fe:	d900      	bls.n	8003a02 <HAL_TIM_ConfigClockSource+0x82>
 8003a00:	e07a      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a02:	2b60      	cmp	r3, #96	@ 0x60
 8003a04:	d04f      	beq.n	8003aa6 <HAL_TIM_ConfigClockSource+0x126>
 8003a06:	d900      	bls.n	8003a0a <HAL_TIM_ConfigClockSource+0x8a>
 8003a08:	e076      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a0a:	2b50      	cmp	r3, #80	@ 0x50
 8003a0c:	d03b      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0x106>
 8003a0e:	d900      	bls.n	8003a12 <HAL_TIM_ConfigClockSource+0x92>
 8003a10:	e072      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a12:	2b40      	cmp	r3, #64	@ 0x40
 8003a14:	d057      	beq.n	8003ac6 <HAL_TIM_ConfigClockSource+0x146>
 8003a16:	d900      	bls.n	8003a1a <HAL_TIM_ConfigClockSource+0x9a>
 8003a18:	e06e      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a1a:	2b30      	cmp	r3, #48	@ 0x30
 8003a1c:	d063      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x166>
 8003a1e:	d86b      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a20:	2b20      	cmp	r3, #32
 8003a22:	d060      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x166>
 8003a24:	d868      	bhi.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d05d      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x166>
 8003a2a:	2b10      	cmp	r3, #16
 8003a2c:	d05b      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x166>
 8003a2e:	e063      	b.n	8003af8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a40:	f000 f98a 	bl	8003d58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2277      	movs	r2, #119	@ 0x77
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	609a      	str	r2, [r3, #8]
      break;
 8003a5c:	e052      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a6e:	f000 f973 	bl	8003d58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2180      	movs	r1, #128	@ 0x80
 8003a7e:	01c9      	lsls	r1, r1, #7
 8003a80:	430a      	orrs	r2, r1
 8003a82:	609a      	str	r2, [r3, #8]
      break;
 8003a84:	e03e      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a92:	001a      	movs	r2, r3
 8003a94:	f000 f8e4 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2150      	movs	r1, #80	@ 0x50
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f93e 	bl	8003d20 <TIM_ITRx_SetConfig>
      break;
 8003aa4:	e02e      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ab2:	001a      	movs	r2, r3
 8003ab4:	f000 f902 	bl	8003cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2160      	movs	r1, #96	@ 0x60
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f000 f92e 	bl	8003d20 <TIM_ITRx_SetConfig>
      break;
 8003ac4:	e01e      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ad2:	001a      	movs	r2, r3
 8003ad4:	f000 f8c4 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2140      	movs	r1, #64	@ 0x40
 8003ade:	0018      	movs	r0, r3
 8003ae0:	f000 f91e 	bl	8003d20 <TIM_ITRx_SetConfig>
      break;
 8003ae4:	e00e      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	0019      	movs	r1, r3
 8003af0:	0010      	movs	r0, r2
 8003af2:	f000 f915 	bl	8003d20 <TIM_ITRx_SetConfig>
      break;
 8003af6:	e005      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003af8:	230f      	movs	r3, #15
 8003afa:	18fb      	adds	r3, r7, r3
 8003afc:	2201      	movs	r2, #1
 8003afe:	701a      	strb	r2, [r3, #0]
      break;
 8003b00:	e000      	b.n	8003b04 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003b02:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	223d      	movs	r2, #61	@ 0x3d
 8003b08:	2101      	movs	r1, #1
 8003b0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	223c      	movs	r2, #60	@ 0x3c
 8003b10:	2100      	movs	r1, #0
 8003b12:	5499      	strb	r1, [r3, r2]

  return status;
 8003b14:	230f      	movs	r3, #15
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	781b      	ldrb	r3, [r3, #0]
}
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b004      	add	sp, #16
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	ffceff88 	.word	0xffceff88
 8003b28:	ffff00ff 	.word	0xffff00ff

08003b2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b34:	46c0      	nop			@ (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b54:	46c0      	nop			@ (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b002      	add	sp, #8
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b002      	add	sp, #8
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a32      	ldr	r2, [pc, #200]	@ (8003c48 <TIM_Base_SetConfig+0xdc>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d003      	beq.n	8003b8c <TIM_Base_SetConfig+0x20>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a31      	ldr	r2, [pc, #196]	@ (8003c4c <TIM_Base_SetConfig+0xe0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d108      	bne.n	8003b9e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2270      	movs	r2, #112	@ 0x70
 8003b90:	4393      	bics	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a29      	ldr	r2, [pc, #164]	@ (8003c48 <TIM_Base_SetConfig+0xdc>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d00f      	beq.n	8003bc6 <TIM_Base_SetConfig+0x5a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a28      	ldr	r2, [pc, #160]	@ (8003c4c <TIM_Base_SetConfig+0xe0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00b      	beq.n	8003bc6 <TIM_Base_SetConfig+0x5a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a27      	ldr	r2, [pc, #156]	@ (8003c50 <TIM_Base_SetConfig+0xe4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d007      	beq.n	8003bc6 <TIM_Base_SetConfig+0x5a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a26      	ldr	r2, [pc, #152]	@ (8003c54 <TIM_Base_SetConfig+0xe8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <TIM_Base_SetConfig+0x5a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a25      	ldr	r2, [pc, #148]	@ (8003c58 <TIM_Base_SetConfig+0xec>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d108      	bne.n	8003bd8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	4a24      	ldr	r2, [pc, #144]	@ (8003c5c <TIM_Base_SetConfig+0xf0>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2280      	movs	r2, #128	@ 0x80
 8003bdc:	4393      	bics	r3, r2
 8003bde:	001a      	movs	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a11      	ldr	r2, [pc, #68]	@ (8003c48 <TIM_Base_SetConfig+0xdc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d007      	beq.n	8003c16 <TIM_Base_SetConfig+0xaa>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a12      	ldr	r2, [pc, #72]	@ (8003c54 <TIM_Base_SetConfig+0xe8>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d003      	beq.n	8003c16 <TIM_Base_SetConfig+0xaa>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a11      	ldr	r2, [pc, #68]	@ (8003c58 <TIM_Base_SetConfig+0xec>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d103      	bne.n	8003c1e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d106      	bne.n	8003c3e <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	2201      	movs	r2, #1
 8003c36:	4393      	bics	r3, r2
 8003c38:	001a      	movs	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	611a      	str	r2, [r3, #16]
  }
}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	46bd      	mov	sp, r7
 8003c42:	b004      	add	sp, #16
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	40012c00 	.word	0x40012c00
 8003c4c:	40000400 	.word	0x40000400
 8003c50:	40002000 	.word	0x40002000
 8003c54:	40014400 	.word	0x40014400
 8003c58:	40014800 	.word	0x40014800
 8003c5c:	fffffcff 	.word	0xfffffcff

08003c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	2201      	movs	r2, #1
 8003c78:	4393      	bics	r3, r2
 8003c7a:	001a      	movs	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	22f0      	movs	r2, #240	@ 0xf0
 8003c8a:	4393      	bics	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	220a      	movs	r2, #10
 8003c9c:	4393      	bics	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ca0:	697a      	ldr	r2, [r7, #20]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	621a      	str	r2, [r3, #32]
}
 8003cb4:	46c0      	nop			@ (mov r8, r8)
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	b006      	add	sp, #24
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	2210      	movs	r2, #16
 8003cd4:	4393      	bics	r3, r2
 8003cd6:	001a      	movs	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8003d1c <TIM_TI2_ConfigInputStage+0x60>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	031b      	lsls	r3, r3, #12
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	22a0      	movs	r2, #160	@ 0xa0
 8003cf8:	4393      	bics	r3, r2
 8003cfa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	621a      	str	r2, [r3, #32]
}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b006      	add	sp, #24
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	ffff0fff 	.word	0xffff0fff

08003d20 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4a08      	ldr	r2, [pc, #32]	@ (8003d54 <TIM_ITRx_SetConfig+0x34>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	2207      	movs	r2, #7
 8003d40:	4313      	orrs	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	609a      	str	r2, [r3, #8]
}
 8003d4a:	46c0      	nop			@ (mov r8, r8)
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	b004      	add	sp, #16
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	ffcfff8f 	.word	0xffcfff8f

08003d58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	4a09      	ldr	r2, [pc, #36]	@ (8003d94 <TIM_ETR_SetConfig+0x3c>)
 8003d70:	4013      	ands	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	697a      	ldr	r2, [r7, #20]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	609a      	str	r2, [r3, #8]
}
 8003d8c:	46c0      	nop			@ (mov r8, r8)
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	b006      	add	sp, #24
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	ffff00ff 	.word	0xffff00ff

08003d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	223c      	movs	r2, #60	@ 0x3c
 8003da6:	5c9b      	ldrb	r3, [r3, r2]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e04a      	b.n	8003e46 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	223c      	movs	r2, #60	@ 0x3c
 8003db4:	2101      	movs	r1, #1
 8003db6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	223d      	movs	r2, #61	@ 0x3d
 8003dbc:	2102      	movs	r1, #2
 8003dbe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d108      	bne.n	8003dec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4a1d      	ldr	r2, [pc, #116]	@ (8003e54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003dde:	4013      	ands	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2270      	movs	r2, #112	@ 0x70
 8003df0:	4393      	bics	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a11      	ldr	r2, [pc, #68]	@ (8003e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a10      	ldr	r2, [pc, #64]	@ (8003e58 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d10c      	bne.n	8003e34 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2280      	movs	r2, #128	@ 0x80
 8003e1e:	4393      	bics	r3, r2
 8003e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68ba      	ldr	r2, [r7, #8]
 8003e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	223d      	movs	r2, #61	@ 0x3d
 8003e38:	2101      	movs	r1, #1
 8003e3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	223c      	movs	r2, #60	@ 0x3c
 8003e40:	2100      	movs	r1, #0
 8003e42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	0018      	movs	r0, r3
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b004      	add	sp, #16
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	40012c00 	.word	0x40012c00
 8003e54:	ff0fffff 	.word	0xff0fffff
 8003e58:	40000400 	.word	0x40000400

08003e5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e64:	46c0      	nop			@ (mov r8, r8)
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b002      	add	sp, #8
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e74:	46c0      	nop			@ (mov r8, r8)
 8003e76:	46bd      	mov	sp, r7
 8003e78:	b002      	add	sp, #8
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e84:	46c0      	nop			@ (mov r8, r8)
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b002      	add	sp, #8
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e046      	b.n	8003f2c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2288      	movs	r2, #136	@ 0x88
 8003ea2:	589b      	ldr	r3, [r3, r2]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d107      	bne.n	8003eb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2284      	movs	r2, #132	@ 0x84
 8003eac:	2100      	movs	r1, #0
 8003eae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7fd fd70 	bl	8001998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2288      	movs	r2, #136	@ 0x88
 8003ebc:	2124      	movs	r1, #36	@ 0x24
 8003ebe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2101      	movs	r1, #1
 8003ecc:	438a      	bics	r2, r1
 8003ece:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	0018      	movs	r0, r3
 8003edc:	f000 fa4e 	bl	800437c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f000 f8cc 	bl	8004080 <UART_SetConfig>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e01c      	b.n	8003f2c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	490d      	ldr	r1, [pc, #52]	@ (8003f34 <HAL_UART_Init+0xa8>)
 8003efe:	400a      	ands	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	212a      	movs	r1, #42	@ 0x2a
 8003f0e:	438a      	bics	r2, r1
 8003f10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f000 fadd 	bl	80044e4 <UART_CheckIdleState>
 8003f2a:	0003      	movs	r3, r0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	ffffb7ff 	.word	0xffffb7ff

08003f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08a      	sub	sp, #40	@ 0x28
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	1dbb      	adds	r3, r7, #6
 8003f46:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2288      	movs	r2, #136	@ 0x88
 8003f4c:	589b      	ldr	r3, [r3, r2]
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d000      	beq.n	8003f54 <HAL_UART_Transmit+0x1c>
 8003f52:	e090      	b.n	8004076 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_UART_Transmit+0x2a>
 8003f5a:	1dbb      	adds	r3, r7, #6
 8003f5c:	881b      	ldrh	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e088      	b.n	8004078 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	015b      	lsls	r3, r3, #5
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d109      	bne.n	8003f86 <HAL_UART_Transmit+0x4e>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d105      	bne.n	8003f86 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d001      	beq.n	8003f86 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e078      	b.n	8004078 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2290      	movs	r2, #144	@ 0x90
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2288      	movs	r2, #136	@ 0x88
 8003f92:	2121      	movs	r1, #33	@ 0x21
 8003f94:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f96:	f7fd fe17 	bl	8001bc8 <HAL_GetTick>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	1dba      	adds	r2, r7, #6
 8003fa2:	2154      	movs	r1, #84	@ 0x54
 8003fa4:	8812      	ldrh	r2, [r2, #0]
 8003fa6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1dba      	adds	r2, r7, #6
 8003fac:	2156      	movs	r1, #86	@ 0x56
 8003fae:	8812      	ldrh	r2, [r2, #0]
 8003fb0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	2380      	movs	r3, #128	@ 0x80
 8003fb8:	015b      	lsls	r3, r3, #5
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d108      	bne.n	8003fd0 <HAL_UART_Transmit+0x98>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d104      	bne.n	8003fd0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	61bb      	str	r3, [r7, #24]
 8003fce:	e003      	b.n	8003fd8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fd8:	e030      	b.n	800403c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	0013      	movs	r3, r2
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2180      	movs	r1, #128	@ 0x80
 8003fe8:	f000 fb26 	bl	8004638 <UART_WaitOnFlagUntilTimeout>
 8003fec:	1e03      	subs	r3, r0, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2288      	movs	r2, #136	@ 0x88
 8003ff4:	2120      	movs	r1, #32
 8003ff6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e03d      	b.n	8004078 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10b      	bne.n	800401a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	001a      	movs	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	05d2      	lsls	r2, r2, #23
 800400e:	0dd2      	lsrs	r2, r2, #23
 8004010:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	3302      	adds	r3, #2
 8004016:	61bb      	str	r3, [r7, #24]
 8004018:	e007      	b.n	800402a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	781a      	ldrb	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	3301      	adds	r3, #1
 8004028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2256      	movs	r2, #86	@ 0x56
 800402e:	5a9b      	ldrh	r3, [r3, r2]
 8004030:	b29b      	uxth	r3, r3
 8004032:	3b01      	subs	r3, #1
 8004034:	b299      	uxth	r1, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2256      	movs	r2, #86	@ 0x56
 800403a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2256      	movs	r2, #86	@ 0x56
 8004040:	5a9b      	ldrh	r3, [r3, r2]
 8004042:	b29b      	uxth	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1c8      	bne.n	8003fda <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	0013      	movs	r3, r2
 8004052:	2200      	movs	r2, #0
 8004054:	2140      	movs	r1, #64	@ 0x40
 8004056:	f000 faef 	bl	8004638 <UART_WaitOnFlagUntilTimeout>
 800405a:	1e03      	subs	r3, r0, #0
 800405c:	d005      	beq.n	800406a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2288      	movs	r2, #136	@ 0x88
 8004062:	2120      	movs	r1, #32
 8004064:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e006      	b.n	8004078 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2288      	movs	r2, #136	@ 0x88
 800406e:	2120      	movs	r1, #32
 8004070:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	e000      	b.n	8004078 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004076:	2302      	movs	r3, #2
  }
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b008      	add	sp, #32
 800407e:	bd80      	pop	{r7, pc}

08004080 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004088:	231e      	movs	r3, #30
 800408a:	18fb      	adds	r3, r7, r3
 800408c:	2200      	movs	r2, #0
 800408e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	431a      	orrs	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	69db      	ldr	r3, [r3, #28]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4aab      	ldr	r2, [pc, #684]	@ (800435c <UART_SetConfig+0x2dc>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	0019      	movs	r1, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	4aa6      	ldr	r2, [pc, #664]	@ (8004360 <UART_SetConfig+0x2e0>)
 80040c6:	4013      	ands	r3, r2
 80040c8:	0019      	movs	r1, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4a9d      	ldr	r2, [pc, #628]	@ (8004364 <UART_SetConfig+0x2e4>)
 80040ee:	4013      	ands	r3, r2
 80040f0:	0019      	movs	r1, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004102:	220f      	movs	r2, #15
 8004104:	4393      	bics	r3, r2
 8004106:	0019      	movs	r1, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a93      	ldr	r2, [pc, #588]	@ (8004368 <UART_SetConfig+0x2e8>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d127      	bne.n	800416e <UART_SetConfig+0xee>
 800411e:	4b93      	ldr	r3, [pc, #588]	@ (800436c <UART_SetConfig+0x2ec>)
 8004120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004122:	2203      	movs	r2, #3
 8004124:	4013      	ands	r3, r2
 8004126:	2b03      	cmp	r3, #3
 8004128:	d017      	beq.n	800415a <UART_SetConfig+0xda>
 800412a:	d81b      	bhi.n	8004164 <UART_SetConfig+0xe4>
 800412c:	2b02      	cmp	r3, #2
 800412e:	d00a      	beq.n	8004146 <UART_SetConfig+0xc6>
 8004130:	d818      	bhi.n	8004164 <UART_SetConfig+0xe4>
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <UART_SetConfig+0xbc>
 8004136:	2b01      	cmp	r3, #1
 8004138:	d00a      	beq.n	8004150 <UART_SetConfig+0xd0>
 800413a:	e013      	b.n	8004164 <UART_SetConfig+0xe4>
 800413c:	231f      	movs	r3, #31
 800413e:	18fb      	adds	r3, r7, r3
 8004140:	2200      	movs	r2, #0
 8004142:	701a      	strb	r2, [r3, #0]
 8004144:	e021      	b.n	800418a <UART_SetConfig+0x10a>
 8004146:	231f      	movs	r3, #31
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	2202      	movs	r2, #2
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	e01c      	b.n	800418a <UART_SetConfig+0x10a>
 8004150:	231f      	movs	r3, #31
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	2204      	movs	r2, #4
 8004156:	701a      	strb	r2, [r3, #0]
 8004158:	e017      	b.n	800418a <UART_SetConfig+0x10a>
 800415a:	231f      	movs	r3, #31
 800415c:	18fb      	adds	r3, r7, r3
 800415e:	2208      	movs	r2, #8
 8004160:	701a      	strb	r2, [r3, #0]
 8004162:	e012      	b.n	800418a <UART_SetConfig+0x10a>
 8004164:	231f      	movs	r3, #31
 8004166:	18fb      	adds	r3, r7, r3
 8004168:	2210      	movs	r2, #16
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e00d      	b.n	800418a <UART_SetConfig+0x10a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a7f      	ldr	r2, [pc, #508]	@ (8004370 <UART_SetConfig+0x2f0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d104      	bne.n	8004182 <UART_SetConfig+0x102>
 8004178:	231f      	movs	r3, #31
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e003      	b.n	800418a <UART_SetConfig+0x10a>
 8004182:	231f      	movs	r3, #31
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	2210      	movs	r2, #16
 8004188:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69da      	ldr	r2, [r3, #28]
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	429a      	cmp	r2, r3
 8004194:	d000      	beq.n	8004198 <UART_SetConfig+0x118>
 8004196:	e06f      	b.n	8004278 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8004198:	231f      	movs	r3, #31
 800419a:	18fb      	adds	r3, r7, r3
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	2b08      	cmp	r3, #8
 80041a0:	d01f      	beq.n	80041e2 <UART_SetConfig+0x162>
 80041a2:	dc22      	bgt.n	80041ea <UART_SetConfig+0x16a>
 80041a4:	2b04      	cmp	r3, #4
 80041a6:	d017      	beq.n	80041d8 <UART_SetConfig+0x158>
 80041a8:	dc1f      	bgt.n	80041ea <UART_SetConfig+0x16a>
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d002      	beq.n	80041b4 <UART_SetConfig+0x134>
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d005      	beq.n	80041be <UART_SetConfig+0x13e>
 80041b2:	e01a      	b.n	80041ea <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b4:	f7ff f932 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 80041b8:	0003      	movs	r3, r0
 80041ba:	61bb      	str	r3, [r7, #24]
        break;
 80041bc:	e01c      	b.n	80041f8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80041be:	4b6b      	ldr	r3, [pc, #428]	@ (800436c <UART_SetConfig+0x2ec>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	095b      	lsrs	r3, r3, #5
 80041c4:	2207      	movs	r2, #7
 80041c6:	4013      	ands	r3, r2
 80041c8:	3301      	adds	r3, #1
 80041ca:	0019      	movs	r1, r3
 80041cc:	4869      	ldr	r0, [pc, #420]	@ (8004374 <UART_SetConfig+0x2f4>)
 80041ce:	f7fb ff9b 	bl	8000108 <__udivsi3>
 80041d2:	0003      	movs	r3, r0
 80041d4:	61bb      	str	r3, [r7, #24]
        break;
 80041d6:	e00f      	b.n	80041f8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041d8:	f7ff f8b2 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 80041dc:	0003      	movs	r3, r0
 80041de:	61bb      	str	r3, [r7, #24]
        break;
 80041e0:	e00a      	b.n	80041f8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041e2:	2380      	movs	r3, #128	@ 0x80
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	61bb      	str	r3, [r7, #24]
        break;
 80041e8:	e006      	b.n	80041f8 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041ee:	231e      	movs	r3, #30
 80041f0:	18fb      	adds	r3, r7, r3
 80041f2:	2201      	movs	r2, #1
 80041f4:	701a      	strb	r2, [r3, #0]
        break;
 80041f6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d100      	bne.n	8004200 <UART_SetConfig+0x180>
 80041fe:	e097      	b.n	8004330 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004204:	4b5c      	ldr	r3, [pc, #368]	@ (8004378 <UART_SetConfig+0x2f8>)
 8004206:	0052      	lsls	r2, r2, #1
 8004208:	5ad3      	ldrh	r3, [r2, r3]
 800420a:	0019      	movs	r1, r3
 800420c:	69b8      	ldr	r0, [r7, #24]
 800420e:	f7fb ff7b 	bl	8000108 <__udivsi3>
 8004212:	0003      	movs	r3, r0
 8004214:	005a      	lsls	r2, r3, #1
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	085b      	lsrs	r3, r3, #1
 800421c:	18d2      	adds	r2, r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	0019      	movs	r1, r3
 8004224:	0010      	movs	r0, r2
 8004226:	f7fb ff6f 	bl	8000108 <__udivsi3>
 800422a:	0003      	movs	r3, r0
 800422c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b0f      	cmp	r3, #15
 8004232:	d91c      	bls.n	800426e <UART_SetConfig+0x1ee>
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	2380      	movs	r3, #128	@ 0x80
 8004238:	025b      	lsls	r3, r3, #9
 800423a:	429a      	cmp	r2, r3
 800423c:	d217      	bcs.n	800426e <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	b29a      	uxth	r2, r3
 8004242:	200e      	movs	r0, #14
 8004244:	183b      	adds	r3, r7, r0
 8004246:	210f      	movs	r1, #15
 8004248:	438a      	bics	r2, r1
 800424a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	085b      	lsrs	r3, r3, #1
 8004250:	b29b      	uxth	r3, r3
 8004252:	2207      	movs	r2, #7
 8004254:	4013      	ands	r3, r2
 8004256:	b299      	uxth	r1, r3
 8004258:	183b      	adds	r3, r7, r0
 800425a:	183a      	adds	r2, r7, r0
 800425c:	8812      	ldrh	r2, [r2, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	183a      	adds	r2, r7, r0
 8004268:	8812      	ldrh	r2, [r2, #0]
 800426a:	60da      	str	r2, [r3, #12]
 800426c:	e060      	b.n	8004330 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 800426e:	231e      	movs	r3, #30
 8004270:	18fb      	adds	r3, r7, r3
 8004272:	2201      	movs	r2, #1
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	e05b      	b.n	8004330 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004278:	231f      	movs	r3, #31
 800427a:	18fb      	adds	r3, r7, r3
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	2b08      	cmp	r3, #8
 8004280:	d01f      	beq.n	80042c2 <UART_SetConfig+0x242>
 8004282:	dc22      	bgt.n	80042ca <UART_SetConfig+0x24a>
 8004284:	2b04      	cmp	r3, #4
 8004286:	d017      	beq.n	80042b8 <UART_SetConfig+0x238>
 8004288:	dc1f      	bgt.n	80042ca <UART_SetConfig+0x24a>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <UART_SetConfig+0x214>
 800428e:	2b02      	cmp	r3, #2
 8004290:	d005      	beq.n	800429e <UART_SetConfig+0x21e>
 8004292:	e01a      	b.n	80042ca <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004294:	f7ff f8c2 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 8004298:	0003      	movs	r3, r0
 800429a:	61bb      	str	r3, [r7, #24]
        break;
 800429c:	e01c      	b.n	80042d8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800429e:	4b33      	ldr	r3, [pc, #204]	@ (800436c <UART_SetConfig+0x2ec>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	095b      	lsrs	r3, r3, #5
 80042a4:	2207      	movs	r2, #7
 80042a6:	4013      	ands	r3, r2
 80042a8:	3301      	adds	r3, #1
 80042aa:	0019      	movs	r1, r3
 80042ac:	4831      	ldr	r0, [pc, #196]	@ (8004374 <UART_SetConfig+0x2f4>)
 80042ae:	f7fb ff2b 	bl	8000108 <__udivsi3>
 80042b2:	0003      	movs	r3, r0
 80042b4:	61bb      	str	r3, [r7, #24]
        break;
 80042b6:	e00f      	b.n	80042d8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042b8:	f7ff f842 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 80042bc:	0003      	movs	r3, r0
 80042be:	61bb      	str	r3, [r7, #24]
        break;
 80042c0:	e00a      	b.n	80042d8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	021b      	lsls	r3, r3, #8
 80042c6:	61bb      	str	r3, [r7, #24]
        break;
 80042c8:	e006      	b.n	80042d8 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80042ce:	231e      	movs	r3, #30
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]
        break;
 80042d6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d028      	beq.n	8004330 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042e2:	4b25      	ldr	r3, [pc, #148]	@ (8004378 <UART_SetConfig+0x2f8>)
 80042e4:	0052      	lsls	r2, r2, #1
 80042e6:	5ad3      	ldrh	r3, [r2, r3]
 80042e8:	0019      	movs	r1, r3
 80042ea:	69b8      	ldr	r0, [r7, #24]
 80042ec:	f7fb ff0c 	bl	8000108 <__udivsi3>
 80042f0:	0003      	movs	r3, r0
 80042f2:	001a      	movs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	085b      	lsrs	r3, r3, #1
 80042fa:	18d2      	adds	r2, r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	0019      	movs	r1, r3
 8004302:	0010      	movs	r0, r2
 8004304:	f7fb ff00 	bl	8000108 <__udivsi3>
 8004308:	0003      	movs	r3, r0
 800430a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	2b0f      	cmp	r3, #15
 8004310:	d90a      	bls.n	8004328 <UART_SetConfig+0x2a8>
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	2380      	movs	r3, #128	@ 0x80
 8004316:	025b      	lsls	r3, r3, #9
 8004318:	429a      	cmp	r2, r3
 800431a:	d205      	bcs.n	8004328 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	b29a      	uxth	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	60da      	str	r2, [r3, #12]
 8004326:	e003      	b.n	8004330 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004328:	231e      	movs	r3, #30
 800432a:	18fb      	adds	r3, r7, r3
 800432c:	2201      	movs	r2, #1
 800432e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	226a      	movs	r2, #106	@ 0x6a
 8004334:	2101      	movs	r1, #1
 8004336:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2268      	movs	r2, #104	@ 0x68
 800433c:	2101      	movs	r1, #1
 800433e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800434c:	231e      	movs	r3, #30
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	781b      	ldrb	r3, [r3, #0]
}
 8004352:	0018      	movs	r0, r3
 8004354:	46bd      	mov	sp, r7
 8004356:	b008      	add	sp, #32
 8004358:	bd80      	pop	{r7, pc}
 800435a:	46c0      	nop			@ (mov r8, r8)
 800435c:	cfff69f3 	.word	0xcfff69f3
 8004360:	ffffcfff 	.word	0xffffcfff
 8004364:	11fff4ff 	.word	0x11fff4ff
 8004368:	40013800 	.word	0x40013800
 800436c:	40021000 	.word	0x40021000
 8004370:	40004400 	.word	0x40004400
 8004374:	02dc6c00 	.word	0x02dc6c00
 8004378:	080048b4 	.word	0x080048b4

0800437c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004388:	2208      	movs	r2, #8
 800438a:	4013      	ands	r3, r2
 800438c:	d00b      	beq.n	80043a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	4a4a      	ldr	r2, [pc, #296]	@ (80044c0 <UART_AdvFeatureConfig+0x144>)
 8004396:	4013      	ands	r3, r2
 8004398:	0019      	movs	r1, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	2201      	movs	r2, #1
 80043ac:	4013      	ands	r3, r2
 80043ae:	d00b      	beq.n	80043c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	4a43      	ldr	r2, [pc, #268]	@ (80044c4 <UART_AdvFeatureConfig+0x148>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	0019      	movs	r1, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043cc:	2202      	movs	r2, #2
 80043ce:	4013      	ands	r3, r2
 80043d0:	d00b      	beq.n	80043ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	4a3b      	ldr	r2, [pc, #236]	@ (80044c8 <UART_AdvFeatureConfig+0x14c>)
 80043da:	4013      	ands	r3, r2
 80043dc:	0019      	movs	r1, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ee:	2204      	movs	r2, #4
 80043f0:	4013      	ands	r3, r2
 80043f2:	d00b      	beq.n	800440c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	4a34      	ldr	r2, [pc, #208]	@ (80044cc <UART_AdvFeatureConfig+0x150>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	0019      	movs	r1, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	2210      	movs	r2, #16
 8004412:	4013      	ands	r3, r2
 8004414:	d00b      	beq.n	800442e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	4a2c      	ldr	r2, [pc, #176]	@ (80044d0 <UART_AdvFeatureConfig+0x154>)
 800441e:	4013      	ands	r3, r2
 8004420:	0019      	movs	r1, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004432:	2220      	movs	r2, #32
 8004434:	4013      	ands	r3, r2
 8004436:	d00b      	beq.n	8004450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	4a25      	ldr	r2, [pc, #148]	@ (80044d4 <UART_AdvFeatureConfig+0x158>)
 8004440:	4013      	ands	r3, r2
 8004442:	0019      	movs	r1, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	2240      	movs	r2, #64	@ 0x40
 8004456:	4013      	ands	r3, r2
 8004458:	d01d      	beq.n	8004496 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a1d      	ldr	r2, [pc, #116]	@ (80044d8 <UART_AdvFeatureConfig+0x15c>)
 8004462:	4013      	ands	r3, r2
 8004464:	0019      	movs	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004476:	2380      	movs	r3, #128	@ 0x80
 8004478:	035b      	lsls	r3, r3, #13
 800447a:	429a      	cmp	r2, r3
 800447c:	d10b      	bne.n	8004496 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	4a15      	ldr	r2, [pc, #84]	@ (80044dc <UART_AdvFeatureConfig+0x160>)
 8004486:	4013      	ands	r3, r2
 8004488:	0019      	movs	r1, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449a:	2280      	movs	r2, #128	@ 0x80
 800449c:	4013      	ands	r3, r2
 800449e:	d00b      	beq.n	80044b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	4a0e      	ldr	r2, [pc, #56]	@ (80044e0 <UART_AdvFeatureConfig+0x164>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	0019      	movs	r1, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	605a      	str	r2, [r3, #4]
  }
}
 80044b8:	46c0      	nop			@ (mov r8, r8)
 80044ba:	46bd      	mov	sp, r7
 80044bc:	b002      	add	sp, #8
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	ffff7fff 	.word	0xffff7fff
 80044c4:	fffdffff 	.word	0xfffdffff
 80044c8:	fffeffff 	.word	0xfffeffff
 80044cc:	fffbffff 	.word	0xfffbffff
 80044d0:	ffffefff 	.word	0xffffefff
 80044d4:	ffffdfff 	.word	0xffffdfff
 80044d8:	ffefffff 	.word	0xffefffff
 80044dc:	ff9fffff 	.word	0xff9fffff
 80044e0:	fff7ffff 	.word	0xfff7ffff

080044e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b092      	sub	sp, #72	@ 0x48
 80044e8:	af02      	add	r7, sp, #8
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2290      	movs	r2, #144	@ 0x90
 80044f0:	2100      	movs	r1, #0
 80044f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044f4:	f7fd fb68 	bl	8001bc8 <HAL_GetTick>
 80044f8:	0003      	movs	r3, r0
 80044fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2208      	movs	r2, #8
 8004504:	4013      	ands	r3, r2
 8004506:	2b08      	cmp	r3, #8
 8004508:	d12d      	bne.n	8004566 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800450a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800450c:	2280      	movs	r2, #128	@ 0x80
 800450e:	0391      	lsls	r1, r2, #14
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	4a47      	ldr	r2, [pc, #284]	@ (8004630 <UART_CheckIdleState+0x14c>)
 8004514:	9200      	str	r2, [sp, #0]
 8004516:	2200      	movs	r2, #0
 8004518:	f000 f88e 	bl	8004638 <UART_WaitOnFlagUntilTimeout>
 800451c:	1e03      	subs	r3, r0, #0
 800451e:	d022      	beq.n	8004566 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004520:	f3ef 8310 	mrs	r3, PRIMASK
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004528:	63bb      	str	r3, [r7, #56]	@ 0x38
 800452a:	2301      	movs	r3, #1
 800452c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004530:	f383 8810 	msr	PRIMASK, r3
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2180      	movs	r1, #128	@ 0x80
 8004542:	438a      	bics	r2, r1
 8004544:	601a      	str	r2, [r3, #0]
 8004546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004548:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454c:	f383 8810 	msr	PRIMASK, r3
}
 8004550:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2288      	movs	r2, #136	@ 0x88
 8004556:	2120      	movs	r1, #32
 8004558:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2284      	movs	r2, #132	@ 0x84
 800455e:	2100      	movs	r1, #0
 8004560:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e060      	b.n	8004628 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2204      	movs	r2, #4
 800456e:	4013      	ands	r3, r2
 8004570:	2b04      	cmp	r3, #4
 8004572:	d146      	bne.n	8004602 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004576:	2280      	movs	r2, #128	@ 0x80
 8004578:	03d1      	lsls	r1, r2, #15
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	4a2c      	ldr	r2, [pc, #176]	@ (8004630 <UART_CheckIdleState+0x14c>)
 800457e:	9200      	str	r2, [sp, #0]
 8004580:	2200      	movs	r2, #0
 8004582:	f000 f859 	bl	8004638 <UART_WaitOnFlagUntilTimeout>
 8004586:	1e03      	subs	r3, r0, #0
 8004588:	d03b      	beq.n	8004602 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800458a:	f3ef 8310 	mrs	r3, PRIMASK
 800458e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004590:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004592:	637b      	str	r3, [r7, #52]	@ 0x34
 8004594:	2301      	movs	r3, #1
 8004596:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	f383 8810 	msr	PRIMASK, r3
}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4922      	ldr	r1, [pc, #136]	@ (8004634 <UART_CheckIdleState+0x150>)
 80045ac:	400a      	ands	r2, r1
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f383 8810 	msr	PRIMASK, r3
}
 80045ba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80045bc:	f3ef 8310 	mrs	r3, PRIMASK
 80045c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80045c2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80045c6:	2301      	movs	r3, #1
 80045c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f383 8810 	msr	PRIMASK, r3
}
 80045d0:	46c0      	nop			@ (mov r8, r8)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2101      	movs	r1, #1
 80045de:	438a      	bics	r2, r1
 80045e0:	609a      	str	r2, [r3, #8]
 80045e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	f383 8810 	msr	PRIMASK, r3
}
 80045ec:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	228c      	movs	r2, #140	@ 0x8c
 80045f2:	2120      	movs	r1, #32
 80045f4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2284      	movs	r2, #132	@ 0x84
 80045fa:	2100      	movs	r1, #0
 80045fc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e012      	b.n	8004628 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2288      	movs	r2, #136	@ 0x88
 8004606:	2120      	movs	r1, #32
 8004608:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	228c      	movs	r2, #140	@ 0x8c
 800460e:	2120      	movs	r1, #32
 8004610:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2284      	movs	r2, #132	@ 0x84
 8004622:	2100      	movs	r1, #0
 8004624:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	0018      	movs	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	b010      	add	sp, #64	@ 0x40
 800462e:	bd80      	pop	{r7, pc}
 8004630:	01ffffff 	.word	0x01ffffff
 8004634:	fffffedf 	.word	0xfffffedf

08004638 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	1dfb      	adds	r3, r7, #7
 8004646:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004648:	e051      	b.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	3301      	adds	r3, #1
 800464e:	d04e      	beq.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004650:	f7fd faba 	bl	8001bc8 <HAL_GetTick>
 8004654:	0002      	movs	r2, r0
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	429a      	cmp	r2, r3
 800465e:	d302      	bcc.n	8004666 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e051      	b.n	800470e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2204      	movs	r2, #4
 8004672:	4013      	ands	r3, r2
 8004674:	d03b      	beq.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b80      	cmp	r3, #128	@ 0x80
 800467a:	d038      	beq.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b40      	cmp	r3, #64	@ 0x40
 8004680:	d035      	beq.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69db      	ldr	r3, [r3, #28]
 8004688:	2208      	movs	r2, #8
 800468a:	4013      	ands	r3, r2
 800468c:	2b08      	cmp	r3, #8
 800468e:	d111      	bne.n	80046b4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2208      	movs	r2, #8
 8004696:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	0018      	movs	r0, r3
 800469c:	f000 f83c 	bl	8004718 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2290      	movs	r2, #144	@ 0x90
 80046a4:	2108      	movs	r1, #8
 80046a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2284      	movs	r2, #132	@ 0x84
 80046ac:	2100      	movs	r1, #0
 80046ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e02c      	b.n	800470e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	69da      	ldr	r2, [r3, #28]
 80046ba:	2380      	movs	r3, #128	@ 0x80
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	401a      	ands	r2, r3
 80046c0:	2380      	movs	r3, #128	@ 0x80
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d112      	bne.n	80046ee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2280      	movs	r2, #128	@ 0x80
 80046ce:	0112      	lsls	r2, r2, #4
 80046d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 f81f 	bl	8004718 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2290      	movs	r2, #144	@ 0x90
 80046de:	2120      	movs	r1, #32
 80046e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2284      	movs	r2, #132	@ 0x84
 80046e6:	2100      	movs	r1, #0
 80046e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e00f      	b.n	800470e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	4013      	ands	r3, r2
 80046f8:	68ba      	ldr	r2, [r7, #8]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	425a      	negs	r2, r3
 80046fe:	4153      	adcs	r3, r2
 8004700:	b2db      	uxtb	r3, r3
 8004702:	001a      	movs	r2, r3
 8004704:	1dfb      	adds	r3, r7, #7
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d09e      	beq.n	800464a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	0018      	movs	r0, r3
 8004710:	46bd      	mov	sp, r7
 8004712:	b004      	add	sp, #16
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b08e      	sub	sp, #56	@ 0x38
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004720:	f3ef 8310 	mrs	r3, PRIMASK
 8004724:	617b      	str	r3, [r7, #20]
  return(result);
 8004726:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004728:	637b      	str	r3, [r7, #52]	@ 0x34
 800472a:	2301      	movs	r3, #1
 800472c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f383 8810 	msr	PRIMASK, r3
}
 8004734:	46c0      	nop			@ (mov r8, r8)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4926      	ldr	r1, [pc, #152]	@ (80047dc <UART_EndRxTransfer+0xc4>)
 8004742:	400a      	ands	r2, r1
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004748:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	f383 8810 	msr	PRIMASK, r3
}
 8004750:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004752:	f3ef 8310 	mrs	r3, PRIMASK
 8004756:	623b      	str	r3, [r7, #32]
  return(result);
 8004758:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800475a:	633b      	str	r3, [r7, #48]	@ 0x30
 800475c:	2301      	movs	r3, #1
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004762:	f383 8810 	msr	PRIMASK, r3
}
 8004766:	46c0      	nop			@ (mov r8, r8)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	491b      	ldr	r1, [pc, #108]	@ (80047e0 <UART_EndRxTransfer+0xc8>)
 8004774:	400a      	ands	r2, r1
 8004776:	609a      	str	r2, [r3, #8]
 8004778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477e:	f383 8810 	msr	PRIMASK, r3
}
 8004782:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004788:	2b01      	cmp	r3, #1
 800478a:	d118      	bne.n	80047be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800478c:	f3ef 8310 	mrs	r3, PRIMASK
 8004790:	60bb      	str	r3, [r7, #8]
  return(result);
 8004792:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004796:	2301      	movs	r3, #1
 8004798:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f383 8810 	msr	PRIMASK, r3
}
 80047a0:	46c0      	nop			@ (mov r8, r8)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2110      	movs	r1, #16
 80047ae:	438a      	bics	r2, r1
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	f383 8810 	msr	PRIMASK, r3
}
 80047bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	228c      	movs	r2, #140	@ 0x8c
 80047c2:	2120      	movs	r1, #32
 80047c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80047d2:	46c0      	nop			@ (mov r8, r8)
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b00e      	add	sp, #56	@ 0x38
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	46c0      	nop			@ (mov r8, r8)
 80047dc:	fffffedf 	.word	0xfffffedf
 80047e0:	effffffe 	.word	0xeffffffe

080047e4 <memset>:
 80047e4:	0003      	movs	r3, r0
 80047e6:	1882      	adds	r2, r0, r2
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d100      	bne.n	80047ee <memset+0xa>
 80047ec:	4770      	bx	lr
 80047ee:	7019      	strb	r1, [r3, #0]
 80047f0:	3301      	adds	r3, #1
 80047f2:	e7f9      	b.n	80047e8 <memset+0x4>

080047f4 <__libc_init_array>:
 80047f4:	b570      	push	{r4, r5, r6, lr}
 80047f6:	2600      	movs	r6, #0
 80047f8:	4c0c      	ldr	r4, [pc, #48]	@ (800482c <__libc_init_array+0x38>)
 80047fa:	4d0d      	ldr	r5, [pc, #52]	@ (8004830 <__libc_init_array+0x3c>)
 80047fc:	1b64      	subs	r4, r4, r5
 80047fe:	10a4      	asrs	r4, r4, #2
 8004800:	42a6      	cmp	r6, r4
 8004802:	d109      	bne.n	8004818 <__libc_init_array+0x24>
 8004804:	2600      	movs	r6, #0
 8004806:	f000 f819 	bl	800483c <_init>
 800480a:	4c0a      	ldr	r4, [pc, #40]	@ (8004834 <__libc_init_array+0x40>)
 800480c:	4d0a      	ldr	r5, [pc, #40]	@ (8004838 <__libc_init_array+0x44>)
 800480e:	1b64      	subs	r4, r4, r5
 8004810:	10a4      	asrs	r4, r4, #2
 8004812:	42a6      	cmp	r6, r4
 8004814:	d105      	bne.n	8004822 <__libc_init_array+0x2e>
 8004816:	bd70      	pop	{r4, r5, r6, pc}
 8004818:	00b3      	lsls	r3, r6, #2
 800481a:	58eb      	ldr	r3, [r5, r3]
 800481c:	4798      	blx	r3
 800481e:	3601      	adds	r6, #1
 8004820:	e7ee      	b.n	8004800 <__libc_init_array+0xc>
 8004822:	00b3      	lsls	r3, r6, #2
 8004824:	58eb      	ldr	r3, [r5, r3]
 8004826:	4798      	blx	r3
 8004828:	3601      	adds	r6, #1
 800482a:	e7f2      	b.n	8004812 <__libc_init_array+0x1e>
 800482c:	080048cc 	.word	0x080048cc
 8004830:	080048cc 	.word	0x080048cc
 8004834:	080048d0 	.word	0x080048d0
 8004838:	080048cc 	.word	0x080048cc

0800483c <_init>:
 800483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004842:	bc08      	pop	{r3}
 8004844:	469e      	mov	lr, r3
 8004846:	4770      	bx	lr

08004848 <_fini>:
 8004848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484a:	46c0      	nop			@ (mov r8, r8)
 800484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800484e:	bc08      	pop	{r3}
 8004850:	469e      	mov	lr, r3
 8004852:	4770      	bx	lr
