# VHDL-Project
This is the code of the project for the course of Reti Logiche (Logical Networks) at Politecnico di Milano
The goal of the project was to design an hardware system in VHDL to modify an image stored in the memory of the system by doinig a simplified version of the equalization process of an image.
This repository contains the specification of the project, the VHDL code and the documentation of the project. 
