{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.106149",
   "Default View_TopLeft":"-9449,9",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -90 -y 6920 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 7 -x 5410 -y 7840 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 7 -x 5410 -y 3880 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 7 -x 5410 -y 3470 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 7 -x 5410 -y 8820 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -90 -y 6810 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 5410 -y 6070 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -90 -y 8090 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 7 -x 5410 -y 5870 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 7 -x 5410 -y 11950 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -90 -y 12320 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 7 -x 5410 -y 12130 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 7 -x 5410 -y 6430 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 7 -x 5410 -y 6400 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 7 -x 5410 -y 4910 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -90 -y 6980 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -90 -y 9260 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -90 -y 9290 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 7 -x 5410 -y 8510 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 7 -x 5410 -y 7980 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -90 -y 2620 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 7 -x 5410 -y 7870 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -90 -y 8360 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -90 -y 8390 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -90 -y 8480 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -90 -y 7660 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -90 -y 7600 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -90 -y 12370 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -90 -y 8420 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -90 -y 8450 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 7 -x 5410 -y 12410 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 7 -x 5410 -y 12440 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -90 -y 12460 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 7 -x 5410 -y 12470 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -90 -y 12490 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -90 -y 12550 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -90 -y 12580 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 7 -x 5410 -y 12590 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -90 -y 12880 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -90 -y 12910 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -90 -y 12970 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -90 -y 13030 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -90 -y 7220 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x -90 -y 1770 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -90 -y 1800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -90 -y 1830 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -90 -y 1860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 7 -x 5410 -y 1760 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 7 -x 5410 -y 1790 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 7 -x 5410 -y 1820 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -90 -y 1890 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 7 -x 5410 -y 1970 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 7 -x 5410 -y 1940 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 7 -x 5410 -y 8950 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 7 -x 5410 -y 9050 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 7 -x 5410 -y 9150 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 7 -x 5410 -y 9250 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 7 -x 5410 -y 9450 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 7 -x 5410 -y 4000 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 7 -x 5410 -y 4060 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 7 -x 5410 -y 3050 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 7 -x 5410 -y 2370 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 7 -x 5410 -y 2230 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 7 -x 5410 -y 2710 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 7 -x 5410 -y 2200 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 7 -x 5410 -y 8700 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 7 -x 5410 -y 12160 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 7 -x 5410 -y 12190 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 7 -x 5410 -y 12220 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 7 -x 5410 -y 12250 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -90 -y 12400 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -90 -y 12430 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 7 -x 5410 -y 12280 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 7 -x 5410 -y 12310 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -90 -y 6060 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 7 -x 5410 -y 12350 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 7 -x 5410 -y 12380 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -90 -y 12520 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -90 -y 12610 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -90 -y 12640 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -90 -y 12670 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -90 -y 12700 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -90 -y 12730 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -90 -y 12760 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -90 -y 12790 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -90 -y 12820 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -90 -y 12850 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -90 -y 12940 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -90 -y 13000 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 7 -x 5410 -y 7450 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -90 -y 7250 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -90 -y 8940 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -90 -y 8970 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 7 -x 5410 -y 1850 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 7 -x 5410 -y 8620 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 7 -x 5410 -y 2000 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -90 -y 1920 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1650 -y 8220 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 3000 -y 4080 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 4490 -y 2900 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -x 440 -y 7980 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 1650 -y 7080 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 3000 -y 4994 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 1060 -y 6840 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 4490 -y 3592 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 4490 -y 654 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 6 -x 4490 -y 3150 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 4490 -y 4124 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 4490 -y 1120 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 1060 -y 7428 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 4490 -y 1882 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 3000 -y 4324 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 4490 -y 1712 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 5 -x 3000 -y 5554 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 3 -x 1060 -y 6530 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1650 -y 7520 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 3000 -y 3114 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 6810 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 6920 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 3000 -y 10984 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 6920 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 4490 -y 2604 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 6 -x 4490 -y 1520 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 4490 -y 278 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 6 -x 4490 -y 3370 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 5 -x 3000 -y 3714 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 6 -x 4490 -y 2122 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 6 -x 4490 -y 2362 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 690J 7726 1330J 8000 2100
preplace netloc SC0712_0_reset_out 1 4 3 2790 4554 3800 2730 4820
preplace netloc lt_F1_mgt_ref 1 4 1 2160 4654n
preplace netloc lt_F0_MIG_50mhz 1 4 1 2150 4634n
preplace netloc labtools_fmeter_0_update 1 4 1 2210 4714n
preplace netloc lt_F3_CLK0 1 4 1 2180 4694n
preplace netloc lt_F2_CLK1B 1 4 1 2170 4674n
preplace netloc microblaze_0_Clk_100MHz 1 1 6 260 7870 630 7666 1390 7620 2020 3974 3430 2750 5170
preplace netloc mig_7series_0_mmcm_locked 1 1 6 270 8080 700J 7806 1370 8080 2240J 5634 3920 3438 4870
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 4060 2760 4810
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 930 6970 1410 6960 1910 3904 3540 2740 4890
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 270 7880 650J 7656 1400 7890 2190 5664 3650 3260 4800
preplace netloc reset_1 1 0 6 NJ 6980 NJ 6980 NJ 6980 NJ 6980 1980 3874 3560J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 3 670J 7686 1280J 7420 2050
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 640 7676 1290
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 2 5 660 7696 1360J 7970 1970 2610 3740 3428 5120J
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 2 1930 3584 3500J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 6800
preplace netloc xlconcat_0_dout 1 3 1 1340 6840n
preplace netloc mig_7series_0_init_calib_complete 1 6 1 5150J 2970n
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 2 3910 3310 5140J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 2 4 680J 7706 1350J 7980 2220J 5654 3870
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 2200 4794n
preplace netloc FPGA_IO_1 1 0 5 NJ 8420 NJ 8420 740J 8146 1260J 8420 2250J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 8450 NJ 8450 750J 8176 1250J 8450 2270J
preplace netloc TRX_rx_div_clk_g_0 1 2 5 850 14396 1350J 14670 2600J 11054 NJ 11054 4830
preplace netloc TRX_rx09_32bits_CD100 1 4 3 2710 11084 NJ 11084 4850
preplace netloc TRX_rx24_32bits_CD100 1 4 3 2760 5454 3890J 3448 4840
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 4 3 2790 5624 3900J 3290 4880
preplace netloc UART0_UART0EXT_CTSn 1 6 1 5100J 3532n
preplace netloc UART0_UART0EXT_DSRn 1 6 1 5090J 3552n
preplace netloc UART0_UART0EXT_DCDn 1 6 1 5080J 3572n
preplace netloc UART0_UART0EXT_RIn 1 6 1 5070J 3592n
preplace netloc UART0EXT_RTSn_1 1 0 6 NJ 9260 NJ 9260 620J 8986 1250J 9260 2340J 5644 3930J
preplace netloc UART0EXT_DTRn_1 1 0 6 NJ 9290 NJ 9290 660J 9016 1240J 9290 2350J 5674 3940J
preplace netloc UART0_UART0_rst_n 1 6 1 5060J 3652n
preplace netloc PWM_lights_LCD_rstn 1 6 1 5320J 624n
preplace netloc PWM_lights_LED_RGB_blue 1 6 1 5310J 644n
preplace netloc PWM_lights_LED_RGB_green 1 6 1 5300J 664n
preplace netloc PWM_lights_LCD_BL 1 6 1 5290J 684n
preplace netloc PWM_lights_LED_RGB_red 1 6 1 5280J 704n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 6 NJ 8360 NJ 8360 720J 8086 1280J 8360 2300J 5474 3840J
preplace netloc rotenc_dec_cnt_en_1 1 0 6 NJ 8390 NJ 8390 730J 8116 1270J 8390 2290J 5464 3850J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 6 NJ 8480 NJ 8480 760J 8206 1240J 8480 2280 5434 3820
preplace netloc TRX_TRX_reset 1 6 1 5030J 3904n
preplace netloc TRX_TRX_rfx_mode 1 6 1 5020J 3924n
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 12370 NJ 12370 620J 12096 1410J 12370 2370J 8754 3960J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 1 5010J 3944n
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 1 5000J 3964n
preplace netloc TRX_rx_data_p_1 1 0 6 NJ 12400 NJ 12400 630J 12126 1400J 12400 2380J 8784 3970J
preplace netloc TRX_rx_data_n_1 1 0 6 NJ 12430 NJ 12430 640J 12156 1390J 12430 2390J 8814 3990J
preplace netloc TRX_TRX_tx_data_p 1 6 1 4990J 4004n
preplace netloc TRX_TRX_tx_data_n 1 6 1 4980J 4024n
preplace netloc TRX_rd_data_count_CD100 1 4 3 2700 11074 NJ 11074 4820
preplace netloc ETH0_DA_G 1 6 1 5240J 990n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 5 900 2660 NJ 2660 1920J 2654 3350J 860 4910
preplace netloc axi_timer_0_interrupt 1 2 5 640 2610 NJ 2610 1920J 2600 3340J 870 4880
preplace netloc TRX_int_1 1 0 3 NJ 7600 NJ 7600 610J
preplace netloc PLL_int_1 1 0 3 NJ 7660 NJ 7660 620J
preplace netloc UART0_ip2intc_irpt 1 2 5 910 7786 1310J 8060 2120J 4494 3790J 3030 4860
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 5 860 2650 NJ 2650 1910J 2644 3330J 850 4890
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 5 890 8826 1310J 9100 2330J 5484 3880J 3280 4790
preplace netloc UART0_interrupt 1 2 5 920 7776 1320J 8050 2140J 4534 3830J 3300 4850
preplace netloc TRX_ip2intc_irpt 1 2 5 900 14406 1210J 14680 2610J 11064 NJ 11064 4860
preplace netloc ETH0_ip2intc_irpt 1 2 5 630 2580 NJ 2580 1890J 2570 3310J 780 4850
preplace netloc PWM_lights_ip2intc_irpt 1 2 5 930 7796 1300J 8070 2110J 4484 3710J 2720 5170
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 6 NJ 6060 NJ 6060 NJ 6060 NJ 6060 1880J 3574 3450J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 NJ 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 3360J
preplace netloc TRX_rx09_fifo_o_1 1 6 1 4970J 4104n
preplace netloc TRX_rx24_fifo_o_1 1 6 1 4960J 4124n
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 1 4950J 4144n
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 1 4940J 4164n
preplace netloc fft09_data_tlast_in_0 1 0 6 NJ 12460 NJ 12460 650J 12186 1380J 12460 2400J 8844 4000J
preplace netloc fft09_data_tready_out_0 1 6 1 4930J 4184n
preplace netloc fft09_data_tvalid_in_0 1 0 6 NJ 12490 NJ 12490 660J 12216 1370J 12490 2410J 8874 4010J
preplace netloc fft09_config_tdata_in_0 1 0 6 NJ 12520 NJ 12520 670J 12246 1360J 12520 2420J 8904 4020J
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 12550 NJ 12550 680J 12276 1350J 12550 2430J 8934 4030J
preplace netloc fft09_aresetn_in_0 1 0 6 NJ 12580 NJ 12580 690J 12306 1340J 12580 2440J 8964 4040J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 2640 11124 NJ 11124 4890
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 2620 11144 NJ 11144 4900
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 2670 11134 NJ 11134 4880
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 2750 11114 NJ 11114 4810
preplace netloc premem_rx09_addra_in_0 1 0 6 NJ 12610 NJ 12610 700J 12336 1330J 12610 2450J 8994 4050J
preplace netloc premem_rx09_dina_in_0 1 0 6 NJ 12640 NJ 12640 710J 12366 1320J 12640 2460J 9024 4060J
preplace netloc premem_rx24_dina_in_0 1 0 6 NJ 12670 NJ 12670 720J 12396 1310J 12670 2470J 9054 4070J
preplace netloc premem_rx09_wea_in_0 1 0 6 NJ 12700 NJ 12700 730J 12426 1300J 12700 2480J 9084 4080J
preplace netloc premem_rx09_addrb_in_0 1 0 6 -60J 12720 NJ 12720 740J 12446 1290J 12720 2490J 9104 4090J
preplace netloc postmem_rx09_doutb_out_0 1 4 3 2770 11094 NJ 11094 4790
preplace netloc postmem_rx24_doutb_out_0 1 4 3 2780 11104 NJ 11104 4780
preplace netloc premem_rx24_addra_in_0 1 0 6 -70J 12740 NJ 12740 750J 12466 1280J 12740 2500J 9124 4100J
preplace netloc premem_rx24_wea_in_0 1 0 6 -60J 12760 NJ 12760 760J 12486 1270J 12760 2510J 9144 4110J
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 -50J 12780 NJ 12780 770J 12506 1260J 12780 2520J 9164 4120J
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 -40J 12800 NJ 12800 780J 12526 1250J 12800 2530J 9184 4130J
preplace netloc postmem_rx_addrb_in_0 1 5 1 3980 4324n
preplace netloc fft24_data_tready_out_0 1 6 1 4920J 4324n
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 2780 4544 3810J 2770 4910
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 2630 11174 NJ 11174 4870
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 2680 11164 NJ 11164 4840
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 2730 11154 NJ 11154 4800
preplace netloc fft24_data_tlast_in_0 1 0 6 -30J 12840 NJ 12840 790J 12566 1240J 12840 2540J 9224 4140J
preplace netloc fft24_data_tvalid_in_0 1 0 6 -20J 12860 NJ 12860 800J 12586 1230J 12860 2550J 9244 4150J
preplace netloc fft24_config_tdata_in_0 1 0 6 -10J 12880 NJ 12880 810J 12606 1220J 12880 2560J 9264 4160J
preplace netloc fft24_config_tvalid_in_0 1 0 6 0J 12900 NJ 12900 820J 12626 1210J 12900 2570J 9284 4170J
preplace netloc premem_rx24_addrb_in_0 1 0 6 10J 12920 NJ 12920 830J 12646 1200J 12920 2580J 9304 4180J
preplace netloc fft24_aresetn_in_0 1 0 6 20J 12940 NJ 12940 840J 12666 1190J 12940 2590J 9324 4190J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 4200J 4464n
preplace netloc ROTENC_decoder_Q 1 4 3 2790 5444 3860J 3270 4780
preplace netloc CLK0_NA_0 1 1 1 NJ 6920
preplace netloc CLK0_NA_g_0 1 2 4 610 6720 1390J 6950 1990J 3854 3550
preplace netloc labtools_fmeter_0_F5 1 4 1 2230 5154n
preplace netloc labtools_fmeter_0_F6 1 4 1 2260 5174n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 910 2600 NJ 2600 1910J 2590 3260 840 4790
preplace netloc ETH0_s_mii_rx_clk 1 2 5 880 2590 NJ 2590 1900J 2580 3240 810 4840
preplace netloc ETH0_DA_Y 1 6 1 5250J 970n
preplace netloc ETH0_LEDstatus_0 1 4 3 2690 3954 3610J 2464 5120
preplace netloc ETH0_m_mii_txd_0 1 4 3 2650 3914 3600J 2484 5140
preplace netloc ETH0_s_mii_rxd_0 1 4 3 2660 3924 3620J 2494 5130
preplace netloc EUI48_EUI48_FSM_start 1 4 3 2720 4514 3770J 2710 5180
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 7220 NJ 7220 610J 7218 1360J 7220 2080 4504 3700J
preplace netloc EUI48_data_1 1 0 6 -70J 7230 NJ 7230 620J 7228 1350J 7230 2060 4170 3670J
preplace netloc EUI48_state_1 1 0 5 NJ 8940 NJ 8940 620J 8666 1400J 8940 2310J
preplace netloc EUI48_abort_1 1 0 5 NJ 8970 NJ 8970 660J 8696 1370J 8970 2320J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 3 3 1410 6930 1950 3884 3470J
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 5 870 2570 NJ 2570 1880J 2560 3300J 770 5150
preplace netloc dcm_locked_1 1 5 2 4060 1410 4790
preplace netloc ETH0_MIIstatus_0 1 4 3 2740 3964 3630J 2474 4900
preplace netloc ETH0_s_mii_col 1 5 2 3810 1380 4810
preplace netloc ETH0_s_mii_crs 1 5 2 3870 1360 4790
preplace netloc ETH0_s_mii_rx_dv 1 5 2 3940 820 4830
preplace netloc ETH0_s_mii_rxd_1 1 5 2 3950 830 4820
preplace netloc ETH0_s_mii_rx_er 1 5 2 3880 1370 4780
preplace netloc ETH0_m_mii_tx_en 1 5 2 3960 790 4870
preplace netloc ETH0_m_mii_txd_1 1 5 2 3900 1390 4800
preplace netloc ETH0_m_mii_tx_er 1 5 2 4060 800 4860
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 3210J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 3220J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3230J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 -70J 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 3250J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 1 5390J 218n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 1 5380J 238n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 1 5370J 258n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 1 5360J 278n
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 -70J 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 3270J
preplace netloc USER_dbg_USER_dbg_out 1 6 1 5130J 3370n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 2 3960 1400 4780
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 2 3920 760 5160
preplace netloc CLK1B_CW_0_psdone 1 4 3 2330 3944 3590J 2454 4800
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 1 5350J 298n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 1 5340J 318n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 1 5330J 338n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 -60J 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 3280J
preplace netloc ETH0_phy_rst_n 1 6 1 5230J 1310n
preplace netloc BOOT_PLL_peripheral_aresetn 1 2 4 920 6960 1370J 6970 2010J 3834 3220
preplace netloc cfgmclk_pll_50MHz 1 2 5 930 6710 1400J 6940 1940 3894 3460 1962 4790
preplace netloc gpio2_io_i_1 1 4 3 2740 3864 3210J 2504 4830
preplace netloc BOOT_PLL_gpio_io_o 1 5 1 3520 2162n
preplace netloc CFG_mon_GPIO1_O 1 4 3 2760 3934 3570J 2262 4780
preplace netloc CFG_mon_GPIO1_I 1 4 3 2770 4524 3760J 2700 4810
preplace netloc Net 1 6 1 5200J 2172n
preplace netloc CFG_PLL_I2C_ext_scl_o 1 6 1 5190J 2192n
preplace netloc CFG_eos 1 4 3 2790 3844 3490J 1972 4780
preplace netloc BOOT_PLL_interconnect_aresetn 1 5 1 3640 2940n
preplace netloc INT_ctrl_interrupt 1 3 1 1240 7428n
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 3 2 1420 6230 1900J
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 3750 2860n
preplace netloc UART0_UART0 1 6 1 5110J 3512n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 3 2 1410 6210 1890J
preplace netloc microblaze_0_M_AXI_DC 1 4 1 2070 4234n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 12320 NJ 12320 610J 12046 1420J 12320 2360J 8704 3950J
preplace netloc BOOT_PLL_IIC 1 5 1 3480 2102n
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 3 2 1420 6920 2000J
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 3370 634n
preplace netloc microblaze_0_dlmb_1 1 4 1 2030 4040n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 6810 NJ
preplace netloc microblaze_0_axi_periph_M17_AXI 1 5 1 3510 2322n
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 3 2 N 6500 1920J
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 5210J 2032n
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 3680 3184n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 3400 2082n
preplace netloc ETH0_RMII_PHY_M_0 1 6 1 5270J 930n
preplace netloc microblaze_0_ilmb_1 1 4 1 2040 4060n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 NJ 8090 NJ 8090 710J 7816 1290J 8090 2130J 4474 3780J
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 890 2640 NJ 2640 1890J 2634 3220
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 1 5260J 950n
preplace netloc microblaze_0_M_AXI_IC 1 4 1 2090 4254n
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 3690 3164n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 3390 1662n
preplace netloc mdm_USER2_0_MBDEBUG_1 1 3 1 1380 6560n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 3730 2984n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 3420 1862n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 3530 2564n
preplace netloc axi_iic_1_IIC 1 6 1 5220J 1862n
preplace netloc mig_7series_0_DDR3 1 6 1 5160J 2830n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 3580 3090n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 3380 1040n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 5 1 3440 1500n
preplace netloc microblaze_0_axi_periph_M14_AXI 1 5 1 3410 1480n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 3720 3064n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 3290 78n
preplace netloc microblaze_0_axi_periph_M15_AXI 1 5 1 3320 58n
preplace netloc TRX_TRX_spi 1 6 1 5050J 3844n
preplace netloc microblaze_0_axi_dp 1 4 1 1960 2714n
preplace netloc TRX_TRX_tx_clk 1 6 1 5040J 3864n
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 6920
preplace netloc microblaze_0_axi_periph_M13_AXI 1 5 1 3660 3204n
levelinfo -pg 1 -90 140 440 1060 1650 3000 4490 5410
pagesize -pg 1 -db -bbox -sgen -360 0 5690 14820
"
}
0
