GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd'
Analyzing entity 'vzrom'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd":24)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd'
Analyzing entity 'chrrom'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd":24)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd'
Analyzing entity 'main'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":10)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":29)
WARN  (EX4557) : Actual for formal port 'oce' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":313)
WARN  (EX4557) : Actual for formal port 'reset' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":315)
WARN  (EX4557) : Actual for formal port 'reset' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":343)
WARN  (EX4557) : Actual for formal port 'ocea' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":352)
WARN  (EX4557) : Actual for formal port 'cea' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":353)
WARN  (EX4557) : Actual for formal port 'reseta' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":354)
WARN  (EX4557) : Actual for formal port 'wrea' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":355)
WARN  (EX4557) : Actual for formal port 'resetb' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":359)
WARN  (EX4557) : Actual for formal port 'oce' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":373)
WARN  (EX4557) : Actual for formal port 'ce' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":374)
WARN  (EX4557) : Actual for formal port 'reset' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":375)
WARN  (EX4557) : Actual for formal port 'wre' is neither a static name nor a globally static expression("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":376)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd'
Analyzing entity 'vz_vram'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd":34)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd'
Analyzing entity 'vz_wram'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd":26)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd'
Analyzing entity 'videogen'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd":7)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd":34)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd'
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd'
Analyzing entity 'gowin_rpll'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd":21)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Pack.vhd'
Analyzing package 't80_pack'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Pack.vhd":51)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd'
Analyzing entity 't80'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd":75)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd":115)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd'
Analyzing entity 't80_alu'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd":62)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd":88)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd'
Analyzing entity 't80_mcode'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd":68)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd":137)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd'
Analyzing entity 't80_reg'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd":56)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd":76)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd'
Analyzing entity 't80se'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd":67)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd":95)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd'
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing entity '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing architecture '**'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd":0)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd'
Analyzing entity 'keyboard'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":7)
Analyzing architecture 'behavioral'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":24)
Analyzing VHDL file 'C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd'
Analyzing entity 'uart_master_top'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd":18)
Analyzing architecture 'rtl'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd":31)
Processing 'Main(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":10)
Processing 'T80se(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd":67)
Processing 'T80(iowait=1)(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd":75)
Processing 'T80_MCode(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd":68)
Processing 'T80_ALU(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd":62)
Processing 'T80_Reg(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd":56)
Extracting RAM for identifier 'RegsH'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd":79)
Extracting RAM for identifier 'RegsL'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd":80)
Processing 'VZROM(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd":13)
Processing 'CHRROM(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd":13)
Processing 'VZ_VRAM(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd":13)
Processing 'VZ_WRAM(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd":13)
WARN  (EX4749) : 'cpu_rd_n' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":400)
WARN  (EX4749) : 'keybytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":410)
WARN  (EX4387) : Incomplete sensitivity list specified, assuming completeness("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd":417)
Processing 'VideoGen(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd":7)
Processing 'Keyboard(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":7)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":53)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":54)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":55)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":56)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":58)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":59)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":60)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":61)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":62)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":63)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":64)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":67)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":68)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":69)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":70)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":71)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":72)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":73)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":74)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":75)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":76)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":79)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":80)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":81)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":82)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":83)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":84)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":85)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":86)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":87)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":88)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":89)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":90)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":91)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":92)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":93)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":94)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":95)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":96)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":97)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":98)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":99)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":100)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":101)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":102)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":103)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":104)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":106)
WARN  (EX4749) : 'bytebuffer' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":107)
WARN  (EX4749) : 'typeratecounter' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":110)
WARN  (EX4387) : Incomplete sensitivity list specified, assuming completeness("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":124)
WARN  (EX4749) : 'regfe' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":132)
WARN  (EX4749) : 'regfd' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":134)
WARN  (EX4749) : 'regfb' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":136)
WARN  (EX4749) : 'regf7' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":138)
WARN  (EX4749) : 'regef' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":140)
WARN  (EX4749) : 'regdf' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":142)
WARN  (EX4749) : 'regbf' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":144)
WARN  (EX4749) : 'reg7f' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":146)
WARN  (EX4387) : Incomplete sensitivity list specified, assuming completeness("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":151)
Processing 'UART_MASTER_Top(rtl)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd":18)
'others' clause is never selected("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd":123)
Processing '**(**)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Processing '**(**)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Processing '**(**)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Processing '**(**)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Processing '**(**)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd":0)
Processing 'Gowin_rPLL(Behavioral)'("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd":13)
NOTE  (EX0101) : Current top module is "Main"
WARN  (EX0211) : The output port "Serial_TX" of module "Keyboard" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":18)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'regFE[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFE[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFE[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFE[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFE[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFD[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regFB[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regF7[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regF7[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regF7[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regF7[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regF7[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regEF[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regEF[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regEF[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regEF[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regDF[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'regBF[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'reg7F[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'reg7F[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'reg7F[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'reg7F[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
WARN  (DI0003) : Latch inferred for net 'reg7F[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd":122)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "LedPrescaler[2]_3" and "PLLClk/rpll_inst/CLKOUTD.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "PLLClk/rpll_inst/CLKOUTD.default_gen_clk" and "VideoGenerator/CPU_INT_n_4"
WARN  (CK3000) : Can't calculate clocks' relationship between: "PLLClk/rpll_inst/CLKOUTD.default_gen_clk" and "SerialKeyboard/SerialUART/RX_Strobe_2"
[100%] Generate report file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test_syn.rpt.html" completed
GowinSynthesis finish
