{"files":[{"patch":"@@ -5668,2 +5668,2 @@\n-  const VectorRegister vra = v8;\n-  const VectorRegister vrb = v16;\n+  const VectorRegister vra = v2;\n+  const VectorRegister vrb = v4;\n@@ -5672,2 +5672,0 @@\n-  beqz(length, NO_MISMATCH_FOUND);\n-\n@@ -5675,1 +5673,1 @@\n-  mv(consumed, 0);\n+  mv(consumed, x0);\n@@ -5678,1 +5676,1 @@\n-  vsetvli(t0, cnt, Assembler::e8, Assembler::m8);\n+  vsetvli(t0, cnt, Assembler::e8, Assembler::m2);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":4,"deletions":6,"binary":false,"changes":10,"status":"modified"}]}