-- LIBRARY
LIBRARY IEEE;
USE ieee.std_logic_1164.all;

ENTITY Mult4x1 IS
	PORT(
	   A, B, C, D, S0, S1 : IN std_logic;
		Z : OUT std_logic
	);
END Mult4x1;

ARCHITECTURE logic OF Mult2x1 IS
BEGIN
	PROCESS(A,B,S) IS
		BEGIN
			IF S = '0' THEN Sa <= A;
			ELSE Sa <= B;
		END IF;
	END PROCESS;
END logic;