
*** Running vivado
    with args -log picture_rom1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source picture_rom1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source picture_rom1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 342.699 ; gain = 94.320
INFO: [Synth 8-638] synthesizing module 'picture_rom1' [c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/synth/picture_rom1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'picture_rom1' (11#1) [c:/Users/Charl/Desktop/Final/Final.srcs/sources_1/ip/picture_rom1/synth/picture_rom1.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 568.957 ; gain = 320.578
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 568.957 ; gain = 320.578
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 687.000 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 687.000 ; gain = 438.621
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 687.000 ; gain = 438.621
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 687.000 ; gain = 438.621
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 687.000 ; gain = 438.621
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 687.000 ; gain = 438.621
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 688.703 ; gain = 440.324
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 688.703 ; gain = 440.324
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT4       |     6|
|2     |LUT5       |     1|
|3     |LUT6       |    18|
|4     |MUXF7      |     9|
|5     |RAMB18E1   |     1|
|6     |RAMB36E1   |     1|
|7     |RAMB36E1_1 |     1|
|8     |RAMB36E1_2 |     1|
|9     |RAMB36E1_3 |     1|
|10    |RAMB36E1_4 |     1|
|11    |RAMB36E1_5 |     1|
|12    |RAMB36E1_6 |     1|
|13    |RAMB36E1_7 |     1|
|14    |RAMB36E1_8 |     1|
|15    |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 699.848 ; gain = 451.469
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 711.371 ; gain = 469.887
