$date
	Tue Apr 30 19:22:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mooreFSM_SeqDetector_testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module M $end
$var wire 1 " CLK $end
$var wire 1 $ RST $end
$var wire 1 # in $end
$var parameter 32 % S_1 $end
$var parameter 32 & S_11 $end
$var parameter 32 ' S_110 $end
$var parameter 32 ( S_1101 $end
$var parameter 32 ) S_Start $end
$var reg 3 * CurrentState [2:0] $end
$var reg 3 + NextState [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 )
b100 (
b11 '
b10 &
b1 %
$end
#0
$dumpvars
bx +
bx *
1$
x#
0"
x!
$end
#2
0!
b0 +
b0 *
1"
#4
b1 +
0"
1#
0$
#6
b10 +
b1 *
1"
#8
0"
#10
b10 *
1"
#12
b11 +
0"
0#
#14
b0 +
b11 *
1"
#16
b100 +
0"
1#
#18
1!
b1 +
b100 *
1"
#20
b0 +
0"
0#
#22
0!
b0 *
1"
#24
b1 +
0"
1#
#26
b10 +
b1 *
1"
#28
0"
#30
b10 *
1"
#32
0"
#34
1"
#36
b11 +
0"
0#
#38
b0 +
b11 *
1"
#40
b100 +
0"
1#
#42
1!
b1 +
b100 *
1"
#44
0"
