****************************************
Report : qor
Design : dut_toplevel
Version: V-2023.12
Date   : Wed Jun  4 14:34:34 2025
****************************************


Scenario           'Normal_Fast'
Timing Path Group  'clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'Normal_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.45
Critical Path Slack:               0.25
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'Normal_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.07
Critical Path Slack:               0.63
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'PowerSave_Fast'
Timing Path Group  'clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'PowerSave_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.51
Critical Path Slack:               7.82
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'PowerSave_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.09
Critical Path Slack:               8.22
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   1174
Buf/Inv Cell Count:                  21
Buf Cell Count:                       0
Inv Cell Count:                      21
Combinational Cell Count:           835
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              339
   Integrated Clock-Gating Cell Count:                     11
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       328
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              473.66
Noncombinational Area:           431.57
Buf/Inv Area:                      3.73
Total Buffer Area:                 0.00
Total Inverter Area:               3.73
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    7808.31
Net YLength:                    4762.86
----------------------------------------
Cell Area (netlist):                            905.23
Cell Area (netlist and physical only):         1027.24
Net Length:                    12571.16


Design Rules
----------------------------------------
Total Number of Nets:              1605
Nets with Violations:                58
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
