INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/miniprojectFinal.xpr/miniproject/miniproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module fulladd32
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module multiplier32
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/Downloads/miniprojectFinal.xpr/miniproject/miniproject.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
