--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE3\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11260 paths analyzed, 851 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.109ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X50Y74.A4), 186 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO7  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X53Y62.A2      net (fanout=1)        0.972   douta<7>
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X51Y74.C4      net (fanout=13)       1.035   Disp_num<7>
    SLICE_X51Y74.C       Tilo                  0.053   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X50Y70.B1      net (fanout=2)        0.781   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X50Y70.B       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X50Y74.B2      net (fanout=1)        0.674   U6/XLXN_390<55>
    SLICE_X50Y74.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X50Y74.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X50Y74.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.932ns (2.570ns logic, 4.362ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_7 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 7)
  Clock Path Skew:      -0.176ns (1.150 - 1.326)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_7 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y58.AQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_7
    SLICE_X53Y62.B1      net (fanout=51)       2.278   SW_OK<7>
    SLICE_X53Y62.B       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus302
    SLICE_X53Y62.A4      net (fanout=1)        0.302   U4/Mmux_Cpu_data4bus301
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X51Y74.C4      net (fanout=13)       1.035   Disp_num<7>
    SLICE_X51Y74.C       Tilo                  0.053   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X50Y70.B1      net (fanout=2)        0.781   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X50Y70.B       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X50Y74.B2      net (fanout=1)        0.674   U6/XLXN_390<55>
    SLICE_X50Y74.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X50Y74.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X50Y74.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (0.851ns logic, 5.970ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO5  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X49Y63.A5      net (fanout=1)        0.720   douta<5>
    SLICE_X49Y63.A       Tilo                  0.053   addrb<5>
                                                       U4/Mmux_Cpu_data4bus283
    SLICE_X49Y63.C1      net (fanout=3)        0.467   Data_in<5>
    SLICE_X49Y63.CMUX    Tilo                  0.296   addrb<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X51Y74.C1      net (fanout=12)       1.146   Disp_num<5>
    SLICE_X51Y74.C       Tilo                  0.053   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X50Y70.B1      net (fanout=2)        0.781   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X50Y70.B       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X50Y74.B2      net (fanout=1)        0.674   U6/XLXN_390<55>
    SLICE_X50Y74.B       Tilo                  0.053   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X50Y74.A4      net (fanout=1)        0.319   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X50Y74.CLK     Tas                  -0.018   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.570ns logic, 4.107ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X50Y75.C5), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO7  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X53Y62.A2      net (fanout=1)        0.972   douta<7>
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X50Y70.A6      net (fanout=13)       0.682   Disp_num<7>
    SLICE_X50Y70.A       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X51Y70.D2      net (fanout=2)        0.568   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X51Y70.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X51Y70.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X51Y70.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X50Y75.D2      net (fanout=1)        0.734   U6/XLXN_390<52>
    SLICE_X50Y75.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X50Y75.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X50Y75.CLK     Tas                  -0.020   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (2.621ns logic, 3.943ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_7 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.453ns (Levels of Logic = 8)
  Clock Path Skew:      -0.176ns (1.150 - 1.326)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_7 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y58.AQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_7
    SLICE_X53Y62.B1      net (fanout=51)       2.278   SW_OK<7>
    SLICE_X53Y62.B       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus302
    SLICE_X53Y62.A4      net (fanout=1)        0.302   U4/Mmux_Cpu_data4bus301
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X50Y70.A6      net (fanout=13)       0.682   Disp_num<7>
    SLICE_X50Y70.A       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X51Y70.D2      net (fanout=2)        0.568   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X51Y70.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X51Y70.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X51Y70.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X50Y75.D2      net (fanout=1)        0.734   U6/XLXN_390<52>
    SLICE_X50Y75.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X50Y75.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X50Y75.CLK     Tas                  -0.020   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (0.902ns logic, 5.551ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO5  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X49Y63.A5      net (fanout=1)        0.720   douta<5>
    SLICE_X49Y63.A       Tilo                  0.053   addrb<5>
                                                       U4/Mmux_Cpu_data4bus283
    SLICE_X49Y63.C1      net (fanout=3)        0.467   Data_in<5>
    SLICE_X49Y63.CMUX    Tilo                  0.296   addrb<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X50Y70.A1      net (fanout=12)       0.906   Disp_num<5>
    SLICE_X50Y70.A       Tilo                  0.053   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X51Y70.D2      net (fanout=2)        0.568   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X51Y70.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X51Y70.C5      net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X51Y70.C       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X50Y75.D2      net (fanout=1)        0.734   U6/XLXN_390<52>
    SLICE_X50Y75.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X50Y75.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X50Y75.CLK     Tas                  -0.020   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (2.621ns logic, 3.801ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_53 (SLICE_X51Y75.A4), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO7  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X53Y62.A2      net (fanout=1)        0.972   douta<7>
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X48Y74.A4      net (fanout=13)       1.159   Disp_num<7>
    SLICE_X48Y74.A       Tilo                  0.053   U6/XLXN_390<2>
                                                       U6/SM1/HTS6/MSEG/XLXI_20
    SLICE_X48Y75.A3      net (fanout=2)        0.471   U6/SM1/HTS6/MSEG/XLXN_74
    SLICE_X48Y75.A       Tilo                  0.053   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_49
    SLICE_X51Y75.B4      net (fanout=1)        0.415   U6/XLXN_390<53>
    SLICE_X51Y75.B       Tilo                  0.053   U6/M2/buffer<54>
                                                       U6/M2/mux11211
    SLICE_X51Y75.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<53>
    SLICE_X51Y75.CLK     Tas                   0.018   U6/M2/buffer<54>
                                                       U6/M2/buffer_53_rstpot
                                                       U6/M2/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (2.606ns logic, 3.900ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_7 (FF)
  Destination:          U6/M2/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 7)
  Clock Path Skew:      -0.176ns (1.150 - 1.326)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_7 to U6/M2/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y58.AQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_7
    SLICE_X53Y62.B1      net (fanout=51)       2.278   SW_OK<7>
    SLICE_X53Y62.B       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus302
    SLICE_X53Y62.A4      net (fanout=1)        0.302   U4/Mmux_Cpu_data4bus301
    SLICE_X53Y62.A       Tilo                  0.053   U10/counter0_Lock<15>
                                                       U4/Mmux_Cpu_data4bus303
    SLICE_X53Y63.C1      net (fanout=3)        0.581   Data_in<7>
    SLICE_X53Y63.CMUX    Tilo                  0.296   addrb<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X48Y74.A4      net (fanout=13)       1.159   Disp_num<7>
    SLICE_X48Y74.A       Tilo                  0.053   U6/XLXN_390<2>
                                                       U6/SM1/HTS6/MSEG/XLXI_20
    SLICE_X48Y75.A3      net (fanout=2)        0.471   U6/SM1/HTS6/MSEG/XLXN_74
    SLICE_X48Y75.A       Tilo                  0.053   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_49
    SLICE_X51Y75.B4      net (fanout=1)        0.415   U6/XLXN_390<53>
    SLICE_X51Y75.B       Tilo                  0.053   U6/M2/buffer<54>
                                                       U6/M2/mux11211
    SLICE_X51Y75.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<53>
    SLICE_X51Y75.CLK     Tas                   0.018   U6/M2/buffer<54>
                                                       U6/M2/buffer_53_rstpot
                                                       U6/M2/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (0.887ns logic, 5.508ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.067ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (1.150 - 1.292)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO6  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X51Y62.A3      net (fanout=1)        0.859   douta<6>
    SLICE_X51Y62.A       Tilo                  0.053   addrb<6>
                                                       U4/Mmux_Cpu_data4bus293
    SLICE_X51Y62.C1      net (fanout=3)        0.468   Data_in<6>
    SLICE_X51Y62.CMUX    Tilo                  0.296   addrb<6>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X48Y74.A2      net (fanout=13)       0.946   Disp_num<6>
    SLICE_X48Y74.A       Tilo                  0.053   U6/XLXN_390<2>
                                                       U6/SM1/HTS6/MSEG/XLXI_20
    SLICE_X48Y75.A3      net (fanout=2)        0.471   U6/SM1/HTS6/MSEG/XLXN_74
    SLICE_X48Y75.A       Tilo                  0.053   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_49
    SLICE_X51Y75.B4      net (fanout=1)        0.415   U6/XLXN_390<53>
    SLICE_X51Y75.B       Tilo                  0.053   U6/M2/buffer<54>
                                                       U6/M2/mux11211
    SLICE_X51Y75.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<53>
    SLICE_X51Y75.CLK     Tas                   0.018   U6/M2/buffer<54>
                                                       U6/M2/buffer_53_rstpot
                                                       U6/M2/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.067ns (2.606ns logic, 3.461ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2/negedge_ps2_clk_shift (SLICE_X26Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/ps2_clk_sign0 (FF)
  Destination:          ps2/negedge_ps2_clk_shift (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/ps2_clk_sign0 to ps2/negedge_ps2_clk_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.100   ps2/ps2_clk_sign3
                                                       ps2/ps2_clk_sign0
    SLICE_X26Y60.D6      net (fanout=2)        0.069   ps2/ps2_clk_sign0
    SLICE_X26Y60.CLK     Tah         (-Th)     0.033   ps2/negedge_ps2_clk_shift
                                                       ps2/_n0077_inv21
                                                       ps2/negedge_ps2_clk_shift
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.067ns logic, 0.069ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2/negedge_ps2_clk_shift (SLICE_X26Y60.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/ps2_clk_sign3 (FF)
  Destination:          ps2/negedge_ps2_clk_shift (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/ps2_clk_sign3 to ps2/negedge_ps2_clk_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.DQ      Tcko                  0.100   ps2/ps2_clk_sign3
                                                       ps2/ps2_clk_sign3
    SLICE_X26Y60.D5      net (fanout=1)        0.084   ps2/ps2_clk_sign3
    SLICE_X26Y60.CLK     Tah         (-Th)     0.033   ps2/negedge_ps2_clk_shift
                                                       ps2/_n0077_inv21
                                                       ps2/negedge_ps2_clk_shift
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.067ns logic, 0.084ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ps2/data_6 (SLICE_X42Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/data_in_6 (FF)
  Destination:          ps2/data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/data_in_6 to ps2/data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.CQ      Tcko                  0.100   ps2/data_in<7>
                                                       ps2/data_in_6
    SLICE_X42Y61.CX      net (fanout=3)        0.129   ps2/data_in<6>
    SLICE_X42Y61.CLK     Tckdi       (-Th)     0.045   ps2/data<7>
                                                       ps2/data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.055ns logic, 0.129ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11260 paths, 0 nets, and 2340 connections

Design statistics:
   Minimum period:   7.109ns{1}   (Maximum frequency: 140.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 15:44:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



