Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 27 18:05:25 2024
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mip_timing_summary_routed.rpt -pb mip_timing_summary_routed.pb -rpx mip_timing_summary_routed.rpx -warn_on_violation
| Design       : mip
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: deb1/Q2_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: deb1/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.338        0.000                      0                  100        0.085        0.000                      0                  100        3.750        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.338        0.000                      0                  100        0.085        0.000                      0                  100        3.750        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.220ns (39.491%)  route 3.401ns (60.509%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[0]/Q
                         net (fo=11, routed)          1.026     6.591    ID_EX/rd1_inter_reg[2]_0[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.322     6.913 r  ID_EX/ALURes_inter[2]_i_5/O
                         net (fo=3, routed)           0.777     7.690    ID_EX/ALURes_inter[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.328     8.018 r  ID_EX/ALURes_inter[0]_i_4/O
                         net (fo=1, routed)           0.796     8.814    ID_EX/ALURes_inter[0]_i_4_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.938 r  ID_EX/ALURes_inter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.938    ID_EX/ALURes_inter[0]_i_2_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.150 r  ID_EX/ALURes_inter_reg[0]_i_1/O
                         net (fo=2, routed)           0.460     9.610    MEM_WB/D[0]
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.299     9.909 r  MEM_WB/iesire_mux1[0]_i_8/O
                         net (fo=1, routed)           0.000     9.909    IDecode/regFile/iesire_mux1_reg[0]
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  IDecode/regFile/iesire_mux1_reg[0]_i_3/O
                         net (fo=1, routed)           0.342    10.468    IFetch/mem/iesire_mux1_reg[0][0]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.767 r  IFetch/mem/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.767    ssd/D[0]
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.031    15.105    ssd/iesire_mux1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.272ns (40.721%)  route 3.307ns (59.279%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[0]/Q
                         net (fo=11, routed)          1.026     6.591    ID_EX/rd1_inter_reg[2]_0[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.322     6.913 r  ID_EX/ALURes_inter[2]_i_5/O
                         net (fo=3, routed)           0.822     7.734    ID_EX/ALURes_inter[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.328     8.062 r  ID_EX/ALURes_inter[1]_i_4/O
                         net (fo=1, routed)           0.583     8.645    ID_EX/ALURes_inter[1]_i_4_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.769 r  ID_EX/ALURes_inter[1]_i_2/O
                         net (fo=1, routed)           0.000     8.769    ID_EX/ALURes_inter[1]_i_2_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     9.007 r  ID_EX/ALURes_inter_reg[1]_i_1/O
                         net (fo=2, routed)           0.468     9.475    MEM_WB/D[1]
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.298     9.773 r  MEM_WB/iesire_mux1[1]_i_8/O
                         net (fo=1, routed)           0.000     9.773    IDecode/regFile/iesire_mux1_reg[1]
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    10.018 r  IDecode/regFile/iesire_mux1_reg[1]_i_3/O
                         net (fo=1, routed)           0.409    10.427    MEM_WB/iesire_mux1_reg[3][0]
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.298    10.725 r  MEM_WB/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.725    ssd/D[1]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.029    15.103    ssd/iesire_mux1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 1.622ns (30.986%)  route 3.613ns (69.014%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[2]/Q
                         net (fo=13, routed)          1.018     6.582    ID_EX/rd1_inter_reg[2]_0[2]
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.879 r  ID_EX/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.879    ExecUnit/S[2]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.231 r  ExecUnit/zero1_inferred__0/i__carry/O[3]
                         net (fo=8, routed)           0.847     8.078    ID_EX/O[3]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.384 r  ID_EX/ALURes_inter[3]_i_1/O
                         net (fo=2, routed)           0.970     9.354    MEM_WB/D[3]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.478 r  MEM_WB/iesire_mux1[3]_i_3/O
                         net (fo=1, routed)           0.778    10.256    MEM_WB/ss[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.380 r  MEM_WB/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.380    ssd/D[2]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.031    15.105    ssd/iesire_mux1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.405ns (30.265%)  route 3.237ns (69.735%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[0]/Q
                         net (fo=11, routed)          1.026     6.591    ID_EX/rd1_inter_reg[2]_0[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.322     6.913 r  ID_EX/ALURes_inter[2]_i_5/O
                         net (fo=3, routed)           0.777     7.690    ID_EX/ALURes_inter[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.328     8.018 r  ID_EX/ALURes_inter[0]_i_4/O
                         net (fo=1, routed)           0.796     8.814    ID_EX/ALURes_inter[0]_i_4_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.938 r  ID_EX/ALURes_inter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.938    ID_EX/ALURes_inter[0]_i_2_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.150 r  ID_EX/ALURes_inter_reg[0]_i_1/O
                         net (fo=2, routed)           0.638     9.788    EX_MEM/D[0]
    SLICE_X63Y29         FDRE                                         r  EX_MEM/ALURes_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    EX_MEM/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  EX_MEM/ALURes_inter_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)       -0.222    14.852    EX_MEM/ALURes_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.974ns (40.505%)  route 2.899ns (59.495%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[2]/Q
                         net (fo=13, routed)          1.018     6.582    ID_EX/rd1_inter_reg[2]_0[2]
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.879 r  ID_EX/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.879    ExecUnit/S[2]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.231 r  ExecUnit/zero1_inferred__0/i__carry/O[3]
                         net (fo=8, routed)           0.657     7.889    ID_EX/O[3]
    SLICE_X63Y31         LUT4 (Prop_lut4_I1_O)        0.332     8.221 r  ID_EX/ALURes_inter[15]_i_1/O
                         net (fo=2, routed)           0.327     8.548    MEM_WB/D[10]
    SLICE_X64Y32         LUT4 (Prop_lut4_I3_O)        0.326     8.874 r  MEM_WB/iesire_mux1[3]_i_7/O
                         net (fo=5, routed)           0.593     9.467    IFetch/mem/iesire_mux1_reg[3]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  IFetch/mem/iesire_mux1[2]_i_6/O
                         net (fo=1, routed)           0.304     9.895    ssd/iesire_mux1_reg[2]_2
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.019 r  ssd/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.019    ssd/iesire_mux1[2]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.029    15.103    ssd/iesire_mux1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.431ns (33.962%)  route 2.783ns (66.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[0]/Q
                         net (fo=11, routed)          1.026     6.591    ID_EX/rd1_inter_reg[2]_0[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.322     6.913 r  ID_EX/ALURes_inter[2]_i_5/O
                         net (fo=3, routed)           0.822     7.734    ID_EX/ALURes_inter[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.328     8.062 r  ID_EX/ALURes_inter[1]_i_4/O
                         net (fo=1, routed)           0.583     8.645    ID_EX/ALURes_inter[1]_i_4_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.769 r  ID_EX/ALURes_inter[1]_i_2/O
                         net (fo=1, routed)           0.000     8.769    ID_EX/ALURes_inter[1]_i_2_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     9.007 r  ID_EX/ALURes_inter_reg[1]_i_1/O
                         net (fo=2, routed)           0.352     9.359    EX_MEM/D[1]
    SLICE_X61Y29         FDRE                                         r  EX_MEM/ALURes_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    EX_MEM/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  EX_MEM/ALURes_inter_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)       -0.221    14.889    EX_MEM/ALURes_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.317ns (32.586%)  route 2.725ns (67.414%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[0]/Q
                         net (fo=11, routed)          1.026     6.591    ID_EX/rd1_inter_reg[2]_0[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.322     6.913 r  ID_EX/ALURes_inter[2]_i_5/O
                         net (fo=3, routed)           0.418     7.330    ID_EX/ALURes_inter[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.328     7.658 r  ID_EX/ALURes_inter[2]_i_3/O
                         net (fo=1, routed)           0.433     8.091    ID_EX/ALURes_inter[2]_i_3_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.215 r  ID_EX/ALURes_inter[2]_i_2/O
                         net (fo=1, routed)           0.294     8.509    ID_EX/ALURes_inter[2]_i_2_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  ID_EX/ALURes_inter[2]_i_1/O
                         net (fo=2, routed)           0.553     9.187    EX_MEM/D[2]
    SLICE_X63Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.852    EX_MEM/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.067    15.010    EX_MEM/ALURes_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.374ns (35.483%)  route 2.498ns (64.517%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[2]/Q
                         net (fo=13, routed)          1.018     6.582    ID_EX/rd1_inter_reg[2]_0[2]
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.879 r  ID_EX/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.879    ExecUnit/S[2]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.231 r  ExecUnit/zero1_inferred__0/i__carry/O[3]
                         net (fo=8, routed)           0.847     8.078    ID_EX/O[3]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.384 r  ID_EX/ALURes_inter[3]_i_1/O
                         net (fo=2, routed)           0.634     9.018    EX_MEM/D[3]
    SLICE_X64Y27         FDRE                                         r  EX_MEM/ALURes_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.846    EX_MEM/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  EX_MEM/ALURes_inter_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.031    15.040    EX_MEM/ALURes_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.374ns (36.013%)  route 2.441ns (63.987%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[2]/Q
                         net (fo=13, routed)          1.018     6.582    ID_EX/rd1_inter_reg[2]_0[2]
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.879 r  ID_EX/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.879    ExecUnit/S[2]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.231 r  ExecUnit/zero1_inferred__0/i__carry/O[3]
                         net (fo=8, routed)           0.657     7.889    ID_EX/O[3]
    SLICE_X63Y31         LUT5 (Prop_lut5_I4_O)        0.306     8.195 r  ID_EX/ALURes_inter[5]_i_1/O
                         net (fo=2, routed)           0.766     8.961    EX_MEM/D[5]
    SLICE_X63Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.852    EX_MEM/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.081    14.996    EX_MEM/ALURes_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 ID_EX/rd1_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/ALURes_inter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.400ns (38.710%)  route 2.217ns (61.290%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    ID_EX/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ID_EX/rd1_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ID_EX/rd1_inter_reg[2]/Q
                         net (fo=13, routed)          1.018     6.582    ID_EX/rd1_inter_reg[2]_0[2]
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.879 r  ID_EX/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.879    ExecUnit/S[2]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.231 r  ExecUnit/zero1_inferred__0/i__carry/O[3]
                         net (fo=8, routed)           0.657     7.889    ID_EX/O[3]
    SLICE_X63Y31         LUT4 (Prop_lut4_I1_O)        0.332     8.221 r  ID_EX/ALURes_inter[15]_i_1/O
                         net (fo=2, routed)           0.541     8.762    EX_MEM/D[10]
    SLICE_X65Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.852    EX_MEM/clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  EX_MEM/ALURes_inter_reg[15]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)       -0.269    14.808    EX_MEM/ALURes_inter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_1_1/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_1_1/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_2_2/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_2_2/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_2_2/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_2_2/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_2_2/DP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_2_2/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_2_2/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.910%)  route 0.287ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IF_ID/instr_inter_reg[0]/Q
                         net (fo=11, routed)          0.287     1.898    IDecode/regFile/regArr_reg_0_7_2_2/A0
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_2_2/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_2_2/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.812    IDecode/regFile/regArr_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.744%)  route 0.290ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  IF_ID/instr_inter_reg[2]/Q
                         net (fo=11, routed)          0.290     1.901    IDecode/regFile/regArr_reg_0_7_0_0/A2
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    IDecode/regFile/regArr_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.744%)  route 0.290ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  IF_ID/instr_inter_reg[2]/Q
                         net (fo=11, routed)          0.290     1.901    IDecode/regFile/regArr_reg_0_7_0_0/A2
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    IDecode/regFile/regArr_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.744%)  route 0.290ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  IF_ID/instr_inter_reg[2]/Q
                         net (fo=11, routed)          0.290     1.901    IDecode/regFile/regArr_reg_0_7_1_1/A2
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    IDecode/regFile/regArr_reg_0_7_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 IF_ID/instr_inter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.744%)  route 0.290ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  IF_ID/instr_inter_reg[2]/Q
                         net (fo=11, routed)          0.290     1.901    IDecode/regFile/regArr_reg_0_7_1_1/A2
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.756    IDecode/regFile/regArr_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y29   EX_MEM/ALURes_inter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y32   EX_MEM/ALURes_inter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y29   EX_MEM/ALURes_inter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y32   EX_MEM/ALURes_inter_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y27   EX_MEM/ALURes_inter_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y27   EX_MEM/ALURes_inter_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y32   EX_MEM/ALURes_inter_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y32   EX_MEM/ALURes_inter_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y32   EX_MEM/ALURes_inter_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   IDecode/regFile/regArr_reg_0_7_2_2/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 1.746ns (72.828%)  route 0.651ns (27.172%))
  Logic Levels:           5  (CARRY4=4 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.060 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.060    IFetch/plusOp_carry__1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.397 r  IFetch/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.000     2.397    IFetch/pc[14]
    SLICE_X64Y31         FDCE                                         r  IFetch/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 1.665ns (71.878%)  route 0.651ns (28.122%))
  Logic Levels:           5  (CARRY4=4 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.060 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.060    IFetch/plusOp_carry__1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.316 r  IFetch/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000     2.316    IFetch/D[6]
    SLICE_X64Y31         FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.292ns  (logic 1.641ns (71.584%)  route 0.651ns (28.416%))
  Logic Levels:           5  (CARRY4=4 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.060 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.060    IFetch/plusOp_carry__1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.292 r  IFetch/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.000     2.292    IFetch/D[5]
    SLICE_X64Y31         FDCE                                         r  IFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.280ns  (logic 1.629ns (71.434%)  route 0.651ns (28.566%))
  Logic Levels:           4  (CARRY4=3 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.280 r  IFetch/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.000     2.280    IFetch/pc[10]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.274ns  (logic 1.623ns (71.359%)  route 0.651ns (28.641%))
  Logic Levels:           4  (CARRY4=3 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.274 r  IFetch/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.000     2.274    IFetch/pc[12]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.199ns  (logic 1.548ns (70.382%)  route 0.651ns (29.618%))
  Logic Levels:           4  (CARRY4=3 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.199 r  IFetch/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.000     2.199    IFetch/pc[11]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.175ns  (logic 1.524ns (70.055%)  route 0.651ns (29.945%))
  Logic Levels:           4  (CARRY4=3 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    IFetch/plusOp_carry__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.175 r  IFetch/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.000     2.175    IFetch/D[4]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.163ns  (logic 1.512ns (69.889%)  route 0.651ns (30.111%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.163 r  IFetch/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.000     2.163    IFetch/D[3]
    SLICE_X64Y29         FDCE                                         r  IFetch/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 1.506ns (69.805%)  route 0.651ns (30.195%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.157 r  IFetch/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.000     2.157    IFetch/pc[8]
    SLICE_X64Y29         FDCE                                         r  IFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.082ns  (logic 1.431ns (68.718%)  route 0.651ns (31.282%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.651     1.169    IFetch/pc_0[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.826 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    IFetch/plusOp_carry_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.082 r  IFetch/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.082    IFetch/pc[7]
    SLICE_X64Y29         FDCE                                         r  IFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[1]/Q
                         net (fo=4, routed)           0.104     0.268    IFetch/mem/Q[1]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.313 r  IFetch/mem/instr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.313    IFetch/mem/instr[10]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  IFetch/mem/instr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  IFetch/pc_reg[1]/Q
                         net (fo=4, routed)           0.105     0.269    IFetch/mem/Q[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  IFetch/mem/instr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.314    IFetch/mem/instr[7]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  IFetch/mem/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.213ns (66.916%)  route 0.105ns (33.084%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[1]/Q
                         net (fo=4, routed)           0.105     0.269    IFetch/mem/Q[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.049     0.318 r  IFetch/mem/instr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    IFetch/mem/instr[8]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  IFetch/mem/instr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.210ns (56.796%)  route 0.160ns (43.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[2]/Q
                         net (fo=4, routed)           0.160     0.324    IFetch/mem/Q[2]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.046     0.370 r  IFetch/mem/instr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.370    IFetch/mem/instr[11]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  IFetch/mem/instr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[0]/Q
                         net (fo=8, routed)           0.197     0.338    IFetch/mem/Q[0]
    SLICE_X62Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  IFetch/mem/instr[5]_i_1/O
                         net (fo=2, routed)           0.000     0.383    IFetch/pc[0]
    SLICE_X62Y28         FDCE                                         r  IFetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE                         0.000     0.000 r  IFetch/pc_reg[11]/C
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[11]/Q
                         net (fo=1, routed)           0.114     0.278    IFetch/pc_reg_n_0_[11]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  IFetch/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.000     0.388    IFetch/pc[11]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE                         0.000     0.000 r  IFetch/pc_reg[15]/C
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[15]/Q
                         net (fo=1, routed)           0.114     0.278    IFetch/pc_reg_n_0_[15]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  IFetch/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000     0.388    IFetch/D[6]
    SLICE_X64Y31         FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  IFetch/pc_reg[7]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[7]/Q
                         net (fo=1, routed)           0.114     0.278    IFetch/pc_reg_n_0_[7]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  IFetch/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     0.388    IFetch/pc[7]
    SLICE_X64Y29         FDCE                                         r  IFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  IFetch/pc_reg[3]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[3]/Q
                         net (fo=4, routed)           0.138     0.302    IFetch/pc_0[3]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  IFetch/plusOp_carry/O[2]
                         net (fo=2, routed)           0.000     0.412    IFetch/D[2]
    SLICE_X64Y28         FDCE                                         r  IFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE                         0.000     0.000 r  IFetch/pc_reg[11]/C
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IFetch/pc_reg[11]/Q
                         net (fo=1, routed)           0.114     0.278    IFetch/pc_reg_n_0_[11]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  IFetch/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.000     0.424    IFetch/pc[12]
    SLICE_X64Y30         FDCE                                         r  IFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 4.111ns (53.809%)  route 3.529ns (46.191%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.146    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ssd/iesire_mux1_reg[2]/Q
                         net (fo=7, routed)           1.179     6.781    ssd/iesire_mux1_reg_n_0_[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.905 r  ssd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.351     9.256    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.787 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.787    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.368ns (58.637%)  route 3.081ns (41.363%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.626     5.147    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.181     6.784    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.152     6.936 r  ssd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900     8.836    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.596 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.596    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.435ns  (logic 4.320ns (58.110%)  route 3.114ns (41.890%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.146    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ssd/iesire_mux1_reg[2]/Q
                         net (fo=7, routed)           1.165     6.767    ssd/iesire_mux1_reg_n_0_[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.153     6.920 r  ssd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.950     8.870    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    12.581 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.581    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.100ns (55.692%)  route 3.262ns (44.308%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.146    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ssd/iesire_mux1_reg[2]/Q
                         net (fo=7, routed)           1.165     6.767    ssd/iesire_mux1_reg_n_0_[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.891 r  ssd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.988    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.508 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.508    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.321ns (58.727%)  route 3.037ns (41.273%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.626     5.147    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.191     6.794    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.150     6.944 r  ssd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.846     8.790    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.505 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.505    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.109ns (57.152%)  route 3.081ns (42.848%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.626     5.147    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.191     6.794    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  ssd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.890     8.808    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.337 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.337    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.115ns (58.405%)  route 2.931ns (41.595%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.626     5.147    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.181     6.784    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.908 r  ssd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     8.658    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.193 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.193    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 4.104ns (70.487%)  route 1.718ns (29.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.146    ssd/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ssd/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           1.718     7.284    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.685    10.969 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.969    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 4.117ns (71.217%)  route 1.664ns (28.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.142    ssd/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  ssd/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           1.664     7.225    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698    10.923 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.923    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 3.959ns (68.656%)  route 1.807ns (31.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.146    ssd/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ssd/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           1.807     7.410    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.913 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.913    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.631%)  route 0.402ns (68.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.177     2.061    IFetch/AR[0]
    SLICE_X64Y31         FDCE                                         f  IFetch/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.631%)  route 0.402ns (68.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.177     2.061    IFetch/AR[0]
    SLICE_X64Y31         FDCE                                         f  IFetch/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.631%)  route 0.402ns (68.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.177     2.061    IFetch/AR[0]
    SLICE_X64Y31         FDCE                                         f  IFetch/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.096%)  route 0.476ns (71.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.251     2.135    IFetch/AR[0]
    SLICE_X64Y30         FDCE                                         f  IFetch/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.096%)  route 0.476ns (71.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.251     2.135    IFetch/AR[0]
    SLICE_X64Y30         FDCE                                         f  IFetch/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.096%)  route 0.476ns (71.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.251     2.135    IFetch/AR[0]
    SLICE_X64Y30         FDCE                                         f  IFetch/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.096%)  route 0.476ns (71.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.251     2.135    IFetch/AR[0]
    SLICE_X64Y30         FDCE                                         f  IFetch/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.186ns (25.462%)  route 0.544ns (74.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.320     2.204    IFetch/AR[0]
    SLICE_X62Y28         FDCE                                         f  IFetch/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.186ns (23.738%)  route 0.598ns (76.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.373     2.257    IFetch/AR[0]
    SLICE_X64Y29         FDCE                                         f  IFetch/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.186ns (23.738%)  route 0.598ns (76.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    deb2/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.225     1.839    deb2/Q3
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  deb2/pc[15]_i_1/O
                         net (fo=16, routed)          0.373     2.257    IFetch/AR[0]
    SLICE_X64Y29         FDCE                                         f  IFetch/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.674ns  (logic 1.822ns (23.740%)  route 5.852ns (76.260%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=24, routed)          4.844     6.294    MEM_WB/sw_IBUF[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     6.418 r  MEM_WB/iesire_mux1[1]_i_6/O
                         net (fo=1, routed)           0.440     6.858    IFetch/mem/iesire_mux1_reg[1]
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  IFetch/mem/iesire_mux1[1]_i_2/O
                         net (fo=1, routed)           0.567     7.550    MEM_WB/iesire_mux1_reg[3][1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.674 r  MEM_WB/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.674    ssd/D[1]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.654ns  (logic 2.055ns (26.845%)  route 5.599ns (73.155%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=24, routed)          4.848     6.298    IFetch/mem/sw_IBUF[1]
    SLICE_X65Y30         LUT4 (Prop_lut4_I3_O)        0.154     6.452 r  IFetch/mem/iesire_mux1[3]_i_6/O
                         net (fo=1, routed)           0.467     6.919    MEM_WB/iesire_mux1_reg[3]_1
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.327     7.246 r  MEM_WB/iesire_mux1[3]_i_2/O
                         net (fo=1, routed)           0.284     7.530    MEM_WB/ss[7]
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  MEM_WB/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.654    ssd/D[2]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.598ns  (logic 1.822ns (23.978%)  route 5.776ns (76.022%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=24, routed)          3.885     5.334    IFetch/mem/sw_IBUF[1]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  IFetch/mem/iesire_mux1[0]_i_9/O
                         net (fo=1, routed)           0.950     6.408    MEM_WB/iesire_mux1_reg[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.532 r  MEM_WB/iesire_mux1[0]_i_5/O
                         net (fo=1, routed)           0.941     7.474    IFetch/mem/iesire_mux1_reg[0][1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  IFetch/mem/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.598    ssd/D[0]
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.539ns  (logic 1.822ns (24.166%)  route 5.717ns (75.834%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=24, routed)          4.848     6.298    IFetch/sw_IBUF[1]
    SLICE_X65Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.422 r  IFetch/iesire_mux1[2]_i_9/O
                         net (fo=1, routed)           0.564     6.987    IFetch/mem/iesire_mux1_reg[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.111 r  IFetch/mem/iesire_mux1[2]_i_6/O
                         net (fo=1, routed)           0.304     7.415    ssd/iesire_mux1_reg[2]_2
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  ssd/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.539    ssd/iesire_mux1[2]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            deb1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.441ns (31.092%)  route 3.194ns (68.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           3.194     4.636    deb1/btn_IBUF[0]
    SLICE_X60Y32         FDRE                                         r  deb1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.851    deb1/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  deb1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            deb2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 1.454ns (31.803%)  route 3.117ns (68.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           3.117     4.571    deb2/btn_IBUF[0]
    SLICE_X60Y32         FDRE                                         r  deb2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.851    deb2/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  deb2/Q1_reg/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.456ns (32.391%)  route 0.952ns (67.609%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=3, routed)           0.952     1.408    IF_ID/instr_inter_reg[1]_0[4]
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.147%)  route 0.532ns (53.853%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[5]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IFetch/mem/instr_reg[5]/Q
                         net (fo=2, routed)           0.532     0.988    IF_ID/instr_inter_reg[1]_0[1]
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[5]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.152%)  route 0.509ns (54.848%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=3, routed)           0.509     0.928    IF_ID/instr_inter_reg[1]_0[5]
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[1]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.915%)  route 0.494ns (54.085%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[8]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[8]/Q
                         net (fo=3, routed)           0.494     0.913    IF_ID/instr_inter_reg[1]_0[3]
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508     4.849    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[7]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[7]/Q
                         net (fo=2, routed)           0.124     0.265    IF_ID/instr_inter_reg[1]_0[2]
    SLICE_X65Y29         FDRE                                         r  IF_ID/instr_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    IF_ID/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  IF_ID/instr_inter_reg[7]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.278%)  route 0.134ns (48.722%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[2]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    IF_ID/instr_inter_reg[1]_0[0]
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[2]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.216%)  route 0.183ns (58.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[8]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[8]/Q
                         net (fo=3, routed)           0.183     0.311    IF_ID/instr_inter_reg[1]_0[3]
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[4]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.030%)  route 0.184ns (58.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=3, routed)           0.184     0.312    IF_ID/instr_inter_reg[1]_0[5]
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[1]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.366%)  route 0.184ns (56.634%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[5]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[5]/Q
                         net (fo=2, routed)           0.184     0.325    IF_ID/instr_inter_reg[1]_0[1]
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    IF_ID/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  IF_ID/instr_inter_reg[5]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IF_ID/instr_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.613%)  route 0.352ns (71.387%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=3, routed)           0.352     0.493    IF_ID/instr_inter_reg[1]_0[4]
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    IF_ID/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  IF_ID/instr_inter_reg[0]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.975%)  route 0.347ns (60.025%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[5]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[5]/Q
                         net (fo=2, routed)           0.166     0.307    IFetch/mem/instr_reg[11]_1[1]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.352 r  IFetch/mem/iesire_mux1[1]_i_2/O
                         net (fo=1, routed)           0.180     0.533    MEM_WB/iesire_mux1_reg[3][1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.578 r  MEM_WB/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.578    ssd/D[1]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[1]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.645%)  route 0.399ns (63.355%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[2]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[2]/Q
                         net (fo=3, routed)           0.066     0.207    IDecode/regFile/iesire_mux1_reg[1]_i_3_0[0]
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.252 r  IDecode/regFile/iesire_mux1[2]_i_3/O
                         net (fo=1, routed)           0.333     0.585    ssd/iesire_mux1_reg[2]_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.630 r  ssd/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.630    ssd/iesire_mux1[2]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[2]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.271ns (40.908%)  route 0.391ns (59.092%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[8]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[8]/Q
                         net (fo=3, routed)           0.125     0.253    IFetch/mem/instr_reg[11]_1[3]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.098     0.351 r  IFetch/mem/iesire_mux1[0]_i_2/O
                         net (fo=1, routed)           0.267     0.617    IFetch/mem/ss[4]
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  IFetch/mem/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    ssd/D[0]
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    ssd/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ssd/iesire_mux1_reg[0]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.272ns (36.426%)  route 0.475ns (63.574%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=3, routed)           0.255     0.383    IFetch/mem/instr_reg[11]_1[5]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.099     0.482 r  IFetch/mem/iesire_mux1[3]_i_5/O
                         net (fo=1, routed)           0.220     0.702    MEM_WB/iesire_mux1_reg[3][2]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.747 r  MEM_WB/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.747    ssd/D[2]
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    ssd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ssd/iesire_mux1_reg[3]/C





