

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 05:58:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      162|    71307|  1.620 us|  0.713 ms|  162|  71307|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102  |load_tile_mm_Pipeline_InputTileHread_InputTileWread  |      157|    71302|  1.570 us|  0.713 ms|  157|  71302|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     554|     805|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      91|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     631|    1029|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102  |load_tile_mm_Pipeline_InputTileHread_InputTileWread  |        0|   1|  554|  805|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   1|  554|  805|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_4ns_9ns_17_4_1_U245  |am_addmul_8ns_4ns_9ns_17_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_191_p2       |         +|   0|  0|  16|           9|           4|
    |add_ln48_fu_240_p2       |         +|   0|  0|  17|          10|           4|
    |add_ln534_fu_127_p2      |         +|   0|  0|  16|           9|           5|
    |add_ln537_fu_159_p2      |         +|   0|  0|  16|           9|           5|
    |add_ln60_2_fu_230_p2     |         +|   0|  0|  16|           9|           9|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln60_1_fu_214_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln60_2_fu_222_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln60_fu_205_p3    |    select|   0|  0|   4|           1|           4|
    |th_eff_fu_151_p3         |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_179_p3         |    select|   0|  0|   8|           1|           8|
    |xor_ln534_fu_145_p2      |       xor|   0|  0|   8|           8|           2|
    |xor_ln537_fu_173_p2      |       xor|   0|  0|   8|           8|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 133|          68|          66|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  37|          7|    1|          7|
    |ap_done                |   9|          2|    1|          2|
    |ap_return_0            |   9|          2|    9|         18|
    |ap_return_1            |   9|          2|    8|         16|
    |ap_return_2            |   9|          2|    1|          2|
    |m_axi_gmem_in_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem_in_RREADY   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  91|         19|   22|         49|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln43_reg_287                                                             |   9|   0|    9|          0|
    |add_ln48_reg_322                                                             |  10|   0|   10|          0|
    |add_ln60_2_reg_317                                                           |   6|   0|    9|          3|
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_return_0_preg                                                             |   9|   0|    9|          0|
    |ap_return_1_preg                                                             |   8|   0|    9|          1|
    |ap_return_2_preg                                                             |   1|   0|    1|          0|
    |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln43_reg_297                                                             |  17|   0|   17|          0|
    |select_ln60_reg_312                                                          |   1|   0|    3|          2|
    |w0_cast2_reg_282                                                             |   8|   0|    9|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  77|   0|   84|          7|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_continue                                                       |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_0                                                       |  out|    9|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_1                                                       |  out|    9|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_2                                                       |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|m_axi_gmem_in_AWVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WID                                                 |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                               |   in|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                            |   in|    9|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|input_ftmap                                                       |   in|   64|     ap_none|                                              input_ftmap|        scalar|
|h0                                                                |   in|    9|     ap_none|                                                       h0|        scalar|
|w0                                                                |   in|    8|     ap_none|                                                       w0|        scalar|
|phase                                                             |   in|    1|     ap_none|                                                    phase|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.56>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 7 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 8 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w0_cast2 = zext i8 %w0_read"   --->   Operation 9 'zext' 'w0_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%add_ln534 = add i9 %h0_read, i9 16" [src/srcnn.cpp:534]   --->   Operation 10 'add' 'add_ln534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln534, i32 8" [src/srcnn.cpp:534]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln533 = trunc i9 %h0_read" [src/srcnn.cpp:533]   --->   Operation 12 'trunc' 'trunc_ln533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln534 = xor i8 %trunc_ln533, i8 255" [src/srcnn.cpp:534]   --->   Operation 13 'xor' 'xor_ln534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln534, i8 16" [src/srcnn.cpp:534]   --->   Operation 14 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln537 = add i9 %w0_cast2, i9 16" [src/srcnn.cpp:537]   --->   Operation 15 'add' 'add_ln537' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln537, i32 8" [src/srcnn.cpp:537]   --->   Operation 16 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%xor_ln537 = xor i8 %w0_read, i8 255" [src/srcnn.cpp:537]   --->   Operation 17 'xor' 'xor_ln537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%tw_eff = select i1 %tmp_7, i8 %xor_ln537, i8 16" [src/srcnn.cpp:537]   --->   Operation 18 'select' 'tw_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%tw_eff_cast = zext i8 %tw_eff" [src/srcnn.cpp:537]   --->   Operation 19 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln43 = add i9 %tw_eff_cast, i9 12" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 20 'add' 'add_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:534]   --->   Operation 21 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.39ns) (grouped into DSP with root node mul_ln43)   --->   "%add_ln43_1 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 22 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into DSP with root node mul_ln43)   --->   "%zext_ln43 = zext i9 %add_ln43_1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 23 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i9 %add_ln43" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 24 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 25 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 26 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 26 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 27 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 27 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 28 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 29 'read' 'phase_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 30 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.20ns)   --->   "%select_ln60 = select i1 %phase_read, i3 4, i3 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 31 'select' 'select_ln60' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_2)   --->   "%select_ln60_1 = select i1 %phase_read, i9 224, i9 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 32 'select' 'select_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln60_2)   --->   "%select_ln60_2 = select i1 %phase_read, i9 56, i9 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 33 'select' 'select_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln60_2 = add i9 %select_ln60_1, i9 %select_ln60_2" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 34 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%h0_cast10_i = zext i9 %h0_read"   --->   Operation 35 'zext' 'h0_cast10_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln48 = add i10 %h0_cast10_i, i10 1018" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 36 'add' 'add_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln60 = call void @load_tile_mm_Pipeline_InputTileHread_InputTileWread, i9 %add_ln60_2, i10 %add_ln48, i10 %add_ln48, i17 %mul_ln43, i9 %add_ln43, i3 %select_ln60, i8 %w0_read, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 37 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 65025, void @empty_27, void @empty_2, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln60 = call void @load_tile_mm_Pipeline_InputTileHread_InputTileWread, i9 %add_ln60_2, i10 %add_ln48, i10 %add_ln48, i17 %mul_ln43, i9 %add_ln43, i3 %select_ln60, i8 %w0_read, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 42 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue i19 <undef>, i9 %h0_read" [src/srcnn.cpp:542]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i19 %mrv, i9 %w0_cast2" [src/srcnn.cpp:542]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i19 %mrv_1, i1 %phase_read" [src/srcnn.cpp:542]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln542 = ret i19 %mrv_2" [src/srcnn.cpp:542]   --->   Operation 46 'ret' 'ret_ln542' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w0_read           (read         ) [ 0011111]
h0_read           (read         ) [ 0011111]
w0_cast2          (zext         ) [ 0011111]
add_ln534         (add          ) [ 0000000]
tmp               (bitselect    ) [ 0000000]
trunc_ln533       (trunc        ) [ 0000000]
xor_ln534         (xor          ) [ 0000000]
th_eff            (select       ) [ 0000000]
add_ln537         (add          ) [ 0000000]
tmp_7             (bitselect    ) [ 0000000]
xor_ln537         (xor          ) [ 0000000]
tw_eff            (select       ) [ 0000000]
tw_eff_cast       (zext         ) [ 0000000]
add_ln43          (add          ) [ 0011111]
th_eff_cast       (zext         ) [ 0000000]
add_ln43_1        (add          ) [ 0000000]
zext_ln43         (zext         ) [ 0011100]
zext_ln43_2       (zext         ) [ 0011100]
mul_ln43          (mul          ) [ 0000011]
phase_read        (read         ) [ 0000001]
input_ftmap_read  (read         ) [ 0000001]
select_ln60       (select       ) [ 0000001]
select_ln60_1     (select       ) [ 0000000]
select_ln60_2     (select       ) [ 0000000]
add_ln60_2        (add          ) [ 0000001]
h0_cast10_i       (zext         ) [ 0000000]
add_ln48          (add          ) [ 0000001]
specmemcore_ln0   (specmemcore  ) [ 0000000]
specmemcore_ln0   (specmemcore  ) [ 0000000]
specmemcore_ln0   (specmemcore  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln60         (call         ) [ 0000000]
mrv               (insertvalue  ) [ 0000000]
mrv_1             (insertvalue  ) [ 0000000]
mrv_2             (insertvalue  ) [ 0000000]
ret_ln542         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phase">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_tile_mm_Pipeline_InputTileHread_InputTileWread"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="w0_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="h0_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="9" slack="0"/>
<pin id="87" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="phase_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_ftmap_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="0" index="3" bw="10" slack="0"/>
<pin id="107" dir="0" index="4" bw="17" slack="1"/>
<pin id="108" dir="0" index="5" bw="9" slack="4"/>
<pin id="109" dir="0" index="6" bw="3" slack="0"/>
<pin id="110" dir="0" index="7" bw="8" slack="4"/>
<pin id="111" dir="0" index="8" bw="64" slack="0"/>
<pin id="112" dir="0" index="9" bw="32" slack="0"/>
<pin id="113" dir="0" index="10" bw="32" slack="0"/>
<pin id="114" dir="0" index="11" bw="32" slack="0"/>
<pin id="115" dir="0" index="12" bw="32" slack="0"/>
<pin id="116" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="w0_cast2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln534_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln534/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln533_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln533/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="xor_ln534_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln534/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="th_eff_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln537_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_7_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln537_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln537/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tw_eff_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tw_eff_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tw_eff_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln43_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="th_eff_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln43_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln60_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln60_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln60_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_2/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln60_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="h0_cast10_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="4"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast10_i/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln48_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mrv_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="19" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="5"/>
<pin id="251" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mrv_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="19" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="5"/>
<pin id="256" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mrv_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="19" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="1"/>
<pin id="261" dir="1" index="2" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="263" class="1007" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln43_1/1 zext_ln43/1 mul_ln43/1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="w0_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="4"/>
<pin id="273" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="w0_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="h0_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="4"/>
<pin id="278" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="h0_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="w0_cast2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="5"/>
<pin id="284" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="w0_cast2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="add_ln43_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="4"/>
<pin id="289" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="292" class="1005" name="zext_ln43_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="1"/>
<pin id="294" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="mul_ln43_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="17" slack="1"/>
<pin id="299" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43 "/>
</bind>
</comp>

<comp id="302" class="1005" name="phase_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="input_ftmap_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="select_ln60_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln60_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="add_ln48_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="96" pin="2"/><net_sink comp="102" pin=8"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="102" pin=11"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="102" pin=12"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="84" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="84" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="133" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="123" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="78" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="165" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="151" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="90" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="102" pin=6"/></net>

<net id="219"><net_src comp="90" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="90" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="214" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="222" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="247"><net_src comp="240" pin="2"/><net_sink comp="102" pin=3"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="197" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="201" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="78" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="102" pin=7"/></net>

<net id="279"><net_src comp="84" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="285"><net_src comp="123" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="290"><net_src comp="191" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="295"><net_src comp="201" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="300"><net_src comp="263" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="305"><net_src comp="90" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="310"><net_src comp="96" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="102" pin=8"/></net>

<net id="315"><net_src comp="205" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="320"><net_src comp="230" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="325"><net_src comp="240" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="102" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {5 6 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {5 6 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {5 6 }
 - Input state : 
	Port: load_tile_mm : gmem_in | {5 6 }
	Port: load_tile_mm : input_ftmap | {5 }
	Port: load_tile_mm : h0 | {1 }
	Port: load_tile_mm : w0 | {1 }
	Port: load_tile_mm : phase | {5 }
	Port: load_tile_mm : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {}
	Port: load_tile_mm : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {}
	Port: load_tile_mm : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {}
  - Chain level:
	State 1
		tmp : 1
		xor_ln534 : 1
		th_eff : 1
		add_ln537 : 1
		tmp_7 : 2
		tw_eff : 3
		tw_eff_cast : 4
		add_ln43 : 5
		th_eff_cast : 2
		add_ln43_1 : 3
		zext_ln43 : 4
		zext_ln43_2 : 6
		mul_ln43 : 7
	State 2
	State 3
	State 4
	State 5
		add_ln60_2 : 1
		add_ln48 : 1
		call_ln60 : 2
	State 6
		mrv_1 : 1
		mrv_2 : 2
		ret_ln542 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |    1    |  0.427  |   484   |   666   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        add_ln534_fu_127                        |    0    |    0    |    0    |    16   |
|          |                        add_ln537_fu_159                        |    0    |    0    |    0    |    15   |
|    add   |                         add_ln43_fu_191                        |    0    |    0    |    0    |    15   |
|          |                        add_ln60_2_fu_230                       |    0    |    0    |    0    |    16   |
|          |                         add_ln48_fu_240                        |    0    |    0    |    0    |    16   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                          th_eff_fu_151                         |    0    |    0    |    0    |    8    |
|          |                          tw_eff_fu_179                         |    0    |    0    |    0    |    8    |
|  select  |                       select_ln60_fu_205                       |    0    |    0    |    0    |    3    |
|          |                      select_ln60_1_fu_214                      |    0    |    0    |    0    |    9    |
|          |                      select_ln60_2_fu_222                      |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                        xor_ln534_fu_145                        |    0    |    0    |    0    |    8    |
|          |                        xor_ln537_fu_173                        |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|  addmul  |                           grp_fu_263                           |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       w0_read_read_fu_78                       |    0    |    0    |    0    |    0    |
|   read   |                       h0_read_read_fu_84                       |    0    |    0    |    0    |    0    |
|          |                      phase_read_read_fu_90                     |    0    |    0    |    0    |    0    |
|          |                   input_ftmap_read_read_fu_96                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         w0_cast2_fu_123                        |    0    |    0    |    0    |    0    |
|          |                       tw_eff_cast_fu_187                       |    0    |    0    |    0    |    0    |
|   zext   |                       th_eff_cast_fu_197                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln43_2_fu_201                       |    0    |    0    |    0    |    0    |
|          |                       h0_cast10_i_fu_237                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                           tmp_fu_133                           |    0    |    0    |    0    |    0    |
|          |                          tmp_7_fu_165                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln533_fu_141                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           mrv_fu_248                           |    0    |    0    |    0    |    0    |
|insertvalue|                          mrv_1_fu_253                          |    0    |    0    |    0    |    0    |
|          |                          mrv_2_fu_258                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    2    |  0.427  |   484   |   797   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln43_reg_287    |    9   |
|    add_ln48_reg_322    |   10   |
|   add_ln60_2_reg_317   |    9   |
|     h0_read_reg_276    |    9   |
|input_ftmap_read_reg_307|   64   |
|    mul_ln43_reg_297    |   17   |
|   phase_read_reg_302   |    1   |
|   select_ln60_reg_312  |    3   |
|    w0_cast2_reg_282    |    9   |
|     w0_read_reg_271    |    8   |
|   zext_ln43_2_reg_292  |   17   |
+------------------------+--------+
|          Total         |   156  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |  p1  |   2  |   9  |   18   ||    9    |
| grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |  p2  |   2  |  10  |   20   ||    9    |
| grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |  p3  |   2  |  10  |   20   ||    9    |
| grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |  p6  |   2  |   3  |    6   ||    9    |
| grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 |  p8  |   2  |  64  |   128  ||    9    |
|                           grp_fu_263                           |  p1  |   2  |   4  |    8   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   200  ||  2.562  ||    54   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   484  |   797  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   156  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   640  |   851  |
+-----------+--------+--------+--------+--------+
