design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/ssrv,ssrv_top,RUN_2025.10.17_12.31.11,flow completed,7h3m42s0ms,3h6m12s0ms,110557.8961238451,6.941430932624999,11055.789612384511,-1,13.3569,8120.71,72592,0,0,0,0,0,0,0,1259,888,0,0,9195263,772050,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,7062067615.0,0.0,32.24,34.08,19.82,23.73,10.52,109118,133460,1529,25613,0,0,0,113942,708,3200,1780,4463,35304,3302,987,22360,5162,10090,60,452573,97846,15946,117586,76743,760694,6849997.1904,0.0148,0.027,0.00048,0.0184,0.0343,6.65e-06,0.0205,0.0404,7.16e-06,12.630000000000003,100.0,10.0,100,1,10,153.18,153.6,0.3,1,10,0.2,0,sky130_fd_sc_hd,AREA 0
