
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: insn_beq_ch0.sv
Parsing SystemVerilog input from `insn_beq_ch0.sv' to AST representation.
Generating RTLIL representation for module `\rvfi_channel'.
Generating RTLIL representation for module `\rvfi_testbench'.
Generating RTLIL representation for module `\rvfi_seq'.
Generating RTLIL representation for module `\rvfi_assume_seq'.
Generating RTLIL representation for module `\rvfi_insn_check'.
Generating RTLIL representation for module `\rvfi_insn_beq'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv
Parsing SystemVerilog input from `/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv' to AST representation.
Generating RTLIL representation for module `\rvfi_wrapper'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv
Parsing SystemVerilog input from `/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv' to AST representation.
Generating RTLIL representation for module `\myRiscv'.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:349.25-349.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:350.25-350.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:351.25-351.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:352.25-352.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:353.25-353.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:354.25-354.49.
Successfully finished Verilog frontend.

4. Executing PREP pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Used module:     \rvfi_wrapper
Used module:         \myRiscv
Used module:     \rvfi_insn_check
Used module:         \rvfi_insn_beq

4.1.2. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Used module:     \rvfi_wrapper
Used module:         \myRiscv
Used module:     \rvfi_insn_check
Used module:         \rvfi_insn_beq
Removing unused module `\rvfi_assume_seq'.
Removing unused module `\rvfi_seq'.
Removing unused module `\rvfi_channel'.
Removed 3 unused modules.
Module rvfi_insn_check directly or indirectly contains formal properties -> setting "keep" attribute.
Module rvfi_testbench directly or indirectly contains formal properties -> setting "keep" attribute.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$rvfi_insn_check.sv:123$92 in module rvfi_insn_check.
Marked 10 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$333 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$332 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$290 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281 in module myRiscv.
Removed a total of 5 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 36 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\rvfi_testbench.$proc$rvfi_testbench.sv:32$13'.
  Set init value: \cycle_reg = 8'00000000

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

4.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
     1/79: $3\i[31:0]
     2/79: $2\i[31:0]
     3/79: $1\i[31:0]
     4/79: $0$formal$rvfi_insn_check.sv:124$28_EN[0:0]$94
     5/79: $0$formal$rvfi_insn_check.sv:124$28_CHECK[0:0]$93
     6/79: $0$formal$rvfi_insn_check.sv:125$29_EN[0:0]$96
     7/79: $0$formal$rvfi_insn_check.sv:125$29_CHECK[0:0]$95
     8/79: $0$formal$rvfi_insn_check.sv:126$30_EN[0:0]$98
     9/79: $0$formal$rvfi_insn_check.sv:126$30_CHECK[0:0]$97
    10/79: $0$formal$rvfi_insn_check.sv:127$31_EN[0:0]$100
    11/79: $0$formal$rvfi_insn_check.sv:127$31_CHECK[0:0]$99
    12/79: $0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
    13/79: $0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
    14/79: $0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
    15/79: $0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
    16/79: $0$formal$rvfi_insn_check.sv:134$34_EN[0:0]$106
    17/79: $0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
    18/79: $0$formal$rvfi_insn_check.sv:135$35_EN[0:0]$108
    19/79: $0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
    20/79: $0$formal$rvfi_insn_check.sv:136$36_EN[0:0]$110
    21/79: $0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
    22/79: $0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
    23/79: $0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
    24/79: $0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
    25/79: $0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
    26/79: $0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
    27/79: $0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
    28/79: $0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
    29/79: $0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
    30/79: $0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
    31/79: $0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
    32/79: $0$formal$rvfi_insn_check.sv:156$42_EN[0:0]$122
    33/79: $0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
    34/79: $0$formal$rvfi_insn_check.sv:157$43_EN[0:0]$124
    35/79: $0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
    36/79: $0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
    37/79: $0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
    38/79: $0$formal$rvfi_insn_check.sv:165$45_EN[0:0]$128
    39/79: $0$formal$rvfi_insn_check.sv:165$45_CHECK[0:0]$127
    40/79: $0$formal$rvfi_insn_check.sv:166$46_EN[0:0]$130
    41/79: $0$formal$rvfi_insn_check.sv:166$46_CHECK[0:0]$129
    42/79: $0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
    43/79: $0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
    44/79: $0$formal$rvfi_insn_check.sv:169$48_EN[0:0]$134
    45/79: $0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
    46/79: $0$formal$rvfi_insn_check.sv:172$49_EN[0:0]$136
    47/79: $0$formal$rvfi_insn_check.sv:172$49_CHECK[0:0]$135
    48/79: $0$formal$rvfi_insn_check.sv:165$50_EN[0:0]$138
    49/79: $0$formal$rvfi_insn_check.sv:165$50_CHECK[0:0]$137
    50/79: $0$formal$rvfi_insn_check.sv:166$51_EN[0:0]$140
    51/79: $0$formal$rvfi_insn_check.sv:166$51_CHECK[0:0]$139
    52/79: $0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
    53/79: $0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
    54/79: $0$formal$rvfi_insn_check.sv:169$53_EN[0:0]$144
    55/79: $0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
    56/79: $0$formal$rvfi_insn_check.sv:172$54_EN[0:0]$146
    57/79: $0$formal$rvfi_insn_check.sv:172$54_CHECK[0:0]$145
    58/79: $0$formal$rvfi_insn_check.sv:165$55_EN[0:0]$148
    59/79: $0$formal$rvfi_insn_check.sv:165$55_CHECK[0:0]$147
    60/79: $0$formal$rvfi_insn_check.sv:166$56_EN[0:0]$150
    61/79: $0$formal$rvfi_insn_check.sv:166$56_CHECK[0:0]$149
    62/79: $0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
    63/79: $0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
    64/79: $0$formal$rvfi_insn_check.sv:169$58_EN[0:0]$154
    65/79: $0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
    66/79: $0$formal$rvfi_insn_check.sv:172$59_EN[0:0]$156
    67/79: $0$formal$rvfi_insn_check.sv:172$59_CHECK[0:0]$155
    68/79: $0$formal$rvfi_insn_check.sv:165$60_EN[0:0]$158
    69/79: $0$formal$rvfi_insn_check.sv:165$60_CHECK[0:0]$157
    70/79: $0$formal$rvfi_insn_check.sv:166$61_EN[0:0]$160
    71/79: $0$formal$rvfi_insn_check.sv:166$61_CHECK[0:0]$159
    72/79: $0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
    73/79: $0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
    74/79: $0$formal$rvfi_insn_check.sv:169$63_EN[0:0]$164
    75/79: $0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
    76/79: $0$formal$rvfi_insn_check.sv:172$64_EN[0:0]$166
    77/79: $0$formal$rvfi_insn_check.sv:172$64_CHECK[0:0]$165
    78/79: $0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
    79/79: $0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
     1/122: $10\ctrl_instr_trap[0:0]
     2/122: $10\instr_valid[0:0]
     3/122: $10\alu_ctrl[3:0]
     4/122: $10\ld_ctrl[2:0]
     5/122: $10\imm_sel[2:0]
     6/122: $10\wr_data_sel[1:0]
     7/122: $10\rd_data_sel[2:0]
     8/122: $10\pc_sel[1:0]
     9/122: $10\src_2_sel[0:0]
    10/122: $10\src_1_sel[0:0]
    11/122: $10\rf_wr_en[0:0]
    12/122: $10\wr_en[3:0]
    13/122: $9\ctrl_instr_trap[0:0]
    14/122: $9\instr_valid[0:0]
    15/122: $9\alu_ctrl[3:0]
    16/122: $9\ld_ctrl[2:0]
    17/122: $9\imm_sel[2:0]
    18/122: $9\wr_data_sel[1:0]
    19/122: $9\rd_data_sel[2:0]
    20/122: $9\pc_sel[1:0]
    21/122: $9\src_2_sel[0:0]
    22/122: $9\src_1_sel[0:0]
    23/122: $9\rf_wr_en[0:0]
    24/122: $9\wr_en[3:0]
    25/122: $2\rd_addr_sel[0:0]
    26/122: $8\ctrl_instr_trap[0:0]
    27/122: $8\instr_valid[0:0]
    28/122: $8\alu_ctrl[3:0]
    29/122: $8\ld_ctrl[2:0]
    30/122: $8\imm_sel[2:0]
    31/122: $8\wr_data_sel[1:0]
    32/122: $8\rd_data_sel[2:0]
    33/122: $8\pc_sel[1:0]
    34/122: $8\src_2_sel[0:0]
    35/122: $8\src_1_sel[0:0]
    36/122: $8\rf_wr_en[0:0]
    37/122: $8\wr_en[3:0]
    38/122: $7\ctrl_instr_trap[0:0]
    39/122: $7\instr_valid[0:0]
    40/122: $7\alu_ctrl[3:0]
    41/122: $7\ld_ctrl[2:0]
    42/122: $7\imm_sel[2:0]
    43/122: $7\wr_data_sel[1:0]
    44/122: $7\rd_data_sel[2:0]
    45/122: $7\pc_sel[1:0]
    46/122: $7\src_2_sel[0:0]
    47/122: $7\src_1_sel[0:0]
    48/122: $7\rf_wr_en[0:0]
    49/122: $7\wr_en[3:0]
    50/122: $6\ctrl_instr_trap[0:0]
    51/122: $6\instr_valid[0:0]
    52/122: $6\alu_ctrl[3:0]
    53/122: $6\ld_ctrl[2:0]
    54/122: $6\imm_sel[2:0]
    55/122: $6\wr_data_sel[1:0]
    56/122: $6\rd_data_sel[2:0]
    57/122: $6\pc_sel[1:0]
    58/122: $6\src_2_sel[0:0]
    59/122: $6\src_1_sel[0:0]
    60/122: $6\rf_wr_en[0:0]
    61/122: $6\wr_en[3:0]
    62/122: $5\ctrl_instr_trap[0:0]
    63/122: $5\instr_valid[0:0]
    64/122: $5\alu_ctrl[3:0]
    65/122: $5\ld_ctrl[2:0]
    66/122: $5\imm_sel[2:0]
    67/122: $5\wr_data_sel[1:0]
    68/122: $5\rd_data_sel[2:0]
    69/122: $5\pc_sel[1:0]
    70/122: $5\src_2_sel[0:0]
    71/122: $5\src_1_sel[0:0]
    72/122: $5\rf_wr_en[0:0]
    73/122: $5\wr_en[3:0]
    74/122: $4\ctrl_instr_trap[0:0]
    75/122: $4\instr_valid[0:0]
    76/122: $4\alu_ctrl[3:0]
    77/122: $4\ld_ctrl[2:0]
    78/122: $4\imm_sel[2:0]
    79/122: $4\wr_data_sel[1:0]
    80/122: $4\rd_data_sel[2:0]
    81/122: $4\pc_sel[1:0]
    82/122: $4\src_2_sel[0:0]
    83/122: $4\src_1_sel[0:0]
    84/122: $4\rf_wr_en[0:0]
    85/122: $4\wr_en[3:0]
    86/122: $3\ctrl_instr_trap[0:0]
    87/122: $3\instr_valid[0:0]
    88/122: $3\alu_ctrl[3:0]
    89/122: $3\ld_ctrl[2:0]
    90/122: $3\imm_sel[2:0]
    91/122: $3\wr_data_sel[1:0]
    92/122: $3\rd_data_sel[2:0]
    93/122: $3\pc_sel[1:0]
    94/122: $3\src_2_sel[0:0]
    95/122: $3\src_1_sel[0:0]
    96/122: $3\rf_wr_en[0:0]
    97/122: $3\wr_en[3:0]
    98/122: $2\ctrl_instr_trap[0:0]
    99/122: $2\instr_valid[0:0]
   100/122: $2\alu_ctrl[3:0]
   101/122: $2\ld_ctrl[2:0]
   102/122: $2\imm_sel[2:0]
   103/122: $2\wr_data_sel[1:0]
   104/122: $2\rd_data_sel[2:0]
   105/122: $2\pc_sel[1:0]
   106/122: $2\src_2_sel[0:0]
   107/122: $2\src_1_sel[0:0]
   108/122: $2\rf_wr_en[0:0]
   109/122: $2\wr_en[3:0]
   110/122: $1\ctrl_instr_trap[0:0]
   111/122: $1\instr_valid[0:0]
   112/122: $1\alu_ctrl[3:0]
   113/122: $1\ld_ctrl[2:0]
   114/122: $1\imm_sel[2:0]
   115/122: $1\wr_data_sel[1:0]
   116/122: $1\rd_data_sel[2:0]
   117/122: $1\pc_sel[1:0]
   118/122: $1\src_2_sel[0:0]
   119/122: $1\src_1_sel[0:0]
   120/122: $1\rf_wr_en[0:0]
   121/122: $1\wr_en[3:0]
   122/122: $1\rd_addr_sel[0:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334'.
     1/1: $1\rvfi_mem_rmask[3:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$333'.
     1/1: $1\rd_data_ext[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$332'.
     1/1: $1\imm_ext[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
     1/4: $1\carry[0:0]
     2/4: $1\addr[31:0]
     3/4: $1\o_flag[0:0]
     4/4: $1\b_flag[0:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$310'.
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
     1/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$303
     2/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_DATA[31:0]$302
     3/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_ADDR[4:0]$301
     4/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$306
     5/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_DATA[31:0]$305
     6/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_ADDR[4:0]$304
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$290'.
     1/1: $1\dst_data[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289'.
     1/1: $1\alu_in_2[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288'.
     1/1: $1\alu_in_1[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287'.
     1/1: $1\pc_next[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
     1/3: $0\instr_index[63:0]
     2/3: $0\pc_last[31:0]
     3/3: $0\pc[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281'.
     1/1: $1\rf_dst_addr[4:0]
Creating decoders for process `\rvfi_testbench.$proc$rvfi_testbench.sv:32$13'.
Creating decoders for process `\rvfi_testbench.$proc$rvfi_testbench.sv:35$7'.

4.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:124$28_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:124$28_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:125$29_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:125$29_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:126$30_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:126$30_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:127$31_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:127$31_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:130$32_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:130$32_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:133$33_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:133$33_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:134$34_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:134$34_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:135$35_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:135$35_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:136$36_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:136$36_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:143$37_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:143$37_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:146$38_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:146$38_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:150$39_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:150$39_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:153$40_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:153$40_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:154$41_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:154$41_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:156$42_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:156$42_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:157$43_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:157$43_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:160$44_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:160$44_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$45_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$45_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$46_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$46_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$47_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$47_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$48_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$48_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$49_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$49_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$50_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$50_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$51_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$51_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$52_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$52_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$53_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$53_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$54_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$54_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$55_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$55_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$56_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$56_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$57_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$57_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$58_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$58_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$59_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$59_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$60_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:165$60_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$61_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:166$61_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$62_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:168$62_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$63_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:169$63_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$64_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:172$64_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:176$65_CHECK' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
No latch inferred for signal `\rvfi_insn_check.$formal$rvfi_insn_check.sv:176$65_EN' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
Latch inferred for signal `\rvfi_insn_check.\i' from process `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92': $auto$proc_dlatch.cc:427:proc_dlatch$2788
No latch inferred for signal `\myRiscv.\wr_en' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\rf_wr_en' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\src_1_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\src_2_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\pc_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\rd_data_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\wr_data_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\imm_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\ld_ctrl' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\alu_ctrl' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\rd_addr_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\instr_valid' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\ctrl_instr_trap' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
No latch inferred for signal `\myRiscv.\rvfi_mem_rmask' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334'.
No latch inferred for signal `\myRiscv.\rd_data_ext' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$333'.
No latch inferred for signal `\myRiscv.\imm_ext' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$332'.
No latch inferred for signal `\myRiscv.\addr' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
No latch inferred for signal `\myRiscv.\o_flag' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
No latch inferred for signal `\myRiscv.\b_flag' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
No latch inferred for signal `\myRiscv.\carry' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
No latch inferred for signal `\myRiscv.\src_data_1' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$310'.
No latch inferred for signal `\myRiscv.\src_data_2' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$310'.
No latch inferred for signal `\myRiscv.\dst_data' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$290'.
No latch inferred for signal `\myRiscv.\alu_in_2' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289'.
No latch inferred for signal `\myRiscv.\alu_in_1' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288'.
No latch inferred for signal `\myRiscv.\pc_next' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287'.
No latch inferred for signal `\myRiscv.\rf_dst_addr' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281'.

4.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_ADDR' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2843' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_DATA' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2844' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_ADDR' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_DATA' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2847' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
  created $dff cell `$procdff$2848' with positive edge clock.
Creating register for signal `\myRiscv.\pc' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
  created $dff cell `$procdff$2849' with positive edge clock.
Creating register for signal `\myRiscv.\pc_last' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
  created $dff cell `$procdff$2850' with positive edge clock.
Creating register for signal `\myRiscv.\instr_index' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
  created $dff cell `$procdff$2851' with positive edge clock.
Creating register for signal `\rvfi_testbench.\cycle_reg' using process `\rvfi_testbench.$proc$rvfi_testbench.sv:35$7'.
  created $dff cell `$procdff$2852' with positive edge clock.

4.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 21 empty switches in `\rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
Removing empty process `rvfi_insn_check.$proc$rvfi_insn_check.sv:123$92'.
Found and cleaned up 10 empty switches in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$335'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$334'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$333'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$333'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$332'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$332'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$317'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$310'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:174$293'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$290'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$290'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$289'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$288'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$287'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$282'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$281'.
Removing empty process `rvfi_testbench.$proc$rvfi_testbench.sv:32$13'.
Removing empty process `rvfi_testbench.$proc$rvfi_testbench.sv:35$7'.
Cleaned up 42 empty switches.

4.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_insn_check.
<suppressed ~106 debug messages>
Optimizing module myRiscv.
<suppressed ~58 debug messages>
Optimizing module rvfi_wrapper.
Optimizing module rvfi_testbench.
Optimizing module rvfi_insn_beq.
<suppressed ~9 debug messages>

4.3. Executing FLATTEN pass (flatten design).
Deleting now unused module rvfi_insn_check.
Deleting now unused module myRiscv.
Deleting now unused module rvfi_wrapper.
Deleting now unused module rvfi_insn_beq.
<suppressed ~4 debug messages>

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.
<suppressed ~197 debug messages>

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 95 unused cells and 1132 unused wires.
<suppressed ~104 debug messages>

4.6. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

4.7. Executing OPT pass (performing simple optimizations).

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.
<suppressed ~2 debug messages>

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~596 debug messages>
Removed a total of 204 cells.

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rvfi_testbench..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1167.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1183.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1203.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1223.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1231.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1239.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1247.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1255.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1262.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1272.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1292.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1314.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1336.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1346.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1356.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1366.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1375.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1384.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1394.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1406.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1409.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1411.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1440.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1443.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1445.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1505.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1508.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1510.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1521.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1524.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1526.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1538.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1541.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1543.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1555.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1558.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1560.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1572.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1575.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1577.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1588.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1591.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1593.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1605.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1607.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1633.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1635.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1689.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1691.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1703.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1705.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1717.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1719.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1731.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1733.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1745.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1747.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1759.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1761.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1772.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1794.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1838.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1849.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1860.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1871.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1882.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1893.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1905.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1929.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1953.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1988.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2000.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2012.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2023.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2035.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2049.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2051.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2081.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2083.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2111.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2113.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2141.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2143.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2156.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2158.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2172.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2174.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2188.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2190.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2204.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2206.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$2219.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2221.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2234.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2260.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2286.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2312.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2325.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2338.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2351.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2364.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2377.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2391.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2419.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2433.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2447.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2473.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2486.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2500.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2514.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2528.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$2541.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$286.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:158$292.
Removed 114 multiplexer ports.
<suppressed ~79 debug messages>

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rvfi_testbench.
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1700: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1756: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1847: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1891: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$2323: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$2375: { }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2544: { $flatten\wrapper.\uut.$procmux$2392_CMP $flatten\wrapper.\uut.$procmux$2052_CMP $flatten\wrapper.\uut.$procmux$1906_CMP $flatten\wrapper.\uut.$procmux$1412_CMP $flatten\wrapper.\uut.$procmux$1273_CMP $flatten\wrapper.\uut.$procmux$2548_CMP $flatten\wrapper.\uut.$procmux$1168_CMP $auto$opt_reduce.cc:134:opt_mux$2856 }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2577: $flatten\wrapper.\uut.$procmux$2392_CMP
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2585: { $flatten\wrapper.\uut.$procmux$2392_CMP $flatten\wrapper.\uut.$procmux$2052_CMP $flatten\wrapper.\uut.$procmux$1906_CMP $flatten\wrapper.\uut.$procmux$1273_CMP $flatten\wrapper.\uut.$procmux$2548_CMP $flatten\wrapper.\uut.$procmux$1168_CMP $auto$opt_reduce.cc:134:opt_mux$2858 }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2606: { $flatten\wrapper.\uut.$procmux$2392_CMP $flatten\wrapper.\uut.$procmux$2052_CMP $flatten\wrapper.\uut.$procmux$1412_CMP $flatten\wrapper.\uut.$procmux$1273_CMP $flatten\wrapper.\uut.$procmux$2548_CMP $flatten\wrapper.\uut.$procmux$1168_CMP $flatten\wrapper.\uut.$procmux$2546_CMP $flatten\wrapper.\uut.$procmux$2545_CMP }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2619: { $flatten\wrapper.\uut.$procmux$1273_CMP $flatten\wrapper.\uut.$procmux$2548_CMP $flatten\wrapper.\uut.$procmux$1168_CMP }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2646: { $flatten\wrapper.\uut.$procmux$2392_CMP $flatten\wrapper.\uut.$procmux$2052_CMP $flatten\wrapper.\uut.$procmux$1412_CMP $flatten\wrapper.\uut.$procmux$1168_CMP $auto$opt_reduce.cc:134:opt_mux$2860 }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2659: $flatten\wrapper.\uut.$procmux$1906_CMP
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$2674: { $flatten\wrapper.\uut.$procmux$2677_CMP $flatten\wrapper.\uut.$procmux$2676_CMP $auto$opt_reduce.cc:134:opt_mux$2862 }
    Consolidated identical input bits for $mux cell $flatten\wrapper.\uut.$procmux$2741:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296
      New ports: A=1'0, B=1'1, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0]
      New connections: $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [31:1] = { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:176$267_EN[31:0]$296 [0] }
    Consolidated identical input bits for $mux cell $flatten\wrapper.\uut.$procmux$2750:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299
      New ports: A=1'1, B=1'0, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0]
      New connections: $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [31:1] = { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:178$268_EN[31:0]$299 [0] }
  Optimizing cells in module \rvfi_testbench.
Performed a total of 16 changes.

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

4.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 339 unused wires.
<suppressed ~1 debug messages>

4.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.7.8. Rerunning OPT passes. (Maybe there is more to do..)

4.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rvfi_testbench..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

4.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rvfi_testbench.
Performed a total of 0 changes.

4.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

4.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..

4.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.7.14. Finished OPT passes. (There is nothing left to do.)

4.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 bits (of 32) from mux cell rvfi_testbench.$ternary$rvfi_testbench.sv:33$6 ($mux).
Removed top 31 bits (of 32) from port B of cell rvfi_testbench.$add$rvfi_testbench.sv:36$9 ($add).
Removed top 23 bits (of 32) from port Y of cell rvfi_testbench.$add$rvfi_testbench.sv:36$9 ($add).
Removed top 24 bits (of 32) from mux cell rvfi_testbench.$ternary$rvfi_testbench.sv:36$10 ($mux).
Removed top 31 bits (of 32) from port B of cell rvfi_testbench.$lt$rvfi_testbench.sv:41$11 ($lt).
Removed top 3 bits (of 8) from port B of cell rvfi_testbench.$eq$rvfi_testbench.sv:53$12 ($eq).
Removed top 29 bits (of 32) from port B of cell rvfi_testbench.$flatten\checker_inst.\insn_spec.$add$insn_beq.v:51$252 ($add).
Removed top 28 bits (of 32) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:85$274 ($add).
Removed top 1 bits (of 33) from port Y of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:90$275 ($add).
Removed top 63 bits (of 64) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$285 ($add).
Removed top 1 bits (of 33) from port A of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$318 ($add).
Removed top 1 bits (of 33) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$318 ($add).
Removed top 1 bits (of 33) from port Y of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$318 ($add).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:394$336 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:426$345 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:440$350 ($ne).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$360 ($ne).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$362 ($ne).
Removed top 1 bits (of 2) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2774_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:529$381 ($eq).
Removed top 1 bits (of 2) from mux cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1344 ($mux).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1906_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2052_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2392_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2545_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2546_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2676_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2677_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2690_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2691_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2692_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2708_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2709_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2711_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2712_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2713_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2714_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2715_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2761_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2762_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$2763_CMP0 ($eq).
Removed top 1 bits (of 9) from port Y of cell rvfi_testbench.$add$rvfi_testbench.sv:36$9 ($add).
Removed top 24 bits (of 32) from wire rvfi_testbench.$add$rvfi_testbench.sv:36$9_Y.
Removed top 1 bits (of 2) from wire rvfi_testbench.$flatten\wrapper.\uut.$9\pc_sel[1:0].
Removed top 1 bits (of 33) from wire rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215$318_Y.
Removed top 31 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:239$325_Y.
Removed top 31 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:246$326_Y.
Removed top 13 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$315_DATA.
Removed top 1 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:232$324_Y.
Removed top 2 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:225$322_Y.
Removed top 31 bits (of 32) from wire rvfi_testbench.$ne$rvfi_testbench.sv:36$8_Y.

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

4.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

4.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..

4.11.4. Finished fast OPT passes.

4.12. Printing statistics.

=== rvfi_testbench ===

   Number of wires:                468
   Number of wire bits:           4459
   Number of public wires:         199
   Number of public wire bits:    3325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                333
     $add                            7
     $and                            5
     $anyseq                         2
     $assert                        17
     $assume                         2
     $cover                          4
     $dff                            3
     $eq                            51
     $initstate                      1
     $logic_and                     14
     $logic_not                     15
     $logic_or                       8
     $lt                             3
     $mem_v2                         1
     $mux                          154
     $ne                             4
     $not                            6
     $or                             2
     $pmux                          18
     $reduce_bool                    7
     $reduce_or                      3
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            2

4.13. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

5. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

6. Executing ASYNC2SYNC pass.

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 9 unused cells and 9 unused wires.
<suppressed ~10 debug messages>

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

9.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2852 ($dff) from module rvfi_testbench (D = $add$rvfi_testbench.sv:36$9_Y, Q = \cycle_reg, rval = 8'00000001).
Adding SRST signal on $flatten\wrapper.\uut.$procdff$2851 ($dff) from module rvfi_testbench (D = $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$285_Y, Q = \wrapper.uut.instr_index, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\wrapper.\uut.$procdff$2849 ($dff) from module rvfi_testbench (D = \checker_inst.pc_wdata, Q = \wrapper.uut.pc, rval = 0).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

9.5. Rerunning OPT passes. (Removed registers in this run.)

9.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

9.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

9.8. Executing OPT_DFF pass (perform DFF optimizations).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..

9.10. Finished fast OPT passes.

10. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \rvfi_testbench

11.2. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Removed 0 unused modules.
Module rvfi_testbench directly or indirectly contains formal properties -> setting "keep" attribute.

12. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: f208b14b20, CPU: user 0.77s system 0.01s, MEM: 26.01 MB peak
Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 17% 6x read_verilog (0 sec), 17% 8x opt_clean (0 sec), ...
