git clone --depth 1 --no-tags https://github.com/furljq/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/163977442
git clone --depth 1 --no-tags https://github.com/katsumin/InternalOscillator.git f:/verilog_sva_gh_scraper/data/full_repos/165589875
git clone --depth 1 --no-tags https://github.com/ChiShengChen/verilog_VLSI_hw.git f:/verilog_sva_gh_scraper/data/full_repos/166191811
git clone --depth 1 --no-tags https://github.com/illush123/Sklansky.git f:/verilog_sva_gh_scraper/data/full_repos/165960337
git clone --depth 1 --no-tags https://github.com/arphun/Verilog_SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/163604171
git clone --depth 1 --no-tags https://github.com/Nayaco/izayoi.git f:/verilog_sva_gh_scraper/data/full_repos/163788251
git clone --depth 1 --no-tags https://github.com/NuamSkunk1/Mainimplementing-Arm-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/163654174
git clone --depth 1 --no-tags https://github.com/Negfir/Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/162696624
git clone --depth 1 --no-tags https://github.com/qinghong1020/mycpu.git f:/verilog_sva_gh_scraper/data/full_repos/162726885
git clone --depth 1 --no-tags https://github.com/toriten1034/AIchip.git f:/verilog_sva_gh_scraper/data/full_repos/163456906
git clone --depth 1 --no-tags https://github.com/zyldgd/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/162952882
git clone --depth 1 --no-tags https://github.com/Bramory/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/163209868
git clone --depth 1 --no-tags https://github.com/tall15421542/Pipeline-With-Cache-verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/163591067
git clone --depth 1 --no-tags https://github.com/CSDarkCounter/My_College_Homework.git f:/verilog_sva_gh_scraper/data/full_repos/162794624
git clone --depth 1 --no-tags https://github.com/TobyKurniawan/DecibelCounter.git f:/verilog_sva_gh_scraper/data/full_repos/163643323
git clone --depth 1 --no-tags https://github.com/Chandana-pvsl/KGP_RISC_processor.git f:/verilog_sva_gh_scraper/data/full_repos/165196682
git clone --depth 1 --no-tags https://github.com/thekroko/wallie.git f:/verilog_sva_gh_scraper/data/full_repos/166717387
git clone --depth 1 --no-tags https://github.com/JacobJae/hardware_language.git f:/verilog_sva_gh_scraper/data/full_repos/167063699
git clone --depth 1 --no-tags https://github.com/Kitrinx/Arcade-Centipede_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/165468415
git clone --depth 1 --no-tags https://github.com/dizarker/simpleUsbDevice.git f:/verilog_sva_gh_scraper/data/full_repos/165315500
git clone --depth 1 --no-tags https://github.com/codercument/TestSuite.git f:/verilog_sva_gh_scraper/data/full_repos/164256192
git clone --depth 1 --no-tags https://github.com/vaughnsh/16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/164479415
git clone --depth 1 --no-tags https://github.com/jangwonpark74/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/166240618
git clone --depth 1 --no-tags https://github.com/gsherper/verilogFPGACores.git f:/verilog_sva_gh_scraper/data/full_repos/163768485
git clone --depth 1 --no-tags https://github.com/naiksanmitra/ICMP.git f:/verilog_sva_gh_scraper/data/full_repos/164634570
git clone --depth 1 --no-tags https://github.com/Bo0km4n/kogge-ppa.git f:/verilog_sva_gh_scraper/data/full_repos/163183523
git clone --depth 1 --no-tags https://github.com/jrs322/EECS318-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/163312286
git clone --depth 1 --no-tags https://github.com/jaypshah27/Verilog-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/163259444
git clone --depth 1 --no-tags https://github.com/bkchan96/LinearActuatorTest.git f:/verilog_sva_gh_scraper/data/full_repos/163465326
git clone --depth 1 --no-tags https://github.com/wanyuzha/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/163486471
git clone --depth 1 --no-tags https://github.com/zhongjn/fpga-dinosaur.git f:/verilog_sva_gh_scraper/data/full_repos/164280325
git clone --depth 1 --no-tags https://github.com/HungryByte/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/165790425
git clone --depth 1 --no-tags https://github.com/uXeBoy/RISCV1306.git f:/verilog_sva_gh_scraper/data/full_repos/166654673
git clone --depth 1 --no-tags https://github.com/LeartKrasniqi/Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/163330083
git clone --depth 1 --no-tags https://github.com/AmilaWeerasinghe/4-bit-adder-D-Flip-Flop-gate-Verilog-gate-level-design.git f:/verilog_sva_gh_scraper/data/full_repos/163510969
git clone --depth 1 --no-tags https://github.com/tux3/bubbly.git f:/verilog_sva_gh_scraper/data/full_repos/164611796
git clone --depth 1 --no-tags https://github.com/whoiscc/diycpu.git f:/verilog_sva_gh_scraper/data/full_repos/164058133
git clone --depth 1 --no-tags https://github.com/Moe98/Lecture-Hall-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/164109590
git clone --depth 1 --no-tags https://github.com/wangnick2017/CentralPerkUp.git f:/verilog_sva_gh_scraper/data/full_repos/164385197
git clone --depth 1 --no-tags https://github.com/SaviniSenla/FPGA-based-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/164670830
git clone --depth 1 --no-tags https://github.com/LynneXie1201/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/166490240
git clone --depth 1 --no-tags https://github.com/gowgos5/Real-Time-Voice-Scope.git f:/verilog_sva_gh_scraper/data/full_repos/163388905
git clone --depth 1 --no-tags https://github.com/XinyiJi1/flappy-bird-plus.git f:/verilog_sva_gh_scraper/data/full_repos/163565269
git clone --depth 1 --no-tags https://github.com/gwatcha/risc-computer.git f:/verilog_sva_gh_scraper/data/full_repos/165344649
git clone --depth 1 --no-tags https://github.com/SiddheshPadwal10/Parking-System-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/164036687
git clone --depth 1 --no-tags https://github.com/phamquandung/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/163805681
git clone --depth 1 --no-tags https://github.com/knknkn1162/slot_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/163800647
git clone --depth 1 --no-tags https://github.com/twiger1/test_adjust.git f:/verilog_sva_gh_scraper/data/full_repos/163726919
git clone --depth 1 --no-tags https://github.com/aliamaim/Intel-PPI-8255-BSR-Mode-0-only-.git f:/verilog_sva_gh_scraper/data/full_repos/163862187
git clone --depth 1 --no-tags https://github.com/IBassemTarek/SBqM-bank.git f:/verilog_sva_gh_scraper/data/full_repos/167078204
git clone --depth 1 --no-tags https://github.com/keithlegg/open_fpga_gpu.git f:/verilog_sva_gh_scraper/data/full_repos/163111480
git clone --depth 1 --no-tags https://github.com/tienhoangtringhia/Lab_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/163230735
git clone --depth 1 --no-tags https://github.com/s0606757/DSD-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/163646190
git clone --depth 1 --no-tags https://github.com/ZJUKeyKong/DongKeyKong.git f:/verilog_sva_gh_scraper/data/full_repos/163307320
git clone --depth 1 --no-tags https://github.com/Vanellope0602/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/163087156
git clone --depth 1 --no-tags https://github.com/mtakla16/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/163220433
git clone --depth 1 --no-tags https://github.com/audi-fast/FPGA-learning.git f:/verilog_sva_gh_scraper/data/full_repos/163742250
git clone --depth 1 --no-tags https://github.com/binary-sandbox/chisel-noob.git f:/verilog_sva_gh_scraper/data/full_repos/163778655
git clone --depth 1 --no-tags https://github.com/pullp/seq.git f:/verilog_sva_gh_scraper/data/full_repos/162819785
git clone --depth 1 --no-tags https://github.com/Brook1711/lock_with_24bit.git f:/verilog_sva_gh_scraper/data/full_repos/162657985
git clone --depth 1 --no-tags https://github.com/HadesxPS/VT_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/162707636
git clone --depth 1 --no-tags https://github.com/yumna5/bombjack.git f:/verilog_sva_gh_scraper/data/full_repos/165175610
git clone --depth 1 --no-tags https://github.com/eddsalkield/ReducedMachineHardware.git f:/verilog_sva_gh_scraper/data/full_repos/165736851
git clone --depth 1 --no-tags https://github.com/khangNguyenTran/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/164440031
git clone --depth 1 --no-tags https://github.com/ttc71295/Scoreboard-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/164446767
git clone --depth 1 --no-tags https://github.com/hibajamal/hj04033_CS330.git f:/verilog_sva_gh_scraper/data/full_repos/166933939
git clone --depth 1 --no-tags https://github.com/ttw225/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/163954962
git clone --depth 1 --no-tags https://github.com/jyasir/Counter_FPGA_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/164195050
git clone --depth 1 --no-tags https://github.com/TsungHuaLee/HW_CO.git f:/verilog_sva_gh_scraper/data/full_repos/164082593
git clone --depth 1 --no-tags https://github.com/rupello/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/164978891
git clone --depth 1 --no-tags https://github.com/partlyjadedyouth/snu-dldl-project.git f:/verilog_sva_gh_scraper/data/full_repos/165254673
git clone --depth 1 --no-tags https://github.com/tarekkhaled/verliog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/164148308
git clone --depth 1 --no-tags https://github.com/JingdaKang/MIPS-Multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/162938924
git clone --depth 1 --no-tags https://github.com/zhihao-lin/Pipelined-MIPS-Design.git f:/verilog_sva_gh_scraper/data/full_repos/166380562
git clone --depth 1 --no-tags https://github.com/loretogonzalez1401/ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/166247307
git clone --depth 1 --no-tags https://github.com/yldas/sparc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/166626791
git clone --depth 1 --no-tags https://github.com/Tyllllll/DSO.git f:/verilog_sva_gh_scraper/data/full_repos/166629052
git clone --depth 1 --no-tags https://github.com/lnx000/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/164540672
git clone --depth 1 --no-tags https://github.com/eleendramharish/UDP.git f:/verilog_sva_gh_scraper/data/full_repos/164849742
git clone --depth 1 --no-tags https://github.com/anudit/dd2sem.git f:/verilog_sva_gh_scraper/data/full_repos/166779411
git clone --depth 1 --no-tags https://github.com/RitaKaush/VLSI-Caches.git f:/verilog_sva_gh_scraper/data/full_repos/165979443
git clone --depth 1 --no-tags https://github.com/gangwangQQ/SmallCell.git f:/verilog_sva_gh_scraper/data/full_repos/164045057
git clone --depth 1 --no-tags https://github.com/vinitjogani/dino-jump.git f:/verilog_sva_gh_scraper/data/full_repos/163263715
git clone --depth 1 --no-tags https://github.com/alnvnjr/32bitCPU.git f:/verilog_sva_gh_scraper/data/full_repos/163908658
git clone --depth 1 --no-tags https://github.com/2php/memory-mapped-alu-de10-nano.git f:/verilog_sva_gh_scraper/data/full_repos/162893207
git clone --depth 1 --no-tags https://github.com/pavel212/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/163025478
git clone --depth 1 --no-tags https://github.com/zztttt/Verilog-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/162801652
git clone --depth 1 --no-tags https://github.com/achjqz/SingleCPUWithIE.git f:/verilog_sva_gh_scraper/data/full_repos/163076444
git clone --depth 1 --no-tags https://github.com/smunaut/ice40-playground.git f:/verilog_sva_gh_scraper/data/full_repos/168199734
git clone --depth 1 --no-tags https://github.com/damdoy/ice40_ultraplus_examples.git f:/verilog_sva_gh_scraper/data/full_repos/167263918
git clone --depth 1 --no-tags https://github.com/hamsternz/DisplayPort_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/172201645
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/drec-fpga-intro.git f:/verilog_sva_gh_scraper/data/full_repos/168395472
git clone --depth 1 --no-tags https://github.com/Jed-Z/computer-organization-lab.git f:/verilog_sva_gh_scraper/data/full_repos/167665918
git clone --depth 1 --no-tags https://github.com/intel/aib-phy-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/168614956
git clone --depth 1 --no-tags https://github.com/cwfletcher/buffets.git f:/verilog_sva_gh_scraper/data/full_repos/167394500
git clone --depth 1 --no-tags https://github.com/chriz2600/time-sleuth.git f:/verilog_sva_gh_scraper/data/full_repos/169155753
git clone --depth 1 --no-tags https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/172617905
git clone --depth 1 --no-tags https://github.com/fredrequin/fpga_1943.git f:/verilog_sva_gh_scraper/data/full_repos/167442955
git clone --depth 1 --no-tags https://github.com/PulseRain/Reindeer_Step.git f:/verilog_sva_gh_scraper/data/full_repos/172011068
git clone --depth 1 --no-tags https://github.com/momalab/CoPHEE.git f:/verilog_sva_gh_scraper/data/full_repos/169225814
