INFO:EDK:3186 - hierarchical library inclusion detected, all file(s) of library
   proc_common_v3_00_a will be used ...
INFO:EDK:3186 - hierarchical library inclusion detected, all file(s) of library
   axi_lite_ipif_v1_01_a will be used ...
Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit pulse2pulse is vhdl ...
WARNING:EDK:2221 - Project file
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\pcores/fmc150_if_dma.prj already exists, will be overwrite and removed
   afterward ...
resolving hierarchical inclusion of library proc_common_v3_00_a in
C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ ...
resolving hierarchical inclusion of library axi_lite_ipif_v1_01_a in
C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ ...
INFO:EDK:3391 - Create temporary xst project file:
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\pcores/fmc150_if_dma.prj
WARNING:HDLParsers:3498 - No primary, secondary unit in the file
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/utilities_pkg/fifo.vhd. Ignore this file from project file
   "D:/LR/Xilinx_projects/ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_
   DMA/pcores/fmc150_if_dma.prj".
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/pulse2pulse.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <pulse2pulse> compiled.
Entity <pulse2pulse> (Architecture <syn>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_stellar_cmd.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_stellar_cmd> compiled.
Entity <fmc150_stellar_cmd> (Architecture <arch_fmc150_stellar_cmd>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/cdce72010_ctrl.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <cdce72010_ctrl> compiled.
Entity <cdce72010_ctrl> (Architecture <cdce72010_ctrl_syn>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/ads62p49_ctrl.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <ads62p49_ctrl> compiled.
Entity <ads62p49_ctrl> (Architecture <ads62p49_ctrl_syn>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/dac3283_ctrl.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <dac3283_ctrl> compiled.
Entity <dac3283_ctrl> (Architecture <dac3283_ctrl_syn>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/amc7823_ctrl.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <amc7823_ctrl> compiled.
Entity <amc7823_ctrl> (Architecture <amc7823_ctrl_syn>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/a
dc_pkg/adc_pkg.vhd" in Library fmc150_if_dma_v1_00_a.
Package <adc_pkg> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/a
dc_pkg/strobe_lvds.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <strobe_lvds> compiled.
Entity <strobe_lvds> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/a
dc_pkg/adc_channel_lvds_ddr.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <adc_channel_lvds_ddr> compiled.
Entity <adc_channel_lvds_ddr> (Architecture <rtl>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/d
ma_pkg/dma_pkg.vhd" in Library fmc150_if_dma_v1_00_a.
Package <dma_pkg> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/u
tilities_pkg/utilities_pkg.vhd" in Library fmc150_if_dma_v1_00_a.
Package <utilities_pkg> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/d
ma_pkg/reset_synch.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <reset_synch> compiled.
Entity <reset_synch> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_pkg.vhd" in Library fmc150_if_dma_v1_00_a.
Package <fmc150_pkg> compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_adc_if.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_adc_if> compiled.
Entity <fmc150_adc_if> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_dac_if.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_dac_if> compiled.
Entity <fmc150_dac_if> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_spi_ctrl.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_spi_ctrl> compiled.
Entity <fmc150_spi_ctrl> (Architecture <fmc150_spi_ctrl_syn>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_pkg/fmc150_testbench.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_testbench> compiled.
Entity <fmc150_testbench> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/d
ma_pkg/dma_if.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <dma_if> compiled.
Entity <dma_if> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/d
ma_pkg/dma_status_reg_synch.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <dma_status_reg_synch> compiled.
Entity <dma_status_reg_synch> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/u
ser_logic.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <user_logic> compiled.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 243. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 244. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 245. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 246. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 247. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 248. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
WARNING:HDLParsers:817 -
   "D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhd
   l/user_logic.vhd" Line 249. Choice 'conversion to std_logic_vector' is not a
   locally static expression.
Entity <user_logic> (Architecture <rtl>) compiled.
Compiling vhdl file
"D:/LR/Xilinx_projects/pcores/fmc150_if_dma_v1_00_a_122_88_large_fifo/hdl/vhdl/f
mc150_if_dma.vhd" in Library fmc150_if_dma_v1_00_a.
Entity <fmc150_if_dma> compiled.
Entity <fmc150_if_dma> (Architecture <structure>) compiled.


Analyzing HDL attributes ...
Entity name = fmc150_if_dma
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_D
   MA\pcores\fmc150_if_dma.prj : 13
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal dma_clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal debug_clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal dma_clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal debug_clk
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
Copying file dma_pkg.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file dma_if.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file reset_synch.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file dma_status_reg_synch.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file utilities_pkg.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fifo.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file user_logic.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_if_dma.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file adc_pkg.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file adc_channel_lvds_ddr.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file strobe_lvds.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_pkg.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_testbench.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file ads62p49_ctrl.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file amc7823_ctrl.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file cdce72010_ctrl.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file dac3283_ctrl.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_adc_if.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_dac_if.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_spi_ctrl.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file fmc150_stellar_cmd.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...
Copying file pulse2pulse.vhd to
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores/fmc150_if_dma_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
D:\LR\Xilinx_projects\ML605_System_fmc150_testbench13_ext_clock_BPM_ADC_DDC_DMA\
pcores\fmc150_if_dma_v1_00_a.

Summary:

  Logical library     : fmc150_if_dma_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - fmc150_if_dma_v1_00_a\data
  - fmc150_if_dma_v1_00_a\hdl
  - fmc150_if_dma_v1_00_a\hdl\verilog
  - fmc150_if_dma_v1_00_a\hdl\vhdl
  - fmc150_if_dma_v1_00_a\netlist


The following HDL source files will be copied into the
fmc150_if_dma_v1_00_a\hdl\vhdl directory:

  - dma_pkg.vhd
  - dma_if.vhd
  - reset_synch.vhd
  - dma_status_reg_synch.vhd
  - utilities_pkg.vhd
  - fifo.vhd
  - user_logic.vhd
  - fmc150_if_dma.vhd
  - adc_pkg.vhd
  - adc_channel_lvds_ddr.vhd
  - strobe_lvds.vhd
  - fmc150_pkg.vhd
  - fmc150_testbench.vhd
  - ads62p49_ctrl.vhd
  - amc7823_ctrl.vhd
  - cdce72010_ctrl.vhd
  - dac3283_ctrl.vhd
  - fmc150_adc_if.vhd
  - fmc150_dac_if.vhd
  - fmc150_spi_ctrl.vhd
  - fmc150_stellar_cmd.vhd
  - pulse2pulse.vhd

The following files will be created under the fmc150_if_dma_v1_00_a\data
directory:

  - fmc150_if_dma_v2_1_0.mpd
  - fmc150_if_dma_v2_1_0.pao

  - fmc150_if_dma_v2_1_0.bbd

The following netlist file(s) will be copied into the
fmc150_if_dma_v1_00_a\netlist directory:

  - ads62p49_init_mem.ngc
  - amc7823_init_mem.ngc
  - cdce72010_init_mem_ext.ngc
  - cdce72010_init_mem_int.ngc
  - dac3283_init_mem.ngc
  - fifo.ngc


