// Seed: 3910625702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  supply0 id_5;
  wire id_6;
  assign module_1.id_2 = 0;
  assign id_5 = id_2 ==? id_4;
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1,
    output logic   id_2
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_4;
    id_2 <= id_4;
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
