{:input (genetic.crossover/dumb-crossover 2031982926 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_13 , \\wire1_:missing_13 , wire2_18, wire3_21, wire4_15, \\wire:missing_17_28 , \\wire29_:missing , wire30_46, wire31_45);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_13 ;\n  wire \\wire0_:missing_13 ;\n  wire wire10_15;\n  wire \\wire10_:missing ;\n  wire wire11_15;\n  wire wire11_21;\n  wire wire12_14;\n  input \\wire1_:missing_13 ;\n  wire \\wire1_:missing_13 ;\n  wire wire20;\n  wire wire22_15;\n  wire wire24;\n  wire wire24_19;\n  wire wire24_26;\n  wire wire24_27;\n  wire wire24_36;\n  wire wire24_37;\n  wire wire24_42;\n  wire \\wire24_43_48_:missing_49 ;\n  wire wire24_46;\n  wire \\wire24_:missing_35 ;\n  wire \\wire24_:missing_47 ;\n  wire \\wire28_:missing_35 ;\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  input wire2_18;\n  wire wire2_18;\n  output wire30_46;\n  wire wire30_46;\n  output wire31_45;\n  wire wire31_45;\n  wire wire32_35;\n  wire wire33_15;\n  wire wire34_40;\n  wire wire36_37;\n  wire wire38_39_41_42;\n  wire wire38_39_41_8;\n  wire wire38_45;\n  output wire3_21;\n  wire wire3_21;\n  wire \\wire40_:missing_44 ;\n  wire \\wire41_:missing ;\n  wire wire47;\n  wire wire49;\n  output wire4_15;\n  wire wire4_15;\n  wire \\wire5_20_:missing ;\n  wire \\wire6_:missing_23_25 ;\n  wire wire7_12;\n  wire wire8_12;\n  wire wire8_15;\n  wire \\wire:missing_14_27 ;\n  wire \\wire:missing_15_16_18 ;\n  wire \\wire:missing_15_16_8 ;\n  wire \\wire:missing_17 ;\n  input \\wire:missing_17_28 ;\n  wire \\wire:missing_17_28 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_edge ;\n  assign wire7_12 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_15_16_18 , \\wire:missing_15_16_8  };\n  assign \\wire:missing_17  = 4'h8 >> { \\wire:missing_17_28 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire6_:missing_23_25 ;\n  assign wire8_12 = 2'h1 >> wire8_15;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_35;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_15;\n  assign wire34_40 = 2'h1 >> \\wire:missing_edge ;\n  assign wire32_35 = 4'h8 >> { \\wire28_:missing_35 , \\wire24_:missing_35  };\n  assign wire36_37 = 4'h8 >> { \\wire:missing_edge , wire24_36 };\n  assign \\wire:missing_37  = 4'h8 >> { wire24_37, wire36_37 };\n  assign wire38_45 = 4'h2 >> { wire38_39_41_8, wire38_39_41_42 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire38_39_41_8, wire38_39_41_42 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_40  = 4'h6 >> { wire34_40, \\wire40_:missing_44  };\n  assign \\wire41_:missing  = 4'h8 >> { wire38_39_41_8, wire38_39_41_42 };\n  assign wire49 = 2'hx >> \\wire24_43_48_:missing_49 ;\n  assign \\wire10_:missing  = 2'h1 >> wire10_15;\n  assign wire11_21 = 2'h1 >> wire11_15;\n  assign wire12_14 = 4'h8 >> { wire8_12, wire7_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_:missing_13 , \\wire0_:missing_13  };\n  assign \\wire:missing_14_27  = 4'h8 >> { \\wire:missing_edge , wire12_14 };\n  assign wire4_15 = 4'h8 >> { \\wire:missing_15_16_18 , \\wire:missing_15_16_8  };\n  assign \\wire5_20_:missing  = 1'h0;\n  assign \\wire6_:missing_23_25  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire24_43_48_:missing_49 ;\n  assign wire47 = \\wire24_:missing_47 ;\n  assign wire30_46 = wire24_46;\n  assign wire31_45 = wire38_45;\n  assign \\wire40_:missing_44  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire24_43_48_:missing_49 ;\n  assign wire38_39_41_42 = wire24_42;\n  assign wire24_27 = \\wire:missing_14_27 ;\n  assign \\wire:missing_edge  = wire24_26;\n  assign wire24 = wire24_27;\n  assign \\wire:missing_edge  = \\wire6_:missing_23_25 ;\n  assign \\wire:missing_22  = wire22_15;\n  assign wire3_21 = wire11_21;\n  assign wire20 = \\wire5_20_:missing ;\n  assign \\wire:missing_edge  = wire24_19;\n  assign \\wire:missing_15_16_18  = wire2_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing_13 , \\wire1_:missing_13 , wire2_18, wire3_21, wire4_15, \\wire:missing_17_28 , \\wire29_:missing , wire30_46, wire31_45);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:5.9-5.27\" *)\n  input \\wire0_:missing_13 ;\n  wire \\wire0_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:9.8-9.17\" *)\n  wire wire11_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:10.8-10.17\" *)\n  wire wire11_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:12.9-12.27\" *)\n  input \\wire1_:missing_13 ;\n  wire \\wire1_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:14.8-14.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:17.8-17.17\" *)\n  wire wire24_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:18.8-18.17\" *)\n  wire wire24_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:22.8-22.17\" *)\n  wire wire24_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:23.8-23.33\" *)\n  wire \\wire24_43_48_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:24.8-24.17\" *)\n  wire wire24_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:28.9-28.25\" *)\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:30.9-30.17\" *)\n  input wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:32.10-32.19\" *)\n  output wire30_46;\n  wire wire30_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:34.10-34.19\" *)\n  output wire31_45;\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:38.8-38.17\" *)\n  wire wire34_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:40.8-40.23\" *)\n  wire wire38_39_41_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:41.8-41.22\" *)\n  wire wire38_39_41_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:42.8-42.17\" *)\n  wire wire38_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:43.10-43.18\" *)\n  output wire3_21;\n  wire wire3_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:45.8-45.27\" *)\n  wire \\wire40_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:48.8-48.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:49.10-49.18\" *)\n  output wire4_15;\n  wire wire4_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:51.8-51.26\" *)\n  wire \\wire5_20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:52.8-52.29\" *)\n  wire \\wire6_:missing_23_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:53.8-53.16\" *)\n  wire wire7_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:57.8-57.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:58.8-58.29\" *)\n  wire \\wire:missing_15_16_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:60.9-60.28\" *)\n  input \\wire:missing_17_28 ;\n  wire \\wire:missing_17_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:64.8-64.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158A86B7.v:65.8-65.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_15 = 1'hx;\n  assign wire11_21 = 1'hx;\n  assign wire20 = 1'h0;\n  assign wire24_19 = 1'h1;\n  assign wire24_26 = 1'h1;\n  assign wire24_42 = 1'hx;\n  assign \\wire24_43_48_:missing_49  = 1'h1;\n  assign wire24_46 = 1'hx;\n  assign wire30_46 = 1'hx;\n  assign wire31_45 = 1'hx;\n  assign wire34_40 = 1'h0;\n  assign wire38_39_41_42 = 1'hx;\n  assign wire38_39_41_8 = 1'hx;\n  assign wire38_45 = 1'hx;\n  assign wire3_21 = 1'hx;\n  assign \\wire40_:missing_44  = 1'h1;\n  assign wire49 = 1'hx;\n  assign wire4_15 = 1'hx;\n  assign \\wire5_20_:missing  = 1'h0;\n  assign \\wire6_:missing_23_25  = 1'h1;\n  assign wire7_12 = 1'h0;\n  assign \\wire:missing_15_16_18  = wire2_18;\n  assign \\wire:missing_15_16_8  = 1'hx;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:35:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0/src/top.v'.\nSBY  3:35:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] Copy '/tmp/fuzzmount2DDF5D8C/158A86B7.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0/src/158A86B7.v'.\nSBY  3:35:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] Copy '/tmp/fuzzmount2DDF5D8C/158A86B7.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0/src/158A86B7.post.v'.\nSBY  3:35:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: abc pdr\nSBY  3:35:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:35:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: Warning: Wire presynth.\\wire30_46 is used but has no driver.\nSBY  3:35:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: Warning: Wire presynth.\\wire:missing_15_16_8 is used but has no driver.\nSBY  3:35:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: Warning: Wire presynth.\\wire11_15 is used but has no driver.\nSBY  3:35:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: Warning: Wire presynth.\\wire38_39_41_8 is used but has no driver.\nSBY  3:35:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: Warning: Wire presynth.\\wire38_39_41_42 is used but has no driver.\nSBY  3:35:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] base: finished (returncode=0)\nSBY  3:35:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:35:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: Warning: Wire presynth.\\wire30_46 is used but has no driver.\nSBY  3:35:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: Warning: Wire presynth.\\wire:missing_15_16_8 is used but has no driver.\nSBY  3:35:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: Warning: Wire presynth.\\wire11_15 is used but has no driver.\nSBY  3:35:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: Warning: Wire presynth.\\wire38_39_41_8 is used but has no driver.\nSBY  3:35:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: Warning: Wire presynth.\\wire38_39_41_42 is used but has no driver.\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] aig: finished (returncode=0)\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: Warning: The network has no constraints.\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: finished (returncode=0)\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] engine_0: Status returned by engine: FAIL\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0'.\nSBY  3:35:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpadw1u6c0] DONE (FAIL, rc=2)\n", :err ""}}}