INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.sim/sim_1/synth/func/xsim/mult_64bit_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_16bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_64bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_64bit_tb
