--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31589 paths analyzed, 625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.830ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y20.F4), 2148 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.830ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_7 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X12Y20.G1      net (fanout=16)       2.224   vga_sync_unit/v_count_reg<7>
    SLICE_X12Y20.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X14Y14.G1      net (fanout=27)       1.086   text_on<2>
    SLICE_X14Y14.X       Tif5x                 1.000   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>2
                                                       text_unit/font_word_not0000<1>_f5
    SLICE_X15Y15.BX      net (fanout=2)        0.431   text_unit/font_word_not0000<1>
    SLICE_X15Y15.F5      Tbxf5                 0.510   text_unit/Mmux_font_bit_4_f5
                                                       text_unit/Mmux_font_bit_4_f5
    SLICE_X15Y14.FXINB   net (fanout=1)        0.000   text_unit/Mmux_font_bit_4_f5
    SLICE_X15Y14.Y       Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X25Y22.F2      net (fanout=6)        1.580   text_rgb<0>
    SLICE_X25Y22.X       Tilo                  0.612   N109
                                                       rgb_next<2>_SW0_SW1
    SLICE_X18Y20.G1      net (fanout=1)        0.625   N109
    SLICE_X18Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>318_SW3
    SLICE_X18Y20.F4      net (fanout=1)        0.020   rgb_next<0>318_SW3/O
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.830ns (5.844ns logic, 5.986ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.830ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_7 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X12Y20.G1      net (fanout=16)       2.224   vga_sync_unit/v_count_reg<7>
    SLICE_X12Y20.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X14Y14.G1      net (fanout=27)       1.086   text_on<2>
    SLICE_X14Y14.X       Tif5x                 1.000   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>2
                                                       text_unit/font_word_not0000<1>_f5
    SLICE_X15Y14.BX      net (fanout=2)        0.431   text_unit/font_word_not0000<1>
    SLICE_X15Y14.F5      Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X15Y14.FXINA   net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X15Y14.Y       Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X25Y22.F2      net (fanout=6)        1.580   text_rgb<0>
    SLICE_X25Y22.X       Tilo                  0.612   N109
                                                       rgb_next<2>_SW0_SW1
    SLICE_X18Y20.G1      net (fanout=1)        0.625   N109
    SLICE_X18Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>318_SW3
    SLICE_X18Y20.F4      net (fanout=1)        0.020   rgb_next<0>318_SW3/O
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.830ns (5.844ns logic, 5.986ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.825ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_7 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X12Y20.G1      net (fanout=16)       2.224   vga_sync_unit/v_count_reg<7>
    SLICE_X12Y20.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X14Y14.F1      net (fanout=27)       1.081   text_on<2>
    SLICE_X14Y14.X       Tif5x                 1.000   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>1
                                                       text_unit/font_word_not0000<1>_f5
    SLICE_X15Y14.BX      net (fanout=2)        0.431   text_unit/font_word_not0000<1>
    SLICE_X15Y14.F5      Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X15Y14.FXINA   net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X15Y14.Y       Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X25Y22.F2      net (fanout=6)        1.580   text_rgb<0>
    SLICE_X25Y22.X       Tilo                  0.612   N109
                                                       rgb_next<2>_SW0_SW1
    SLICE_X18Y20.G1      net (fanout=1)        0.625   N109
    SLICE_X18Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>318_SW3
    SLICE_X18Y20.F4      net (fanout=1)        0.020   rgb_next<0>318_SW3/O
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.825ns (5.844ns logic, 5.981ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X18Y18.F4), 1902 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_x_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.155ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_x_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.YQ      Tcko                  0.567   graph_unit/alien_x_reg<5>
                                                       graph_unit/alien_x_reg_4
    SLICE_X28Y41.F1      net (fanout=8)        1.149   graph_unit/alien_x_reg<4>
    SLICE_X28Y41.X       Tilo                  0.660   graph_unit/alien_x_r_addsub0001<8>_bdd0
                                                       graph_unit/alien_x_r_addsub0001<8>11
    SLICE_X29Y42.F4      net (fanout=2)        0.296   graph_unit/alien_x_r_addsub0001<8>_bdd0
    SLICE_X29Y42.Y       Topy                  1.427   graph_unit/alien_x_r<8>
                                                       graph_unit/Msub_alien_x_r_lut<8>
                                                       graph_unit/Msub_alien_x_r_cy<8>
                                                       graph_unit/Msub_alien_x_r_xor<9>
    SLICE_X31Y42.G1      net (fanout=2)        0.707   graph_unit/alien_x_r<9>
    SLICE_X31Y42.COUT    Topcyg                0.871   graph_unit/sq_alien_1_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0001_cy<9>
    SLICE_X25Y22.G2      net (fanout=1)        1.572   graph_unit/sq_alien_1_on_cmp_le0001
    SLICE_X25Y22.Y       Tilo                  0.612   N109
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X24Y19.F3      net (fanout=4)        0.592   graph_unit/rd_alien_1_on
    SLICE_X24Y19.X       Tilo                  0.660   N106
                                                       rgb_next<0>_SW0_SW0
    SLICE_X18Y18.G2      net (fanout=1)        0.586   N106
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW5
    SLICE_X18Y18.F4      net (fanout=1)        0.020   rgb_next<0>318_SW5/O
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (6.233ns logic, 4.922ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_x_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.057ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_x_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.YQ      Tcko                  0.567   graph_unit/alien_x_reg<5>
                                                       graph_unit/alien_x_reg_4
    SLICE_X28Y41.F1      net (fanout=8)        1.149   graph_unit/alien_x_reg<4>
    SLICE_X28Y41.X       Tilo                  0.660   graph_unit/alien_x_r_addsub0001<8>_bdd0
                                                       graph_unit/alien_x_r_addsub0001<8>11
    SLICE_X29Y42.F4      net (fanout=2)        0.296   graph_unit/alien_x_r_addsub0001<8>_bdd0
    SLICE_X29Y42.Y       Topy                  1.427   graph_unit/alien_x_r<8>
                                                       graph_unit/Msub_alien_x_r_lut<8>
                                                       graph_unit/Msub_alien_x_r_cy<8>
                                                       graph_unit/Msub_alien_x_r_xor<9>
    SLICE_X31Y42.G1      net (fanout=2)        0.707   graph_unit/alien_x_r<9>
    SLICE_X31Y42.COUT    Topcyg                0.773   graph_unit/sq_alien_1_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0001_cy<9>
    SLICE_X25Y22.G2      net (fanout=1)        1.572   graph_unit/sq_alien_1_on_cmp_le0001
    SLICE_X25Y22.Y       Tilo                  0.612   N109
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X24Y19.F3      net (fanout=4)        0.592   graph_unit/rd_alien_1_on
    SLICE_X24Y19.X       Tilo                  0.660   N106
                                                       rgb_next<0>_SW0_SW0
    SLICE_X18Y18.G2      net (fanout=1)        0.586   N106
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW5
    SLICE_X18Y18.F4      net (fanout=1)        0.020   rgb_next<0>318_SW5/O
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.057ns (6.135ns logic, 4.922ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_x_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.800ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_x_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.YQ      Tcko                  0.567   graph_unit/alien_x_reg<5>
                                                       graph_unit/alien_x_reg_4
    SLICE_X28Y41.F1      net (fanout=8)        1.149   graph_unit/alien_x_reg<4>
    SLICE_X28Y41.X       Tilo                  0.660   graph_unit/alien_x_r_addsub0001<8>_bdd0
                                                       graph_unit/alien_x_r_addsub0001<8>11
    SLICE_X29Y42.G4      net (fanout=2)        0.298   graph_unit/alien_x_r_addsub0001<8>_bdd0
    SLICE_X29Y42.Y       Topgy                 1.070   graph_unit/alien_x_r<8>
                                                       graph_unit/Msub_alien_x_r_lut<9>
                                                       graph_unit/Msub_alien_x_r_xor<9>
    SLICE_X31Y42.G1      net (fanout=2)        0.707   graph_unit/alien_x_r<9>
    SLICE_X31Y42.COUT    Topcyg                0.871   graph_unit/sq_alien_1_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0001_cy<9>
    SLICE_X25Y22.G2      net (fanout=1)        1.572   graph_unit/sq_alien_1_on_cmp_le0001
    SLICE_X25Y22.Y       Tilo                  0.612   N109
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X24Y19.F3      net (fanout=4)        0.592   graph_unit/rd_alien_1_on
    SLICE_X24Y19.X       Tilo                  0.660   N106
                                                       rgb_next<0>_SW0_SW0
    SLICE_X18Y18.G2      net (fanout=1)        0.586   N106
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<0>
                                                       rgb_next<0>318_SW5
    SLICE_X18Y18.F4      net (fanout=1)        0.020   rgb_next<0>318_SW5/O
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (5.876ns logic, 4.924ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point text_unit/font_unit/Mrom_data_rom0000.A (RAMB16_X0Y1.ADDRA11), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          text_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_7 to text_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X12Y20.G1      net (fanout=16)       2.224   vga_sync_unit/v_count_reg<7>
    SLICE_X12Y20.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X9Y3.G2        net (fanout=27)       2.512   text_on<2>
    SLICE_X9Y3.Y         Tilo                  0.612   text_unit/char_addr<3>104
                                                       text_unit/char_addr<4>60
    SLICE_X6Y2.G4        net (fanout=1)        0.356   text_unit/char_addr<4>60
    SLICE_X6Y2.Y         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>76
    SLICE_X6Y2.F4        net (fanout=1)        0.020   text_unit/char_addr<4>76/O
    SLICE_X6Y2.X         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>283
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.592   text_unit/char_addr<4>
    RAMB16_X0Y1.CLKA     Tback                 0.328   text_unit/font_unit/Mrom_data_rom0000
                                                       text_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     10.819ns (4.095ns logic, 6.724ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          text_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.364ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_7 to text_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X12Y20.G1      net (fanout=16)       2.224   vga_sync_unit/v_count_reg<7>
    SLICE_X12Y20.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X5Y2.G1        net (fanout=27)       2.036   text_on<2>
    SLICE_X5Y2.Y         Tilo                  0.612   text_unit/char_addr<1>
                                                       text_unit/char_addr<4>31
    SLICE_X6Y2.G2        net (fanout=1)        0.377   text_unit/char_addr<4>31
    SLICE_X6Y2.Y         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>76
    SLICE_X6Y2.F4        net (fanout=1)        0.020   text_unit/char_addr<4>76/O
    SLICE_X6Y2.X         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>283
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.592   text_unit/char_addr<4>
    RAMB16_X0Y1.CLKA     Tback                 0.328   text_unit/font_unit/Mrom_data_rom0000
                                                       text_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     10.364ns (4.095ns logic, 6.269ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_8 (FF)
  Destination:          text_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.024 - 0.034)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_8 to text_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<9>
                                                       vga_sync_unit/v_count_reg_8
    SLICE_X12Y20.F1      net (fanout=16)       2.107   vga_sync_unit/v_count_reg<8>
    SLICE_X12Y20.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X9Y3.G2        net (fanout=27)       2.512   text_on<2>
    SLICE_X9Y3.Y         Tilo                  0.612   text_unit/char_addr<3>104
                                                       text_unit/char_addr<4>60
    SLICE_X6Y2.G4        net (fanout=1)        0.356   text_unit/char_addr<4>60
    SLICE_X6Y2.Y         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>76
    SLICE_X6Y2.F4        net (fanout=1)        0.020   text_unit/char_addr<4>76/O
    SLICE_X6Y2.X         Tilo                  0.660   text_unit/char_addr<4>
                                                       text_unit/char_addr<4>283
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.592   text_unit/char_addr<4>
    RAMB16_X0Y1.CLKA     Tback                 0.328   text_unit/font_unit/Mrom_data_rom0000
                                                       text_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (3.431ns logic, 6.587ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X1Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X1Y29.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X1Y29.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X3Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X3Y29.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<3>
    SLICE_X3Y29.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.491ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X1Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.007 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X1Y28.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<7>
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X15Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X15Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_2/SR
  Location pin: SLICE_X15Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.830|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31589 paths, 0 nets, and 2296 connections

Design statistics:
   Minimum period:  11.830ns{1}   (Maximum frequency:  84.531MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 02:47:08 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



