
module counter_4b (U, T, Clock, in, reset);
	output [3:0] U;
	output [3:0] T;
	input [1:0] in;
	input Clock, reset;
	
	wire [3:0] PS;
	reg [3:0] NS;
	reg [3:0] U;
	reg [3:0] T;
	
	parameter [1:0] no = 2'b00, p1 = 2'b01, p2 = 2'b10, n2 = 2'b11;
	parameter [3:0] _0 = 4'b0000,
				 _1 = 4'b0001,
				 _2 = 4'b0010,
				 _3 = 4'b0011,
				 _4 = 4'b0100,
				 _5 = 4'b0101,
				 _6 = 4'b0110,
				 _7 = 4'b0111,
				 _8 = 4'b1000,
				 _9 = 4'b1001;
				 
	
	always @(in or PS or T)
		case (PS)
			_0: 
				begin
					case (in)
						p1: NS = _1;
						p2: NS = _2;
						default NS = _0;
					endcase
				end
			_1:
				begin
					case (in)
						p1: NS = _2;
						p2: NS = _3;
						n2: NS = _0;
						default NS = _1;
					endcase
				end
			_2:
				begin
					case (in)
						p1: NS = _3;
						p2: NS = _4;
						n2: NS = _0;
						default NS = _2;
					endcase
				end
			_3:
				begin
					case (in)
						p1: NS = _4;
						p2: NS = _5;
						n2: NS = _1;
						default NS = _3;
					endcase
				end
			_4:
				begin
					case (in)
						p1: NS = _5;
						p2: NS = _6;
						n2: NS = _2;
						default NS = _4;
					endcase
				end
			_5:
				begin
					case (in)
						p1: NS = _6;
						p2: NS = _7;
						n2: NS = _3;
						default NS = _5;
					endcase
				end
			_6:
				begin
					case (in)
						p1: NS = _7;
						p2: NS = _8;
						n2: NS = _4;
						default NS = _6;
					endcase
				end
			_7:
				begin
					case (in)
						p1: NS = _8;
						p2: NS = _9;
						n2: NS = _5;
						default NS = _7;
					endcase
				end
			_8:
				begin
					case (in)
						p1: NS = _9;
						p2: begin NS = _0; T <= T + 1; end
						n2: NS = _6;
						default NS = _8;
					endcase
				end
			_9:
				begin
					case (in)
						p1: begin NS = _0; T <= T + 1; end
						p2: begin NS = _1; T <= T + 1; end
						n2: NS = _7;
						default NS = _9;
					endcase
				end
			default: 
				begin
					T = 4'bx;
					NS = 3'bxxx;
				end
		endcase
		
	always @(PS)
		case(PS)
			_0 : U = PS;
			_1 : U = PS;
			_2 : U = PS;
			_3 : U = PS;
			_4 : U = PS;
			_5 : U = PS;
			_6 : U = PS;
		   _7 : U = PS;
		   _8 : U = PS;
		   _9 : U = PS;
			default:
				U = 4'bx;
		endcase
		
	D_FF dff0(PS[0], NS[0], reset, Clock);
	D_FF dff1(PS[1], NS[1], reset, Clock);
	D_FF dff2(PS[2], NS[2], reset, Clock);
	D_FF dff3(PS[3], NS[3], reset, Clock);
	
endmodule 

module test_counter;
	reg clk, reset;
	reg [1:0] in;
	wire [4:0] u, t;
	
	counter_4b ct (u, t, in, clk, reset);
	parameter cc = 10;
	
	always
		#cc clk = ~clk;
		
	always
		#(4*clk) in <= in + 1;
		
	initial
	begin
		reset = 1;
		clk = 0;
		in = 0;
		#cc reset = 0;
	end
	
endmodule 