\documentclass[preprint]{iacrtrans}

\usepackage{paper}

\title{An exploration of ISEs for AES on RISC-V}
\keywords{AES, ISE, RISC-V}

\ifbool{anonymous}{%
\author{}
\institute{}
}{%
\author{
Ben Marshall\inst{1}                \and
Dan Page\inst{1}                    \and
Markku-Juhani O. Saarinen\inst{2}   \and
(Andy/ Richard / Barry / Claire?)
}
\institute{
    Department of Computer Science, University of Bristol \\ \email{{ben.marshall,daniel.page}@bristol.ac.uk}
    \and
    PQShield, Oxford \\ \email{mjos@pqshield.com}
}
}%

\begin{document}

% =============================================================================

\maketitle

\begin{abstract}
Secure, efficient execution of AES represents an imperative, and therefore 
well studied requirement in many use-cases.  Use of an
Instruction Set Extension (ISE)
is one approach to addressing this requirement, and, as a result, ISEs for 
AES exist in many base ISAs.  
However, RISC-V is a (relatively) new ISA that lacks such an ISE: this gap
motivates our work.  In specific terms, and set against on-going effort to 
standardise cryptographic ISEs for RISC-V, we
1) survey the state-of-the-art wrt. ISEs for AES,
2) implement and evaluate five different ISEs for AES,
   one of which is novel,
3) explore how the B 
   (or bit manipulation) 
   extension
   to RISC-V can be harnessed for efficient implementation of AES-GCM,
   and
4) demonstrate how an implementation of one candidate ISE from 2) can be 
   hardened against DPA-style attacks.
\end{abstract}

% =============================================================================

\section{Introduction}
\label{sec:intro}
\input{tex/intro.tex}

% =============================================================================

\section{Background}
\label{sec:bg}

% -----------------------------------------------------------------------------

\subsection{AES  specification}
\label{sec:bg:aes_spec}
\input{tex/bg-aes_spec.tex}

% -----------------------------------------------------------------------------

\subsection{AES implementation}
\label{sec:bg:aes_impl}

\subsubsection{Representation}
\label{sec:bg:aes_impl_rep}
\input{tex/bg-aes_impl_rep.tex}

\subsubsection{Hardware-only implementations}
\label{sec:bg:aes_impl_hw}
\input{tex/bg-aes_impl_hw.tex}
\subsubsection{Software-only implementations}
\label{sec:bg:aes_impl_sw}
\input{tex/bg-aes_impl_sw.tex}
\subsubsection{Hybrid        implementations}
\label{sec:bg:aes_impl_ise}
\input{tex/bg-aes_impl_ise.tex}

\subsubsection{Security}
\label{sec:bg:aes_impl_sec}
\input{tex/bg-aes_impl_sec.tex}

% -----------------------------------------------------------------------------

\subsection{AES  use-cases}
\label{sec:bg:aes_usage}
\input{tex/bg-aes_usage.tex}

% -----------------------------------------------------------------------------

\subsection{RISC-V}
\label{sec:bg:riscv}
\input{tex/bg-riscv.tex}

% =============================================================================

\section{Exploring ISEs for AES}
\label{sec:ise}

% -----------------------------------------------------------------------------

\subsection{Design}
\label{sec:ise:design}

\input{tex/body-ise_intro.tex}

\subsubsection{Variant 1 (\ISE{1}): \AESFUNC{SubBytes} $+$ \AESFUNC{MixColumn} $+$ explicit \AESFUNC{ShiftRows}}
\label{sec:ise:design:v1}
\input{tex/body-ise_design_v1.tex}
\subsubsection{Variant 2 (\ISE{2}): \AESFUNC{SubBytes} $+$ \AESFUNC{MixColumn} $+$ implicit \AESFUNC{ShiftRows}}
\label{sec:ise:design:v2}
\input{tex/body-ise_design_v2.tex}
\subsubsection{Variant 3 (\ISE{3}): hardware-assisted T-tables}
\label{sec:ise:design:v3}
\input{tex/body-ise_design_v3.tex}
\subsubsection{Variant 4 (\ISE{4}): SPARC-like}
\label{sec:ise:design:v4}
\input{tex/body-ise_design_v4.tex}
\subsubsection{Variant 5 (\ISE{5}): quadrant-packed}
\label{sec:ise:design:v5}
\input{tex/body-ise_design_v5.tex}

% -----------------------------------------------------------------------------

\subsection{Implementation}
\label{sec:ise:imp}
\input{tex/body-ise_implement.tex}

% -----------------------------------------------------------------------------

\subsection{Evaluation}

\subsubsection{Hardware}
\label{sec:ise:eval:hw}
\input{tex/body-ise_eval_hw.tex}

\subsubsection{Software}
\label{sec:ise:eval:sw}
\input{tex/body-ise_eval_sw.tex}

\subsubsection{Discussion}
\label{sec:ise:eval:discuss}
\input{tex/body-ise_eval_discuss.tex}

% =============================================================================

\section{Using ISEs to implement AES-GCM}
\label{sec:gcm}
\input{tex/body-gcm.tex}

% =============================================================================

\section{Hardening an ISE for AES against DPA attack}
\label{sec:sca}
\input{tex/body-sca.tex}

% =============================================================================

\section{Conclusion}
\label{sec:outro}
\input{tex/outro.tex}

% ============================================================================

\ifbool{anonymous}{}{%
\section*{Acknowledgements}

This work was undertaken as part of the on-going RISC-V cryptographic
extensions standardisation effort. We are grateful to all members of the task
group who contributed to the discussions.
We would like to thank the anonymous reviewers for their helpful and 
constructive comments.
This work has been supported in part by EPSRC via grant EP/R012288/1, 
under the RISE (\url{http://www.ukrise.org}) programme.
}%

% =============================================================================

\bibliographystyle{alpha}
\bibliography{paper}

% =============================================================================

\appendix

\clearpage
\section{\ISE{1}:       additional technical detail}
\label{sec:pseudo:v1}
\input{tex/appx-design_v1.tex}
\clearpage
\section{\ISE{2}:       additional technical detail}
\label{sec:pseudo:v2}
\input{tex/appx-design_v2.tex}
\clearpage
\section{\ISE{3}:       additional technical detail}
\label{sec:pseudo:v3}
\input{tex/appx-design_v3.tex}
\clearpage
\section{\ISE{4}:       additional technical detail}
\label{sec:pseudo:v4}
\input{tex/appx-design_v4.tex}
\clearpage
\section{\ISE{5}:       additional technical detail}
\label{sec:pseudo:v5}
\input{tex/appx-design_v5.tex}

\clearpage
\section{\mbox{\CORE{2}} core: additional technical detail}
\label{sec:core:2}
\input{tex/appx-core_2.tex}
\clearpage
\section{\mbox{\CORE{1}} core: additional technical detail}
\label{sec:core:1}
\input{tex/appx-core_1.tex}

\clearpage
\section{Additional algorithms}
\label{sec:alg}
\input{tex/appx-alg.tex}

% =============================================================================

\end{document}
