INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Lab2_111062109_Exhausted_Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AND' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:2]
INFO: [VRFC 10-311] analyzing module OR
WARNING: [VRFC 10-3609] overwriting previous definition of module 'OR' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:10]
INFO: [VRFC 10-311] analyzing module XOR
WARNING: [VRFC 10-3609] overwriting previous definition of module 'XOR' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:19]
INFO: [VRFC 10-311] analyzing module Majority
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Majority' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:30]
INFO: [VRFC 10-311] analyzing module Full_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Full_Adder' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:41]
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Ripple_Carry_Adder' [D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/Ripple_Carry_Adder.v:50]
INFO: [VRFC 10-311] analyzing module Exhausted_Testing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-5/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
