#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Aug 22 11:42:19 2025
# Process ID: 11788
# Current directory: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 D:\university\studies\FPGA\PJ_FPGA\GA_Genetic_algorithm\GA\GA.xpr
# Log file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/vivado.log
# Journal file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mutation [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
file delete -force D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/mutation_TB.sv
update_compile_order -fileset sim_1
launch_simulation
source fitness_evaluator_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mutation_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
launch_simulation
source mutation_tb.tcl
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
relaunch_sim
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
relaunch_sim
run all
close_sim
launch_simulation
source mutation_tb.tcl
relaunch_sim
run all
close_sim
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
launch_simulation
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
launch_simulation
source mutation_tb.tcl
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
close_sim
launch_simulation
source mutation_tb.tcl
run all
close_sim
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
open_run synth_3 -name synth_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
synth_design -rtl -name rtl_1
close_design
close_design
synth_design -rtl -name rtl_1
close_design
close_project
open_project D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv w ]
add_files -fileset sim_1 D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sim_1/new/selection_TB.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top selection_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top selection [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lsfr_SudoRandom_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top selection_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
reset_run synth_3
launch_runs synth_3 -jobs 8
wait_on_run synth_3
launch_simulation
source selection_tb.tcl
run all
relaunch_sim
run all
close_sim
launch_simulation
source selection_tb.tcl
run all
close_sim
close_project
