sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/tcd8.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/tcd8.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/ssd4d0ftlnpb.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/ssd4d0ftlnpb.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Components-project/main.sch
