// Seed: 1601116545
module module_0 ();
  assign id_1 = 1'b0;
  wire id_2, id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  tri0 id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri id_10,
    output wire id_11,
    output tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    output tri1 id_15
);
  assign id_10 = &id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
