module up_counter_8bit (clk,reset,count);
    input clk;
    input reset;
  output reg [7:0] count;

always @(posedge clk, posedge reset) begin
    if (reset)
        count <= 0;
    else
        count <= count + 1;
end

endmodule
