
---------- Begin Simulation Statistics ----------
final_tick                               706033903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59836                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674708                       # Number of bytes of host memory used
host_op_rate                                   110230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1671.23                       # Real time elapsed on the host
host_tick_rate                              422464036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.706034                       # Number of seconds simulated
sim_ticks                                706033903000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218784                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.060339                       # CPI: cycles per instruction
system.cpu.discardedOps                          4369                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       484276132                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141636                       # IPC: instructions per cycle
system.cpu.numCycles                        706033903                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380886     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218784                       # Class of committed instruction
system.cpu.tickCycles                       221757771                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5198243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10462143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5306554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10613364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            241                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658146                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649974                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650145                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648830                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987653                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2702                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75818274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75818274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75818310                       # number of overall hits
system.cpu.dcache.overall_hits::total        75818310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10562292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10562292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10562327                       # number of overall misses
system.cpu.dcache.overall_misses::total      10562327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1109834457999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1109834457999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1109834457999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1109834457999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105075.153953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105075.153953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105074.805770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105074.805770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5283659                       # number of writebacks
system.cpu.dcache.writebacks::total           5283659                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5301827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5301827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5301859                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5301859                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 542391134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542391134000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 542394238000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542394238000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102302.684339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102302.684339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102302.652334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102302.652334                       # average overall mshr miss latency
system.cpu.dcache.replacements                5301731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2019024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2019024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    725194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    725194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29065.891784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29065.891784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    671008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    671008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26965.439640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26965.439640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73799250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73799250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10537342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10537342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109109263999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109109263999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105255.126388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105255.126388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5276943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5276943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541720126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541720126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102657.945329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102657.945329                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3104000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3104000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        97000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        97000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.992623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5301859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.300338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.992623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91682564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91682564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070730                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086324                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169060                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32140332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32140332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32140332                       # number of overall hits
system.cpu.icache.overall_hits::total        32140332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4951                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4951                       # number of overall misses
system.cpu.icache.overall_misses::total          4951                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250458000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250458000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250458000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250458000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145283                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50587.356090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50587.356090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50587.356090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50587.356090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4823                       # number of writebacks
system.cpu.icache.writebacks::total              4823                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4951                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4951                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4951                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4951                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    240556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    240556000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240556000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48587.356090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48587.356090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48587.356090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48587.356090                       # average overall mshr miss latency
system.cpu.icache.replacements                   4823                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32140332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32140332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4951                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4951                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50587.356090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50587.356090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    240556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240556000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48587.356090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48587.356090                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.297604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6492.684912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.297604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32150234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32150234                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 706033903000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218784                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 4343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38554                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42897                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4343                       # number of overall hits
system.l2.overall_hits::.cpu.data               38554                       # number of overall hits
system.l2.overall_hits::total                   42897                       # number of overall hits
system.l2.demand_misses::.cpu.inst                608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263305                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               608                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263305                       # number of overall misses
system.l2.overall_misses::total               5263913                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525585698000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525647035000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525585698000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525647035000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5301859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5306810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5301859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5306810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.122803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.992728                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991917                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.122803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.992728                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991917                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100883.223684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99858.491575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99858.609935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100883.223684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99858.491575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99858.609935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5197515                       # number of writebacks
system.l2.writebacks::total                   5197515                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420319217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420368394000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420319217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420368394000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.122803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.992727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.122803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.992727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80883.223684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79858.510223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79858.628581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80883.223684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79858.510223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79858.628581                       # average overall mshr miss latency
system.l2.replacements                        5198477                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5283659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5283659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5283659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5283659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4802                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4802                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4802                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4802                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             13921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263022                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525555936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525555936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5276943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5276943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99858.206179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99858.206179                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420295496000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420295496000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79858.206179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79858.206179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.122803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.122803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100883.223684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100883.223684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.122803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80883.223684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80883.223684                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105166.077739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105166.077739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23721000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23721000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85635.379061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85635.379061                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64580.326588                       # Cycle average of tags in use
system.l2.tags.total_refs                    10610857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264013                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015735                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.034695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.102727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64570.189165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985418                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        58001                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26485739                       # Number of tag accesses
system.l2.tags.data_accesses                 26485739                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000567832500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15579820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4873199                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197515                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263907                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197515                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.228191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.281579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324367    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           320800     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3065      0.94%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              485      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336890048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332640960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  706033870000                       # Total gap between requests
system.mem_ctrls.avgGap                      67489.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332639808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 55113.500689782028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477103343.860245168209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 471138576.471447408199                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263299                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197515                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17955750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150513374000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17094486766000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29532.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28596.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3288973.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336890048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332640960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332640960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          608                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263299                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5197515                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5197515                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        55114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477103344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477158457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        55114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        55114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    471140208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       471140208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    471140208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        55114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477103344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       948298665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263907                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197497                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324817                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             51833073500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150531329750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9846.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28596.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4809749                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4833662                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       817993                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   818.503161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   701.251988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.196258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32506      3.97%      3.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29153      3.56%      7.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        54990      6.72%     14.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        43903      5.37%     19.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        23644      2.89%     22.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        59060      7.22%     29.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        36018      4.40%     34.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34121      4.17%     38.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       504598     61.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       817993                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336890048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332639808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.158457                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              471.138576                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2920088640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1552063920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794786220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13567536900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55733711280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 165880187610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131428517760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  389876892330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.207041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 337195112250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23575803000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 345262987750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2920381380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1552219515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789509760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13563397440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55733711280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 165974925030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131348712480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  389882856885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.215489                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 336987601750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23575871750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 345470429500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5197515                       # Transaction distribution
system.membus.trans_dist::CleanEvict              721                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263022                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15726050                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15726050                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669531008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669531008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263907                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31252203000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27697286250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10481174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4823                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5276943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5276943                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4951                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14725                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15905449                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15920174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       625536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677473152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678098688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5198477                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332640960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10505287                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000261                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016154                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10502545     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2742      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10505287                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 706033903000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21190328000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14854998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15905583993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
