INFO: [VRFC 10-163] Analyzing VHDL file "U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
