verilog xil_defaultlib --include "../../../../Test_Microblaze.gen/sources_1/bd/mainBD/ipshared/7698" --include "../../../../Test_Microblaze.gen/sources_1/bd/mainBD/ipshared/ec67/hdl" \
"../../../bd/mainBD/ip/mainBD_xlslice_0_0/sim/mainBD_xlslice_0_0.v" \
"../../../bd/mainBD/ip/mainBD_xlslice_0_1/sim/mainBD_xlslice_0_1.v" \
"../../../bd/mainBD/ip/mainBD_xlslice_1_0/sim/mainBD_xlslice_1_0.v" \
"../../../bd/mainBD/ip/mainBD_xlslice_2_0/sim/mainBD_xlslice_2_0.v" \
"../../../bd/mainBD/ip/mainBD_lmb_bram_0/sim/mainBD_lmb_bram_0.v" \
"../../../bd/mainBD/ip/mainBD_clk_wiz_1_0/mainBD_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mainBD/ip/mainBD_clk_wiz_1_0/mainBD_clk_wiz_1_0.v" \
"../../../bd/mainBD/ip/mainBD_xbar_0/sim/mainBD_xbar_0.v" \
"../../../bd/mainBD/ip/mainBD_xlslice_0_2/sim/mainBD_xlslice_0_2.v" \
"../../../bd/mainBD/ip/mainBD_AXI_Control_LED_0_0/sim/mainBD_AXI_Control_LED_0_0.v" \
"../../../bd/mainBD/ip/mainBD_AXI_Control_LED_0_1/sim/mainBD_AXI_Control_LED_0_1.v" \
"../../../bd/mainBD/ip/mainBD_AXI_Control_LED_0_2/sim/mainBD_AXI_Control_LED_0_2.v" \
"../../../bd/mainBD/ip/mainBD_xlconcat_0_0/sim/mainBD_xlconcat_0_0.v" \
"../../../bd/mainBD/ipshared/a458/hdl/AXI4_Lite_CNT_LED_v1_0.v" \
"../../../bd/mainBD/ipshared/a458/hdl/AXI4_Lite_CNT_LED_v1_0_S00_AXI.v" \
"../../../bd/mainBD/ipshared/a458/src/Counter_Toggle_Core_ER.v" \
"../../../bd/mainBD/ipshared/a458/src/Counter_Toggle_ER.v" \
"../../../bd/mainBD/ipshared/a458/src/Counter_Toggle_Core_Top_ER.v" \
"../../../bd/mainBD/ip/mainBD_AXI4_Lite_CNT_LED_0_8/sim/mainBD_AXI4_Lite_CNT_LED_0_8.v" \
"../../../bd/mainBD/sim/mainBD.v" \

verilog xil_defaultlib "glbl.v"

nosort
