{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487518210519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487518210520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 16:30:10 2017 " "Processing started: Sun Feb 19 16:30:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487518210520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518210520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7seg_pwm -c 7seg_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7seg_pwm -c 7seg_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518210520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487518210733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487518210733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7seg_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg_pwm " "Found entity 1: 7seg_pwm" {  } { { "7seg_pwm.bdf" "" { Schematic "/home/aurbaniak/playground/maximator/projects/7seg_pwm/7seg_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487518223985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518223985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_clk-SYN " "Found design unit 1: pwm_clk-SYN" {  } { { "pwm_clk.vhd" "" { Text "/home/aurbaniak/playground/maximator/projects/7seg_pwm/pwm_clk.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487518224402 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_clk " "Found entity 1: pwm_clk" {  } { { "pwm_clk.vhd" "" { Text "/home/aurbaniak/playground/maximator/projects/7seg_pwm/pwm_clk.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487518224402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518224402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_line.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_line.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_line-synthesis1 " "Found design unit 1: led_line-synthesis1" {  } { { "led_line.vhd" "" { Text "/home/aurbaniak/playground/maximator/projects/7seg_pwm/led_line.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487518224402 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_line " "Found entity 1: led_line" {  } { { "led_line.vhd" "" { Text "/home/aurbaniak/playground/maximator/projects/7seg_pwm/led_line.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487518224402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518224402 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "leds_pval led_line.vhd(57) " "VHDL error at led_line.vhd(57): object \"leds_pval\" is used but not declared" {  } { { "led_line.vhd" "" { Text "/home/aurbaniak/playground/maximator/projects/7seg_pwm/led_line.vhd" 57 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1487518224403 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487518224490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 19 16:30:24 2017 " "Processing ended: Sun Feb 19 16:30:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487518224490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487518224490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487518224490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518224490 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487518224626 ""}
