In this part you will build a RISC pipelined CPU. Already at
previous exercises you have built several of the parts he will use
your CPU. In this exercise you will build the rest using them as well
and of the previous ones, you will compose the requested editor.

The parts you need to implement are detailed as follows:
Channel registers
Register IF_ID

Register ID_EX

Register EX_MEM

Register MEM_WB

Forwarder

Selector

Hazard Unit

Trap Unit

JRSelector

Program Counter (PC) Register

Control
