# Cache-Memory-Hit-Rate-Experiment
The effect of various cache design parameters has been investigated experimentally. 

This is lab assignment 6 of CS224: Computer Organization course of Bilkent University.

Code has been written in MIPS Assembly language, and can be executed by using MARS MIPS simulator of Missouri State University.

Assignment has been given by Prof. Dr. FazlÄ± CAN.

Grade: 100/100
