#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Minji Shon
    tagline: Quality Assurance Engineer, Samsung Electronics 
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: minjishon@gmail.com
    phone: +82) 10 5014 2272
    timezone: Republic of Korea 
    citizenship: Republic of Korea 
    #website: blog.webjeda.com #do not add http://
    linkedin: https://www.linkedin.com/in/minji-shon-707b04209 ##?? 
    #xing: alandoe
    github: MinjiShon
    #telegram: # add your nickname without '@' sign
    #gitlab:
    #bitbucket:
    #twitter: '@webjeda'
    #stack-overflow: # Number/Username, e.g. 123456/alandoe
    #codewars:
    #goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: http://www.africau.edu/images/default/sample.pdf

    languages:
      title: Languages
      info:
        - idiom: English
          level: Proficient

        - idiom: Korean
          level: Native


    interests:
      title: Interests
      info:
        - item: Squash
          link:

        - item: Golf
          link:

        - item: Weight Training
          link:

career-profile:
    title: Career Profile
    summary: |
      6+ years of strong hands-on experience with DFR (Design For Reliability) as reliability engineer’ in Quality & Reliability team, Foundry Business, Samsung Electronics
      You can [download this free resume/CV template here](). |
    
    summary2: |     
      Research Interests: 
      - Circuit Reliability, Analog and  Mixed-signal IC design, Digital circuit design, Wafer Level Reliability, Device modeling, characterization, Evaluation and Analysis 


education:
    title: Education
    info:
      - degree: B.S., Electronic Engineering
        university: SOGANG UNIVERSITY, Seoul, Republic of Korea
        time: Mar. 2012 – Aug. 2016
        details: |
          - Graduated with Honors 
          - GPA(Major) 3.9/4.0, GPA(Total) 3.84/4.0 (1 out of 21, 130 credits) 

      - degree: Exchange Student, Electrical and Computer Engineering
        university: UNIVERSITY of CONNECTICUT, Storrs, CT, USA
        time: Jan. 2015 – May. 2015
        details: |
          - GPA (Major) 4.0/4.0 

          
experiences:
    title: WORK EXPERIENCE
    info:
      - role: Technology Quality & Reliability Engineer
        time: Aug. 2016 –  Present
        company: SAMSUNG ELECTRONICS, Republic of Korea
        details: |
          Implemented circuit aging environment |
          - Built up aging PDK components based on accelerated Si test results up to 3nm GAA technology
          Improved the coverage and accuracy of transistor’s aging models |
          - Implemented aging models including HCI(Hot Carrier Injection), BTI(Bias Temperature Instability) degradation and TDDB(Time Dependent Dielectric Breakdown) ppm calculation
          - Improved consistency of Model to Hardware Correlation (MHC) with ring oscillators' frequency degradation on FinFET technologies
          - Provide layout-based self-heat models and simulation environments on FinFET technology collaborating with device reliability group
          - Implemented statistical aging simulation tools to support process variation based on wafer level Si test results

      - role: Dispatch, Design Enablement Team
        time: Oct. 2021 – Dec. 2021
        company: SAMSUNG ELECTRONICS, Republic of Korea
        details: |
            - Dispatched to RF device modeling group to enhance RF device reliability in both DC and AC simulation 
            - Extracted binning and global models for 8nm RF technology 
            
      - role: Intern, Technology Quality & Reliability Group
        time: Jul. 2016 – Aug. 2016
        company: SAMSUNG ELECTRONICS, Republic of Korea
        details: |
            - Proposed enhancing dynamic device voltage check methodology by analyzing bias check simulation environment and voltage check rules
            - Tested EMS (Electro-Magnetic Susceptibility) and EMI (Electro-Magnetic Interference) with semiconductor chips 

      - role: Undergraduate student research, Signal Processing Systems Laboratory
        time: Jan. 2016 – Jun. 2016
        company: SOGANG UNIVERSITY, Republic of Korea
        details: |
            - Implemented real-time high-speed and high-resolution ultrasound image processing in equipment by using CUDA GPU language  (Advisor: Taekyung Song)
            
            
projects:
    title: Projects
    intro: >
      You can list your side projects or open source libraries in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: Velocity
        link: "#hook"
        tagline: "A responsive website template designed to help startups promote, market and sell their products."

      - title: DevStudio
        link: "#"
        tagline: "A responsive website template designed to help web developers/designers market their services."

      - title: Tempo
        link: "#"
        tagline: "A responsive website template designed to help startups promote their products or services and to attract users &amp; investors"

      - title: Atom
        link: "#"
        tagline: "A comprehensive website template solution for startups/developers to market their mobile apps."

      - title: Delta
        link: "#"
        tagline: "A responsive Bootstrap one page theme designed to help app developers promote their mobile apps"

publications:
    title: Publications
    intro: |
      You can list your publications in this section. Lorem ipsum dolor sit
      amet, consectetur adipiscing elit. Vestibulum et ligula in nunc
      bibendum fringilla a eu lectus.
    papers:
      - title: Aging-aware design verification methods under real product operating conditions
        link: "#"
        authors: Shim, H., Jo, J., Kim, Y., Jeong, B., Shon, M., Jiang, H., & Pae, S.
        conference:  IEEE International Reliability Physics Symposium (IRPS), 2019

skills:
    title: ENGINEERING SKILLS & TOOLS
    intro: |
      Simulation Tools 
    toolset:
      - name: SPICE Simulation Tools (FineSim; HSPICE; Spectre etc.)
        level: 98%

      - name: Reliability Simulation Tools (RelXpert; MOSRA; OMI; Spectre-native)
        level: 98%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
