# systemverilog-fsms
RTL designs of FSMs in SystemVerilog
