# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../audio_synth.gen/sources_1/bd/system/ipshared/a9be" --include "../../../../audio_synth.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../audio_synth.gen/sources_1/bd/system/ipshared/6cfa/hdl" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../../../spi_master.v" \
"../../../../audio_synth.srcs/sources_1/new/spi_controller.v" \
"../../../../../../cores/axis_red_pitaya_dac_v1_0/axis_red_pitaya_dac.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" \
"../../../../audio_synth.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../audio_synth.ip_user_files/bd/system/sim/system.v" \
"../../../../audio_synth.srcs/sim_1/new/spi_controller_testbench.v" \
"../../../../audio_synth.srcs/sim_1/new/spi_master_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
