module test;

reg clk;
reg reset;
wire [3:0] count;

counter_4bit uut(
    .clk(clk),
    .reset(reset),
    .count(count)
);

always #5 clk = ~clk;

initial
begin
    $dumpfile("dump.vcd");
    $dumpvars(0,test);

    clk = 0;
    reset = 1;

    #10 reset = 0;

    #100 $finish;
end

endmodule