#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 22 15:16:05 2022
# Process ID: 17417
# Current directory: /home/anubhav/workspace
# Command line: vivado
# Log file: /home/anubhav/workspace/vivado.log
# Journal file: /home/anubhav/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_activation /home/anubhav/workspace/test_activation -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 7209.082 ; gain = 49.996 ; free physical = 615 ; free virtual = 5402
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_activation"
Wrote  : </home/anubhav/workspace/test_activation/test_activation.srcs/sources_1/bd/design_activation/design_activation.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7254.895 ; gain = 29.805 ; free physical = 1203 ; free virtual = 5983
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : </home/anubhav/workspace/test_activation/test_activation.srcs/sources_1/bd/design_activation/design_activation.bd> 
Wrote  : </home/anubhav/workspace/test_activation/test_activation.srcs/sources_1/bd/design_activation/ui/bd_9129bc77.ui> 
close_project
open_project /home/anubhav/workspace/neural_net/neural_net/neural_net.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/anubhav/.Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8639.477 ; gain = 0.000 ; free physical = 1082 ; free virtual = 5902
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:backward_fcc:1.0 - backward_fcc_0
Adding component instance block -- xilinx.com:hls:forward_fcc:1.0 - forward_fcc_0
Excluding slave segment /backward_fcc_0/s_axi_control/Reg from address space /backward_fcc_0/Data_m_axi_gmem.
Successfully read diagram <design_1> from block design file </home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:activation_fwd:1.0 activation_fwd_0
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
set_property -dict [list CONFIG.NUM_SI {5} CONFIG.NUM_MI {5}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S03_AXI] [get_bd_intf_pins activation_fwd_0/m_axi_gmem]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:activation_bckwd:1.0 activation_bckwd_0
endgroup
connect_bd_intf_net [get_bd_intf_pins activation_bckwd_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S04_AXI]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins activation_fwd_0/s_axi_CTRL]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins activation_bckwd_0/s_axi_CTRL]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins activation_bckwd_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins activation_fwd_0/ap_clk]
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M03_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/M04_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/S03_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/S04_ACLK' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </backward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </backward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </forward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </forward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </forward_fcc_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </backward_fcc_0/s_axi_control/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </forward_fcc_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </backward_fcc_0/s_axi_control/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </backward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </backward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </forward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </forward_fcc_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </forward_fcc_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </backward_fcc_0/s_axi_control/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_fwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </forward_fcc_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </backward_fcc_0/s_axi_control/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_fwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </activation_bckwd_0/s_axi_CTRL/Reg> is not assigned into address space </activation_bckwd_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
Wrote  : </home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(15) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(15) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s01_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S01_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s01_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S01_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s02_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S02_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s02_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S02_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s03_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S03_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s03_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S03_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s04_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S04_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s04_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S04_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(15) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(15) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s01_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S01_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s01_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S01_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s02_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S02_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s02_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S02_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s03_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S03_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s03_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S03_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s04_mmu/s_axi_awlock'(1) to pin: '/ps7_0_axi_periph/S04_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s04_mmu/s_axi_arlock'(1) to pin: '/ps7_0_axi_periph/S04_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block activation_fwd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block activation_bckwd_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s03_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s04_mmu .
Exporting to file /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_activation_bckwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_activation_fwd_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s02_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s03_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s04_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 35725c0547d67d7e; cache size = 111.701 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s02_mmu_0, cache-ID = 0aa44b315ab104b7; cache size = 111.701 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_mmu_0, cache-ID = 0aa44b315ab104b7; cache size = 111.701 MB.
[Tue Feb 22 16:40:10 2022] Launched design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_3_synth_1, design_1_s00_mmu_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_xbar_0_synth_1, design_1_s03_mmu_0_synth_1, design_1_s04_mmu_0_synth_1, design_1_activation_bckwd_0_0_synth_1, design_1_activation_fwd_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_3_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_s00_mmu_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_xbar_0_synth_1/runme.log
design_1_s03_mmu_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_s03_mmu_0_synth_1/runme.log
design_1_s04_mmu_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_s04_mmu_0_synth_1/runme.log
design_1_activation_bckwd_0_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_activation_bckwd_0_0_synth_1/runme.log
design_1_activation_fwd_0_0_synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/design_1_activation_fwd_0_0_synth_1/runme.log
synth_1: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/synth_1/runme.log
[Tue Feb 22 16:40:10 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 9106.426 ; gain = 247.141 ; free physical = 3217 ; free virtual = 7585
