# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 11:58:20  February 23, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		an108_adda_vga_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY an108_adda_vga_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:58:20  FEBRUARY 23, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_E1 -to clk
set_location_assignment PIN_M15 -to rst_n
set_location_assignment PIN_P16 -to tmds_clk_n
set_location_assignment PIN_R16 -to tmds_clk_p
set_location_assignment PIN_K15 -to tmds_data_p[2]
set_location_assignment PIN_L15 -to tmds_data_p[1]
set_location_assignment PIN_N15 -to tmds_data_p[0]
set_location_assignment PIN_K16 -to tmds_data_n[2]
set_location_assignment PIN_L16 -to tmds_data_n[1]
set_location_assignment PIN_N16 -to tmds_data_n[0]
set_location_assignment PIN_E16 -to key_wave
set_location_assignment PIN_M2 -to c_mode
set_location_assignment PIN_E15 -to keyjj[1]
set_location_assignment PIN_M1 -to keyjj[0]
set_location_assignment PIN_E10 -to ad9708_clk
set_location_assignment PIN_F10 -to ad9708_data[7]
set_location_assignment PIN_C9 -to ad9708_data[6]
set_location_assignment PIN_B13 -to ad9708_data[5]
set_location_assignment PIN_D9 -to ad9708_data[4]
set_location_assignment PIN_A10 -to ad9708_data[3]
set_location_assignment PIN_A14 -to ad9708_data[2]
set_location_assignment PIN_B10 -to ad9708_data[1]
set_location_assignment PIN_E11 -to ad9708_data[0]
set_location_assignment PIN_A13 -to ad9280_clk
set_location_assignment PIN_A12 -to ad9280_data[7]
set_location_assignment PIN_B12 -to ad9280_data[6]
set_location_assignment PIN_A11 -to ad9280_data[5]
set_location_assignment PIN_B11 -to ad9280_data[4]
set_location_assignment PIN_A15 -to ad9280_data[3]
set_location_assignment PIN_F9 -to ad9280_data[2]
set_location_assignment PIN_F11 -to ad9280_data[1]
set_location_assignment PIN_B9 -to ad9280_data[0]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE key_control.v
set_global_assignment -name VERILOG_FILE dds.v
set_global_assignment -name QIP_FILE adda_pll.qip
set_global_assignment -name VERILOG_FILE wav_display.v
set_global_assignment -name VERILOG_FILE video_pll_altpll.v
set_global_assignment -name VERILOG_FILE video_pll.v
set_global_assignment -name VERILOG_FILE video_define.v
set_global_assignment -name VERILOG_FILE timing_gen_xy.v
set_global_assignment -name VERILOG_FILE serdes_4b_10to1.v
set_global_assignment -name VERILOG_FILE key_filter.v
set_global_assignment -name VERILOG_FILE grid_display.v
set_global_assignment -name VERILOG_FILE encode.v
set_global_assignment -name VERILOG_FILE dvi_encoder.v
set_global_assignment -name VERILOG_FILE dpram1024x8.v
set_global_assignment -name VERILOG_FILE da_rom.v
set_global_assignment -name VERILOG_FILE color_bar.v
set_global_assignment -name VERILOG_FILE an108_adda_vga_test.v
set_global_assignment -name VERILOG_FILE adda_pll_altpll.v
set_global_assignment -name VERILOG_FILE adda_pll.v
set_global_assignment -name VERILOG_FILE ad9280_sample.v
set_global_assignment -name QIP_FILE ip_core/rom_wave/rom_wave.qip
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp