 
set ::env(PROJECT_NAME) camellia_looping
set ::env(DESIGN_TOP) camellia_if
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/camellia-vhdl/rtl/looping
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/camellia-vhdl/rtl/looping/camellia_if.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


