# Defines the layout of the module

The layout defines:

* Ports
* Memory map
* Priority levels
* Interrupts (including the interrupt vector table)

## Ports

## Memory map

## Interrupts
