# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../AXI_APB_Bridge.srcs/sources_1/new/AXI_APB_Bridge.v"
verilog xil_defaultlib  "../../../AXI_APB_Bridge.srcs/sim_1/new/AXI2APB_TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
