
STM32F4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000904  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000a98  08000a98  00010a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000aa4  08000aa4  00010aac  2**0
                  CONTENTS
  4 .ARM          00000000  08000aa4  08000aa4  00010aac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000aa4  08000aac  00010aac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000aa4  08000aa4  00010aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000aa8  08000aa8  00010aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010aac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000aac  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000aac  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010aac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000176b  00000000  00000000  00010adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000041c  00000000  00000000  00012247  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000120  00000000  00000000  00012668  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000e8  00000000  00000000  00012788  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000021be  00000000  00000000  00012870  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001154  00000000  00000000  00014a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008b30  00000000  00000000  00015b82  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001e6b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003b8  00000000  00000000  0001e730  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000a80 	.word	0x08000a80

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000a80 	.word	0x08000a80

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <SPI1_GPIOInits>:
 * PA5 --> SPI1_SCLK
 * PA4 --> SPI1_NSS
 * ALT function mode: 5
 * */

void SPI1_GPIOInits(void){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b084      	sub	sp, #16
 80001e8:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOA;
 80001ea:	4b10      	ldr	r3, [pc, #64]	; (800022c <SPI1_GPIOInits+0x48>)
 80001ec:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001ee:	2302      	movs	r3, #2
 80001f0:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = AF5;
 80001f2:	2305      	movs	r3, #5
 80001f4:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001f6:	2300      	movs	r3, #0
 80001f8:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001fa:	2300      	movs	r3, #0
 80001fc:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001fe:	2302      	movs	r3, #2
 8000200:	72bb      	strb	r3, [r7, #10]

	/* Enabling GPIOA peripheral */
	GPIO_PeriClockControl(GPIOA, ENABLE);
 8000202:	2101      	movs	r1, #1
 8000204:	4809      	ldr	r0, [pc, #36]	; (800022c <SPI1_GPIOInits+0x48>)
 8000206:	f000 f88f 	bl	8000328 <GPIO_PeriClockControl>

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 800020a:	2305      	movs	r3, #5
 800020c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	4618      	mov	r0, r3
 8000212:	f000 f929 	bl	8000468 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000216:	2307      	movs	r3, #7
 8000218:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f000 f923 	bl	8000468 <GPIO_Init>
	//GPIO_Init(&SPIPins);

	//NSS
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
	//GPIO_Init(&SPIPins);
}
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	40020000 	.word	0x40020000

08000230 <SPI1_Inits>:

void SPI1_Inits(void){
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI1handle;

	SPI1handle.pSPIx = SPI1;
 8000236:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <SPI1_Inits+0x38>)
 8000238:	607b      	str	r3, [r7, #4]
	SPI1handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800023a:	2301      	movs	r3, #1
 800023c:	727b      	strb	r3, [r7, #9]
	SPI1handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800023e:	2301      	movs	r3, #1
 8000240:	723b      	strb	r3, [r7, #8]
	SPI1handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2; //generates sclk of 8MHz
 8000242:	2300      	movs	r3, #0
 8000244:	72bb      	strb	r3, [r7, #10]
	SPI1handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000246:	2300      	movs	r3, #0
 8000248:	72fb      	strb	r3, [r7, #11]
	SPI1handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800024a:	2300      	movs	r3, #0
 800024c:	733b      	strb	r3, [r7, #12]
	SPI1handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800024e:	2300      	movs	r3, #0
 8000250:	737b      	strb	r3, [r7, #13]
	SPI1handle.SPIConfig.SPI_SSM = SPI_SSM_EN; // Software slave management enabled enabled for NSS pin
 8000252:	2301      	movs	r3, #1
 8000254:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI1handle);
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	4618      	mov	r0, r3
 800025a:	f000 fb13 	bl	8000884 <SPI_Init>
}
 800025e:	bf00      	nop
 8000260:	3710      	adds	r7, #16
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40013000 	.word	0x40013000

0800026c <main>:

int main(void){
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0

	char user_data[] = "Hello world";
 8000272:	4a16      	ldr	r2, [pc, #88]	; (80002cc <main+0x60>)
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	ca07      	ldmia	r2, {r0, r1, r2}
 8000278:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/* Enabling SPI1 peripheral */
	SPI_PeriClockControl(SPI1, ENABLE);
 800027c:	2101      	movs	r1, #1
 800027e:	4814      	ldr	r0, [pc, #80]	; (80002d0 <main+0x64>)
 8000280:	f000 fa90 	bl	80007a4 <SPI_PeriClockControl>

	// This function is used to initialize the GPIO pins to behave as SPI1 pins
	SPI1_GPIOInits();
 8000284:	f7ff ffae 	bl	80001e4 <SPI1_GPIOInits>

	// This function is used to initialize the SPI1 peripheral parameters
	SPI1_Inits();
 8000288:	f7ff ffd2 	bl	8000230 <SPI1_Inits>

	//this makes NSS signal internally high and avoids MODF error
	SPI_SSIConfig(SPI1, ENABLE);
 800028c:	2101      	movs	r1, #1
 800028e:	4810      	ldr	r0, [pc, #64]	; (80002d0 <main+0x64>)
 8000290:	f000 fbb5 	bl	80009fe <SPI_SSIConfig>

	while(1){

		// Enable the SPI1 peripheral after have done all register configurations
		SPI_PeripheralControl(SPI1, ENABLE);
 8000294:	2101      	movs	r1, #1
 8000296:	480e      	ldr	r0, [pc, #56]	; (80002d0 <main+0x64>)
 8000298:	f000 fb95 	bl	80009c6 <SPI_PeripheralControl>

		// Send data
		SPI_SendData(SPI1, (uint8_t*)user_data, strlen(user_data));
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	4618      	mov	r0, r3
 80002a0:	f7ff ff98 	bl	80001d4 <strlen>
 80002a4:	4602      	mov	r2, r0
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4619      	mov	r1, r3
 80002aa:	4809      	ldr	r0, [pc, #36]	; (80002d0 <main+0x64>)
 80002ac:	f000 fb55 	bl	800095a <SPI_SendData>

		//lets confirm SPI is not busy
		while(SPI_GetFlagStatus(SPI1, SPI_BUSY_FLAG));
 80002b0:	bf00      	nop
 80002b2:	2180      	movs	r1, #128	; 0x80
 80002b4:	4806      	ldr	r0, [pc, #24]	; (80002d0 <main+0x64>)
 80002b6:	f000 fb3c 	bl	8000932 <SPI_GetFlagStatus>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d1f8      	bne.n	80002b2 <main+0x46>


		// Disable the SPI1 peripheral
		SPI_PeripheralControl(SPI1, DISABLE);
 80002c0:	2100      	movs	r1, #0
 80002c2:	4803      	ldr	r0, [pc, #12]	; (80002d0 <main+0x64>)
 80002c4:	f000 fb7f 	bl	80009c6 <SPI_PeripheralControl>
		SPI_PeripheralControl(SPI1, ENABLE);
 80002c8:	e7e4      	b.n	8000294 <main+0x28>
 80002ca:	bf00      	nop
 80002cc:	08000a98 	.word	0x08000a98
 80002d0:	40013000 	.word	0x40013000

080002d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002d4:	480d      	ldr	r0, [pc, #52]	; (800030c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002d8:	480d      	ldr	r0, [pc, #52]	; (8000310 <LoopForever+0x6>)
  ldr r1, =_edata
 80002da:	490e      	ldr	r1, [pc, #56]	; (8000314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002dc:	4a0e      	ldr	r2, [pc, #56]	; (8000318 <LoopForever+0xe>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002e0:	e002      	b.n	80002e8 <LoopCopyDataInit>

080002e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002e6:	3304      	adds	r3, #4

080002e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002ec:	d3f9      	bcc.n	80002e2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ee:	4a0b      	ldr	r2, [pc, #44]	; (800031c <LoopForever+0x12>)
  ldr r4, =_ebss
 80002f0:	4c0b      	ldr	r4, [pc, #44]	; (8000320 <LoopForever+0x16>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002f4:	e001      	b.n	80002fa <LoopFillZerobss>

080002f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002f8:	3204      	adds	r2, #4

080002fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002fc:	d3fb      	bcc.n	80002f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002fe:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000302:	f000 fb99 	bl	8000a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000306:	f7ff ffb1 	bl	800026c <main>

0800030a <LoopForever>:

LoopForever:
    b LoopForever
 800030a:	e7fe      	b.n	800030a <LoopForever>
  ldr   r0, =_estack
 800030c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000314:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000318:	08000aac 	.word	0x08000aac
  ldr r2, =_sbss
 800031c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000320:	2000001c 	.word	0x2000001c

08000324 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000324:	e7fe      	b.n	8000324 <ADC_IRQHandler>
	...

08000328 <GPIO_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	460b      	mov	r3, r1
 8000332:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000334:	78fb      	ldrb	r3, [r7, #3]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d141      	bne.n	80003be <GPIO_PeriClockControl+0x96>
		if(pGPIOx == GPIOA){
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a43      	ldr	r2, [pc, #268]	; (800044c <GPIO_PeriClockControl+0x124>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d106      	bne.n	8000350 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000342:	4b43      	ldr	r3, [pc, #268]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000346:	4a42      	ldr	r2, [pc, #264]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOE_PCLK_DI();
		} else if(pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}
	}
}
 800034e:	e077      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a40      	ldr	r2, [pc, #256]	; (8000454 <GPIO_PeriClockControl+0x12c>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d106      	bne.n	8000366 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000358:	4b3d      	ldr	r3, [pc, #244]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800035a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035c:	4a3c      	ldr	r2, [pc, #240]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800035e:	f043 0302 	orr.w	r3, r3, #2
 8000362:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000364:	e06c      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	4a3b      	ldr	r2, [pc, #236]	; (8000458 <GPIO_PeriClockControl+0x130>)
 800036a:	4293      	cmp	r3, r2
 800036c:	d106      	bne.n	800037c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800036e:	4b38      	ldr	r3, [pc, #224]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000372:	4a37      	ldr	r2, [pc, #220]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000374:	f043 0304 	orr.w	r3, r3, #4
 8000378:	6313      	str	r3, [r2, #48]	; 0x30
}
 800037a:	e061      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4a37      	ldr	r2, [pc, #220]	; (800045c <GPIO_PeriClockControl+0x134>)
 8000380:	4293      	cmp	r3, r2
 8000382:	d106      	bne.n	8000392 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000384:	4b32      	ldr	r3, [pc, #200]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000388:	4a31      	ldr	r2, [pc, #196]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800038a:	f043 0308 	orr.w	r3, r3, #8
 800038e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000390:	e056      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4a32      	ldr	r2, [pc, #200]	; (8000460 <GPIO_PeriClockControl+0x138>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d106      	bne.n	80003a8 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800039a:	4b2d      	ldr	r3, [pc, #180]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039e:	4a2c      	ldr	r2, [pc, #176]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003a0:	f043 0310 	orr.w	r3, r3, #16
 80003a4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a6:	e04b      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	4a2e      	ldr	r2, [pc, #184]	; (8000464 <GPIO_PeriClockControl+0x13c>)
 80003ac:	4293      	cmp	r3, r2
 80003ae:	d147      	bne.n	8000440 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 80003b0:	4b27      	ldr	r3, [pc, #156]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b4:	4a26      	ldr	r2, [pc, #152]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003ba:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003bc:	e040      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		if(pGPIOx == GPIOA){
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a22      	ldr	r2, [pc, #136]	; (800044c <GPIO_PeriClockControl+0x124>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DI();
 80003c6:	4b22      	ldr	r3, [pc, #136]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ca:	4a21      	ldr	r2, [pc, #132]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003cc:	f023 0301 	bic.w	r3, r3, #1
 80003d0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d2:	e035      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a1f      	ldr	r2, [pc, #124]	; (8000454 <GPIO_PeriClockControl+0x12c>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DI();
 80003dc:	4b1c      	ldr	r3, [pc, #112]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e0:	4a1b      	ldr	r2, [pc, #108]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003e2:	f023 0302 	bic.w	r3, r3, #2
 80003e6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e8:	e02a      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a1a      	ldr	r2, [pc, #104]	; (8000458 <GPIO_PeriClockControl+0x130>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DI();
 80003f2:	4b17      	ldr	r3, [pc, #92]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f6:	4a16      	ldr	r2, [pc, #88]	; (8000450 <GPIO_PeriClockControl+0x128>)
 80003f8:	f023 0304 	bic.w	r3, r3, #4
 80003fc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fe:	e01f      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a16      	ldr	r2, [pc, #88]	; (800045c <GPIO_PeriClockControl+0x134>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d106      	bne.n	8000416 <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DI();
 8000408:	4b11      	ldr	r3, [pc, #68]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040c:	4a10      	ldr	r2, [pc, #64]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800040e:	f023 0308 	bic.w	r3, r3, #8
 8000412:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000414:	e014      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a11      	ldr	r2, [pc, #68]	; (8000460 <GPIO_PeriClockControl+0x138>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DI();
 800041e:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000422:	4a0b      	ldr	r2, [pc, #44]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000424:	f023 0310 	bic.w	r3, r3, #16
 8000428:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042a:	e009      	b.n	8000440 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <GPIO_PeriClockControl+0x13c>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d105      	bne.n	8000440 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DI();
 8000434:	4b06      	ldr	r3, [pc, #24]	; (8000450 <GPIO_PeriClockControl+0x128>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000438:	4a05      	ldr	r2, [pc, #20]	; (8000450 <GPIO_PeriClockControl+0x128>)
 800043a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800043e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000440:	bf00      	nop
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	40020000 	.word	0x40020000
 8000450:	40023800 	.word	0x40023800
 8000454:	40020400 	.word	0x40020400
 8000458:	40020800 	.word	0x40020800
 800045c:	40020c00 	.word	0x40020c00
 8000460:	40021000 	.word	0x40021000
 8000464:	40021c00 	.word	0x40021c00

08000468 <GPIO_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000468:	b480      	push	{r7}
 800046a:	b087      	sub	sp, #28
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;	// temp register
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]

	//1 . configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	795b      	ldrb	r3, [r3, #5]
 8000478:	2b03      	cmp	r3, #3
 800047a:	d822      	bhi.n	80004c2 <GPIO_Init+0x5a>
		// The non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	795b      	ldrb	r3, [r3, #5]
 8000480:	461a      	mov	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	791b      	ldrb	r3, [r3, #4]
 8000486:	005b      	lsls	r3, r3, #1
 8000488:	fa02 f303 	lsl.w	r3, r2, r3
 800048c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	681a      	ldr	r2, [r3, #0]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	791b      	ldrb	r3, [r3, #4]
 8000498:	005b      	lsls	r3, r3, #1
 800049a:	2103      	movs	r1, #3
 800049c:	fa01 f303 	lsl.w	r3, r1, r3
 80004a0:	43db      	mvns	r3, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	400a      	ands	r2, r1
 80004aa:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	6819      	ldr	r1, [r3, #0]
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	697a      	ldr	r2, [r7, #20]
 80004b8:	430a      	orrs	r2, r1
 80004ba:	601a      	str	r2, [r3, #0]
		temp = 0;
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	e0ca      	b.n	8000658 <GPIO_Init+0x1f0>
	} else{
		// Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	795b      	ldrb	r3, [r3, #5]
 80004c6:	2b04      	cmp	r3, #4
 80004c8:	d117      	bne.n	80004fa <GPIO_Init+0x92>
			//1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ca:	4b43      	ldr	r3, [pc, #268]	; (80005d8 <GPIO_Init+0x170>)
 80004cc:	68db      	ldr	r3, [r3, #12]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	7912      	ldrb	r2, [r2, #4]
 80004d2:	4611      	mov	r1, r2
 80004d4:	2201      	movs	r2, #1
 80004d6:	408a      	lsls	r2, r1
 80004d8:	4611      	mov	r1, r2
 80004da:	4a3f      	ldr	r2, [pc, #252]	; (80005d8 <GPIO_Init+0x170>)
 80004dc:	430b      	orrs	r3, r1
 80004de:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e0:	4b3d      	ldr	r3, [pc, #244]	; (80005d8 <GPIO_Init+0x170>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	687a      	ldr	r2, [r7, #4]
 80004e6:	7912      	ldrb	r2, [r2, #4]
 80004e8:	4611      	mov	r1, r2
 80004ea:	2201      	movs	r2, #1
 80004ec:	408a      	lsls	r2, r1
 80004ee:	43d2      	mvns	r2, r2
 80004f0:	4611      	mov	r1, r2
 80004f2:	4a39      	ldr	r2, [pc, #228]	; (80005d8 <GPIO_Init+0x170>)
 80004f4:	400b      	ands	r3, r1
 80004f6:	6093      	str	r3, [r2, #8]
 80004f8:	e035      	b.n	8000566 <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT){
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	795b      	ldrb	r3, [r3, #5]
 80004fe:	2b05      	cmp	r3, #5
 8000500:	d117      	bne.n	8000532 <GPIO_Init+0xca>
			//1 . configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000502:	4b35      	ldr	r3, [pc, #212]	; (80005d8 <GPIO_Init+0x170>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	7912      	ldrb	r2, [r2, #4]
 800050a:	4611      	mov	r1, r2
 800050c:	2201      	movs	r2, #1
 800050e:	408a      	lsls	r2, r1
 8000510:	4611      	mov	r1, r2
 8000512:	4a31      	ldr	r2, [pc, #196]	; (80005d8 <GPIO_Init+0x170>)
 8000514:	430b      	orrs	r3, r1
 8000516:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000518:	4b2f      	ldr	r3, [pc, #188]	; (80005d8 <GPIO_Init+0x170>)
 800051a:	68db      	ldr	r3, [r3, #12]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	7912      	ldrb	r2, [r2, #4]
 8000520:	4611      	mov	r1, r2
 8000522:	2201      	movs	r2, #1
 8000524:	408a      	lsls	r2, r1
 8000526:	43d2      	mvns	r2, r2
 8000528:	4611      	mov	r1, r2
 800052a:	4a2b      	ldr	r2, [pc, #172]	; (80005d8 <GPIO_Init+0x170>)
 800052c:	400b      	ands	r3, r1
 800052e:	60d3      	str	r3, [r2, #12]
 8000530:	e019      	b.n	8000566 <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	795b      	ldrb	r3, [r3, #5]
 8000536:	2b06      	cmp	r3, #6
 8000538:	d115      	bne.n	8000566 <GPIO_Init+0xfe>
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800053a:	4b27      	ldr	r3, [pc, #156]	; (80005d8 <GPIO_Init+0x170>)
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	687a      	ldr	r2, [r7, #4]
 8000540:	7912      	ldrb	r2, [r2, #4]
 8000542:	4611      	mov	r1, r2
 8000544:	2201      	movs	r2, #1
 8000546:	408a      	lsls	r2, r1
 8000548:	4611      	mov	r1, r2
 800054a:	4a23      	ldr	r2, [pc, #140]	; (80005d8 <GPIO_Init+0x170>)
 800054c:	430b      	orrs	r3, r1
 800054e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <GPIO_Init+0x170>)
 8000552:	68db      	ldr	r3, [r3, #12]
 8000554:	687a      	ldr	r2, [r7, #4]
 8000556:	7912      	ldrb	r2, [r2, #4]
 8000558:	4611      	mov	r1, r2
 800055a:	2201      	movs	r2, #1
 800055c:	408a      	lsls	r2, r1
 800055e:	4611      	mov	r1, r2
 8000560:	4a1d      	ldr	r2, [pc, #116]	; (80005d8 <GPIO_Init+0x170>)
 8000562:	430b      	orrs	r3, r1
 8000564:	60d3      	str	r3, [r2, #12]

		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR

		SYSCFG_PCLK_EN();	// Enable the SYSCFG clock
 8000566:	4b1d      	ldr	r3, [pc, #116]	; (80005dc <GPIO_Init+0x174>)
 8000568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800056a:	4a1c      	ldr	r2, [pc, #112]	; (80005dc <GPIO_Init+0x174>)
 800056c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000570:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// EXTICR[x], where x = 0...4
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	791b      	ldrb	r3, [r3, #4]
 8000576:	089b      	lsrs	r3, r3, #2
 8000578:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// range = {0,4,8,12}
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	791b      	ldrb	r3, [r3, #4]
 800057e:	f003 0303 	and.w	r3, r3, #3
 8000582:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a15      	ldr	r2, [pc, #84]	; (80005e0 <GPIO_Init+0x178>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d034      	beq.n	80005f8 <GPIO_Init+0x190>
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a14      	ldr	r2, [pc, #80]	; (80005e4 <GPIO_Init+0x17c>)
 8000594:	4293      	cmp	r3, r2
 8000596:	d01d      	beq.n	80005d4 <GPIO_Init+0x16c>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a12      	ldr	r2, [pc, #72]	; (80005e8 <GPIO_Init+0x180>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d016      	beq.n	80005d0 <GPIO_Init+0x168>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a11      	ldr	r2, [pc, #68]	; (80005ec <GPIO_Init+0x184>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d00f      	beq.n	80005cc <GPIO_Init+0x164>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <GPIO_Init+0x188>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d008      	beq.n	80005c8 <GPIO_Init+0x160>
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <GPIO_Init+0x18c>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d101      	bne.n	80005c4 <GPIO_Init+0x15c>
 80005c0:	2307      	movs	r3, #7
 80005c2:	e01a      	b.n	80005fa <GPIO_Init+0x192>
 80005c4:	2300      	movs	r3, #0
 80005c6:	e018      	b.n	80005fa <GPIO_Init+0x192>
 80005c8:	2304      	movs	r3, #4
 80005ca:	e016      	b.n	80005fa <GPIO_Init+0x192>
 80005cc:	2303      	movs	r3, #3
 80005ce:	e014      	b.n	80005fa <GPIO_Init+0x192>
 80005d0:	2302      	movs	r3, #2
 80005d2:	e012      	b.n	80005fa <GPIO_Init+0x192>
 80005d4:	2301      	movs	r3, #1
 80005d6:	e010      	b.n	80005fa <GPIO_Init+0x192>
 80005d8:	40013c00 	.word	0x40013c00
 80005dc:	40023800 	.word	0x40023800
 80005e0:	40020000 	.word	0x40020000
 80005e4:	40020400 	.word	0x40020400
 80005e8:	40020800 	.word	0x40020800
 80005ec:	40020c00 	.word	0x40020c00
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40021c00 	.word	0x40021c00
 80005f8:	2300      	movs	r3, #0
 80005fa:	747b      	strb	r3, [r7, #17]

		SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4));		 // Clear the current value
 80005fc:	4a67      	ldr	r2, [pc, #412]	; (800079c <GPIO_Init+0x334>)
 80005fe:	7cfb      	ldrb	r3, [r7, #19]
 8000600:	3302      	adds	r3, #2
 8000602:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000606:	7cbb      	ldrb	r3, [r7, #18]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	210f      	movs	r1, #15
 800060c:	fa01 f303 	lsl.w	r3, r1, r3
 8000610:	43db      	mvns	r3, r3
 8000612:	4618      	mov	r0, r3
 8000614:	4961      	ldr	r1, [pc, #388]	; (800079c <GPIO_Init+0x334>)
 8000616:	7cfb      	ldrb	r3, [r7, #19]
 8000618:	4002      	ands	r2, r0
 800061a:	3302      	adds	r3, #2
 800061c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= portcode << (temp2 * 4);	 // Set current value
 8000620:	4a5e      	ldr	r2, [pc, #376]	; (800079c <GPIO_Init+0x334>)
 8000622:	7cfb      	ldrb	r3, [r7, #19]
 8000624:	3302      	adds	r3, #2
 8000626:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800062a:	7c79      	ldrb	r1, [r7, #17]
 800062c:	7cbb      	ldrb	r3, [r7, #18]
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	fa01 f303 	lsl.w	r3, r1, r3
 8000634:	4618      	mov	r0, r3
 8000636:	4959      	ldr	r1, [pc, #356]	; (800079c <GPIO_Init+0x334>)
 8000638:	7cfb      	ldrb	r3, [r7, #19]
 800063a:	4302      	orrs	r2, r0
 800063c:	3302      	adds	r3, #2
 800063e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3 . Enable the EXTI interrupt delivery to the processor using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000642:	4b57      	ldr	r3, [pc, #348]	; (80007a0 <GPIO_Init+0x338>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	7912      	ldrb	r2, [r2, #4]
 800064a:	4611      	mov	r1, r2
 800064c:	2201      	movs	r2, #1
 800064e:	408a      	lsls	r2, r1
 8000650:	4611      	mov	r1, r2
 8000652:	4a53      	ldr	r2, [pc, #332]	; (80007a0 <GPIO_Init+0x338>)
 8000654:	430b      	orrs	r3, r1
 8000656:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	799b      	ldrb	r3, [r3, #6]
 8000660:	461a      	mov	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	fa02 f303 	lsl.w	r3, r2, r3
 800066c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	689a      	ldr	r2, [r3, #8]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	791b      	ldrb	r3, [r3, #4]
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	2103      	movs	r1, #3
 800067c:	fa01 f303 	lsl.w	r3, r1, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	4619      	mov	r1, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	400a      	ands	r2, r1
 800068a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp; //setting
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	6899      	ldr	r1, [r3, #8]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	697a      	ldr	r2, [r7, #20]
 8000698:	430a      	orrs	r2, r1
 800069a:	609a      	str	r2, [r3, #8]

	temp = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	79db      	ldrb	r3, [r3, #7]
 80006a4:	461a      	mov	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	fa02 f303 	lsl.w	r3, r2, r3
 80006b0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	68da      	ldr	r2, [r3, #12]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	2103      	movs	r1, #3
 80006c0:	fa01 f303 	lsl.w	r3, r1, r3
 80006c4:	43db      	mvns	r3, r3
 80006c6:	4619      	mov	r1, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	400a      	ands	r2, r1
 80006ce:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //setting
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	68d9      	ldr	r1, [r3, #12]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	697a      	ldr	r2, [r7, #20]
 80006dc:	430a      	orrs	r2, r1
 80006de:	60da      	str	r2, [r3, #12]

	temp = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]

	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	7a1b      	ldrb	r3, [r3, #8]
 80006e8:	461a      	mov	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	791b      	ldrb	r3, [r3, #4]
 80006ee:	fa02 f303 	lsl.w	r3, r2, r3
 80006f2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	685a      	ldr	r2, [r3, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	791b      	ldrb	r3, [r3, #4]
 80006fe:	4619      	mov	r1, r3
 8000700:	2301      	movs	r3, #1
 8000702:	408b      	lsls	r3, r1
 8000704:	43db      	mvns	r3, r3
 8000706:	4619      	mov	r1, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	400a      	ands	r2, r1
 800070e:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; //setting
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	6859      	ldr	r1, [r3, #4]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	697a      	ldr	r2, [r7, #20]
 800071c:	430a      	orrs	r2, r1
 800071e:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	617b      	str	r3, [r7, #20]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	795b      	ldrb	r3, [r3, #5]
 8000728:	2b02      	cmp	r3, #2
 800072a:	d131      	bne.n	8000790 <GPIO_Init+0x328>
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	791b      	ldrb	r3, [r3, #4]
 8000730:	08db      	lsrs	r3, r3, #3
 8000732:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	f003 0307 	and.w	r3, r3, #7
 800073c:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); //clearing
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	7c3a      	ldrb	r2, [r7, #16]
 8000744:	3208      	adds	r2, #8
 8000746:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800074a:	7bfb      	ldrb	r3, [r7, #15]
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	220f      	movs	r2, #15
 8000750:	fa02 f303 	lsl.w	r3, r2, r3
 8000754:	43db      	mvns	r3, r3
 8000756:	4618      	mov	r0, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	7c3a      	ldrb	r2, [r7, #16]
 800075e:	4001      	ands	r1, r0
 8000760:	3208      	adds	r2, #8
 8000762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	7c3a      	ldrb	r2, [r7, #16]
 800076c:	3208      	adds	r2, #8
 800076e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	7a5b      	ldrb	r3, [r3, #9]
 8000776:	461a      	mov	r2, r3
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	fa02 f303 	lsl.w	r3, r2, r3
 8000780:	4618      	mov	r0, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	7c3a      	ldrb	r2, [r7, #16]
 8000788:	4301      	orrs	r1, r0
 800078a:	3208      	adds	r2, #8
 800078c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 8000790:	bf00      	nop
 8000792:	371c      	adds	r7, #28
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	40013800 	.word	0x40013800
 80007a0:	40013c00 	.word	0x40013c00

080007a4 <SPI_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	460b      	mov	r3, r1
 80007ae:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d12b      	bne.n	800080e <SPI_PeriClockControl+0x6a>
		if(pSPIx == SPI1){
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a2d      	ldr	r2, [pc, #180]	; (8000870 <SPI_PeriClockControl+0xcc>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d106      	bne.n	80007cc <SPI_PeriClockControl+0x28>
			SPI1_PCLK_EN();
 80007be:	4b2d      	ldr	r3, [pc, #180]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c2:	4a2c      	ldr	r2, [pc, #176]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c8:	6453      	str	r3, [r2, #68]	; 0x44
			SPI3_PCLK_DI();
		} else if(pSPIx == SPI4){
			SPI4_PCLK_DI();
		}
	}
}
 80007ca:	e04b      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4a2a      	ldr	r2, [pc, #168]	; (8000878 <SPI_PeriClockControl+0xd4>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d106      	bne.n	80007e2 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 80007d4:	4b27      	ldr	r3, [pc, #156]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d8:	4a26      	ldr	r2, [pc, #152]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007de:	6413      	str	r3, [r2, #64]	; 0x40
}
 80007e0:	e040      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4a25      	ldr	r2, [pc, #148]	; (800087c <SPI_PeriClockControl+0xd8>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d106      	bne.n	80007f8 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 80007ea:	4b22      	ldr	r3, [pc, #136]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ee:	4a21      	ldr	r2, [pc, #132]	; (8000874 <SPI_PeriClockControl+0xd0>)
 80007f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007f4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80007f6:	e035      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a21      	ldr	r2, [pc, #132]	; (8000880 <SPI_PeriClockControl+0xdc>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d131      	bne.n	8000864 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000800:	4b1c      	ldr	r3, [pc, #112]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000804:	4a1b      	ldr	r2, [pc, #108]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000806:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800080a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800080c:	e02a      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		if(pSPIx == SPI1){
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a17      	ldr	r2, [pc, #92]	; (8000870 <SPI_PeriClockControl+0xcc>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d106      	bne.n	8000824 <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 8000816:	4b17      	ldr	r3, [pc, #92]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081a:	4a16      	ldr	r2, [pc, #88]	; (8000874 <SPI_PeriClockControl+0xd0>)
 800081c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000820:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000822:	e01f      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a14      	ldr	r2, [pc, #80]	; (8000878 <SPI_PeriClockControl+0xd4>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d106      	bne.n	800083a <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 800082c:	4b11      	ldr	r3, [pc, #68]	; (8000874 <SPI_PeriClockControl+0xd0>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000830:	4a10      	ldr	r2, [pc, #64]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000832:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000836:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000838:	e014      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <SPI_PeriClockControl+0xd8>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d106      	bne.n	8000850 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <SPI_PeriClockControl+0xd0>)
 8000848:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800084e:	e009      	b.n	8000864 <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4a0b      	ldr	r2, [pc, #44]	; (8000880 <SPI_PeriClockControl+0xdc>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d105      	bne.n	8000864 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <SPI_PeriClockControl+0xd0>)
 800085a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085c:	4a05      	ldr	r2, [pc, #20]	; (8000874 <SPI_PeriClockControl+0xd0>)
 800085e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000862:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	40013000 	.word	0x40013000
 8000874:	40023800 	.word	0x40023800
 8000878:	40003800 	.word	0x40003800
 800087c:	40003c00 	.word	0x40003c00
 8000880:	40013400 	.word	0x40013400

08000884 <SPI_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]

	//1. Configure the device mode
	tempreg |= (pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	791b      	ldrb	r3, [r3, #4]
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	461a      	mov	r2, r3
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	4313      	orrs	r3, r2
 800089c:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	795b      	ldrb	r3, [r3, #5]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d104      	bne.n	80008b0 <SPI_Init+0x2c>
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	e014      	b.n	80008da <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	795b      	ldrb	r3, [r3, #5]
 80008b4:	2b02      	cmp	r3, #2
 80008b6:	d104      	bne.n	80008c2 <SPI_Init+0x3e>
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	e00b      	b.n	80008da <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	795b      	ldrb	r3, [r3, #5]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d107      	bne.n	80008da <SPI_Init+0x56>
		//BIDI mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80008d0:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008d8:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	799b      	ldrb	r3, [r3, #6]
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	461a      	mov	r2, r3
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	79db      	ldrb	r3, [r3, #7]
 80008ec:	02db      	lsls	r3, r3, #11
 80008ee:	461a      	mov	r2, r3
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	7a1b      	ldrb	r3, [r3, #8]
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	461a      	mov	r2, r3
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	4313      	orrs	r3, r2
 8000902:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	7a5b      	ldrb	r3, [r3, #9]
 8000908:	461a      	mov	r2, r3
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	4313      	orrs	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]

	//7 . configure the SSM
	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	7a9b      	ldrb	r3, [r3, #10]
 8000914:	025b      	lsls	r3, r3, #9
 8000916:	461a      	mov	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	4313      	orrs	r3, r2
 800091c:	60fb      	str	r3, [r7, #12]

	// Writing to register CR1
	pSPIHandle->pSPIx->CR1 = tempreg;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	68fa      	ldr	r2, [r7, #12]
 8000924:	601a      	str	r2, [r3, #0]

}
 8000926:	bf00      	nop
 8000928:	3714      	adds	r7, #20
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <SPI_GetFlagStatus>:
 *
 * @return            -	Flag status (SET or RESET)
 *
 * @Note              - none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName){
 8000932:	b480      	push	{r7}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
 800093a:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName){
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	689a      	ldr	r2, [r3, #8]
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	4013      	ands	r3, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000948:	2301      	movs	r3, #1
 800094a:	e000      	b.n	800094e <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr

0800095a <SPI_SendData>:
 *
 * @Note              - This is actually a blocking API call;
 * 					  -	The function will wait until all the bytes are transmitted;
 * 					  - The Tx buffer is only acessible through the Data Register (DR).
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len){
 800095a:	b580      	push	{r7, lr}
 800095c:	b084      	sub	sp, #16
 800095e:	af00      	add	r7, sp, #0
 8000960:	60f8      	str	r0, [r7, #12]
 8000962:	60b9      	str	r1, [r7, #8]
 8000964:	607a      	str	r2, [r7, #4]

	while(Len > 0){
 8000966:	e027      	b.n	80009b8 <SPI_SendData+0x5e>
		//1. Wait until TXE is set/empty
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000968:	bf00      	nop
 800096a:	2102      	movs	r1, #2
 800096c:	68f8      	ldr	r0, [r7, #12]
 800096e:	f7ff ffe0 	bl	8000932 <SPI_GetFlagStatus>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0f8      	beq.n	800096a <SPI_SendData+0x10>

		//2. check the DFF bit in CR1
		if((pSPIx->CR1 & (1 << SPI_CR1_DFF))){
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000980:	2b00      	cmp	r3, #0
 8000982:	d00e      	beq.n	80009a2 <SPI_SendData+0x48>
			//16 bit DFF
			pSPIx->DR = *((uint16_t*)pTxBuffer);	// Dereferencing to load the data and typecasting uint8_t to uint16_t
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	881b      	ldrh	r3, [r3, #0]
 8000988:	461a      	mov	r2, r3
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	60da      	str	r2, [r3, #12]
			Len--;	// Decrement 1 byte
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3b01      	subs	r3, #1
 8000992:	607b      	str	r3, [r7, #4]
			Len--;	// Decrement 2 bytes
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3b01      	subs	r3, #1
 8000998:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;	// Increment the adress pointer to the next data
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	3301      	adds	r3, #1
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	e00a      	b.n	80009b8 <SPI_SendData+0x5e>
		} else{
			//8 bit DFF
			pSPIx->DR = *pTxBuffer;
 80009a2:	68bb      	ldr	r3, [r7, #8]
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	461a      	mov	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	60da      	str	r2, [r3, #12]
			Len--;			// Decrement 1 byte
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	607b      	str	r3, [r7, #4]
			pTxBuffer++;	// Increment the adress pointer to the next data
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	3301      	adds	r3, #1
 80009b6:	60bb      	str	r3, [r7, #8]
	while(Len > 0){
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1d4      	bne.n	8000968 <SPI_SendData+0xe>
		}
	}
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <SPI_PeripheralControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
 80009ce:	460b      	mov	r3, r1
 80009d0:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 80009d2:	78fb      	ldrb	r3, [r7, #3]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d106      	bne.n	80009e6 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	601a      	str	r2, [r3, #0]
	} else{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 80009e4:	e005      	b.n	80009f2 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	601a      	str	r2, [r3, #0]
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <SPI_SSIConfig>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 80009fe:	b480      	push	{r7}
 8000a00:	b083      	sub	sp, #12
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
 8000a06:	460b      	mov	r3, r1
 8000a08:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000a0a:	78fb      	ldrb	r3, [r7, #3]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d106      	bne.n	8000a1e <SPI_SSIConfig+0x20>
		pSPIx->CR1 |=  (1 << SPI_CR1_SSI);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	601a      	str	r2, [r3, #0]
	} else{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
	}
}
 8000a1c:	e005      	b.n	8000a2a <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	601a      	str	r2, [r3, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
	...

08000a38 <__libc_init_array>:
 8000a38:	b570      	push	{r4, r5, r6, lr}
 8000a3a:	4e0d      	ldr	r6, [pc, #52]	; (8000a70 <__libc_init_array+0x38>)
 8000a3c:	4c0d      	ldr	r4, [pc, #52]	; (8000a74 <__libc_init_array+0x3c>)
 8000a3e:	1ba4      	subs	r4, r4, r6
 8000a40:	10a4      	asrs	r4, r4, #2
 8000a42:	2500      	movs	r5, #0
 8000a44:	42a5      	cmp	r5, r4
 8000a46:	d109      	bne.n	8000a5c <__libc_init_array+0x24>
 8000a48:	4e0b      	ldr	r6, [pc, #44]	; (8000a78 <__libc_init_array+0x40>)
 8000a4a:	4c0c      	ldr	r4, [pc, #48]	; (8000a7c <__libc_init_array+0x44>)
 8000a4c:	f000 f818 	bl	8000a80 <_init>
 8000a50:	1ba4      	subs	r4, r4, r6
 8000a52:	10a4      	asrs	r4, r4, #2
 8000a54:	2500      	movs	r5, #0
 8000a56:	42a5      	cmp	r5, r4
 8000a58:	d105      	bne.n	8000a66 <__libc_init_array+0x2e>
 8000a5a:	bd70      	pop	{r4, r5, r6, pc}
 8000a5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a60:	4798      	blx	r3
 8000a62:	3501      	adds	r5, #1
 8000a64:	e7ee      	b.n	8000a44 <__libc_init_array+0xc>
 8000a66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a6a:	4798      	blx	r3
 8000a6c:	3501      	adds	r5, #1
 8000a6e:	e7f2      	b.n	8000a56 <__libc_init_array+0x1e>
 8000a70:	08000aa4 	.word	0x08000aa4
 8000a74:	08000aa4 	.word	0x08000aa4
 8000a78:	08000aa4 	.word	0x08000aa4
 8000a7c:	08000aa8 	.word	0x08000aa8

08000a80 <_init>:
 8000a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a82:	bf00      	nop
 8000a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a86:	bc08      	pop	{r3}
 8000a88:	469e      	mov	lr, r3
 8000a8a:	4770      	bx	lr

08000a8c <_fini>:
 8000a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a8e:	bf00      	nop
 8000a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a92:	bc08      	pop	{r3}
 8000a94:	469e      	mov	lr, r3
 8000a96:	4770      	bx	lr
