Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ninnart/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto fe6cb15b9dc84d9099e53d85e02ad81a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'en_dec' is not connected on this instance [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/counter_top.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inc_counter
Compiling module xil_defaultlib.dec_counter
Compiling module xil_defaultlib.counter_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
