{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590720860551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590720860551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 10:54:20 2020 " "Processing started: Fri May 29 10:54:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590720860551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720860551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bittyCore_0 -c bitty_riscv_sopc " "Command: quartus_map --read_settings_files=on --write_settings_files=off bittyCore_0 -c bitty_riscv_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720860551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590720861504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590720861504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regsfile.v 1 1 " "Found 1 design units, including 1 entities, in source file core/regsfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regsfile " "Found entity 1: regsfile" {  } { { "core/regsfile.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/regsfile.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "core/pc_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/pc_reg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "core/mem_wb.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/mem_wb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "core/mem.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "core/inst_rom.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/inst_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file core/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "core/if_id.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/if_id.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file core/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "core/id_ex.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/id_ex.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/id.v 1 1 " "Found 1 design units, including 1 entities, in source file core/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "core/id.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/id.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "core/ex_mem.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/ex_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file core/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "core/ex.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/ex.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file core/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "core/data_ram.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "core/ctrl.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/csr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file core/csr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_reg " "Found entity 1: csr_reg" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/bitty_riscv_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file core/bitty_riscv_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_riscv_sopc " "Found entity 1: bitty_riscv_sopc" {  } { { "core/bitty_riscv_sopc.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/bitty_riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file core/bitty_riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_riscv " "Found entity 1: bitty_riscv" {  } { { "core/bitty_riscv.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/bitty_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file core/bitty_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitty_inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file bitty_inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_inst_rom " "Found entity 1: bitty_inst_rom" {  } { { "bitty_inst_rom.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitty_inst_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file bitty_inst_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_inst_rom1 " "Found entity 1: bitty_inst_rom1" {  } { { "bitty_inst_rom1.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitty_inst_rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file bitty_inst_rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_inst_rom2 " "Found entity 1: bitty_inst_rom2" {  } { { "bitty_inst_rom2.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitty_inst_rom3.v 1 1 " "Found 1 design units, including 1 entities, in source file bitty_inst_rom3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitty_inst_rom3 " "Found entity 1: bitty_inst_rom3" {  } { { "bitty_inst_rom3.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720869101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitty_riscv_sopc " "Elaborating entity \"bitty_riscv_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590720869773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitty_riscv bitty_riscv:u_bitty_riscv " "Elaborating entity \"bitty_riscv\" for hierarchy \"bitty_riscv:u_bitty_riscv\"" {  } { { "core/bitty_riscv_sopc.v" "u_bitty_riscv" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg bitty_riscv:u_bitty_riscv\|pc_reg:u_pc_reg " "Elaborating entity \"pc_reg\" for hierarchy \"bitty_riscv:u_bitty_riscv\|pc_reg:u_pc_reg\"" {  } { { "core/bitty_riscv.v" "u_pc_reg" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id bitty_riscv:u_bitty_riscv\|if_id:u_if_id " "Elaborating entity \"if_id\" for hierarchy \"bitty_riscv:u_bitty_riscv\|if_id:u_if_id\"" {  } { { "core/bitty_riscv.v" "u_if_id" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id bitty_riscv:u_bitty_riscv\|id:u_id " "Elaborating entity \"id\" for hierarchy \"bitty_riscv:u_bitty_riscv\|id:u_id\"" {  } { { "core/bitty_riscv.v" "u_id" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 id.v(85) " "Verilog HDL or VHDL warning at id.v(85): object \"funct7\" assigned a value but never read" {  } { { "core/id.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/id.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590720869931 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(92) " "Verilog HDL or VHDL warning at id.v(92): object \"instvalid\" assigned a value but never read" {  } { { "core/id.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/id.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590720869931 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regsfile bitty_riscv:u_bitty_riscv\|regsfile:u_regsfile " "Elaborating entity \"regsfile\" for hierarchy \"bitty_riscv:u_bitty_riscv\|regsfile:u_regsfile\"" {  } { { "core/bitty_riscv.v" "u_regsfile" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_reg bitty_riscv:u_bitty_riscv\|csr_reg:u_csr_reg " "Elaborating entity \"csr_reg\" for hierarchy \"bitty_riscv:u_bitty_riscv\|csr_reg:u_csr_reg\"" {  } { { "core/bitty_riscv.v" "u_csr_reg" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_misa csr_reg.v(44) " "Verilog HDL or VHDL warning at csr_reg.v(44): object \"csr_misa\" assigned a value but never read" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_mhartid csr_reg.v(66) " "Verilog HDL Always Construct warning at csr_reg.v(66): inferring latch(es) for variable \"csr_mhartid\", which holds its previous value in one or more paths through the always construct" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[0\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[0\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[1\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[1\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[2\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[2\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[3\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[3\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[4\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[4\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[5\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[5\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[6\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[6\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[7\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[7\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[8\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[8\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[9\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[9\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[10\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[10\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[11\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[11\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[12\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[12\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[13\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[13\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[14\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[14\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[15\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[15\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[16\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[16\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[17\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[17\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[18\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[18\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[19\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[19\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[20\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[20\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[21\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[21\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[22\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[22\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[23\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[23\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[24\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[24\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[25\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[25\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[26\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[26\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[27\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[27\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[28\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[28\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[29\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[29\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[30\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[30\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_mhartid\[31\] csr_reg.v(66) " "Inferred latch for \"csr_mhartid\[31\]\" at csr_reg.v(66)" {  } { { "core/csr_reg.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex bitty_riscv:u_bitty_riscv\|id_ex:u_id_ex " "Elaborating entity \"id_ex\" for hierarchy \"bitty_riscv:u_bitty_riscv\|id_ex:u_id_ex\"" {  } { { "core/bitty_riscv.v" "u_id_ex" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex bitty_riscv:u_bitty_riscv\|ex:u_ex " "Elaborating entity \"ex\" for hierarchy \"bitty_riscv:u_bitty_riscv\|ex:u_ex\"" {  } { { "core/bitty_riscv.v" "u_ex" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ex.v(172) " "Verilog HDL Case Statement information at ex.v(172): all case item expressions in this case statement are onehot" {  } { { "core/ex.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/ex.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 "|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem bitty_riscv:u_bitty_riscv\|ex_mem:u_ex_mem " "Elaborating entity \"ex_mem\" for hierarchy \"bitty_riscv:u_bitty_riscv\|ex_mem:u_ex_mem\"" {  } { { "core/bitty_riscv.v" "u_ex_mem" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem bitty_riscv:u_bitty_riscv\|mem:u_mem " "Elaborating entity \"mem\" for hierarchy \"bitty_riscv:u_bitty_riscv\|mem:u_mem\"" {  } { { "core/bitty_riscv.v" "u_mem" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb bitty_riscv:u_bitty_riscv\|mem_wb:u_mem_wb " "Elaborating entity \"mem_wb\" for hierarchy \"bitty_riscv:u_bitty_riscv\|mem_wb:u_mem_wb\"" {  } { { "core/bitty_riscv.v" "u_mem_wb" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl bitty_riscv:u_bitty_riscv\|ctrl:u_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"bitty_riscv:u_bitty_riscv\|ctrl:u_ctrl\"" {  } { { "core/bitty_riscv.v" "u_ctrl" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:u_data_ram " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:u_data_ram\"" {  } { { "core/bitty_riscv_sopc.v" "u_data_ram" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitty_inst_rom data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0 " "Elaborating entity \"bitty_inst_rom\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\"" {  } { { "core/data_ram.v" "u_bitty_inst_rom0" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720869962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom.v" "altsyncram_component" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./tb/lo.hex " "Parameter \"init_file\" = \"./tb/lo.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870056 ""}  } { { "bitty_inst_rom.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590720870056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a91 " "Found entity 1: altsyncram_4a91" {  } { { "db/altsyncram_4a91.tdf" "" { Text "E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_4a91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720870103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720870103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a91 data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component\|altsyncram_4a91:auto_generated " "Elaborating entity \"altsyncram_4a91\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom:u_bitty_inst_rom0\|altsyncram:altsyncram_component\|altsyncram_4a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitty_inst_rom1 data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1 " "Elaborating entity \"bitty_inst_rom1\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\"" {  } { { "core/data_ram.v" "u_bitty_inst_rom1" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom1.v" "altsyncram_component" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom1.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./tb/ml.hex " "Parameter \"init_file\" = \"./tb/ml.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870149 ""}  } { { "bitty_inst_rom1.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590720870149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a91 " "Found entity 1: altsyncram_2a91" {  } { { "db/altsyncram_2a91.tdf" "" { Text "E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_2a91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720870196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720870196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a91 data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component\|altsyncram_2a91:auto_generated " "Elaborating entity \"altsyncram_2a91\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom1:u_bitty_inst_rom1\|altsyncram:altsyncram_component\|altsyncram_2a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitty_inst_rom2 data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2 " "Elaborating entity \"bitty_inst_rom2\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\"" {  } { { "core/data_ram.v" "u_bitty_inst_rom2" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom2.v" "altsyncram_component" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom2.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./tb/mh.hex " "Parameter \"init_file\" = \"./tb/mh.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870243 ""}  } { { "bitty_inst_rom2.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590720870243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u991 " "Found entity 1: altsyncram_u991" {  } { { "db/altsyncram_u991.tdf" "" { Text "E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_u991.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720870290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720870290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u991 data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component\|altsyncram_u991:auto_generated " "Elaborating entity \"altsyncram_u991\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom2:u_bitty_inst_rom2\|altsyncram:altsyncram_component\|altsyncram_u991:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitty_inst_rom3 data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3 " "Elaborating entity \"bitty_inst_rom3\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\"" {  } { { "core/data_ram.v" "u_bitty_inst_rom3" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom3.v" "altsyncram_component" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component\"" {  } { { "bitty_inst_rom3.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./tb/hi.hex " "Parameter \"init_file\" = \"./tb/hi.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590720870337 ""}  } { { "bitty_inst_rom3.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590720870337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q991 " "Found entity 1: altsyncram_q991" {  } { { "db/altsyncram_q991.tdf" "" { Text "E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_q991.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590720870384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720870384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q991 data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component\|altsyncram_q991:auto_generated " "Elaborating entity \"altsyncram_q991\" for hierarchy \"data_ram:u_data_ram\|bitty_inst_rom3:u_bitty_inst_rom3\|altsyncram:altsyncram_component\|altsyncram_q991:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720870384 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:u_data_ram\|data_mem3 " "RAM logic \"data_ram:u_data_ram\|data_mem3\" is uninferred due to asynchronous read logic" {  } { { "core/data_ram.v" "data_mem3" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590720871290 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:u_data_ram\|data_mem2 " "RAM logic \"data_ram:u_data_ram\|data_mem2\" is uninferred due to asynchronous read logic" {  } { { "core/data_ram.v" "data_mem2" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590720871290 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:u_data_ram\|data_mem1 " "RAM logic \"data_ram:u_data_ram\|data_mem1\" is uninferred due to asynchronous read logic" {  } { { "core/data_ram.v" "data_mem1" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590720871290 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:u_data_ram\|data_mem0 " "RAM logic \"data_ram:u_data_ram\|data_mem0\" is uninferred due to asynchronous read logic" {  } { { "core/data_ram.v" "data_mem0" { Text "E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590720871290 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bitty_riscv:u_bitty_riscv\|regsfile:u_regsfile\|regs " "RAM logic \"bitty_riscv:u_bitty_riscv\|regsfile:u_regsfile\|regs\" is uninferred due to asynchronous read logic" {  } { { "core/regsfile.v" "regs" { Text "E:/work/Verimake/bitty_core_de10_lite/core/regsfile.v" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590720871290 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1590720871290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "core/bitty_riscv_sopc.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590720886220 "|bitty_riscv_sopc|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "core/bitty_riscv_sopc.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590720886220 "|bitty_riscv_sopc|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "core/bitty_riscv_sopc.v" "" { Text "E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590720886220 "|bitty_riscv_sopc|led_out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590720886220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590720886970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590720898540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590720898540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34694 " "Implemented 34694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590720900198 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590720900198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34651 " "Implemented 34651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590720900198 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590720900198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590720900198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590720900276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 10:55:00 2020 " "Processing ended: Fri May 29 10:55:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590720900276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590720900276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590720900276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590720900276 ""}
